
__2022_F.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f82c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013604  0800f9c0  0800f9c0  0001f9c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022fc4  08022fc4  000401e0  2**0
                  CONTENTS
  4 .ARM          00000008  08022fc4  08022fc4  00032fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08022fcc  08022fcc  000401e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08022fcc  08022fcc  00032fcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08022fd0  08022fd0  00032fd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08022fd4  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000401e0  2**0
                  CONTENTS
 10 .bss          0000465c  200001e0  200001e0  000401e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  2000483c  2000483c  000401e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000401e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000259ac  00000000  00000000  00040210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005577  00000000  00000000  00065bbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a38  00000000  00000000  0006b138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000018c8  00000000  00000000  0006cb70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027880  00000000  00000000  0006e438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00023a4e  00000000  00000000  00095cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6d7d  00000000  00000000  000b9706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000c5  00000000  00000000  00190483  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000816c  00000000  00000000  00190548  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00003c03  00000000  00000000  001986b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f9a4 	.word	0x0800f9a4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800f9a4 	.word	0x0800f9a4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <calc_FFT>:
static float FFT_Buffer[FFT_SIZE];
/*
 * @brief FFT
 */
void calc_FFT(float*Input,float*Output)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
    //FIR_calc(Input);
    arm_rfft_fast_instance_f32 S;//
    arm_rfft_fast_init_f32(&S,FFT_SIZE);//
 8001002:	f107 0308 	add.w	r3, r7, #8
 8001006:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800100a:	4618      	mov	r0, r3
 800100c:	f008 fec8 	bl	8009da0 <arm_rfft_fast_init_f32>
    arm_rfft_fast_f32(&S, Input, FFT_Buffer, 0);//ifft_flag=0 1
 8001010:	f107 0008 	add.w	r0, r7, #8
 8001014:	2300      	movs	r3, #0
 8001016:	4a10      	ldr	r2, [pc, #64]	; (8001058 <calc_FFT+0x60>)
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	f008 ffa5 	bl	8009f68 <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(FFT_Buffer, Output, FFT_SIZE);
 800101e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001022:	6839      	ldr	r1, [r7, #0]
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <calc_FFT+0x60>)
 8001026:	f009 fb7d 	bl	800a724 <arm_cmplx_mag_f32>
    arm_scale_f32(Output,2.0f/FFT_SIZE,Output,FFT_SIZE);    //V
 800102a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800102e:	6839      	ldr	r1, [r7, #0]
 8001030:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800105c <calc_FFT+0x64>
 8001034:	6838      	ldr	r0, [r7, #0]
 8001036:	f009 fc99 	bl	800a96c <arm_scale_f32>
    Output[0] *= 0.5f;
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	edd3 7a00 	vldr	s15, [r3]
 8001040:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001044:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	edc3 7a00 	vstr	s15, [r3]
}
 800104e:	bf00      	nop
 8001050:	3720      	adds	r7, #32
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	200001fc 	.word	0x200001fc
 800105c:	3b000000 	.word	0x3b000000

08001060 <ADarr_Init>:
TFT_arr[AD_Size] = {0,},
*pTFT_arr, *pTFT_arr_end
;

void ADarr_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    pAD_arr = AD_arr;
 8001064:	4b07      	ldr	r3, [pc, #28]	; (8001084 <ADarr_Init+0x24>)
 8001066:	4a08      	ldr	r2, [pc, #32]	; (8001088 <ADarr_Init+0x28>)
 8001068:	601a      	str	r2, [r3, #0]
    pAD_arr_end = AD_arr + AD_Size;
 800106a:	4a08      	ldr	r2, [pc, #32]	; (800108c <ADarr_Init+0x2c>)
 800106c:	4b08      	ldr	r3, [pc, #32]	; (8001090 <ADarr_Init+0x30>)
 800106e:	601a      	str	r2, [r3, #0]
    arm_fill_f32(0,AD_arr,AD_Size);
 8001070:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <ADarr_Init+0x28>)
 8001076:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8001094 <ADarr_Init+0x34>
 800107a:	f008 fda5 	bl	8009bc8 <arm_fill_f32>
}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200021fc 	.word	0x200021fc
 8001088:	200011fc 	.word	0x200011fc
 800108c:	200021fc 	.word	0x200021fc
 8001090:	20002200 	.word	0x20002200
 8001094:	00000000 	.word	0x00000000

08001098 <get_AD_Results>:

void get_AD_Results(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
    pAD_arr=AD_arr;pAD_arr_end=AD_arr+AD_Size;
 800109c:	4b0a      	ldr	r3, [pc, #40]	; (80010c8 <get_AD_Results+0x30>)
 800109e:	4a0b      	ldr	r2, [pc, #44]	; (80010cc <get_AD_Results+0x34>)
 80010a0:	601a      	str	r2, [r3, #0]
 80010a2:	4a0b      	ldr	r2, [pc, #44]	; (80010d0 <get_AD_Results+0x38>)
 80010a4:	4b0b      	ldr	r3, [pc, #44]	; (80010d4 <get_AD_Results+0x3c>)
 80010a6:	601a      	str	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(&htim3);
 80010a8:	480b      	ldr	r0, [pc, #44]	; (80010d8 <get_AD_Results+0x40>)
 80010aa:	f006 f991 	bl	80073d0 <HAL_TIM_Base_Start_IT>
    while(pAD_arr!=pAD_arr_end){};
 80010ae:	bf00      	nop
 80010b0:	4b05      	ldr	r3, [pc, #20]	; (80010c8 <get_AD_Results+0x30>)
 80010b2:	681a      	ldr	r2, [r3, #0]
 80010b4:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <get_AD_Results+0x3c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d1f9      	bne.n	80010b0 <get_AD_Results+0x18>
    HAL_TIM_Base_Stop(&htim3);
 80010bc:	4806      	ldr	r0, [pc, #24]	; (80010d8 <get_AD_Results+0x40>)
 80010be:	f006 f960 	bl	8007382 <HAL_TIM_Base_Stop>
}
 80010c2:	bf00      	nop
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	200021fc 	.word	0x200021fc
 80010cc:	200011fc 	.word	0x200011fc
 80010d0:	200021fc 	.word	0x200021fc
 80010d4:	20002200 	.word	0x20002200
 80010d8:	200033f4 	.word	0x200033f4

080010dc <delay_init>:
//
//ucos,ucos
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	71fb      	strb	r3, [r7, #7]
    HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickHCLK
 80010e6:	2004      	movs	r0, #4
 80010e8:	f004 fa56 	bl	8005598 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;		
 80010ec:	4a03      	ldr	r2, [pc, #12]	; (80010fc <delay_init+0x20>)
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	7013      	strb	r3, [r2, #0]
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	20002204 	.word	0x20002204

08001100 <delay_us>:
			;
	} while (--t); 
}

void delay_us(u32 nus)
{		
 8001100:	b480      	push	{r7}
 8001102:	b089      	sub	sp, #36	; 0x24
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 8001108:	2300      	movs	r3, #0
 800110a:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 800110c:	4b1a      	ldr	r3, [pc, #104]	; (8001178 <delay_us+0x78>)
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 8001112:	4b1a      	ldr	r3, [pc, #104]	; (800117c <delay_us+0x7c>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	461a      	mov	r2, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	fb02 f303 	mul.w	r3, r2, r3
 800111e:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 8001120:	4b15      	ldr	r3, [pc, #84]	; (8001178 <delay_us+0x78>)
 8001122:	689b      	ldr	r3, [r3, #8]
 8001124:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 8001126:	4b14      	ldr	r3, [pc, #80]	; (8001178 <delay_us+0x78>)
 8001128:	689b      	ldr	r3, [r3, #8]
 800112a:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 800112c:	68fa      	ldr	r2, [r7, #12]
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	429a      	cmp	r2, r3
 8001132:	d0f8      	beq.n	8001126 <delay_us+0x26>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 8001134:	68fa      	ldr	r2, [r7, #12]
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	429a      	cmp	r2, r3
 800113a:	d206      	bcs.n	800114a <delay_us+0x4a>
 800113c:	69fa      	ldr	r2, [r7, #28]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	4413      	add	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
 8001148:	e007      	b.n	800115a <delay_us+0x5a>
			else tcnt+=reload-tnow+told;	    
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	1ad2      	subs	r2, r2, r3
 8001150:	69fb      	ldr	r3, [r7, #28]
 8001152:	4413      	add	r3, r2
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	4413      	add	r3, r2
 8001158:	61bb      	str	r3, [r7, #24]
			told=tnow;
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	429a      	cmp	r2, r3
 8001164:	d200      	bcs.n	8001168 <delay_us+0x68>
		tnow=SysTick->VAL;	
 8001166:	e7de      	b.n	8001126 <delay_us+0x26>
			if(tcnt>=ticks)break;			///,.
 8001168:	bf00      	nop
		}  
	};
}
 800116a:	bf00      	nop
 800116c:	3724      	adds	r7, #36	; 0x24
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000e010 	.word	0xe000e010
 800117c:	20002204 	.word	0x20002204

08001180 <delay_ms>:

//nms
//nms:ms
void delay_ms(u16 nms)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	80fb      	strh	r3, [r7, #6]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 800118a:	2300      	movs	r3, #0
 800118c:	60fb      	str	r3, [r7, #12]
 800118e:	e006      	b.n	800119e <delay_ms+0x1e>
 8001190:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001194:	f7ff ffb4 	bl	8001100 <delay_us>
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	3301      	adds	r3, #1
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	68fa      	ldr	r2, [r7, #12]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	d3f4      	bcc.n	8001190 <delay_ms+0x10>
}
 80011a6:	bf00      	nop
 80011a8:	bf00      	nop
 80011aa:	3710      	adds	r7, #16
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <sysInit>:
		0.474,0.424,0.345,0.263,0.180,0.111,0.097,0.107,0.140,0.205,0.200,0.211,
		0.334,0.351,0.833,0.139,0.316,0.282,0.185};

/*  */
Sys_T tSys;
void sysInit(void){
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0

	tSys.mode = waitMeasure;
 80011b4:	4b2e      	ldr	r3, [pc, #184]	; (8001270 <sysInit+0xc0>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	801a      	strh	r2, [r3, #0]

	tSys.carrierFre = 10000000;
 80011ba:	4b2d      	ldr	r3, [pc, #180]	; (8001270 <sysInit+0xc0>)
 80011bc:	4a2d      	ldr	r2, [pc, #180]	; (8001274 <sysInit+0xc4>)
 80011be:	605a      	str	r2, [r3, #4]
	tSys.freStep = 500000;
 80011c0:	4b2b      	ldr	r3, [pc, #172]	; (8001270 <sysInit+0xc0>)
 80011c2:	4a2d      	ldr	r2, [pc, #180]	; (8001278 <sysInit+0xc8>)
 80011c4:	609a      	str	r2, [r3, #8]
	tSys.frePointNum = 41;
 80011c6:	4b2a      	ldr	r3, [pc, #168]	; (8001270 <sysInit+0xc0>)
 80011c8:	2229      	movs	r2, #41	; 0x29
 80011ca:	60da      	str	r2, [r3, #12]

	tSys.judegMax = 0;		//
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <sysInit+0xc0>)
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	tSys.maxIndex = 0;
 80011d6:	4b26      	ldr	r3, [pc, #152]	; (8001270 <sysInit+0xc0>)
 80011d8:	2200      	movs	r2, #0
 80011da:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	tSys.Fs = 40960;		//Hz
 80011de:	4b24      	ldr	r3, [pc, #144]	; (8001270 <sysInit+0xc0>)
 80011e0:	4a26      	ldr	r2, [pc, #152]	; (800127c <sysInit+0xcc>)
 80011e2:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	tSys.fftNum = 0;
 80011e6:	4b22      	ldr	r3, [pc, #136]	; (8001270 <sysInit+0xc0>)
 80011e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011ec:	461a      	mov	r2, r3
 80011ee:	2300      	movs	r3, #0
 80011f0:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

	tSys.ma = 0;
 80011f4:	4b1e      	ldr	r3, [pc, #120]	; (8001270 <sysInit+0xc0>)
 80011f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80011fa:	461a      	mov	r2, r3
 80011fc:	f04f 0300 	mov.w	r3, #0
 8001200:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
	tSys.AMfre = 0;
 8001204:	4b1a      	ldr	r3, [pc, #104]	; (8001270 <sysInit+0xc0>)
 8001206:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800120a:	461a      	mov	r2, r3
 800120c:	f04f 0300 	mov.w	r3, #0
 8001210:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
	tSys.AMoffset = 0;
 8001214:	4b16      	ldr	r3, [pc, #88]	; (8001270 <sysInit+0xc0>)
 8001216:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800121a:	461a      	mov	r2, r3
 800121c:	f04f 0300 	mov.w	r3, #0
 8001220:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

	tSys.mf = 0;
 8001224:	4b12      	ldr	r3, [pc, #72]	; (8001270 <sysInit+0xc0>)
 8001226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800122a:	461a      	mov	r2, r3
 800122c:	f04f 0300 	mov.w	r3, #0
 8001230:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	tSys.FMfre = 0;
 8001234:	4b0e      	ldr	r3, [pc, #56]	; (8001270 <sysInit+0xc0>)
 8001236:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800123a:	461a      	mov	r2, r3
 800123c:	f04f 0300 	mov.w	r3, #0
 8001240:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	tSys.FMfre = 0;
 8001244:	4b0a      	ldr	r3, [pc, #40]	; (8001270 <sysInit+0xc0>)
 8001246:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800124a:	461a      	mov	r2, r3
 800124c:	f04f 0300 	mov.w	r3, #0
 8001250:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
	tSys.maxFreDev = 0;
 8001254:	4b06      	ldr	r3, [pc, #24]	; (8001270 <sysInit+0xc0>)
 8001256:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800125a:	461a      	mov	r2, r3
 800125c:	f04f 0300 	mov.w	r3, #0
 8001260:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20002208 	.word	0x20002208
 8001274:	00989680 	.word	0x00989680
 8001278:	0007a120 	.word	0x0007a120
 800127c:	47200000 	.word	0x47200000

08001280 <__measureAM>:


void __measureAM(void){
 8001280:	b580      	push	{r7, lr}
 8001282:	f5ad 5d81 	sub.w	sp, sp, #4128	; 0x1020
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0

	float fftTemp[1024] = {0,};
 800128a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800128e:	3b04      	subs	r3, #4
 8001290:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001294:	2100      	movs	r1, #0
 8001296:	4618      	mov	r0, r3
 8001298:	f009 fe96 	bl	800afc8 <memset>
	volatile float directVol_A,positiveVol_A,negativeVol_A,abnormal_A;
	volatile int dirIndex,posIndex,negIndex,abnormalIndex;
	volatile int recordFlag = 0;
 800129c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012a0:	461a      	mov	r2, r3
 80012a2:	2300      	movs	r3, #0
 80012a4:	f842 3c28 	str.w	r3, [r2, #-40]

	ad9959_write_frequency(AD9959_CHANNEL_0,10000000);
 80012a8:	496e      	ldr	r1, [pc, #440]	; (8001464 <__measureAM+0x1e4>)
 80012aa:	2010      	movs	r0, #16
 80012ac:	f003 fd80 	bl	8004db0 <ad9959_write_frequency>
	delay_ms(25);
 80012b0:	2019      	movs	r0, #25
 80012b2:	f7ff ff65 	bl	8001180 <delay_ms>
	get_AD_Results();
 80012b6:	f7ff feef 	bl	8001098 <get_AD_Results>
	calc_FFT(AD_arr,tSys.fftAmp);
 80012ba:	496b      	ldr	r1, [pc, #428]	; (8001468 <__measureAM+0x1e8>)
 80012bc:	486b      	ldr	r0, [pc, #428]	; (800146c <__measureAM+0x1ec>)
 80012be:	f7ff fe9b 	bl	8000ff8 <calc_FFT>

	for(int i = 0; i < AD_Size / 2;i++){
 80012c2:	2300      	movs	r3, #0
 80012c4:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80012c8:	f102 0204 	add.w	r2, r2, #4
 80012cc:	6013      	str	r3, [r2, #0]
 80012ce:	e119      	b.n	8001504 <__measureAM+0x284>
		if(tSys.fftAmp[i] > 20 && recordFlag == 0){
 80012d0:	4a67      	ldr	r2, [pc, #412]	; (8001470 <__measureAM+0x1f0>)
 80012d2:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80012d6:	f103 0304 	add.w	r3, r3, #4
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	3330      	adds	r3, #48	; 0x30
 80012de:	009b      	lsls	r3, r3, #2
 80012e0:	4413      	add	r3, r2
 80012e2:	3304      	adds	r3, #4
 80012e4:	edd3 7a00 	vldr	s15, [r3]
 80012e8:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 80012ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012f4:	dd28      	ble.n	8001348 <__measureAM+0xc8>
 80012f6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012fa:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d122      	bne.n	8001348 <__measureAM+0xc8>
			directVol_A = tSys.fftAmp[i];
 8001302:	4a5b      	ldr	r2, [pc, #364]	; (8001470 <__measureAM+0x1f0>)
 8001304:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001308:	f103 0304 	add.w	r3, r3, #4
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	3330      	adds	r3, #48	; 0x30
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
 8001314:	3304      	adds	r3, #4
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800131c:	f842 3c08 	str.w	r3, [r2, #-8]
			dirIndex = i;
 8001320:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001324:	461a      	mov	r2, r3
 8001326:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800132a:	f103 0304 	add.w	r3, r3, #4
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f842 3c18 	str.w	r3, [r2, #-24]
			recordFlag++;
 8001334:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001338:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800133c:	3301      	adds	r3, #1
 800133e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001342:	f842 3c28 	str.w	r3, [r2, #-40]
 8001346:	e0d2      	b.n	80014ee <__measureAM+0x26e>
		}
		else if(tSys.fftAmp[i] > 60 && recordFlag == 1){
 8001348:	4a49      	ldr	r2, [pc, #292]	; (8001470 <__measureAM+0x1f0>)
 800134a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800134e:	f103 0304 	add.w	r3, r3, #4
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	3330      	adds	r3, #48	; 0x30
 8001356:	009b      	lsls	r3, r3, #2
 8001358:	4413      	add	r3, r2
 800135a:	3304      	adds	r3, #4
 800135c:	edd3 7a00 	vldr	s15, [r3]
 8001360:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8001474 <__measureAM+0x1f4>
 8001364:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	dd33      	ble.n	80013d6 <__measureAM+0x156>
 800136e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001372:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001376:	2b01      	cmp	r3, #1
 8001378:	d12d      	bne.n	80013d6 <__measureAM+0x156>
			abnormal_A = tSys.fftAmp[i];
 800137a:	4a3d      	ldr	r2, [pc, #244]	; (8001470 <__measureAM+0x1f0>)
 800137c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001380:	f103 0304 	add.w	r3, r3, #4
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	3330      	adds	r3, #48	; 0x30
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4413      	add	r3, r2
 800138c:	3304      	adds	r3, #4
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001394:	f842 3c14 	str.w	r3, [r2, #-20]
			abnormalIndex = i;
 8001398:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800139c:	461a      	mov	r2, r3
 800139e:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80013a2:	f103 0304 	add.w	r3, r3, #4
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f842 3c24 	str.w	r3, [r2, #-36]
			i += 8;
 80013ac:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80013b0:	f103 0304 	add.w	r3, r3, #4
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	3308      	adds	r3, #8
 80013b8:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80013bc:	f102 0204 	add.w	r2, r2, #4
 80013c0:	6013      	str	r3, [r2, #0]
			recordFlag++;
 80013c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c6:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80013ca:	3301      	adds	r3, #1
 80013cc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80013d0:	f842 3c28 	str.w	r3, [r2, #-40]
 80013d4:	e08b      	b.n	80014ee <__measureAM+0x26e>
		}
		else if(tSys.fftAmp[i] > 18 &&recordFlag == 2){
 80013d6:	4a26      	ldr	r2, [pc, #152]	; (8001470 <__measureAM+0x1f0>)
 80013d8:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80013dc:	f103 0304 	add.w	r3, r3, #4
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	3330      	adds	r3, #48	; 0x30
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	4413      	add	r3, r2
 80013e8:	3304      	adds	r3, #4
 80013ea:	edd3 7a00 	vldr	s15, [r3]
 80013ee:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 80013f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fa:	dd3d      	ble.n	8001478 <__measureAM+0x1f8>
 80013fc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001400:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001404:	2b02      	cmp	r3, #2
 8001406:	d137      	bne.n	8001478 <__measureAM+0x1f8>
			positiveVol_A = tSys.fftAmp[i];
 8001408:	4a19      	ldr	r2, [pc, #100]	; (8001470 <__measureAM+0x1f0>)
 800140a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800140e:	f103 0304 	add.w	r3, r3, #4
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	3330      	adds	r3, #48	; 0x30
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	4413      	add	r3, r2
 800141a:	3304      	adds	r3, #4
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001422:	f842 3c0c 	str.w	r3, [r2, #-12]
			posIndex = i;
 8001426:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800142a:	461a      	mov	r2, r3
 800142c:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001430:	f103 0304 	add.w	r3, r3, #4
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f842 3c1c 	str.w	r3, [r2, #-28]
			i += 5;
 800143a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800143e:	f103 0304 	add.w	r3, r3, #4
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	3305      	adds	r3, #5
 8001446:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 800144a:	f102 0204 	add.w	r2, r2, #4
 800144e:	6013      	str	r3, [r2, #0]
			recordFlag++;
 8001450:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001454:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8001458:	3301      	adds	r3, #1
 800145a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800145e:	f842 3c28 	str.w	r3, [r2, #-40]
 8001462:	e044      	b.n	80014ee <__measureAM+0x26e>
 8001464:	00989680 	.word	0x00989680
 8001468:	200022cc 	.word	0x200022cc
 800146c:	200011fc 	.word	0x200011fc
 8001470:	20002208 	.word	0x20002208
 8001474:	42700000 	.word	0x42700000
		}
		else if(tSys.fftAmp[i] > 18 &&recordFlag == 3){
 8001478:	4ad1      	ldr	r2, [pc, #836]	; (80017c0 <__measureAM+0x540>)
 800147a:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 800147e:	f103 0304 	add.w	r3, r3, #4
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	3330      	adds	r3, #48	; 0x30
 8001486:	009b      	lsls	r3, r3, #2
 8001488:	4413      	add	r3, r2
 800148a:	3304      	adds	r3, #4
 800148c:	edd3 7a00 	vldr	s15, [r3]
 8001490:	eeb3 7a02 	vmov.f32	s14, #50	; 0x41900000  18.0
 8001494:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149c:	dd27      	ble.n	80014ee <__measureAM+0x26e>
 800149e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014a2:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80014a6:	2b03      	cmp	r3, #3
 80014a8:	d121      	bne.n	80014ee <__measureAM+0x26e>
			negativeVol_A = tSys.fftAmp[i];
 80014aa:	4ac5      	ldr	r2, [pc, #788]	; (80017c0 <__measureAM+0x540>)
 80014ac:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80014b0:	f103 0304 	add.w	r3, r3, #4
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	3330      	adds	r3, #48	; 0x30
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	4413      	add	r3, r2
 80014bc:	3304      	adds	r3, #4
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014c4:	f842 3c10 	str.w	r3, [r2, #-16]
			negIndex = i;
 80014c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014cc:	461a      	mov	r2, r3
 80014ce:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80014d2:	f103 0304 	add.w	r3, r3, #4
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f842 3c20 	str.w	r3, [r2, #-32]
			recordFlag++;
 80014dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014e0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 80014e4:	3301      	adds	r3, #1
 80014e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80014ea:	f842 3c28 	str.w	r3, [r2, #-40]
	for(int i = 0; i < AD_Size / 2;i++){
 80014ee:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 80014f2:	f103 0304 	add.w	r3, r3, #4
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3301      	adds	r3, #1
 80014fa:	f507 5281 	add.w	r2, r7, #4128	; 0x1020
 80014fe:	f102 0204 	add.w	r2, r2, #4
 8001502:	6013      	str	r3, [r2, #0]
 8001504:	f507 5381 	add.w	r3, r7, #4128	; 0x1020
 8001508:	f103 0304 	add.w	r3, r3, #4
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001512:	f6ff aedd 	blt.w	80012d0 <__measureAM+0x50>
		}
	}
	if(abnormal_A < tSys.fftAmp[abnormalIndex+1]){
 8001516:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800151a:	f853 3c24 	ldr.w	r3, [r3, #-36]
 800151e:	3301      	adds	r3, #1
 8001520:	4aa7      	ldr	r2, [pc, #668]	; (80017c0 <__measureAM+0x540>)
 8001522:	3330      	adds	r3, #48	; 0x30
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4413      	add	r3, r2
 8001528:	3304      	adds	r3, #4
 800152a:	ed93 7a00 	vldr	s14, [r3]
 800152e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001532:	ed53 7a05 	vldr	s15, [r3, #-20]	; 0xffffffec
 8001536:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800153a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800153e:	dd0e      	ble.n	800155e <__measureAM+0x2de>
		abnormal_A = tSys.fftAmp[abnormalIndex+1];
 8001540:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001544:	f853 3c24 	ldr.w	r3, [r3, #-36]
 8001548:	3301      	adds	r3, #1
 800154a:	4a9d      	ldr	r2, [pc, #628]	; (80017c0 <__measureAM+0x540>)
 800154c:	3330      	adds	r3, #48	; 0x30
 800154e:	009b      	lsls	r3, r3, #2
 8001550:	4413      	add	r3, r2
 8001552:	3304      	adds	r3, #4
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800155a:	f842 3c14 	str.w	r3, [r2, #-20]
	}
	if(positiveVol_A < tSys.fftAmp[posIndex+1]){
 800155e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001562:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001566:	3301      	adds	r3, #1
 8001568:	4a95      	ldr	r2, [pc, #596]	; (80017c0 <__measureAM+0x540>)
 800156a:	3330      	adds	r3, #48	; 0x30
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	4413      	add	r3, r2
 8001570:	3304      	adds	r3, #4
 8001572:	ed93 7a00 	vldr	s14, [r3]
 8001576:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800157a:	ed53 7a03 	vldr	s15, [r3, #-12]
 800157e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001586:	dd32      	ble.n	80015ee <__measureAM+0x36e>
		positiveVol_A = tSys.fftAmp[posIndex+1];
 8001588:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800158c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8001590:	3301      	adds	r3, #1
 8001592:	4a8b      	ldr	r2, [pc, #556]	; (80017c0 <__measureAM+0x540>)
 8001594:	3330      	adds	r3, #48	; 0x30
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	3304      	adds	r3, #4
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015a2:	f842 3c0c 	str.w	r3, [r2, #-12]
		if(positiveVol_A < tSys.fftAmp[posIndex+2]){
 80015a6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015aa:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80015ae:	3302      	adds	r3, #2
 80015b0:	4a83      	ldr	r2, [pc, #524]	; (80017c0 <__measureAM+0x540>)
 80015b2:	3330      	adds	r3, #48	; 0x30
 80015b4:	009b      	lsls	r3, r3, #2
 80015b6:	4413      	add	r3, r2
 80015b8:	3304      	adds	r3, #4
 80015ba:	ed93 7a00 	vldr	s14, [r3]
 80015be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015c2:	ed53 7a03 	vldr	s15, [r3, #-12]
 80015c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80015ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ce:	dd0e      	ble.n	80015ee <__measureAM+0x36e>
			positiveVol_A = tSys.fftAmp[posIndex+2];
 80015d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015d4:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 80015d8:	3302      	adds	r3, #2
 80015da:	4a79      	ldr	r2, [pc, #484]	; (80017c0 <__measureAM+0x540>)
 80015dc:	3330      	adds	r3, #48	; 0x30
 80015de:	009b      	lsls	r3, r3, #2
 80015e0:	4413      	add	r3, r2
 80015e2:	3304      	adds	r3, #4
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80015ea:	f842 3c0c 	str.w	r3, [r2, #-12]
		}
	}
	if(negativeVol_A < tSys.fftAmp[negIndex+1]){
 80015ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015f2:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80015f6:	3301      	adds	r3, #1
 80015f8:	4a71      	ldr	r2, [pc, #452]	; (80017c0 <__measureAM+0x540>)
 80015fa:	3330      	adds	r3, #48	; 0x30
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	3304      	adds	r3, #4
 8001602:	ed93 7a00 	vldr	s14, [r3]
 8001606:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800160a:	ed53 7a04 	vldr	s15, [r3, #-16]
 800160e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001616:	dd32      	ble.n	800167e <__measureAM+0x3fe>
		negativeVol_A = tSys.fftAmp[negIndex+1];
 8001618:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800161c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001620:	3301      	adds	r3, #1
 8001622:	4a67      	ldr	r2, [pc, #412]	; (80017c0 <__measureAM+0x540>)
 8001624:	3330      	adds	r3, #48	; 0x30
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	3304      	adds	r3, #4
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001632:	f842 3c10 	str.w	r3, [r2, #-16]
		if(negativeVol_A < tSys.fftAmp[negIndex+2]){
 8001636:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800163a:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800163e:	3302      	adds	r3, #2
 8001640:	4a5f      	ldr	r2, [pc, #380]	; (80017c0 <__measureAM+0x540>)
 8001642:	3330      	adds	r3, #48	; 0x30
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	4413      	add	r3, r2
 8001648:	3304      	adds	r3, #4
 800164a:	ed93 7a00 	vldr	s14, [r3]
 800164e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001652:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800165a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165e:	dd0e      	ble.n	800167e <__measureAM+0x3fe>
			negativeVol_A = tSys.fftAmp[negIndex+2];
 8001660:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001664:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8001668:	3302      	adds	r3, #2
 800166a:	4a55      	ldr	r2, [pc, #340]	; (80017c0 <__measureAM+0x540>)
 800166c:	3330      	adds	r3, #48	; 0x30
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	3304      	adds	r3, #4
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800167a:	f842 3c10 	str.w	r3, [r2, #-16]
		}
	}

	delay_ms(400);
 800167e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001682:	f7ff fd7d 	bl	8001180 <delay_ms>

	tSys.ma = (positiveVol_A + negativeVol_A) / 58.1f /4;					//AMma
 8001686:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800168a:	ed13 7a03 	vldr	s14, [r3, #-12]
 800168e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001692:	ed53 7a04 	vldr	s15, [r3, #-16]
 8001696:	ee77 7a27 	vadd.f32	s15, s14, s15
 800169a:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80017c4 <__measureAM+0x544>
 800169e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80016a2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80016a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016aa:	4b45      	ldr	r3, [pc, #276]	; (80017c0 <__measureAM+0x540>)
 80016ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016b0:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
	tSys.AMfre = (posIndex + negIndex) / 2 * tSys.Fs / AD_Size;				//AM
 80016b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016b8:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 80016bc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016c0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80016c4:	4413      	add	r3, r2
 80016c6:	0fda      	lsrs	r2, r3, #31
 80016c8:	4413      	add	r3, r2
 80016ca:	105b      	asrs	r3, r3, #1
 80016cc:	ee07 3a90 	vmov	s15, r3
 80016d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016d4:	4b3a      	ldr	r3, [pc, #232]	; (80017c0 <__measureAM+0x540>)
 80016d6:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 80016da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016de:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80017c8 <__measureAM+0x548>
 80016e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016e6:	4b36      	ldr	r3, [pc, #216]	; (80017c0 <__measureAM+0x540>)
 80016e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016ec:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
	tSys.AMoffset = directVol_A;											//AM
 80016f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016f4:	f853 3c08 	ldr.w	r3, [r3, #-8]
 80016f8:	4a31      	ldr	r2, [pc, #196]	; (80017c0 <__measureAM+0x540>)
 80016fa:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80016fe:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0

	//AMma
    SetTFTText(0,7,"AM");
 8001702:	4a32      	ldr	r2, [pc, #200]	; (80017cc <__measureAM+0x54c>)
 8001704:	2107      	movs	r1, #7
 8001706:	2000      	movs	r0, #0
 8001708:	f007 ff0a 	bl	8009520 <SetTFTText>
    SetTextValueFloat(0,8,tSys.ma);
 800170c:	4b2c      	ldr	r3, [pc, #176]	; (80017c0 <__measureAM+0x540>)
 800170e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001712:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8001716:	eeb0 0a67 	vmov.f32	s0, s15
 800171a:	2108      	movs	r1, #8
 800171c:	2000      	movs	r0, #0
 800171e:	f007 ff21 	bl	8009564 <SetTextValueFloat>
    SetTextValueFloat(0,9,tSys.AMfre/1000.f + 0.04);
 8001722:	4b27      	ldr	r3, [pc, #156]	; (80017c0 <__measureAM+0x540>)
 8001724:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001728:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800172c:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80017d0 <__measureAM+0x550>
 8001730:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001734:	ee16 0a90 	vmov	r0, s13
 8001738:	f7fe ff06 	bl	8000548 <__aeabi_f2d>
 800173c:	a31e      	add	r3, pc, #120	; (adr r3, 80017b8 <__measureAM+0x538>)
 800173e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001742:	f7fe fda3 	bl	800028c <__adddf3>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4610      	mov	r0, r2
 800174c:	4619      	mov	r1, r3
 800174e:	f7ff fa4b 	bl	8000be8 <__aeabi_d2f>
 8001752:	4603      	mov	r3, r0
 8001754:	ee00 3a10 	vmov	s0, r3
 8001758:	2109      	movs	r1, #9
 800175a:	2000      	movs	r0, #0
 800175c:	f007 ff02 	bl	8009564 <SetTextValueFloat>
    SetTextValueFloat(0,10,10);
 8001760:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8001764:	210a      	movs	r1, #10
 8001766:	2000      	movs	r0, #0
 8001768:	f007 fefc 	bl	8009564 <SetTextValueFloat>
    SetTFTText(0,13," ");
 800176c:	4a19      	ldr	r2, [pc, #100]	; (80017d4 <__measureAM+0x554>)
 800176e:	210d      	movs	r1, #13
 8001770:	2000      	movs	r0, #0
 8001772:	f007 fed5 	bl	8009520 <SetTFTText>

    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.AMfre + 40);
 8001776:	4b12      	ldr	r3, [pc, #72]	; (80017c0 <__measureAM+0x540>)
 8001778:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800177c:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 8001780:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80017d8 <__measureAM+0x558>
 8001784:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001788:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178c:	ee17 1a90 	vmov	r1, s15
 8001790:	2080      	movs	r0, #128	; 0x80
 8001792:	f003 fb0d 	bl	8004db0 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 8001796:	2100      	movs	r1, #0
 8001798:	2080      	movs	r0, #128	; 0x80
 800179a:	f003 fae1 	bl	8004d60 <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 800179e:	21b8      	movs	r1, #184	; 0xb8
 80017a0:	2080      	movs	r0, #128	; 0x80
 80017a2:	f003 fb45 	bl	8004e30 <ad9959_write_amplitude>

}
 80017a6:	bf00      	nop
 80017a8:	f507 5781 	add.w	r7, r7, #4128	; 0x1020
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	f3af 8000 	nop.w
 80017b8:	47ae147b 	.word	0x47ae147b
 80017bc:	3fa47ae1 	.word	0x3fa47ae1
 80017c0:	20002208 	.word	0x20002208
 80017c4:	42686666 	.word	0x42686666
 80017c8:	44800000 	.word	0x44800000
 80017cc:	0800f9c0 	.word	0x0800f9c0
 80017d0:	447a0000 	.word	0x447a0000
 80017d4:	0800f9c4 	.word	0x0800f9c4
 80017d8:	42200000 	.word	0x42200000
 80017dc:	00000000 	.word	0x00000000

080017e0 <__measureFM>:
      )
    return 1;
    else return 0;
}

void __measureFM(void){
 80017e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017e4:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80017e8:	af00      	add	r7, sp, #0

	float FMamp[40] = {0,};
 80017ea:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80017ee:	22a0      	movs	r2, #160	; 0xa0
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f009 fbe8 	bl	800afc8 <memset>
	int FMampIndex[40] = {0,};
 80017f8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80017fc:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8001800:	4618      	mov	r0, r3
 8001802:	23a0      	movs	r3, #160	; 0xa0
 8001804:	461a      	mov	r2, r3
 8001806:	2100      	movs	r1, #0
 8001808:	f009 fbde 	bl	800afc8 <memset>
	int index = 0;
 800180c:	2300      	movs	r3, #0
 800180e:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
//	float modAmp1 = 0,modAmp2 = 0,exAmp = 0;
//	int modIndex1 = 0,modIndex2 = 0,exIndex = 0;

	double __Jx0,__Jx1,__Jx2;	//J(x)
	float Jx0Amp[2]={0,};
 8001812:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001816:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800181a:	461a      	mov	r2, r3
 800181c:	2300      	movs	r3, #0
 800181e:	6013      	str	r3, [r2, #0]
 8001820:	6053      	str	r3, [r2, #4]
	int Jx0Index[2]={0,};
 8001822:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001826:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800182a:	461a      	mov	r2, r3
 800182c:	2300      	movs	r3, #0
 800182e:	6013      	str	r3, [r2, #0]
 8001830:	6053      	str	r3, [r2, #4]
	float Jx1Amp[2]={0,};
 8001832:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001836:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800183a:	461a      	mov	r2, r3
 800183c:	2300      	movs	r3, #0
 800183e:	6013      	str	r3, [r2, #0]
 8001840:	6053      	str	r3, [r2, #4]
	int Jx1Index[2]={0,};
 8001842:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001846:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800184a:	461a      	mov	r2, r3
 800184c:	2300      	movs	r3, #0
 800184e:	6013      	str	r3, [r2, #0]
 8001850:	6053      	str	r3, [r2, #4]
	float Jx2Amp[2]={0,};
 8001852:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001856:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800185a:	461a      	mov	r2, r3
 800185c:	2300      	movs	r3, #0
 800185e:	6013      	str	r3, [r2, #0]
 8001860:	6053      	str	r3, [r2, #4]
	int Jx2Index[2]={0,};
 8001862:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001866:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800186a:	461a      	mov	r2, r3
 800186c:	2300      	movs	r3, #0
 800186e:	6013      	str	r3, [r2, #0]
 8001870:	6053      	str	r3, [r2, #4]
	volatile int Jx0Flag = 0,Jx1Flag = 0,Jx2Flag = 0;
 8001872:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001876:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001882:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001886:	2200      	movs	r2, #0
 8001888:	601a      	str	r2, [r3, #0]
 800188a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800188e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]
	int bessi0I = 0,bessi1I = 0,bessi2I = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 800189c:	2300      	movs	r3, #0
 800189e:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80018a2:	2300      	movs	r3, #0
 80018a4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
	int bessi0Index[4]={0,},bessi1Index[4]={0,},__bessi = 0;;
 80018a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018ac:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80018b0:	461a      	mov	r2, r3
 80018b2:	2300      	movs	r3, #0
 80018b4:	6013      	str	r3, [r2, #0]
 80018b6:	6053      	str	r3, [r2, #4]
 80018b8:	6093      	str	r3, [r2, #8]
 80018ba:	60d3      	str	r3, [r2, #12]
 80018bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018c0:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80018c4:	461a      	mov	r2, r3
 80018c6:	2300      	movs	r3, #0
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	6053      	str	r3, [r2, #4]
 80018cc:	6093      	str	r3, [r2, #8]
 80018ce:	60d3      	str	r3, [r2, #12]
 80018d0:	2300      	movs	r3, #0
 80018d2:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
	float bessi0X[4] = {0,},bessi1X[4] = {0,};
 80018d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018da:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 80018de:	461a      	mov	r2, r3
 80018e0:	2300      	movs	r3, #0
 80018e2:	6013      	str	r3, [r2, #0]
 80018e4:	6053      	str	r3, [r2, #4]
 80018e6:	6093      	str	r3, [r2, #8]
 80018e8:	60d3      	str	r3, [r2, #12]
 80018ea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80018ee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80018f2:	461a      	mov	r2, r3
 80018f4:	2300      	movs	r3, #0
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	6053      	str	r3, [r2, #4]
 80018fa:	6093      	str	r3, [r2, #8]
 80018fc:	60d3      	str	r3, [r2, #12]

	ad9959_write_frequency(AD9959_CHANNEL_0,10000000);
 80018fe:	4989      	ldr	r1, [pc, #548]	; (8001b24 <__measureFM+0x344>)
 8001900:	2010      	movs	r0, #16
 8001902:	f003 fa55 	bl	8004db0 <ad9959_write_frequency>
	delay_ms(25);
 8001906:	2019      	movs	r0, #25
 8001908:	f7ff fc3a 	bl	8001180 <delay_ms>
	ADarr_Init();
 800190c:	f7ff fba8 	bl	8001060 <ADarr_Init>
	get_AD_Results();
 8001910:	f7ff fbc2 	bl	8001098 <get_AD_Results>
	calc_FFT(AD_arr,tSys.fftAmp);
 8001914:	4984      	ldr	r1, [pc, #528]	; (8001b28 <__measureFM+0x348>)
 8001916:	4885      	ldr	r0, [pc, #532]	; (8001b2c <__measureFM+0x34c>)
 8001918:	f7ff fb6e 	bl	8000ff8 <calc_FFT>

	for(int i = 1;i < AD_Size/2;i++){		//
 800191c:	2301      	movs	r3, #1
 800191e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001922:	e134      	b.n	8001b8e <__measureFM+0x3ae>
		if(tSys.fftAmp[i] > 35){
 8001924:	4a82      	ldr	r2, [pc, #520]	; (8001b30 <__measureFM+0x350>)
 8001926:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800192a:	3330      	adds	r3, #48	; 0x30
 800192c:	009b      	lsls	r3, r3, #2
 800192e:	4413      	add	r3, r2
 8001930:	3304      	adds	r3, #4
 8001932:	edd3 7a00 	vldr	s15, [r3]
 8001936:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8001b34 <__measureFM+0x354>
 800193a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800193e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001942:	f340 811f 	ble.w	8001b84 <__measureFM+0x3a4>
			FMampIndex[index] = i;
 8001946:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800194a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800194e:	f8d7 2204 	ldr.w	r2, [r7, #516]	; 0x204
 8001952:	f8d7 11e0 	ldr.w	r1, [r7, #480]	; 0x1e0
 8001956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			FMamp[index] = tSys.fftAmp[i];
 800195a:	4a75      	ldr	r2, [pc, #468]	; (8001b30 <__measureFM+0x350>)
 800195c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001960:	3330      	adds	r3, #48	; 0x30
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	3304      	adds	r3, #4
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001974:	443b      	add	r3, r7
 8001976:	3be8      	subs	r3, #232	; 0xe8
 8001978:	601a      	str	r2, [r3, #0]
			index++;
 800197a:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800197e:	3301      	adds	r3, #1
 8001980:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204

			if(Jx0Flag == 0){
 8001984:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001988:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2b00      	cmp	r3, #0
 8001990:	d11f      	bne.n	80019d2 <__measureFM+0x1f2>
				Jx0Amp[0] = tSys.fftAmp[i];
 8001992:	4a67      	ldr	r2, [pc, #412]	; (8001b30 <__measureFM+0x350>)
 8001994:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001998:	3330      	adds	r3, #48	; 0x30
 800199a:	009b      	lsls	r3, r3, #2
 800199c:	4413      	add	r3, r2
 800199e:	3304      	adds	r3, #4
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019a6:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80019aa:	601a      	str	r2, [r3, #0]
				Jx0Index[0] = i;
 80019ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019b0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80019b4:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 80019b8:	601a      	str	r2, [r3, #0]
				i += 5;
 80019ba:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80019be:	3305      	adds	r3, #5
 80019c0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
				Jx0Flag = 1;
 80019c4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019c8:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80019cc:	2201      	movs	r2, #1
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	e0d8      	b.n	8001b84 <__measureFM+0x3a4>
			}
			else if(Jx0Flag == 1){
 80019d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019d6:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d125      	bne.n	8001a2c <__measureFM+0x24c>
				Jx0Amp[1] = tSys.fftAmp[i];
 80019e0:	4a53      	ldr	r2, [pc, #332]	; (8001b30 <__measureFM+0x350>)
 80019e2:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80019e6:	3330      	adds	r3, #48	; 0x30
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	4413      	add	r3, r2
 80019ec:	3304      	adds	r3, #4
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019f4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80019f8:	605a      	str	r2, [r3, #4]
				Jx0Index[1] = i;
 80019fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80019fe:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001a02:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8001a06:	605a      	str	r2, [r3, #4]
				i += 5;
 8001a08:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001a0c:	3305      	adds	r3, #5
 8001a0e:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
				Jx0Flag = 2;
 8001a12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a16:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8001a1a:	2202      	movs	r2, #2
 8001a1c:	601a      	str	r2, [r3, #0]
				Jx1Flag = 1;
 8001a1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a22:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a26:	2201      	movs	r2, #1
 8001a28:	601a      	str	r2, [r3, #0]
 8001a2a:	e0ab      	b.n	8001b84 <__measureFM+0x3a4>
			}
			else if(Jx1Flag == 1){
 8001a2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a30:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d11f      	bne.n	8001a7a <__measureFM+0x29a>
				Jx1Amp[0] = tSys.fftAmp[i];
 8001a3a:	4a3d      	ldr	r2, [pc, #244]	; (8001b30 <__measureFM+0x350>)
 8001a3c:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001a40:	3330      	adds	r3, #48	; 0x30
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	4413      	add	r3, r2
 8001a46:	3304      	adds	r3, #4
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a4e:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001a52:	601a      	str	r2, [r3, #0]
				Jx1Index[0] = i;
 8001a54:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a58:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001a5c:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8001a60:	601a      	str	r2, [r3, #0]
				i += 5;
 8001a62:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001a66:	3305      	adds	r3, #5
 8001a68:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
				Jx1Flag = 2;
 8001a6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a70:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a74:	2202      	movs	r2, #2
 8001a76:	601a      	str	r2, [r3, #0]
 8001a78:	e084      	b.n	8001b84 <__measureFM+0x3a4>
			}
			else if(Jx1Flag == 2){
 8001a7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a7e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b02      	cmp	r3, #2
 8001a86:	d125      	bne.n	8001ad4 <__measureFM+0x2f4>
				Jx1Amp[1] = tSys.fftAmp[i];
 8001a88:	4a29      	ldr	r2, [pc, #164]	; (8001b30 <__measureFM+0x350>)
 8001a8a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001a8e:	3330      	adds	r3, #48	; 0x30
 8001a90:	009b      	lsls	r3, r3, #2
 8001a92:	4413      	add	r3, r2
 8001a94:	3304      	adds	r3, #4
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001a9c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001aa0:	605a      	str	r2, [r3, #4]
				Jx1Index[1] = i;
 8001aa2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001aa6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001aaa:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8001aae:	605a      	str	r2, [r3, #4]
				i+=5;
 8001ab0:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001ab4:	3305      	adds	r3, #5
 8001ab6:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
				Jx1Flag = 3;
 8001aba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001abe:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8001ac2:	2203      	movs	r2, #3
 8001ac4:	601a      	str	r2, [r3, #0]
				Jx2Flag = 1;
 8001ac6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001aca:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001ace:	2201      	movs	r2, #1
 8001ad0:	601a      	str	r2, [r3, #0]
 8001ad2:	e057      	b.n	8001b84 <__measureFM+0x3a4>
			}
			else if(Jx2Flag == 1){
 8001ad4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ad8:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d12a      	bne.n	8001b38 <__measureFM+0x358>
				Jx2Amp[0] = tSys.fftAmp[i];
 8001ae2:	4a13      	ldr	r2, [pc, #76]	; (8001b30 <__measureFM+0x350>)
 8001ae4:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001ae8:	3330      	adds	r3, #48	; 0x30
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	3304      	adds	r3, #4
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001af6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001afa:	601a      	str	r2, [r3, #0]
				Jx2Index[0] = i;
 8001afc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b00:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001b04:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8001b08:	601a      	str	r2, [r3, #0]
				i += 5;
 8001b0a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001b0e:	3305      	adds	r3, #5
 8001b10:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
				Jx2Flag = 2;
 8001b14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b18:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	e030      	b.n	8001b84 <__measureFM+0x3a4>
 8001b22:	bf00      	nop
 8001b24:	00989680 	.word	0x00989680
 8001b28:	200022cc 	.word	0x200022cc
 8001b2c:	200011fc 	.word	0x200011fc
 8001b30:	20002208 	.word	0x20002208
 8001b34:	420c0000 	.word	0x420c0000
			}
			else if(Jx2Flag == 2){
 8001b38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b3c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d11e      	bne.n	8001b84 <__measureFM+0x3a4>
				Jx2Amp[1] = tSys.fftAmp[i];
 8001b46:	4ad7      	ldr	r2, [pc, #860]	; (8001ea4 <__measureFM+0x6c4>)
 8001b48:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001b4c:	3330      	adds	r3, #48	; 0x30
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	4413      	add	r3, r2
 8001b52:	3304      	adds	r3, #4
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b5a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8001b5e:	605a      	str	r2, [r3, #4]
				Jx2Index[1] = i;
 8001b60:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b64:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8001b68:	f8d7 21e0 	ldr.w	r2, [r7, #480]	; 0x1e0
 8001b6c:	605a      	str	r2, [r3, #4]
				i+=5;
 8001b6e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001b72:	3305      	adds	r3, #5
 8001b74:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
				Jx2Flag = 3;
 8001b78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b7c:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8001b80:	2203      	movs	r2, #3
 8001b82:	601a      	str	r2, [r3, #0]
	for(int i = 1;i < AD_Size/2;i++){		//
 8001b84:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001b88:	3301      	adds	r3, #1
 8001b8a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8001b8e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8001b92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b96:	f6ff aec5 	blt.w	8001924 <__measureFM+0x144>
			}

		}
	}
	if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001b9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001b9e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001ba2:	ed93 7a00 	vldr	s14, [r3]
 8001ba6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001baa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	4abc      	ldr	r2, [pc, #752]	; (8001ea4 <__measureFM+0x6c4>)
 8001bb4:	3330      	adds	r3, #48	; 0x30
 8001bb6:	009b      	lsls	r3, r3, #2
 8001bb8:	4413      	add	r3, r2
 8001bba:	3304      	adds	r3, #4
 8001bbc:	edd3 7a00 	vldr	s15, [r3]
 8001bc0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001bc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bc8:	f140 8084 	bpl.w	8001cd4 <__measureFM+0x4f4>
		Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001bcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bd0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	4ab2      	ldr	r2, [pc, #712]	; (8001ea4 <__measureFM+0x6c4>)
 8001bda:	3330      	adds	r3, #48	; 0x30
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	3304      	adds	r3, #4
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001be8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001bec:	601a      	str	r2, [r3, #0]
		Jx0Index[0] +=1;
 8001bee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bf2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	1c5a      	adds	r2, r3, #1
 8001bfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001bfe:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c02:	601a      	str	r2, [r3, #0]
		if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001c04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c08:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001c0c:	ed93 7a00 	vldr	s14, [r3]
 8001c10:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c14:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	4aa1      	ldr	r2, [pc, #644]	; (8001ea4 <__measureFM+0x6c4>)
 8001c1e:	3330      	adds	r3, #48	; 0x30
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	4413      	add	r3, r2
 8001c24:	3304      	adds	r3, #4
 8001c26:	edd3 7a00 	vldr	s15, [r3]
 8001c2a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c32:	d54f      	bpl.n	8001cd4 <__measureFM+0x4f4>
			Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001c34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c38:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	4a98      	ldr	r2, [pc, #608]	; (8001ea4 <__measureFM+0x6c4>)
 8001c42:	3330      	adds	r3, #48	; 0x30
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	4413      	add	r3, r2
 8001c48:	3304      	adds	r3, #4
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c50:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001c54:	601a      	str	r2, [r3, #0]
			Jx0Index[0]+=1;
 8001c56:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c5a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	1c5a      	adds	r2, r3, #1
 8001c62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c66:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c6a:	601a      	str	r2, [r3, #0]
			if(Jx0Amp[0] < tSys.fftAmp[Jx0Index[0] + 1]){
 8001c6c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c70:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001c74:	ed93 7a00 	vldr	s14, [r3]
 8001c78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c7c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	3301      	adds	r3, #1
 8001c84:	4a87      	ldr	r2, [pc, #540]	; (8001ea4 <__measureFM+0x6c4>)
 8001c86:	3330      	adds	r3, #48	; 0x30
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4413      	add	r3, r2
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	edd3 7a00 	vldr	s15, [r3]
 8001c92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c9a:	d51b      	bpl.n	8001cd4 <__measureFM+0x4f4>
					Jx0Amp[0] = tSys.fftAmp[Jx0Index[0] + 1];
 8001c9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ca0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	3301      	adds	r3, #1
 8001ca8:	4a7e      	ldr	r2, [pc, #504]	; (8001ea4 <__measureFM+0x6c4>)
 8001caa:	3330      	adds	r3, #48	; 0x30
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	4413      	add	r3, r2
 8001cb0:	3304      	adds	r3, #4
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cb8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001cbc:	601a      	str	r2, [r3, #0]
					Jx0Index[0]+=1;
 8001cbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cc2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cce:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001cd2:	601a      	str	r2, [r3, #0]
			}
		}
	}
	if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8001cd4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001cd8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001cdc:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ce0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ce4:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	3301      	adds	r3, #1
 8001cec:	4a6d      	ldr	r2, [pc, #436]	; (8001ea4 <__measureFM+0x6c4>)
 8001cee:	3330      	adds	r3, #48	; 0x30
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	4413      	add	r3, r2
 8001cf4:	3304      	adds	r3, #4
 8001cf6:	edd3 7a00 	vldr	s15, [r3]
 8001cfa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d02:	f140 8084 	bpl.w	8001e0e <__measureFM+0x62e>
		Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 8001d06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d0a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	3301      	adds	r3, #1
 8001d12:	4a64      	ldr	r2, [pc, #400]	; (8001ea4 <__measureFM+0x6c4>)
 8001d14:	3330      	adds	r3, #48	; 0x30
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	4413      	add	r3, r2
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d22:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001d26:	605a      	str	r2, [r3, #4]
		Jx0Index[1]+=1;
 8001d28:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d2c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	1c5a      	adds	r2, r3, #1
 8001d34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d38:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d3c:	605a      	str	r2, [r3, #4]
		if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8001d3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d42:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001d46:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d4e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d52:	685b      	ldr	r3, [r3, #4]
 8001d54:	3301      	adds	r3, #1
 8001d56:	4a53      	ldr	r2, [pc, #332]	; (8001ea4 <__measureFM+0x6c4>)
 8001d58:	3330      	adds	r3, #48	; 0x30
 8001d5a:	009b      	lsls	r3, r3, #2
 8001d5c:	4413      	add	r3, r2
 8001d5e:	3304      	adds	r3, #4
 8001d60:	edd3 7a00 	vldr	s15, [r3]
 8001d64:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d6c:	d54f      	bpl.n	8001e0e <__measureFM+0x62e>
			Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 8001d6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d72:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	3301      	adds	r3, #1
 8001d7a:	4a4a      	ldr	r2, [pc, #296]	; (8001ea4 <__measureFM+0x6c4>)
 8001d7c:	3330      	adds	r3, #48	; 0x30
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	4413      	add	r3, r2
 8001d82:	3304      	adds	r3, #4
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d8a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001d8e:	605a      	str	r2, [r3, #4]
			Jx0Index[1]+=1;
 8001d90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001d94:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	1c5a      	adds	r2, r3, #1
 8001d9c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001da0:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001da4:	605a      	str	r2, [r3, #4]
			if(Jx0Amp[1] < tSys.fftAmp[Jx0Index[1] + 1]){
 8001da6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001daa:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001dae:	ed93 7a01 	vldr	s14, [r3, #4]
 8001db2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001db6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	4a39      	ldr	r2, [pc, #228]	; (8001ea4 <__measureFM+0x6c4>)
 8001dc0:	3330      	adds	r3, #48	; 0x30
 8001dc2:	009b      	lsls	r3, r3, #2
 8001dc4:	4413      	add	r3, r2
 8001dc6:	3304      	adds	r3, #4
 8001dc8:	edd3 7a00 	vldr	s15, [r3]
 8001dcc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dd4:	d51b      	bpl.n	8001e0e <__measureFM+0x62e>
				Jx0Amp[1] = tSys.fftAmp[Jx0Index[1] + 1];
 8001dd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dda:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	3301      	adds	r3, #1
 8001de2:	4a30      	ldr	r2, [pc, #192]	; (8001ea4 <__measureFM+0x6c4>)
 8001de4:	3330      	adds	r3, #48	; 0x30
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4413      	add	r3, r2
 8001dea:	3304      	adds	r3, #4
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001df2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8001df6:	605a      	str	r2, [r3, #4]
				Jx0Index[1]+=1;
 8001df8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001dfc:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	1c5a      	adds	r2, r3, #1
 8001e04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e08:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8001e0c:	605a      	str	r2, [r3, #4]
			}
		}
	}
	if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 8001e0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e12:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001e16:	ed93 7a00 	vldr	s14, [r3]
 8001e1a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e1e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	3301      	adds	r3, #1
 8001e26:	4a1f      	ldr	r2, [pc, #124]	; (8001ea4 <__measureFM+0x6c4>)
 8001e28:	3330      	adds	r3, #48	; 0x30
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3304      	adds	r3, #4
 8001e30:	edd3 7a00 	vldr	s15, [r3]
 8001e34:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	f140 8087 	bpl.w	8001f4e <__measureFM+0x76e>
		Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 8001e40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e44:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	4a15      	ldr	r2, [pc, #84]	; (8001ea4 <__measureFM+0x6c4>)
 8001e4e:	3330      	adds	r3, #48	; 0x30
 8001e50:	009b      	lsls	r3, r3, #2
 8001e52:	4413      	add	r3, r2
 8001e54:	3304      	adds	r3, #4
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e5c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001e60:	601a      	str	r2, [r3, #0]
		Jx1Index[0]+=1;
 8001e62:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e66:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	1c5a      	adds	r2, r3, #1
 8001e6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e72:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001e76:	601a      	str	r2, [r3, #0]
		if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 8001e78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e7c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001e80:	ed93 7a00 	vldr	s14, [r3]
 8001e84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001e88:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	3301      	adds	r3, #1
 8001e90:	4a04      	ldr	r2, [pc, #16]	; (8001ea4 <__measureFM+0x6c4>)
 8001e92:	3330      	adds	r3, #48	; 0x30
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	4413      	add	r3, r2
 8001e98:	3304      	adds	r3, #4
 8001e9a:	edd3 7a00 	vldr	s15, [r3]
 8001e9e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ea2:	e001      	b.n	8001ea8 <__measureFM+0x6c8>
 8001ea4:	20002208 	.word	0x20002208
 8001ea8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eac:	d54f      	bpl.n	8001f4e <__measureFM+0x76e>
			Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 8001eae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eb2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	4ad6      	ldr	r2, [pc, #856]	; (8002214 <__measureFM+0xa34>)
 8001ebc:	3330      	adds	r3, #48	; 0x30
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	4413      	add	r3, r2
 8001ec2:	3304      	adds	r3, #4
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eca:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001ece:	601a      	str	r2, [r3, #0]
			Jx1Index[0]+=1;if(Jx1Amp[0] < tSys.fftAmp[Jx1Index[0] + 1]){
 8001ed0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ed4:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	1c5a      	adds	r2, r3, #1
 8001edc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ee0:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ee4:	601a      	str	r2, [r3, #0]
 8001ee6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001eea:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001eee:	ed93 7a00 	vldr	s14, [r3]
 8001ef2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001ef6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	3301      	adds	r3, #1
 8001efe:	4ac5      	ldr	r2, [pc, #788]	; (8002214 <__measureFM+0xa34>)
 8001f00:	3330      	adds	r3, #48	; 0x30
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3304      	adds	r3, #4
 8001f08:	edd3 7a00 	vldr	s15, [r3]
 8001f0c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f14:	d51b      	bpl.n	8001f4e <__measureFM+0x76e>
				Jx1Amp[0] = tSys.fftAmp[Jx1Index[0] + 1];
 8001f16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f1a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	3301      	adds	r3, #1
 8001f22:	4abc      	ldr	r2, [pc, #752]	; (8002214 <__measureFM+0xa34>)
 8001f24:	3330      	adds	r3, #48	; 0x30
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	4413      	add	r3, r2
 8001f2a:	3304      	adds	r3, #4
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f32:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001f36:	601a      	str	r2, [r3, #0]
				Jx1Index[0]+=1;
 8001f38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f3c:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	1c5a      	adds	r2, r3, #1
 8001f44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f48:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001f4c:	601a      	str	r2, [r3, #0]
			}

		}
	}
	if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 8001f4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f52:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001f56:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f5e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	3301      	adds	r3, #1
 8001f66:	4aab      	ldr	r2, [pc, #684]	; (8002214 <__measureFM+0xa34>)
 8001f68:	3330      	adds	r3, #48	; 0x30
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	4413      	add	r3, r2
 8001f6e:	3304      	adds	r3, #4
 8001f70:	edd3 7a00 	vldr	s15, [r3]
 8001f74:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f7c:	f140 8084 	bpl.w	8002088 <__measureFM+0x8a8>
		Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 8001f80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f84:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	4aa1      	ldr	r2, [pc, #644]	; (8002214 <__measureFM+0xa34>)
 8001f8e:	3330      	adds	r3, #48	; 0x30
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	3304      	adds	r3, #4
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001f9c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001fa0:	605a      	str	r2, [r3, #4]
		Jx1Index[1]+=1;
 8001fa2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fa6:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	1c5a      	adds	r2, r3, #1
 8001fae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fb2:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001fb6:	605a      	str	r2, [r3, #4]
		if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 8001fb8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fbc:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8001fc0:	ed93 7a01 	vldr	s14, [r3, #4]
 8001fc4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fc8:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	4a90      	ldr	r2, [pc, #576]	; (8002214 <__measureFM+0xa34>)
 8001fd2:	3330      	adds	r3, #48	; 0x30
 8001fd4:	009b      	lsls	r3, r3, #2
 8001fd6:	4413      	add	r3, r2
 8001fd8:	3304      	adds	r3, #4
 8001fda:	edd3 7a00 	vldr	s15, [r3]
 8001fde:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001fe2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fe6:	d54f      	bpl.n	8002088 <__measureFM+0x8a8>
			Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 8001fe8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001fec:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	4a87      	ldr	r2, [pc, #540]	; (8002214 <__measureFM+0xa34>)
 8001ff6:	3330      	adds	r3, #48	; 0x30
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	3304      	adds	r3, #4
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002004:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002008:	605a      	str	r2, [r3, #4]
			Jx1Index[1]+=1;
 800200a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800200e:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	1c5a      	adds	r2, r3, #1
 8002016:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800201a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800201e:	605a      	str	r2, [r3, #4]
			if(Jx1Amp[1] < tSys.fftAmp[Jx1Index[1] + 1]){
 8002020:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002024:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002028:	ed93 7a01 	vldr	s14, [r3, #4]
 800202c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002030:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	3301      	adds	r3, #1
 8002038:	4a76      	ldr	r2, [pc, #472]	; (8002214 <__measureFM+0xa34>)
 800203a:	3330      	adds	r3, #48	; 0x30
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	4413      	add	r3, r2
 8002040:	3304      	adds	r3, #4
 8002042:	edd3 7a00 	vldr	s15, [r3]
 8002046:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800204a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800204e:	d51b      	bpl.n	8002088 <__measureFM+0x8a8>
				Jx1Amp[1] = tSys.fftAmp[Jx1Index[1] + 1];
 8002050:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002054:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	3301      	adds	r3, #1
 800205c:	4a6d      	ldr	r2, [pc, #436]	; (8002214 <__measureFM+0xa34>)
 800205e:	3330      	adds	r3, #48	; 0x30
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	4413      	add	r3, r2
 8002064:	3304      	adds	r3, #4
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800206c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002070:	605a      	str	r2, [r3, #4]
				Jx1Index[1]+=1;
 8002072:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002076:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002082:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002086:	605a      	str	r2, [r3, #4]
			}
		}
	}
	if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 8002088:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800208c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002090:	ed93 7a00 	vldr	s14, [r3]
 8002094:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002098:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	3301      	adds	r3, #1
 80020a0:	4a5c      	ldr	r2, [pc, #368]	; (8002214 <__measureFM+0xa34>)
 80020a2:	3330      	adds	r3, #48	; 0x30
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	4413      	add	r3, r2
 80020a8:	3304      	adds	r3, #4
 80020aa:	edd3 7a00 	vldr	s15, [r3]
 80020ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80020b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b6:	f140 8084 	bpl.w	80021c2 <__measureFM+0x9e2>
		Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 80020ba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020be:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	3301      	adds	r3, #1
 80020c6:	4a53      	ldr	r2, [pc, #332]	; (8002214 <__measureFM+0xa34>)
 80020c8:	3330      	adds	r3, #48	; 0x30
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	3304      	adds	r3, #4
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020d6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80020da:	601a      	str	r2, [r3, #0]
		Jx2Index[0]+=1;
 80020dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020e0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	1c5a      	adds	r2, r3, #1
 80020e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020ec:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80020f0:	601a      	str	r2, [r3, #0]
		if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 80020f2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80020f6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80020fa:	ed93 7a00 	vldr	s14, [r3]
 80020fe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002102:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	3301      	adds	r3, #1
 800210a:	4a42      	ldr	r2, [pc, #264]	; (8002214 <__measureFM+0xa34>)
 800210c:	3330      	adds	r3, #48	; 0x30
 800210e:	009b      	lsls	r3, r3, #2
 8002110:	4413      	add	r3, r2
 8002112:	3304      	adds	r3, #4
 8002114:	edd3 7a00 	vldr	s15, [r3]
 8002118:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800211c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002120:	d54f      	bpl.n	80021c2 <__measureFM+0x9e2>
			Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 8002122:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002126:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	3301      	adds	r3, #1
 800212e:	4a39      	ldr	r2, [pc, #228]	; (8002214 <__measureFM+0xa34>)
 8002130:	3330      	adds	r3, #48	; 0x30
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4413      	add	r3, r2
 8002136:	3304      	adds	r3, #4
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800213e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002142:	601a      	str	r2, [r3, #0]
			Jx2Index[0]+=1;if(Jx2Amp[0] < tSys.fftAmp[Jx2Index[0] + 1]){
 8002144:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002148:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002154:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800215e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002162:	ed93 7a00 	vldr	s14, [r3]
 8002166:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800216a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	3301      	adds	r3, #1
 8002172:	4a28      	ldr	r2, [pc, #160]	; (8002214 <__measureFM+0xa34>)
 8002174:	3330      	adds	r3, #48	; 0x30
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	3304      	adds	r3, #4
 800217c:	edd3 7a00 	vldr	s15, [r3]
 8002180:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002188:	d51b      	bpl.n	80021c2 <__measureFM+0x9e2>
				Jx2Amp[0] = tSys.fftAmp[Jx2Index[0] + 1];
 800218a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800218e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	3301      	adds	r3, #1
 8002196:	4a1f      	ldr	r2, [pc, #124]	; (8002214 <__measureFM+0xa34>)
 8002198:	3330      	adds	r3, #48	; 0x30
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4413      	add	r3, r2
 800219e:	3304      	adds	r3, #4
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021a6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80021aa:	601a      	str	r2, [r3, #0]
				Jx2Index[0]+=1;
 80021ac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021b0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021bc:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80021c0:	601a      	str	r2, [r3, #0]
			}
		}
	}
	if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 80021c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021c6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80021ca:	ed93 7a01 	vldr	s14, [r3, #4]
 80021ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021d2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	3301      	adds	r3, #1
 80021da:	4a0e      	ldr	r2, [pc, #56]	; (8002214 <__measureFM+0xa34>)
 80021dc:	3330      	adds	r3, #48	; 0x30
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	4413      	add	r3, r2
 80021e2:	3304      	adds	r3, #4
 80021e4:	edd3 7a00 	vldr	s15, [r3]
 80021e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f0:	f140 8088 	bpl.w	8002304 <__measureFM+0xb24>
		Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 80021f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80021f8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80021fc:	685b      	ldr	r3, [r3, #4]
 80021fe:	3301      	adds	r3, #1
 8002200:	4a04      	ldr	r2, [pc, #16]	; (8002214 <__measureFM+0xa34>)
 8002202:	3330      	adds	r3, #48	; 0x30
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	4413      	add	r3, r2
 8002208:	3304      	adds	r3, #4
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002210:	e002      	b.n	8002218 <__measureFM+0xa38>
 8002212:	bf00      	nop
 8002214:	20002208 	.word	0x20002208
 8002218:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800221c:	605a      	str	r2, [r3, #4]
		Jx2Index[1]+=1;
 800221e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002222:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	1c5a      	adds	r2, r3, #1
 800222a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800222e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002232:	605a      	str	r2, [r3, #4]
		if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 8002234:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002238:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800223c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002240:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002244:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	3301      	adds	r3, #1
 800224c:	4aba      	ldr	r2, [pc, #744]	; (8002538 <__measureFM+0xd58>)
 800224e:	3330      	adds	r3, #48	; 0x30
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	4413      	add	r3, r2
 8002254:	3304      	adds	r3, #4
 8002256:	edd3 7a00 	vldr	s15, [r3]
 800225a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800225e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002262:	d54f      	bpl.n	8002304 <__measureFM+0xb24>
			Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 8002264:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002268:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800226c:	685b      	ldr	r3, [r3, #4]
 800226e:	3301      	adds	r3, #1
 8002270:	4ab1      	ldr	r2, [pc, #708]	; (8002538 <__measureFM+0xd58>)
 8002272:	3330      	adds	r3, #48	; 0x30
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	4413      	add	r3, r2
 8002278:	3304      	adds	r3, #4
 800227a:	681a      	ldr	r2, [r3, #0]
 800227c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002280:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002284:	605a      	str	r2, [r3, #4]
			Jx2Index[1]+=1;
 8002286:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800228a:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	1c5a      	adds	r2, r3, #1
 8002292:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002296:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 800229a:	605a      	str	r2, [r3, #4]
			if(Jx2Amp[1] < tSys.fftAmp[Jx2Index[1] + 1]){
 800229c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022a0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80022a4:	ed93 7a01 	vldr	s14, [r3, #4]
 80022a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022ac:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	3301      	adds	r3, #1
 80022b4:	4aa0      	ldr	r2, [pc, #640]	; (8002538 <__measureFM+0xd58>)
 80022b6:	3330      	adds	r3, #48	; 0x30
 80022b8:	009b      	lsls	r3, r3, #2
 80022ba:	4413      	add	r3, r2
 80022bc:	3304      	adds	r3, #4
 80022be:	edd3 7a00 	vldr	s15, [r3]
 80022c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ca:	d51b      	bpl.n	8002304 <__measureFM+0xb24>
				Jx2Amp[1] = tSys.fftAmp[Jx2Index[1] + 1];
 80022cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022d0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80022d4:	685b      	ldr	r3, [r3, #4]
 80022d6:	3301      	adds	r3, #1
 80022d8:	4a97      	ldr	r2, [pc, #604]	; (8002538 <__measureFM+0xd58>)
 80022da:	3330      	adds	r3, #48	; 0x30
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	4413      	add	r3, r2
 80022e0:	3304      	adds	r3, #4
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022e8:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80022ec:	605a      	str	r2, [r3, #4]
				Jx2Index[1]+=1;
 80022ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022f2:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80022fe:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8002302:	605a      	str	r2, [r3, #4]
			}
		}
	}

	if(fabs(Jx0Amp[0] - Jx0Amp[1])<=30){
 8002304:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002308:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800230c:	ed93 7a00 	vldr	s14, [r3]
 8002310:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002314:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002318:	edd3 7a01 	vldr	s15, [r3, #4]
 800231c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002320:	eef0 7ae7 	vabs.f32	s15, s15
 8002324:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 8002328:	eef4 7ac7 	vcmpe.f32	s15, s14
 800232c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002330:	f200 810a 	bhi.w	8002548 <__measureFM+0xd68>
		if(fabs(Jx0Index[0] - Jx0Index[1]) < 20){
 8002334:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002338:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002342:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	1ad3      	subs	r3, r2, r3
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe f8ea 	bl	8000524 <__aeabi_i2d>
 8002350:	4602      	mov	r2, r0
 8002352:	460b      	mov	r3, r1
 8002354:	4692      	mov	sl, r2
 8002356:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 800235a:	f04f 0200 	mov.w	r2, #0
 800235e:	4b77      	ldr	r3, [pc, #476]	; (800253c <__measureFM+0xd5c>)
 8002360:	4650      	mov	r0, sl
 8002362:	4659      	mov	r1, fp
 8002364:	f7fe fbba 	bl	8000adc <__aeabi_dcmplt>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	f000 81c5 	beq.w	80026fa <__measureFM+0xf1a>
			tSys.FMfre = (Jx0Index[0] + Jx0Index[1]) / 2 * tSys.Fs / AD_Size;		//FM
 8002370:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002374:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800237e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	4413      	add	r3, r2
 8002386:	0fda      	lsrs	r2, r3, #31
 8002388:	4413      	add	r3, r2
 800238a:	105b      	asrs	r3, r3, #1
 800238c:	ee07 3a90 	vmov	s15, r3
 8002390:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002394:	4b68      	ldr	r3, [pc, #416]	; (8002538 <__measureFM+0xd58>)
 8002396:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 800239a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800239e:	eddf 6a68 	vldr	s13, [pc, #416]	; 8002540 <__measureFM+0xd60>
 80023a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023a6:	4b64      	ldr	r3, [pc, #400]	; (8002538 <__measureFM+0xd58>)
 80023a8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80023ac:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
			__Jx0 = (Jx0Amp[0] + Jx0Amp[1]) / 2 / 5 /100;
 80023b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023b4:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80023b8:	ed93 7a00 	vldr	s14, [r3]
 80023bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023c0:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 80023c4:	edd3 7a01 	vldr	s15, [r3, #4]
 80023c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023cc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80023d0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80023d4:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80023d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023dc:	ed9f 7a59 	vldr	s14, [pc, #356]	; 8002544 <__measureFM+0xd64>
 80023e0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80023e4:	ee16 0a90 	vmov	r0, s13
 80023e8:	f7fe f8ae 	bl	8000548 <__aeabi_f2d>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	e9c7 237e 	strd	r2, r3, [r7, #504]	; 0x1f8
			if(fabs(Jx1Amp[1] - Jx1Amp[0])<=20){
 80023f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80023f8:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80023fc:	ed93 7a01 	vldr	s14, [r3, #4]
 8002400:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002404:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002408:	edd3 7a00 	vldr	s15, [r3]
 800240c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002410:	eef0 7ae7 	vabs.f32	s15, s15
 8002414:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002418:	eef4 7ac7 	vcmpe.f32	s15, s14
 800241c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002420:	d85c      	bhi.n	80024dc <__measureFM+0xcfc>
				__Jx1 = (Jx1Amp[0] + Jx1Amp[1]) / 2 / 5 /100;
 8002422:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002426:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800242a:	ed93 7a00 	vldr	s14, [r3]
 800242e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002432:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002436:	edd3 7a01 	vldr	s15, [r3, #4]
 800243a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800243e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002442:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002446:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800244a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800244e:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8002544 <__measureFM+0xd64>
 8002452:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002456:	ee16 0a90 	vmov	r0, s13
 800245a:	f7fe f875 	bl	8000548 <__aeabi_f2d>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	e9c7 237c 	strd	r2, r3, [r7, #496]	; 0x1f0
				if(fabs(Jx2Amp[1]-  Jx2Amp[0])<=20){
 8002466:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800246a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800246e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002472:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002476:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800247a:	edd3 7a00 	vldr	s15, [r3]
 800247e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002482:	eef0 7ae7 	vabs.f32	s15, s15
 8002486:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800248a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800248e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002492:	f200 8132 	bhi.w	80026fa <__measureFM+0xf1a>
					__Jx2 = (Jx2Amp[0] + Jx2Amp[1]) / 2 / 5 /100;
 8002496:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800249a:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800249e:	ed93 7a00 	vldr	s14, [r3]
 80024a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024a6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80024aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80024ae:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024b2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80024b6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80024ba:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80024be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024c2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002544 <__measureFM+0xd64>
 80024c6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024ca:	ee16 0a90 	vmov	r0, s13
 80024ce:	f7fe f83b 	bl	8000548 <__aeabi_f2d>
 80024d2:	4602      	mov	r2, r0
 80024d4:	460b      	mov	r3, r1
 80024d6:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0
 80024da:	e10e      	b.n	80026fa <__measureFM+0xf1a>
				}
			}
			else{
				__Jx1 = Jx1Amp[0] / 5 / 100;
 80024dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80024e0:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80024e4:	ed93 7a00 	vldr	s14, [r3]
 80024e8:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80024ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024f0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002544 <__measureFM+0xd64>
 80024f4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80024f8:	ee16 0a90 	vmov	r0, s13
 80024fc:	f7fe f824 	bl	8000548 <__aeabi_f2d>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	e9c7 237c 	strd	r2, r3, [r7, #496]	; 0x1f0
				__Jx2 = Jx2Amp[0] / 5 / 100;
 8002508:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800250c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8002510:	ed93 7a00 	vldr	s14, [r3]
 8002514:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002518:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800251c:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002544 <__measureFM+0xd64>
 8002520:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002524:	ee16 0a90 	vmov	r0, s13
 8002528:	f7fe f80e 	bl	8000548 <__aeabi_f2d>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0
 8002534:	e0e1      	b.n	80026fa <__measureFM+0xf1a>
 8002536:	bf00      	nop
 8002538:	20002208 	.word	0x20002208
 800253c:	40340000 	.word	0x40340000
 8002540:	44800000 	.word	0x44800000
 8002544:	42c80000 	.word	0x42c80000

			}
		}
	}
	else if(fabs(Jx0Amp[0] - Jx0Amp[1])>30&&fabs(Jx0Amp[1] - Jx1Amp[0])<=30){
 8002548:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800254c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002550:	ed93 7a00 	vldr	s14, [r3]
 8002554:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002558:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800255c:	edd3 7a01 	vldr	s15, [r3, #4]
 8002560:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002564:	eef0 7ae7 	vabs.f32	s15, s15
 8002568:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800256c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002570:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002574:	f340 80c1 	ble.w	80026fa <__measureFM+0xf1a>
 8002578:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800257c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8002580:	ed93 7a01 	vldr	s14, [r3, #4]
 8002584:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002588:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 800258c:	edd3 7a00 	vldr	s15, [r3]
 8002590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002594:	eef0 7ae7 	vabs.f32	s15, s15
 8002598:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 800259c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a4:	f200 80a9 	bhi.w	80026fa <__measureFM+0xf1a>
		if(fabs(Jx0Index[0] - Jx0Index[1]) > fabs(Jx0Index[1] - Jx1Index[0])){
 80025a8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025ac:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80025b0:	681a      	ldr	r2, [r3, #0]
 80025b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025b6:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd ffb0 	bl	8000524 <__aeabi_i2d>
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4614      	mov	r4, r2
 80025ca:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80025ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025d2:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80025dc:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fd ff9d 	bl	8000524 <__aeabi_i2d>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	4690      	mov	r8, r2
 80025f0:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80025f4:	4642      	mov	r2, r8
 80025f6:	464b      	mov	r3, r9
 80025f8:	4620      	mov	r0, r4
 80025fa:	4629      	mov	r1, r5
 80025fc:	f7fe fa8c 	bl	8000b18 <__aeabi_dcmpgt>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d079      	beq.n	80026fa <__measureFM+0xf1a>
			tSys.FMfre = (Jx0Index[1] + Jx1Index[0]) / 2 * tSys.Fs / AD_Size;		//FM
 8002606:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800260a:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 800260e:	685a      	ldr	r2, [r3, #4]
 8002610:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002614:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4413      	add	r3, r2
 800261c:	0fda      	lsrs	r2, r3, #31
 800261e:	4413      	add	r3, r2
 8002620:	105b      	asrs	r3, r3, #1
 8002622:	ee07 3a90 	vmov	s15, r3
 8002626:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800262a:	4b3c      	ldr	r3, [pc, #240]	; (800271c <__measureFM+0xf3c>)
 800262c:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8002630:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002634:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8002720 <__measureFM+0xf40>
 8002638:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800263c:	4b37      	ldr	r3, [pc, #220]	; (800271c <__measureFM+0xf3c>)
 800263e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002642:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8
			__Jx0 = Jx0Amp[0] / 5 / 100;
 8002646:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800264a:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800264e:	ed93 7a00 	vldr	s14, [r3]
 8002652:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002656:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800265a:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002724 <__measureFM+0xf44>
 800265e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002662:	ee16 0a90 	vmov	r0, s13
 8002666:	f7fd ff6f 	bl	8000548 <__aeabi_f2d>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	e9c7 237e 	strd	r2, r3, [r7, #504]	; 0x1f8
			__Jx1 = (Jx0Amp[1]+Jx1Amp[0]) / 2 / 5 / 100;
 8002672:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002676:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800267a:	ed93 7a01 	vldr	s14, [r3, #4]
 800267e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8002682:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002686:	edd3 7a00 	vldr	s15, [r3]
 800268a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800268e:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002692:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002696:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800269a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800269e:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002724 <__measureFM+0xf44>
 80026a2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80026a6:	ee16 0a90 	vmov	r0, s13
 80026aa:	f7fd ff4d 	bl	8000548 <__aeabi_f2d>
 80026ae:	4602      	mov	r2, r0
 80026b0:	460b      	mov	r3, r1
 80026b2:	e9c7 237c 	strd	r2, r3, [r7, #496]	; 0x1f0
			__Jx2 = (Jx1Amp[1]+Jx2Amp[0]) / 2 / 5 / 100;
 80026b6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026ba:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80026be:	ed93 7a01 	vldr	s14, [r3, #4]
 80026c2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80026c6:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80026ca:	edd3 7a00 	vldr	s15, [r3]
 80026ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026d2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80026d6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80026da:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80026de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026e2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002724 <__measureFM+0xf44>
 80026e6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80026ea:	ee16 0a90 	vmov	r0, s13
 80026ee:	f7fd ff2b 	bl	8000548 <__aeabi_f2d>
 80026f2:	4602      	mov	r2, r0
 80026f4:	460b      	mov	r3, r1
 80026f6:	e9c7 2370 	strd	r2, r3, [r7, #448]	; 0x1c0
		}
	}

	int flag0 = 0,flag1 = 0,tick0 = 0,tick1 = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002700:	2300      	movs	r3, #0
 8002702:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8002706:	2300      	movs	r3, #0
 8002708:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800270c:	2300      	movs	r3, #0
 800270e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	for(int i = 0;i < 26;i++){
 8002712:	2300      	movs	r3, #0
 8002714:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 8002718:	e113      	b.n	8002942 <__measureFM+0x1162>
 800271a:	bf00      	nop
 800271c:	20002208 	.word	0x20002208
 8002720:	44800000 	.word	0x44800000
 8002724:	42c80000 	.word	0x42c80000
		if((__Jx0  > Bessi0[i] && __Jx0 < Bessi0[i+1])||(__Jx0  < Bessi0[i] && __Jx0 > Bessi0[i+1])){
 8002728:	4acb      	ldr	r2, [pc, #812]	; (8002a58 <__measureFM+0x1278>)
 800272a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800272e:	009b      	lsls	r3, r3, #2
 8002730:	4413      	add	r3, r2
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4618      	mov	r0, r3
 8002736:	f7fd ff07 	bl	8000548 <__aeabi_f2d>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	e9d7 017e 	ldrd	r0, r1, [r7, #504]	; 0x1f8
 8002742:	f7fe f9e9 	bl	8000b18 <__aeabi_dcmpgt>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d012      	beq.n	8002772 <__measureFM+0xf92>
 800274c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002750:	3301      	adds	r3, #1
 8002752:	4ac1      	ldr	r2, [pc, #772]	; (8002a58 <__measureFM+0x1278>)
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	4413      	add	r3, r2
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	4618      	mov	r0, r3
 800275c:	f7fd fef4 	bl	8000548 <__aeabi_f2d>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	e9d7 017e 	ldrd	r0, r1, [r7, #504]	; 0x1f8
 8002768:	f7fe f9b8 	bl	8000adc <__aeabi_dcmplt>
 800276c:	4603      	mov	r3, r0
 800276e:	2b00      	cmp	r3, #0
 8002770:	d124      	bne.n	80027bc <__measureFM+0xfdc>
 8002772:	4ab9      	ldr	r2, [pc, #740]	; (8002a58 <__measureFM+0x1278>)
 8002774:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002778:	009b      	lsls	r3, r3, #2
 800277a:	4413      	add	r3, r2
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4618      	mov	r0, r3
 8002780:	f7fd fee2 	bl	8000548 <__aeabi_f2d>
 8002784:	4602      	mov	r2, r0
 8002786:	460b      	mov	r3, r1
 8002788:	e9d7 017e 	ldrd	r0, r1, [r7, #504]	; 0x1f8
 800278c:	f7fe f9a6 	bl	8000adc <__aeabi_dcmplt>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d033      	beq.n	80027fe <__measureFM+0x101e>
 8002796:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800279a:	3301      	adds	r3, #1
 800279c:	4aae      	ldr	r2, [pc, #696]	; (8002a58 <__measureFM+0x1278>)
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	4413      	add	r3, r2
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd fecf 	bl	8000548 <__aeabi_f2d>
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	e9d7 017e 	ldrd	r0, r1, [r7, #504]	; 0x1f8
 80027b2:	f7fe f9b1 	bl	8000b18 <__aeabi_dcmpgt>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d020      	beq.n	80027fe <__measureFM+0x101e>
			bessi0X[bessi0I] = Bessi0[i];
 80027bc:	4aa6      	ldr	r2, [pc, #664]	; (8002a58 <__measureFM+0x1278>)
 80027be:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80027c2:	009b      	lsls	r3, r3, #2
 80027c4:	4413      	add	r3, r2
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027cc:	f5a3 71fa 	sub.w	r1, r3, #500	; 0x1f4
 80027d0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	440b      	add	r3, r1
 80027d8:	601a      	str	r2, [r3, #0]
			bessi0Index[bessi0I] = i;
 80027da:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80027de:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80027e2:	f8d7 21ec 	ldr.w	r2, [r7, #492]	; 0x1ec
 80027e6:	f8d7 11cc 	ldr.w	r1, [r7, #460]	; 0x1cc
 80027ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			bessi0I++;
 80027ee:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80027f2:	3301      	adds	r3, #1
 80027f4:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
			flag0 = 1;
 80027f8:	2301      	movs	r3, #1
 80027fa:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
		}
		if((__Jx1  > Bessi1[i] && __Jx1 < Bessi1[i+1])||(__Jx1  < Bessi1[i] && __Jx1 > Bessi1[i+1])){
 80027fe:	4a97      	ldr	r2, [pc, #604]	; (8002a5c <__measureFM+0x127c>)
 8002800:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	4413      	add	r3, r2
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4618      	mov	r0, r3
 800280c:	f7fd fe9c 	bl	8000548 <__aeabi_f2d>
 8002810:	4602      	mov	r2, r0
 8002812:	460b      	mov	r3, r1
 8002814:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8002818:	f7fe f97e 	bl	8000b18 <__aeabi_dcmpgt>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d012      	beq.n	8002848 <__measureFM+0x1068>
 8002822:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002826:	3301      	adds	r3, #1
 8002828:	4a8c      	ldr	r2, [pc, #560]	; (8002a5c <__measureFM+0x127c>)
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	4413      	add	r3, r2
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4618      	mov	r0, r3
 8002832:	f7fd fe89 	bl	8000548 <__aeabi_f2d>
 8002836:	4602      	mov	r2, r0
 8002838:	460b      	mov	r3, r1
 800283a:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 800283e:	f7fe f94d 	bl	8000adc <__aeabi_dcmplt>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d124      	bne.n	8002892 <__measureFM+0x10b2>
 8002848:	4a84      	ldr	r2, [pc, #528]	; (8002a5c <__measureFM+0x127c>)
 800284a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4618      	mov	r0, r3
 8002856:	f7fd fe77 	bl	8000548 <__aeabi_f2d>
 800285a:	4602      	mov	r2, r0
 800285c:	460b      	mov	r3, r1
 800285e:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8002862:	f7fe f93b 	bl	8000adc <__aeabi_dcmplt>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d033      	beq.n	80028d4 <__measureFM+0x10f4>
 800286c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002870:	3301      	adds	r3, #1
 8002872:	4a7a      	ldr	r2, [pc, #488]	; (8002a5c <__measureFM+0x127c>)
 8002874:	009b      	lsls	r3, r3, #2
 8002876:	4413      	add	r3, r2
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7fd fe64 	bl	8000548 <__aeabi_f2d>
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	e9d7 017c 	ldrd	r0, r1, [r7, #496]	; 0x1f0
 8002888:	f7fe f946 	bl	8000b18 <__aeabi_dcmpgt>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d020      	beq.n	80028d4 <__measureFM+0x10f4>
			bessi1X[bessi1I] = Bessi1[i];
 8002892:	4a72      	ldr	r2, [pc, #456]	; (8002a5c <__measureFM+0x127c>)
 8002894:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	4413      	add	r3, r2
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028a2:	f5a3 7101 	sub.w	r1, r3, #516	; 0x204
 80028a6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	440b      	add	r3, r1
 80028ae:	601a      	str	r2, [r3, #0]
			bessi1Index[bessi1I] = i;
 80028b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80028b4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80028b8:	f8d7 21e8 	ldr.w	r2, [r7, #488]	; 0x1e8
 80028bc:	f8d7 11cc 	ldr.w	r1, [r7, #460]	; 0x1cc
 80028c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			bessi1I++;
 80028c4:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 80028c8:	3301      	adds	r3, #1
 80028ca:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
			flag1 = 1;
 80028ce:	2301      	movs	r3, #1
 80028d0:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
		}
		if(flag0 ==1&&flag1==1){
 80028d4:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d107      	bne.n	80028ec <__measureFM+0x110c>
 80028dc:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d103      	bne.n	80028ec <__measureFM+0x110c>
			__bessi = i;
 80028e4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80028e8:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
		}
		if(flag0 == 1) {tick0++;}
 80028ec:	f8d7 31dc 	ldr.w	r3, [r7, #476]	; 0x1dc
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d104      	bne.n	80028fe <__measureFM+0x111e>
 80028f4:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80028f8:	3301      	adds	r3, #1
 80028fa:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		if(flag1 == 1) {tick1++;}
 80028fe:	f8d7 31d8 	ldr.w	r3, [r7, #472]	; 0x1d8
 8002902:	2b01      	cmp	r3, #1
 8002904:	d104      	bne.n	8002910 <__measureFM+0x1130>
 8002906:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 800290a:	3301      	adds	r3, #1
 800290c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
		if(tick1 == 2) {flag0 = 0;tick0 = 0;}
 8002910:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002914:	2b02      	cmp	r3, #2
 8002916:	d105      	bne.n	8002924 <__measureFM+0x1144>
 8002918:	2300      	movs	r3, #0
 800291a:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 800291e:	2300      	movs	r3, #0
 8002920:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
		if(tick1 == 2) {flag1 = 0;tick1 = 0;}
 8002924:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8002928:	2b02      	cmp	r3, #2
 800292a:	d105      	bne.n	8002938 <__measureFM+0x1158>
 800292c:	2300      	movs	r3, #0
 800292e:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8002932:	2300      	movs	r3, #0
 8002934:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
	for(int i = 0;i < 26;i++){
 8002938:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 800293c:	3301      	adds	r3, #1
 800293e:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
 8002942:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8002946:	2b19      	cmp	r3, #25
 8002948:	f77f aeee 	ble.w	8002728 <__measureFM+0xf48>
	}
	tSys.mf = 1 + __bessi * 0.2;
 800294c:	f8d7 01e4 	ldr.w	r0, [r7, #484]	; 0x1e4
 8002950:	f7fd fde8 	bl	8000524 <__aeabi_i2d>
 8002954:	a33e      	add	r3, pc, #248	; (adr r3, 8002a50 <__measureFM+0x1270>)
 8002956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800295a:	f7fd fe4d 	bl	80005f8 <__aeabi_dmul>
 800295e:	4602      	mov	r2, r0
 8002960:	460b      	mov	r3, r1
 8002962:	4610      	mov	r0, r2
 8002964:	4619      	mov	r1, r3
 8002966:	f04f 0200 	mov.w	r2, #0
 800296a:	4b3d      	ldr	r3, [pc, #244]	; (8002a60 <__measureFM+0x1280>)
 800296c:	f7fd fc8e 	bl	800028c <__adddf3>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4610      	mov	r0, r2
 8002976:	4619      	mov	r1, r3
 8002978:	f7fe f936 	bl	8000be8 <__aeabi_d2f>
 800297c:	4603      	mov	r3, r0
 800297e:	4a39      	ldr	r2, [pc, #228]	; (8002a64 <__measureFM+0x1284>)
 8002980:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002984:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
	tSys.maxFreDev = tSys.mf * tSys.FMfre/1000.f;
 8002988:	4b36      	ldr	r3, [pc, #216]	; (8002a64 <__measureFM+0x1284>)
 800298a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800298e:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8002992:	4b34      	ldr	r3, [pc, #208]	; (8002a64 <__measureFM+0x1284>)
 8002994:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002998:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800299c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029a0:	eddf 6a31 	vldr	s13, [pc, #196]	; 8002a68 <__measureFM+0x1288>
 80029a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029a8:	4b2e      	ldr	r3, [pc, #184]	; (8002a64 <__measureFM+0x1284>)
 80029aa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029ae:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0

	delay_ms(200);
 80029b2:	20c8      	movs	r0, #200	; 0xc8
 80029b4:	f7fe fbe4 	bl	8001180 <delay_ms>
	//mf
    SetTFTText(0,7,"FM");
 80029b8:	4a2c      	ldr	r2, [pc, #176]	; (8002a6c <__measureFM+0x128c>)
 80029ba:	2107      	movs	r1, #7
 80029bc:	2000      	movs	r0, #0
 80029be:	f006 fdaf 	bl	8009520 <SetTFTText>
    SetTextValueFloat(0,8,tSys.mf);
 80029c2:	4b28      	ldr	r3, [pc, #160]	; (8002a64 <__measureFM+0x1284>)
 80029c4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029c8:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 80029cc:	eeb0 0a67 	vmov.f32	s0, s15
 80029d0:	2108      	movs	r1, #8
 80029d2:	2000      	movs	r0, #0
 80029d4:	f006 fdc6 	bl	8009564 <SetTextValueFloat>
    SetTextValueFloat(0,9,tSys.FMfre/1000.f);
 80029d8:	4b22      	ldr	r3, [pc, #136]	; (8002a64 <__measureFM+0x1284>)
 80029da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80029de:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80029e2:	eddf 6a21 	vldr	s13, [pc, #132]	; 8002a68 <__measureFM+0x1288>
 80029e6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80029ea:	eeb0 0a47 	vmov.f32	s0, s14
 80029ee:	2109      	movs	r1, #9
 80029f0:	2000      	movs	r0, #0
 80029f2:	f006 fdb7 	bl	8009564 <SetTextValueFloat>
    SetTextValueFloat(0,10,10);
 80029f6:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80029fa:	210a      	movs	r1, #10
 80029fc:	2000      	movs	r0, #0
 80029fe:	f006 fdb1 	bl	8009564 <SetTextValueFloat>
    SetTextValueFloat(0,13,tSys.maxFreDev);
 8002a02:	4b18      	ldr	r3, [pc, #96]	; (8002a64 <__measureFM+0x1284>)
 8002a04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a08:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8002a0c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a10:	210d      	movs	r1, #13
 8002a12:	2000      	movs	r0, #0
 8002a14:	f006 fda6 	bl	8009564 <SetTextValueFloat>

    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.FMfre);
 8002a18:	4b12      	ldr	r3, [pc, #72]	; (8002a64 <__measureFM+0x1284>)
 8002a1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002a1e:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8002a22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a26:	ee17 1a90 	vmov	r1, s15
 8002a2a:	2080      	movs	r0, #128	; 0x80
 8002a2c:	f002 f9c0 	bl	8004db0 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 8002a30:	2100      	movs	r1, #0
 8002a32:	2080      	movs	r0, #128	; 0x80
 8002a34:	f002 f994 	bl	8004d60 <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 8002a38:	21b8      	movs	r1, #184	; 0xb8
 8002a3a:	2080      	movs	r0, #128	; 0x80
 8002a3c:	f002 f9f8 	bl	8004e30 <ad9959_write_amplitude>
}
 8002a40:	bf00      	nop
 8002a42:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8002a46:	46bd      	mov	sp, r7
 8002a48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a4c:	f3af 8000 	nop.w
 8002a50:	9999999a 	.word	0x9999999a
 8002a54:	3fc99999 	.word	0x3fc99999
 8002a58:	0800fa40 	.word	0x0800fa40
 8002a5c:	0800faac 	.word	0x0800faac
 8002a60:	3ff00000 	.word	0x3ff00000
 8002a64:	20002208 	.word	0x20002208
 8002a68:	447a0000 	.word	0x447a0000
 8002a6c:	0800f9c8 	.word	0x0800f9c8

08002a70 <detectForFre>:


/*  */
uint32_t detectForFre(void){
 8002a70:	b580      	push	{r7, lr}
 8002a72:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0

	float fftTemp[AD_Size] = {0,};
 8002a7a:	f107 0310 	add.w	r3, r7, #16
 8002a7e:	3b0c      	subs	r3, #12
 8002a80:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a84:	2100      	movs	r1, #0
 8002a86:	4618      	mov	r0, r3
 8002a88:	f008 fa9e 	bl	800afc8 <memset>

	for(int i = 0;i < tSys.frePointNum;i++){
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002a92:	f102 020c 	add.w	r2, r2, #12
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	e082      	b.n	8002ba0 <detectForFre+0x130>

		float totalAmp = 0;
 8002a9a:	f04f 0300 	mov.w	r3, #0
 8002a9e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002aa2:	f102 0208 	add.w	r2, r2, #8
 8002aa6:	6013      	str	r3, [r2, #0]

		ad9959_write_frequency(AD9959_CHANNEL_0,tSys.carrierFre + i * tSys.freStep);
 8002aa8:	4b46      	ldr	r3, [pc, #280]	; (8002bc4 <detectForFre+0x154>)
 8002aaa:	685a      	ldr	r2, [r3, #4]
 8002aac:	4b45      	ldr	r3, [pc, #276]	; (8002bc4 <detectForFre+0x154>)
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002ab4:	f101 010c 	add.w	r1, r1, #12
 8002ab8:	6809      	ldr	r1, [r1, #0]
 8002aba:	fb01 f303 	mul.w	r3, r1, r3
 8002abe:	4413      	add	r3, r2
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	2010      	movs	r0, #16
 8002ac4:	f002 f974 	bl	8004db0 <ad9959_write_frequency>
		HAL_Delay(50);
 8002ac8:	2032      	movs	r0, #50	; 0x32
 8002aca:	f002 fc2f 	bl	800532c <HAL_Delay>
		get_AD_Results();		//
 8002ace:	f7fe fae3 	bl	8001098 <get_AD_Results>
		calc_FFT(AD_arr,fftTemp);
 8002ad2:	f107 0310 	add.w	r3, r7, #16
 8002ad6:	3b0c      	subs	r3, #12
 8002ad8:	4619      	mov	r1, r3
 8002ada:	483b      	ldr	r0, [pc, #236]	; (8002bc8 <detectForFre+0x158>)
 8002adc:	f7fe fa8c 	bl	8000ff8 <calc_FFT>

		for(int j = 1;j <= 10;j++){
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002ae6:	f102 0204 	add.w	r2, r2, #4
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	e025      	b.n	8002b3a <detectForFre+0xca>
			totalAmp += fftTemp[j];
 8002aee:	f107 0310 	add.w	r3, r7, #16
 8002af2:	461a      	mov	r2, r3
 8002af4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002af8:	f103 0304 	add.w	r3, r3, #4
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	4413      	add	r3, r2
 8002b02:	3b0c      	subs	r3, #12
 8002b04:	edd3 7a00 	vldr	s15, [r3]
 8002b08:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002b0c:	f103 0308 	add.w	r3, r3, #8
 8002b10:	ed93 7a00 	vldr	s14, [r3]
 8002b14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b18:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002b1c:	f103 0308 	add.w	r3, r3, #8
 8002b20:	edc3 7a00 	vstr	s15, [r3]
		for(int j = 1;j <= 10;j++){
 8002b24:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002b28:	f103 0304 	add.w	r3, r3, #4
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	3301      	adds	r3, #1
 8002b30:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002b34:	f102 0204 	add.w	r2, r2, #4
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002b3e:	f103 0304 	add.w	r3, r3, #4
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2b0a      	cmp	r3, #10
 8002b46:	ddd2      	ble.n	8002aee <detectForFre+0x7e>
		}
		if(totalAmp < 10){		//
 8002b48:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002b4c:	f103 0308 	add.w	r3, r3, #8
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002b58:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b60:	d50b      	bpl.n	8002b7a <detectForFre+0x10a>
	for(int i = 0;i < tSys.frePointNum;i++){
 8002b62:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002b66:	f103 030c 	add.w	r3, r3, #12
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	3301      	adds	r3, #1
 8002b6e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8002b72:	f102 020c 	add.w	r2, r2, #12
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	e012      	b.n	8002ba0 <detectForFre+0x130>
			continue;
		}
		else{
			tSys.curCarrFre = tSys.carrierFre + i * tSys.freStep;
 8002b7a:	4b12      	ldr	r3, [pc, #72]	; (8002bc4 <detectForFre+0x154>)
 8002b7c:	685a      	ldr	r2, [r3, #4]
 8002b7e:	4b11      	ldr	r3, [pc, #68]	; (8002bc4 <detectForFre+0x154>)
 8002b80:	689b      	ldr	r3, [r3, #8]
 8002b82:	f507 5180 	add.w	r1, r7, #4096	; 0x1000
 8002b86:	f101 010c 	add.w	r1, r1, #12
 8002b8a:	6809      	ldr	r1, [r1, #0]
 8002b8c:	fb01 f303 	mul.w	r3, r1, r3
 8002b90:	4413      	add	r3, r2
 8002b92:	4a0c      	ldr	r2, [pc, #48]	; (8002bc4 <detectForFre+0x154>)
 8002b94:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
			return tSys.curCarrFre;		//
 8002b98:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <detectForFre+0x154>)
 8002b9a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002b9e:	e00a      	b.n	8002bb6 <detectForFre+0x146>
	for(int i = 0;i < tSys.frePointNum;i++){
 8002ba0:	4b08      	ldr	r3, [pc, #32]	; (8002bc4 <detectForFre+0x154>)
 8002ba2:	68da      	ldr	r2, [r3, #12]
 8002ba4:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8002ba8:	f103 030c 	add.w	r3, r3, #12
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	f63f af73 	bhi.w	8002a9a <detectForFre+0x2a>
		}
	}
	return 0;
 8002bb4:	2300      	movs	r3, #0

}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8002bbc:	3710      	adds	r7, #16
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20002208 	.word	0x20002208
 8002bc8:	200011fc 	.word	0x200011fc
 8002bcc:	00000000 	.word	0x00000000

08002bd0 <idenModuType>:

/*  */
moduType_E idenModuType(void){
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b0aa      	sub	sp, #168	; 0xa8
 8002bd4:	af00      	add	r7, sp, #0

	volatile int recordFlag = 0;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	67bb      	str	r3, [r7, #120]	; 0x78
	volatile float _1Vol = 0,_2Vol=0,_3Vol=0,_4Vol=0,_5Vol=0,_6Vol=0,_7Vol=0;
 8002bda:	f04f 0300 	mov.w	r3, #0
 8002bde:	677b      	str	r3, [r7, #116]	; 0x74
 8002be0:	f04f 0300 	mov.w	r3, #0
 8002be4:	673b      	str	r3, [r7, #112]	; 0x70
 8002be6:	f04f 0300 	mov.w	r3, #0
 8002bea:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002bec:	f04f 0300 	mov.w	r3, #0
 8002bf0:	66bb      	str	r3, [r7, #104]	; 0x68
 8002bf2:	f04f 0300 	mov.w	r3, #0
 8002bf6:	667b      	str	r3, [r7, #100]	; 0x64
 8002bf8:	f04f 0300 	mov.w	r3, #0
 8002bfc:	663b      	str	r3, [r7, #96]	; 0x60
 8002bfe:	f04f 0300 	mov.w	r3, #0
 8002c02:	65fb      	str	r3, [r7, #92]	; 0x5c
	volatile int _1F=0,_2F=0,_3F=0,_4F=0,_5F=0,_6F=0,_7F=0;
 8002c04:	2300      	movs	r3, #0
 8002c06:	65bb      	str	r3, [r7, #88]	; 0x58
 8002c08:	2300      	movs	r3, #0
 8002c0a:	657b      	str	r3, [r7, #84]	; 0x54
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	653b      	str	r3, [r7, #80]	; 0x50
 8002c10:	2300      	movs	r3, #0
 8002c12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c14:	2300      	movs	r3, #0
 8002c16:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c18:	2300      	movs	r3, #0
 8002c1a:	647b      	str	r3, [r7, #68]	; 0x44
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	643b      	str	r3, [r7, #64]	; 0x40

	if(detectForFre() == 0){	//
 8002c20:	f7ff ff26 	bl	8002a70 <detectForFre>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d11b      	bne.n	8002c62 <idenModuType+0x92>
	    SetTFTText(0,7,"");
 8002c2a:	4a8c      	ldr	r2, [pc, #560]	; (8002e5c <idenModuType+0x28c>)
 8002c2c:	2107      	movs	r1, #7
 8002c2e:	2000      	movs	r0, #0
 8002c30:	f006 fc76 	bl	8009520 <SetTFTText>
	    SetTFTText(0,8," ");
 8002c34:	4a8a      	ldr	r2, [pc, #552]	; (8002e60 <idenModuType+0x290>)
 8002c36:	2108      	movs	r1, #8
 8002c38:	2000      	movs	r0, #0
 8002c3a:	f006 fc71 	bl	8009520 <SetTFTText>
	    SetTFTText(0,9," ");
 8002c3e:	4a88      	ldr	r2, [pc, #544]	; (8002e60 <idenModuType+0x290>)
 8002c40:	2109      	movs	r1, #9
 8002c42:	2000      	movs	r0, #0
 8002c44:	f006 fc6c 	bl	8009520 <SetTFTText>
	    SetTFTText(0,10," ");
 8002c48:	4a85      	ldr	r2, [pc, #532]	; (8002e60 <idenModuType+0x290>)
 8002c4a:	210a      	movs	r1, #10
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	f006 fc67 	bl	8009520 <SetTFTText>
	    SetTFTText(0,13," ");
 8002c52:	4a83      	ldr	r2, [pc, #524]	; (8002e60 <idenModuType+0x290>)
 8002c54:	210d      	movs	r1, #13
 8002c56:	2000      	movs	r0, #0
 8002c58:	f006 fc62 	bl	8009520 <SetTFTText>
		return No;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	f000 bfac 	b.w	8003bba <idenModuType+0xfea>
	}
	else{		//AMFM
		ad9959_write_frequency(AD9959_CHANNEL_0,tSys.curCarrFre);
 8002c62:	4b80      	ldr	r3, [pc, #512]	; (8002e64 <idenModuType+0x294>)
 8002c64:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8002c68:	4619      	mov	r1, r3
 8002c6a:	2010      	movs	r0, #16
 8002c6c:	f002 f8a0 	bl	8004db0 <ad9959_write_frequency>
		HAL_Delay(50);
 8002c70:	2032      	movs	r0, #50	; 0x32
 8002c72:	f002 fb5b 	bl	800532c <HAL_Delay>
		get_AD_Results();
 8002c76:	f7fe fa0f 	bl	8001098 <get_AD_Results>
		calc_FFT(AD_arr,tSys.fftAmp);
 8002c7a:	497b      	ldr	r1, [pc, #492]	; (8002e68 <idenModuType+0x298>)
 8002c7c:	487b      	ldr	r0, [pc, #492]	; (8002e6c <idenModuType+0x29c>)
 8002c7e:	f7fe f9bb 	bl	8000ff8 <calc_FFT>

		for(int i = 1;i < AD_Size/2;i++){
 8002c82:	2301      	movs	r3, #1
 8002c84:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002c88:	e11a      	b.n	8002ec0 <idenModuType+0x2f0>
			if(tSys.fftAmp[i] > 20){			//
 8002c8a:	4a76      	ldr	r2, [pc, #472]	; (8002e64 <idenModuType+0x294>)
 8002c8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002c90:	3330      	adds	r3, #48	; 0x30
 8002c92:	009b      	lsls	r3, r3, #2
 8002c94:	4413      	add	r3, r2
 8002c96:	3304      	adds	r3, #4
 8002c98:	edd3 7a00 	vldr	s15, [r3]
 8002c9c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8002ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ca8:	f340 8105 	ble.w	8002eb6 <idenModuType+0x2e6>
				if(tSys.fftNum == 0){
 8002cac:	4b6d      	ldr	r3, [pc, #436]	; (8002e64 <idenModuType+0x294>)
 8002cae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cb2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d11c      	bne.n	8002cf4 <idenModuType+0x124>
					_1Vol = tSys.fftAmp[i];
 8002cba:	4a6a      	ldr	r2, [pc, #424]	; (8002e64 <idenModuType+0x294>)
 8002cbc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cc0:	3330      	adds	r3, #48	; 0x30
 8002cc2:	009b      	lsls	r3, r3, #2
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3304      	adds	r3, #4
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	677b      	str	r3, [r7, #116]	; 0x74
					_1F = i;
 8002ccc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cd0:	65bb      	str	r3, [r7, #88]	; 0x58
					i+=7;
 8002cd2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cd6:	3307      	adds	r3, #7
 8002cd8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					tSys.fftNum++;
 8002cdc:	4b61      	ldr	r3, [pc, #388]	; (8002e64 <idenModuType+0x294>)
 8002cde:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ce2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002ce6:	3301      	adds	r3, #1
 8002ce8:	4a5e      	ldr	r2, [pc, #376]	; (8002e64 <idenModuType+0x294>)
 8002cea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002cee:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002cf2:	e0e0      	b.n	8002eb6 <idenModuType+0x2e6>
				}
				else if(tSys.fftNum == 1){
 8002cf4:	4b5b      	ldr	r3, [pc, #364]	; (8002e64 <idenModuType+0x294>)
 8002cf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002cfa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d11c      	bne.n	8002d3c <idenModuType+0x16c>
					_2Vol = tSys.fftAmp[i];
 8002d02:	4a58      	ldr	r2, [pc, #352]	; (8002e64 <idenModuType+0x294>)
 8002d04:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d08:	3330      	adds	r3, #48	; 0x30
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3304      	adds	r3, #4
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	673b      	str	r3, [r7, #112]	; 0x70
					_2F = i;
 8002d14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d18:	657b      	str	r3, [r7, #84]	; 0x54
					i+=5;
 8002d1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d1e:	3305      	adds	r3, #5
 8002d20:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					tSys.fftNum++;
 8002d24:	4b4f      	ldr	r3, [pc, #316]	; (8002e64 <idenModuType+0x294>)
 8002d26:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d2a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d2e:	3301      	adds	r3, #1
 8002d30:	4a4c      	ldr	r2, [pc, #304]	; (8002e64 <idenModuType+0x294>)
 8002d32:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002d36:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002d3a:	e0bc      	b.n	8002eb6 <idenModuType+0x2e6>
				}
				else if(tSys.fftNum == 2){
 8002d3c:	4b49      	ldr	r3, [pc, #292]	; (8002e64 <idenModuType+0x294>)
 8002d3e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d42:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d46:	2b02      	cmp	r3, #2
 8002d48:	d11c      	bne.n	8002d84 <idenModuType+0x1b4>
					_3Vol = tSys.fftAmp[i];
 8002d4a:	4a46      	ldr	r2, [pc, #280]	; (8002e64 <idenModuType+0x294>)
 8002d4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d50:	3330      	adds	r3, #48	; 0x30
 8002d52:	009b      	lsls	r3, r3, #2
 8002d54:	4413      	add	r3, r2
 8002d56:	3304      	adds	r3, #4
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	66fb      	str	r3, [r7, #108]	; 0x6c
					_3F = i;
 8002d5c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d60:	653b      	str	r3, [r7, #80]	; 0x50
					i+=5;
 8002d62:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d66:	3305      	adds	r3, #5
 8002d68:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					tSys.fftNum++;
 8002d6c:	4b3d      	ldr	r3, [pc, #244]	; (8002e64 <idenModuType+0x294>)
 8002d6e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d72:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d76:	3301      	adds	r3, #1
 8002d78:	4a3a      	ldr	r2, [pc, #232]	; (8002e64 <idenModuType+0x294>)
 8002d7a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002d7e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002d82:	e098      	b.n	8002eb6 <idenModuType+0x2e6>
				}
				else if(tSys.fftNum == 3){
 8002d84:	4b37      	ldr	r3, [pc, #220]	; (8002e64 <idenModuType+0x294>)
 8002d86:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002d8a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002d8e:	2b03      	cmp	r3, #3
 8002d90:	d11c      	bne.n	8002dcc <idenModuType+0x1fc>
					_4Vol = tSys.fftAmp[i];
 8002d92:	4a34      	ldr	r2, [pc, #208]	; (8002e64 <idenModuType+0x294>)
 8002d94:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002d98:	3330      	adds	r3, #48	; 0x30
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	4413      	add	r3, r2
 8002d9e:	3304      	adds	r3, #4
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	66bb      	str	r3, [r7, #104]	; 0x68
					_4F = i;
 8002da4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002da8:	64fb      	str	r3, [r7, #76]	; 0x4c
					i+=5;
 8002daa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002dae:	3305      	adds	r3, #5
 8002db0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					tSys.fftNum++;
 8002db4:	4b2b      	ldr	r3, [pc, #172]	; (8002e64 <idenModuType+0x294>)
 8002db6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dba:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	4a28      	ldr	r2, [pc, #160]	; (8002e64 <idenModuType+0x294>)
 8002dc2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002dc6:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002dca:	e074      	b.n	8002eb6 <idenModuType+0x2e6>
				}
				else if(tSys.fftNum == 4){
 8002dcc:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <idenModuType+0x294>)
 8002dce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002dd2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d11c      	bne.n	8002e14 <idenModuType+0x244>
					_5Vol = tSys.fftAmp[i];
 8002dda:	4a22      	ldr	r2, [pc, #136]	; (8002e64 <idenModuType+0x294>)
 8002ddc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002de0:	3330      	adds	r3, #48	; 0x30
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	3304      	adds	r3, #4
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	667b      	str	r3, [r7, #100]	; 0x64
					_5F = i;
 8002dec:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002df0:	64bb      	str	r3, [r7, #72]	; 0x48
					i+=5;
 8002df2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002df6:	3305      	adds	r3, #5
 8002df8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					tSys.fftNum++;
 8002dfc:	4b19      	ldr	r3, [pc, #100]	; (8002e64 <idenModuType+0x294>)
 8002dfe:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e02:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e06:	3301      	adds	r3, #1
 8002e08:	4a16      	ldr	r2, [pc, #88]	; (8002e64 <idenModuType+0x294>)
 8002e0a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e0e:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002e12:	e050      	b.n	8002eb6 <idenModuType+0x2e6>
				}
				else if(tSys.fftNum == 5){
 8002e14:	4b13      	ldr	r3, [pc, #76]	; (8002e64 <idenModuType+0x294>)
 8002e16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e1a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	d126      	bne.n	8002e70 <idenModuType+0x2a0>
					_6Vol = tSys.fftAmp[i];
 8002e22:	4a10      	ldr	r2, [pc, #64]	; (8002e64 <idenModuType+0x294>)
 8002e24:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002e28:	3330      	adds	r3, #48	; 0x30
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	4413      	add	r3, r2
 8002e2e:	3304      	adds	r3, #4
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	663b      	str	r3, [r7, #96]	; 0x60
					_6F = i;
 8002e34:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002e38:	647b      	str	r3, [r7, #68]	; 0x44
					i+=5;
 8002e3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002e3e:	3305      	adds	r3, #5
 8002e40:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					tSys.fftNum++;
 8002e44:	4b07      	ldr	r3, [pc, #28]	; (8002e64 <idenModuType+0x294>)
 8002e46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e4a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e4e:	3301      	adds	r3, #1
 8002e50:	4a04      	ldr	r2, [pc, #16]	; (8002e64 <idenModuType+0x294>)
 8002e52:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002e56:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
 8002e5a:	e02c      	b.n	8002eb6 <idenModuType+0x2e6>
 8002e5c:	0800f9cc 	.word	0x0800f9cc
 8002e60:	0800f9c4 	.word	0x0800f9c4
 8002e64:	20002208 	.word	0x20002208
 8002e68:	200022cc 	.word	0x200022cc
 8002e6c:	200011fc 	.word	0x200011fc
				}
				else if(tSys.fftNum == 6){
 8002e70:	4bbd      	ldr	r3, [pc, #756]	; (8003168 <idenModuType+0x598>)
 8002e72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002e76:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002e7a:	2b06      	cmp	r3, #6
 8002e7c:	d11b      	bne.n	8002eb6 <idenModuType+0x2e6>
					_7Vol = tSys.fftAmp[i];
 8002e7e:	4aba      	ldr	r2, [pc, #744]	; (8003168 <idenModuType+0x598>)
 8002e80:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002e84:	3330      	adds	r3, #48	; 0x30
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	4413      	add	r3, r2
 8002e8a:	3304      	adds	r3, #4
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	65fb      	str	r3, [r7, #92]	; 0x5c
					_7F = i;
 8002e90:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002e94:	643b      	str	r3, [r7, #64]	; 0x40
					i+=5;
 8002e96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002e9a:	3305      	adds	r3, #5
 8002e9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
					tSys.fftNum++;
 8002ea0:	4bb1      	ldr	r3, [pc, #708]	; (8003168 <idenModuType+0x598>)
 8002ea2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002ea6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8002eaa:	3301      	adds	r3, #1
 8002eac:	4aae      	ldr	r2, [pc, #696]	; (8003168 <idenModuType+0x598>)
 8002eae:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002eb2:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
		for(int i = 1;i < AD_Size/2;i++){
 8002eb6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002eba:	3301      	adds	r3, #1
 8002ebc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8002ec0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ec8:	f6ff aedf 	blt.w	8002c8a <idenModuType+0xba>
				}
			}
		}
		if(_1Vol < tSys.fftAmp[_1F+1]){
 8002ecc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ece:	3301      	adds	r3, #1
 8002ed0:	4aa5      	ldr	r2, [pc, #660]	; (8003168 <idenModuType+0x598>)
 8002ed2:	3330      	adds	r3, #48	; 0x30
 8002ed4:	009b      	lsls	r3, r3, #2
 8002ed6:	4413      	add	r3, r2
 8002ed8:	3304      	adds	r3, #4
 8002eda:	ed93 7a00 	vldr	s14, [r3]
 8002ede:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002ee2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eea:	dd7b      	ble.n	8002fe4 <idenModuType+0x414>
			_1Vol = tSys.fftAmp[_1F+1];
 8002eec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002eee:	3301      	adds	r3, #1
 8002ef0:	4a9d      	ldr	r2, [pc, #628]	; (8003168 <idenModuType+0x598>)
 8002ef2:	3330      	adds	r3, #48	; 0x30
 8002ef4:	009b      	lsls	r3, r3, #2
 8002ef6:	4413      	add	r3, r2
 8002ef8:	3304      	adds	r3, #4
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	677b      	str	r3, [r7, #116]	; 0x74
			_1F+=1;
 8002efe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f00:	3301      	adds	r3, #1
 8002f02:	65bb      	str	r3, [r7, #88]	; 0x58
			if(_1Vol < tSys.fftAmp[_1F+1]){
 8002f04:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f06:	3301      	adds	r3, #1
 8002f08:	4a97      	ldr	r2, [pc, #604]	; (8003168 <idenModuType+0x598>)
 8002f0a:	3330      	adds	r3, #48	; 0x30
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	3304      	adds	r3, #4
 8002f12:	ed93 7a00 	vldr	s14, [r3]
 8002f16:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002f1a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f22:	dd5f      	ble.n	8002fe4 <idenModuType+0x414>
				_1Vol = tSys.fftAmp[_1F+1];
 8002f24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f26:	3301      	adds	r3, #1
 8002f28:	4a8f      	ldr	r2, [pc, #572]	; (8003168 <idenModuType+0x598>)
 8002f2a:	3330      	adds	r3, #48	; 0x30
 8002f2c:	009b      	lsls	r3, r3, #2
 8002f2e:	4413      	add	r3, r2
 8002f30:	3304      	adds	r3, #4
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	677b      	str	r3, [r7, #116]	; 0x74
				_1F+=1;
 8002f36:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f38:	3301      	adds	r3, #1
 8002f3a:	65bb      	str	r3, [r7, #88]	; 0x58
				if(_1Vol < tSys.fftAmp[_1F+1]){
 8002f3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f3e:	3301      	adds	r3, #1
 8002f40:	4a89      	ldr	r2, [pc, #548]	; (8003168 <idenModuType+0x598>)
 8002f42:	3330      	adds	r3, #48	; 0x30
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	3304      	adds	r3, #4
 8002f4a:	ed93 7a00 	vldr	s14, [r3]
 8002f4e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002f52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f5a:	dd43      	ble.n	8002fe4 <idenModuType+0x414>
					_1Vol = tSys.fftAmp[_1F+1];
 8002f5c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f5e:	3301      	adds	r3, #1
 8002f60:	4a81      	ldr	r2, [pc, #516]	; (8003168 <idenModuType+0x598>)
 8002f62:	3330      	adds	r3, #48	; 0x30
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	3304      	adds	r3, #4
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	677b      	str	r3, [r7, #116]	; 0x74
					_1F+=1;
 8002f6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f70:	3301      	adds	r3, #1
 8002f72:	65bb      	str	r3, [r7, #88]	; 0x58
					if(_1Vol < tSys.fftAmp[_1F+1]){
 8002f74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f76:	3301      	adds	r3, #1
 8002f78:	4a7b      	ldr	r2, [pc, #492]	; (8003168 <idenModuType+0x598>)
 8002f7a:	3330      	adds	r3, #48	; 0x30
 8002f7c:	009b      	lsls	r3, r3, #2
 8002f7e:	4413      	add	r3, r2
 8002f80:	3304      	adds	r3, #4
 8002f82:	ed93 7a00 	vldr	s14, [r3]
 8002f86:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002f8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f92:	dd27      	ble.n	8002fe4 <idenModuType+0x414>
						_1Vol = tSys.fftAmp[_1F+1];
 8002f94:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f96:	3301      	adds	r3, #1
 8002f98:	4a73      	ldr	r2, [pc, #460]	; (8003168 <idenModuType+0x598>)
 8002f9a:	3330      	adds	r3, #48	; 0x30
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3304      	adds	r3, #4
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	677b      	str	r3, [r7, #116]	; 0x74
						_1F+=1;
 8002fa6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fa8:	3301      	adds	r3, #1
 8002faa:	65bb      	str	r3, [r7, #88]	; 0x58
						if(_1Vol < tSys.fftAmp[_1F+1]){
 8002fac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fae:	3301      	adds	r3, #1
 8002fb0:	4a6d      	ldr	r2, [pc, #436]	; (8003168 <idenModuType+0x598>)
 8002fb2:	3330      	adds	r3, #48	; 0x30
 8002fb4:	009b      	lsls	r3, r3, #2
 8002fb6:	4413      	add	r3, r2
 8002fb8:	3304      	adds	r3, #4
 8002fba:	ed93 7a00 	vldr	s14, [r3]
 8002fbe:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002fc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fca:	dd0b      	ble.n	8002fe4 <idenModuType+0x414>
							_1Vol = tSys.fftAmp[_1F+1];
 8002fcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fce:	3301      	adds	r3, #1
 8002fd0:	4a65      	ldr	r2, [pc, #404]	; (8003168 <idenModuType+0x598>)
 8002fd2:	3330      	adds	r3, #48	; 0x30
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	4413      	add	r3, r2
 8002fd8:	3304      	adds	r3, #4
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	677b      	str	r3, [r7, #116]	; 0x74
							_1F+=1;
 8002fde:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	65bb      	str	r3, [r7, #88]	; 0x58
						}
					}
				}
			}
		}
		if(_2Vol < tSys.fftAmp[_2F+1]){
 8002fe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	4a5f      	ldr	r2, [pc, #380]	; (8003168 <idenModuType+0x598>)
 8002fea:	3330      	adds	r3, #48	; 0x30
 8002fec:	009b      	lsls	r3, r3, #2
 8002fee:	4413      	add	r3, r2
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	ed93 7a00 	vldr	s14, [r3]
 8002ff6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002ffa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003002:	dd7b      	ble.n	80030fc <idenModuType+0x52c>
			_2Vol = tSys.fftAmp[_2F+1];
 8003004:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003006:	3301      	adds	r3, #1
 8003008:	4a57      	ldr	r2, [pc, #348]	; (8003168 <idenModuType+0x598>)
 800300a:	3330      	adds	r3, #48	; 0x30
 800300c:	009b      	lsls	r3, r3, #2
 800300e:	4413      	add	r3, r2
 8003010:	3304      	adds	r3, #4
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	673b      	str	r3, [r7, #112]	; 0x70
			_2F+=1;
 8003016:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003018:	3301      	adds	r3, #1
 800301a:	657b      	str	r3, [r7, #84]	; 0x54
			if(_2Vol < tSys.fftAmp[_2F+1]){
 800301c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800301e:	3301      	adds	r3, #1
 8003020:	4a51      	ldr	r2, [pc, #324]	; (8003168 <idenModuType+0x598>)
 8003022:	3330      	adds	r3, #48	; 0x30
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	4413      	add	r3, r2
 8003028:	3304      	adds	r3, #4
 800302a:	ed93 7a00 	vldr	s14, [r3]
 800302e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8003032:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303a:	dd5f      	ble.n	80030fc <idenModuType+0x52c>
				_2Vol = tSys.fftAmp[_2F+1];
 800303c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800303e:	3301      	adds	r3, #1
 8003040:	4a49      	ldr	r2, [pc, #292]	; (8003168 <idenModuType+0x598>)
 8003042:	3330      	adds	r3, #48	; 0x30
 8003044:	009b      	lsls	r3, r3, #2
 8003046:	4413      	add	r3, r2
 8003048:	3304      	adds	r3, #4
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	673b      	str	r3, [r7, #112]	; 0x70
				_2F+=1;
 800304e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003050:	3301      	adds	r3, #1
 8003052:	657b      	str	r3, [r7, #84]	; 0x54
				if(_2Vol < tSys.fftAmp[_2F+1]){
 8003054:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003056:	3301      	adds	r3, #1
 8003058:	4a43      	ldr	r2, [pc, #268]	; (8003168 <idenModuType+0x598>)
 800305a:	3330      	adds	r3, #48	; 0x30
 800305c:	009b      	lsls	r3, r3, #2
 800305e:	4413      	add	r3, r2
 8003060:	3304      	adds	r3, #4
 8003062:	ed93 7a00 	vldr	s14, [r3]
 8003066:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800306a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800306e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003072:	dd43      	ble.n	80030fc <idenModuType+0x52c>
					_2Vol = tSys.fftAmp[_2F+1];
 8003074:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003076:	3301      	adds	r3, #1
 8003078:	4a3b      	ldr	r2, [pc, #236]	; (8003168 <idenModuType+0x598>)
 800307a:	3330      	adds	r3, #48	; 0x30
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	3304      	adds	r3, #4
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	673b      	str	r3, [r7, #112]	; 0x70
					_2F+=1;
 8003086:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003088:	3301      	adds	r3, #1
 800308a:	657b      	str	r3, [r7, #84]	; 0x54
					if(_2Vol < tSys.fftAmp[_2F+1]){
 800308c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800308e:	3301      	adds	r3, #1
 8003090:	4a35      	ldr	r2, [pc, #212]	; (8003168 <idenModuType+0x598>)
 8003092:	3330      	adds	r3, #48	; 0x30
 8003094:	009b      	lsls	r3, r3, #2
 8003096:	4413      	add	r3, r2
 8003098:	3304      	adds	r3, #4
 800309a:	ed93 7a00 	vldr	s14, [r3]
 800309e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80030a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030aa:	dd27      	ble.n	80030fc <idenModuType+0x52c>
						_2Vol = tSys.fftAmp[_2F+1];
 80030ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030ae:	3301      	adds	r3, #1
 80030b0:	4a2d      	ldr	r2, [pc, #180]	; (8003168 <idenModuType+0x598>)
 80030b2:	3330      	adds	r3, #48	; 0x30
 80030b4:	009b      	lsls	r3, r3, #2
 80030b6:	4413      	add	r3, r2
 80030b8:	3304      	adds	r3, #4
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	673b      	str	r3, [r7, #112]	; 0x70
						_2F+=1;
 80030be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030c0:	3301      	adds	r3, #1
 80030c2:	657b      	str	r3, [r7, #84]	; 0x54
						if(_2Vol < tSys.fftAmp[_2F+1]){
 80030c4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030c6:	3301      	adds	r3, #1
 80030c8:	4a27      	ldr	r2, [pc, #156]	; (8003168 <idenModuType+0x598>)
 80030ca:	3330      	adds	r3, #48	; 0x30
 80030cc:	009b      	lsls	r3, r3, #2
 80030ce:	4413      	add	r3, r2
 80030d0:	3304      	adds	r3, #4
 80030d2:	ed93 7a00 	vldr	s14, [r3]
 80030d6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80030da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e2:	dd0b      	ble.n	80030fc <idenModuType+0x52c>
							_2Vol = tSys.fftAmp[_2F+1];
 80030e4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030e6:	3301      	adds	r3, #1
 80030e8:	4a1f      	ldr	r2, [pc, #124]	; (8003168 <idenModuType+0x598>)
 80030ea:	3330      	adds	r3, #48	; 0x30
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4413      	add	r3, r2
 80030f0:	3304      	adds	r3, #4
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	673b      	str	r3, [r7, #112]	; 0x70
							_2F+=1;
 80030f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80030f8:	3301      	adds	r3, #1
 80030fa:	657b      	str	r3, [r7, #84]	; 0x54
						}
					}
				}
			}
		}
		if(_3Vol < tSys.fftAmp[_3F+1]){
 80030fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80030fe:	3301      	adds	r3, #1
 8003100:	4a19      	ldr	r2, [pc, #100]	; (8003168 <idenModuType+0x598>)
 8003102:	3330      	adds	r3, #48	; 0x30
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	4413      	add	r3, r2
 8003108:	3304      	adds	r3, #4
 800310a:	ed93 7a00 	vldr	s14, [r3]
 800310e:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003112:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003116:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800311a:	dd7f      	ble.n	800321c <idenModuType+0x64c>
			_3Vol = tSys.fftAmp[_3F+1];
 800311c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800311e:	3301      	adds	r3, #1
 8003120:	4a11      	ldr	r2, [pc, #68]	; (8003168 <idenModuType+0x598>)
 8003122:	3330      	adds	r3, #48	; 0x30
 8003124:	009b      	lsls	r3, r3, #2
 8003126:	4413      	add	r3, r2
 8003128:	3304      	adds	r3, #4
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	66fb      	str	r3, [r7, #108]	; 0x6c
			_3F+=1;
 800312e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003130:	3301      	adds	r3, #1
 8003132:	653b      	str	r3, [r7, #80]	; 0x50
			if(_3Vol < tSys.fftAmp[_3F+1]){
 8003134:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003136:	3301      	adds	r3, #1
 8003138:	4a0b      	ldr	r2, [pc, #44]	; (8003168 <idenModuType+0x598>)
 800313a:	3330      	adds	r3, #48	; 0x30
 800313c:	009b      	lsls	r3, r3, #2
 800313e:	4413      	add	r3, r2
 8003140:	3304      	adds	r3, #4
 8003142:	ed93 7a00 	vldr	s14, [r3]
 8003146:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800314a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800314e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003152:	dd63      	ble.n	800321c <idenModuType+0x64c>
				_3Vol = tSys.fftAmp[_3F+1];
 8003154:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003156:	3301      	adds	r3, #1
 8003158:	4a03      	ldr	r2, [pc, #12]	; (8003168 <idenModuType+0x598>)
 800315a:	3330      	adds	r3, #48	; 0x30
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	4413      	add	r3, r2
 8003160:	3304      	adds	r3, #4
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	e002      	b.n	800316c <idenModuType+0x59c>
 8003166:	bf00      	nop
 8003168:	20002208 	.word	0x20002208
 800316c:	66fb      	str	r3, [r7, #108]	; 0x6c
				_3F+=1;
 800316e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003170:	3301      	adds	r3, #1
 8003172:	653b      	str	r3, [r7, #80]	; 0x50
				if(_3Vol < tSys.fftAmp[_3F+1]){
 8003174:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003176:	3301      	adds	r3, #1
 8003178:	4abb      	ldr	r2, [pc, #748]	; (8003468 <idenModuType+0x898>)
 800317a:	3330      	adds	r3, #48	; 0x30
 800317c:	009b      	lsls	r3, r3, #2
 800317e:	4413      	add	r3, r2
 8003180:	3304      	adds	r3, #4
 8003182:	ed93 7a00 	vldr	s14, [r3]
 8003186:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800318a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800318e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003192:	dd43      	ble.n	800321c <idenModuType+0x64c>
					_3Vol = tSys.fftAmp[_3F+1];
 8003194:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003196:	3301      	adds	r3, #1
 8003198:	4ab3      	ldr	r2, [pc, #716]	; (8003468 <idenModuType+0x898>)
 800319a:	3330      	adds	r3, #48	; 0x30
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	4413      	add	r3, r2
 80031a0:	3304      	adds	r3, #4
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	66fb      	str	r3, [r7, #108]	; 0x6c
					_3F+=1;
 80031a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031a8:	3301      	adds	r3, #1
 80031aa:	653b      	str	r3, [r7, #80]	; 0x50
					if(_3Vol < tSys.fftAmp[_3F+1]){
 80031ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031ae:	3301      	adds	r3, #1
 80031b0:	4aad      	ldr	r2, [pc, #692]	; (8003468 <idenModuType+0x898>)
 80031b2:	3330      	adds	r3, #48	; 0x30
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	4413      	add	r3, r2
 80031b8:	3304      	adds	r3, #4
 80031ba:	ed93 7a00 	vldr	s14, [r3]
 80031be:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80031c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031ca:	dd27      	ble.n	800321c <idenModuType+0x64c>
						_3Vol = tSys.fftAmp[_3F+1];
 80031cc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031ce:	3301      	adds	r3, #1
 80031d0:	4aa5      	ldr	r2, [pc, #660]	; (8003468 <idenModuType+0x898>)
 80031d2:	3330      	adds	r3, #48	; 0x30
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	3304      	adds	r3, #4
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	66fb      	str	r3, [r7, #108]	; 0x6c
						_3F+=1;
 80031de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031e0:	3301      	adds	r3, #1
 80031e2:	653b      	str	r3, [r7, #80]	; 0x50
						if(_3Vol < tSys.fftAmp[_3F+1]){
 80031e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031e6:	3301      	adds	r3, #1
 80031e8:	4a9f      	ldr	r2, [pc, #636]	; (8003468 <idenModuType+0x898>)
 80031ea:	3330      	adds	r3, #48	; 0x30
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	4413      	add	r3, r2
 80031f0:	3304      	adds	r3, #4
 80031f2:	ed93 7a00 	vldr	s14, [r3]
 80031f6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80031fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80031fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003202:	dd0b      	ble.n	800321c <idenModuType+0x64c>
							_3Vol = tSys.fftAmp[_3F+1];
 8003204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003206:	3301      	adds	r3, #1
 8003208:	4a97      	ldr	r2, [pc, #604]	; (8003468 <idenModuType+0x898>)
 800320a:	3330      	adds	r3, #48	; 0x30
 800320c:	009b      	lsls	r3, r3, #2
 800320e:	4413      	add	r3, r2
 8003210:	3304      	adds	r3, #4
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	66fb      	str	r3, [r7, #108]	; 0x6c
							_3F+=1;
 8003216:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003218:	3301      	adds	r3, #1
 800321a:	653b      	str	r3, [r7, #80]	; 0x50
						}
					}
				}
			}
		}
		if(_4Vol < tSys.fftAmp[_4F+1]){
 800321c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800321e:	3301      	adds	r3, #1
 8003220:	4a91      	ldr	r2, [pc, #580]	; (8003468 <idenModuType+0x898>)
 8003222:	3330      	adds	r3, #48	; 0x30
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4413      	add	r3, r2
 8003228:	3304      	adds	r3, #4
 800322a:	ed93 7a00 	vldr	s14, [r3]
 800322e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003232:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323a:	dd7b      	ble.n	8003334 <idenModuType+0x764>
			_4Vol = tSys.fftAmp[_4F+1];
 800323c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800323e:	3301      	adds	r3, #1
 8003240:	4a89      	ldr	r2, [pc, #548]	; (8003468 <idenModuType+0x898>)
 8003242:	3330      	adds	r3, #48	; 0x30
 8003244:	009b      	lsls	r3, r3, #2
 8003246:	4413      	add	r3, r2
 8003248:	3304      	adds	r3, #4
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	66bb      	str	r3, [r7, #104]	; 0x68
			_4F+=1;
 800324e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003250:	3301      	adds	r3, #1
 8003252:	64fb      	str	r3, [r7, #76]	; 0x4c
			if(_4Vol < tSys.fftAmp[_4F+1]){
 8003254:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003256:	3301      	adds	r3, #1
 8003258:	4a83      	ldr	r2, [pc, #524]	; (8003468 <idenModuType+0x898>)
 800325a:	3330      	adds	r3, #48	; 0x30
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	4413      	add	r3, r2
 8003260:	3304      	adds	r3, #4
 8003262:	ed93 7a00 	vldr	s14, [r3]
 8003266:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800326a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800326e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003272:	dd5f      	ble.n	8003334 <idenModuType+0x764>
				_4Vol = tSys.fftAmp[_4F+1];
 8003274:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003276:	3301      	adds	r3, #1
 8003278:	4a7b      	ldr	r2, [pc, #492]	; (8003468 <idenModuType+0x898>)
 800327a:	3330      	adds	r3, #48	; 0x30
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	4413      	add	r3, r2
 8003280:	3304      	adds	r3, #4
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	66bb      	str	r3, [r7, #104]	; 0x68
				_4F+=1;
 8003286:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003288:	3301      	adds	r3, #1
 800328a:	64fb      	str	r3, [r7, #76]	; 0x4c
				if(_4Vol < tSys.fftAmp[_4F+1]){
 800328c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800328e:	3301      	adds	r3, #1
 8003290:	4a75      	ldr	r2, [pc, #468]	; (8003468 <idenModuType+0x898>)
 8003292:	3330      	adds	r3, #48	; 0x30
 8003294:	009b      	lsls	r3, r3, #2
 8003296:	4413      	add	r3, r2
 8003298:	3304      	adds	r3, #4
 800329a:	ed93 7a00 	vldr	s14, [r3]
 800329e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80032a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032aa:	dd43      	ble.n	8003334 <idenModuType+0x764>
					_4Vol = tSys.fftAmp[_4F+1];
 80032ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032ae:	3301      	adds	r3, #1
 80032b0:	4a6d      	ldr	r2, [pc, #436]	; (8003468 <idenModuType+0x898>)
 80032b2:	3330      	adds	r3, #48	; 0x30
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	4413      	add	r3, r2
 80032b8:	3304      	adds	r3, #4
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	66bb      	str	r3, [r7, #104]	; 0x68
					_4F+=1;
 80032be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032c0:	3301      	adds	r3, #1
 80032c2:	64fb      	str	r3, [r7, #76]	; 0x4c
					if(_4Vol < tSys.fftAmp[_4F+1]){
 80032c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032c6:	3301      	adds	r3, #1
 80032c8:	4a67      	ldr	r2, [pc, #412]	; (8003468 <idenModuType+0x898>)
 80032ca:	3330      	adds	r3, #48	; 0x30
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	3304      	adds	r3, #4
 80032d2:	ed93 7a00 	vldr	s14, [r3]
 80032d6:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80032da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80032de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032e2:	dd27      	ble.n	8003334 <idenModuType+0x764>
						_4Vol = tSys.fftAmp[_4F+1];
 80032e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032e6:	3301      	adds	r3, #1
 80032e8:	4a5f      	ldr	r2, [pc, #380]	; (8003468 <idenModuType+0x898>)
 80032ea:	3330      	adds	r3, #48	; 0x30
 80032ec:	009b      	lsls	r3, r3, #2
 80032ee:	4413      	add	r3, r2
 80032f0:	3304      	adds	r3, #4
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	66bb      	str	r3, [r7, #104]	; 0x68
						_4F+=1;
 80032f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032f8:	3301      	adds	r3, #1
 80032fa:	64fb      	str	r3, [r7, #76]	; 0x4c
						if(_4Vol < tSys.fftAmp[_4F+1]){
 80032fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032fe:	3301      	adds	r3, #1
 8003300:	4a59      	ldr	r2, [pc, #356]	; (8003468 <idenModuType+0x898>)
 8003302:	3330      	adds	r3, #48	; 0x30
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	4413      	add	r3, r2
 8003308:	3304      	adds	r3, #4
 800330a:	ed93 7a00 	vldr	s14, [r3]
 800330e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8003312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800331a:	dd0b      	ble.n	8003334 <idenModuType+0x764>
							_4Vol = tSys.fftAmp[_4F+1];
 800331c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800331e:	3301      	adds	r3, #1
 8003320:	4a51      	ldr	r2, [pc, #324]	; (8003468 <idenModuType+0x898>)
 8003322:	3330      	adds	r3, #48	; 0x30
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4413      	add	r3, r2
 8003328:	3304      	adds	r3, #4
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	66bb      	str	r3, [r7, #104]	; 0x68
							_4F+=1;
 800332e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003330:	3301      	adds	r3, #1
 8003332:	64fb      	str	r3, [r7, #76]	; 0x4c
						}
					}
				}
			}
		}
		if(_5Vol < tSys.fftAmp[_5F+1]){
 8003334:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003336:	3301      	adds	r3, #1
 8003338:	4a4b      	ldr	r2, [pc, #300]	; (8003468 <idenModuType+0x898>)
 800333a:	3330      	adds	r3, #48	; 0x30
 800333c:	009b      	lsls	r3, r3, #2
 800333e:	4413      	add	r3, r2
 8003340:	3304      	adds	r3, #4
 8003342:	ed93 7a00 	vldr	s14, [r3]
 8003346:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800334a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800334e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003352:	dd7b      	ble.n	800344c <idenModuType+0x87c>
			_5Vol = tSys.fftAmp[_5F+1];
 8003354:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003356:	3301      	adds	r3, #1
 8003358:	4a43      	ldr	r2, [pc, #268]	; (8003468 <idenModuType+0x898>)
 800335a:	3330      	adds	r3, #48	; 0x30
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	4413      	add	r3, r2
 8003360:	3304      	adds	r3, #4
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	667b      	str	r3, [r7, #100]	; 0x64
			_5F+=1;
 8003366:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003368:	3301      	adds	r3, #1
 800336a:	64bb      	str	r3, [r7, #72]	; 0x48
			if(_5Vol < tSys.fftAmp[_5F+1]){
 800336c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800336e:	3301      	adds	r3, #1
 8003370:	4a3d      	ldr	r2, [pc, #244]	; (8003468 <idenModuType+0x898>)
 8003372:	3330      	adds	r3, #48	; 0x30
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	3304      	adds	r3, #4
 800337a:	ed93 7a00 	vldr	s14, [r3]
 800337e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8003382:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003386:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800338a:	dd5f      	ble.n	800344c <idenModuType+0x87c>
				_5Vol = tSys.fftAmp[_5F+1];
 800338c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800338e:	3301      	adds	r3, #1
 8003390:	4a35      	ldr	r2, [pc, #212]	; (8003468 <idenModuType+0x898>)
 8003392:	3330      	adds	r3, #48	; 0x30
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	4413      	add	r3, r2
 8003398:	3304      	adds	r3, #4
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	667b      	str	r3, [r7, #100]	; 0x64
				_5F+=1;
 800339e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033a0:	3301      	adds	r3, #1
 80033a2:	64bb      	str	r3, [r7, #72]	; 0x48
				if(_5Vol < tSys.fftAmp[_5F+1]){
 80033a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033a6:	3301      	adds	r3, #1
 80033a8:	4a2f      	ldr	r2, [pc, #188]	; (8003468 <idenModuType+0x898>)
 80033aa:	3330      	adds	r3, #48	; 0x30
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4413      	add	r3, r2
 80033b0:	3304      	adds	r3, #4
 80033b2:	ed93 7a00 	vldr	s14, [r3]
 80033b6:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80033ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c2:	dd43      	ble.n	800344c <idenModuType+0x87c>
					_5Vol = tSys.fftAmp[_5F+1];
 80033c4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033c6:	3301      	adds	r3, #1
 80033c8:	4a27      	ldr	r2, [pc, #156]	; (8003468 <idenModuType+0x898>)
 80033ca:	3330      	adds	r3, #48	; 0x30
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	4413      	add	r3, r2
 80033d0:	3304      	adds	r3, #4
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	667b      	str	r3, [r7, #100]	; 0x64
					_5F+=1;
 80033d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033d8:	3301      	adds	r3, #1
 80033da:	64bb      	str	r3, [r7, #72]	; 0x48
					if(_5Vol < tSys.fftAmp[_5F+1]){
 80033dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033de:	3301      	adds	r3, #1
 80033e0:	4a21      	ldr	r2, [pc, #132]	; (8003468 <idenModuType+0x898>)
 80033e2:	3330      	adds	r3, #48	; 0x30
 80033e4:	009b      	lsls	r3, r3, #2
 80033e6:	4413      	add	r3, r2
 80033e8:	3304      	adds	r3, #4
 80033ea:	ed93 7a00 	vldr	s14, [r3]
 80033ee:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 80033f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033fa:	dd27      	ble.n	800344c <idenModuType+0x87c>
						_5Vol = tSys.fftAmp[_5F+1];
 80033fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033fe:	3301      	adds	r3, #1
 8003400:	4a19      	ldr	r2, [pc, #100]	; (8003468 <idenModuType+0x898>)
 8003402:	3330      	adds	r3, #48	; 0x30
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	4413      	add	r3, r2
 8003408:	3304      	adds	r3, #4
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	667b      	str	r3, [r7, #100]	; 0x64
						_5F+=1;
 800340e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003410:	3301      	adds	r3, #1
 8003412:	64bb      	str	r3, [r7, #72]	; 0x48
						if(_5Vol < tSys.fftAmp[_5F+1]){
 8003414:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003416:	3301      	adds	r3, #1
 8003418:	4a13      	ldr	r2, [pc, #76]	; (8003468 <idenModuType+0x898>)
 800341a:	3330      	adds	r3, #48	; 0x30
 800341c:	009b      	lsls	r3, r3, #2
 800341e:	4413      	add	r3, r2
 8003420:	3304      	adds	r3, #4
 8003422:	ed93 7a00 	vldr	s14, [r3]
 8003426:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800342a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800342e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003432:	dd0b      	ble.n	800344c <idenModuType+0x87c>
							_5Vol = tSys.fftAmp[_5F+1];
 8003434:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003436:	3301      	adds	r3, #1
 8003438:	4a0b      	ldr	r2, [pc, #44]	; (8003468 <idenModuType+0x898>)
 800343a:	3330      	adds	r3, #48	; 0x30
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4413      	add	r3, r2
 8003440:	3304      	adds	r3, #4
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	667b      	str	r3, [r7, #100]	; 0x64
							_5F+=1;
 8003446:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003448:	3301      	adds	r3, #1
 800344a:	64bb      	str	r3, [r7, #72]	; 0x48
						}
					}
				}
			}
		}
		if(_6Vol < tSys.fftAmp[_6F+1]){
 800344c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800344e:	3301      	adds	r3, #1
 8003450:	4a05      	ldr	r2, [pc, #20]	; (8003468 <idenModuType+0x898>)
 8003452:	3330      	adds	r3, #48	; 0x30
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4413      	add	r3, r2
 8003458:	3304      	adds	r3, #4
 800345a:	ed93 7a00 	vldr	s14, [r3]
 800345e:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003462:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003466:	e001      	b.n	800346c <idenModuType+0x89c>
 8003468:	20002208 	.word	0x20002208
 800346c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003470:	dd7b      	ble.n	800356a <idenModuType+0x99a>
			_6Vol = tSys.fftAmp[_6F+1];
 8003472:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003474:	3301      	adds	r3, #1
 8003476:	4ac5      	ldr	r2, [pc, #788]	; (800378c <idenModuType+0xbbc>)
 8003478:	3330      	adds	r3, #48	; 0x30
 800347a:	009b      	lsls	r3, r3, #2
 800347c:	4413      	add	r3, r2
 800347e:	3304      	adds	r3, #4
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	663b      	str	r3, [r7, #96]	; 0x60
			_6F+=1;
 8003484:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003486:	3301      	adds	r3, #1
 8003488:	647b      	str	r3, [r7, #68]	; 0x44
			if(_6Vol < tSys.fftAmp[_6F+1]){
 800348a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800348c:	3301      	adds	r3, #1
 800348e:	4abf      	ldr	r2, [pc, #764]	; (800378c <idenModuType+0xbbc>)
 8003490:	3330      	adds	r3, #48	; 0x30
 8003492:	009b      	lsls	r3, r3, #2
 8003494:	4413      	add	r3, r2
 8003496:	3304      	adds	r3, #4
 8003498:	ed93 7a00 	vldr	s14, [r3]
 800349c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80034a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034a8:	dd5f      	ble.n	800356a <idenModuType+0x99a>
				_6Vol = tSys.fftAmp[_6F+1];
 80034aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034ac:	3301      	adds	r3, #1
 80034ae:	4ab7      	ldr	r2, [pc, #732]	; (800378c <idenModuType+0xbbc>)
 80034b0:	3330      	adds	r3, #48	; 0x30
 80034b2:	009b      	lsls	r3, r3, #2
 80034b4:	4413      	add	r3, r2
 80034b6:	3304      	adds	r3, #4
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	663b      	str	r3, [r7, #96]	; 0x60
				_6F+=1;
 80034bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034be:	3301      	adds	r3, #1
 80034c0:	647b      	str	r3, [r7, #68]	; 0x44
				if(_6Vol < tSys.fftAmp[_6F+1]){
 80034c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034c4:	3301      	adds	r3, #1
 80034c6:	4ab1      	ldr	r2, [pc, #708]	; (800378c <idenModuType+0xbbc>)
 80034c8:	3330      	adds	r3, #48	; 0x30
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	4413      	add	r3, r2
 80034ce:	3304      	adds	r3, #4
 80034d0:	ed93 7a00 	vldr	s14, [r3]
 80034d4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80034d8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034e0:	dd43      	ble.n	800356a <idenModuType+0x99a>
					_6Vol = tSys.fftAmp[_6F+1];
 80034e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034e4:	3301      	adds	r3, #1
 80034e6:	4aa9      	ldr	r2, [pc, #676]	; (800378c <idenModuType+0xbbc>)
 80034e8:	3330      	adds	r3, #48	; 0x30
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	3304      	adds	r3, #4
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	663b      	str	r3, [r7, #96]	; 0x60
					_6F+=1;
 80034f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034f6:	3301      	adds	r3, #1
 80034f8:	647b      	str	r3, [r7, #68]	; 0x44
					if(_6Vol < tSys.fftAmp[_6F+1]){
 80034fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034fc:	3301      	adds	r3, #1
 80034fe:	4aa3      	ldr	r2, [pc, #652]	; (800378c <idenModuType+0xbbc>)
 8003500:	3330      	adds	r3, #48	; 0x30
 8003502:	009b      	lsls	r3, r3, #2
 8003504:	4413      	add	r3, r2
 8003506:	3304      	adds	r3, #4
 8003508:	ed93 7a00 	vldr	s14, [r3]
 800350c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003518:	dd27      	ble.n	800356a <idenModuType+0x99a>
						_6Vol = tSys.fftAmp[_6F+1];
 800351a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800351c:	3301      	adds	r3, #1
 800351e:	4a9b      	ldr	r2, [pc, #620]	; (800378c <idenModuType+0xbbc>)
 8003520:	3330      	adds	r3, #48	; 0x30
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	4413      	add	r3, r2
 8003526:	3304      	adds	r3, #4
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	663b      	str	r3, [r7, #96]	; 0x60
						_6F+=1;
 800352c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800352e:	3301      	adds	r3, #1
 8003530:	647b      	str	r3, [r7, #68]	; 0x44
						if(_6Vol < tSys.fftAmp[_6F+1]){
 8003532:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003534:	3301      	adds	r3, #1
 8003536:	4a95      	ldr	r2, [pc, #596]	; (800378c <idenModuType+0xbbc>)
 8003538:	3330      	adds	r3, #48	; 0x30
 800353a:	009b      	lsls	r3, r3, #2
 800353c:	4413      	add	r3, r2
 800353e:	3304      	adds	r3, #4
 8003540:	ed93 7a00 	vldr	s14, [r3]
 8003544:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8003548:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800354c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003550:	dd0b      	ble.n	800356a <idenModuType+0x99a>
							_6Vol = tSys.fftAmp[_6F+1];
 8003552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003554:	3301      	adds	r3, #1
 8003556:	4a8d      	ldr	r2, [pc, #564]	; (800378c <idenModuType+0xbbc>)
 8003558:	3330      	adds	r3, #48	; 0x30
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	4413      	add	r3, r2
 800355e:	3304      	adds	r3, #4
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	663b      	str	r3, [r7, #96]	; 0x60
							_6F+=1;
 8003564:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003566:	3301      	adds	r3, #1
 8003568:	647b      	str	r3, [r7, #68]	; 0x44
						}
					}
				}
			}
		}
		if(_7Vol < tSys.fftAmp[_7F+1]){
 800356a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800356c:	3301      	adds	r3, #1
 800356e:	4a87      	ldr	r2, [pc, #540]	; (800378c <idenModuType+0xbbc>)
 8003570:	3330      	adds	r3, #48	; 0x30
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	3304      	adds	r3, #4
 8003578:	ed93 7a00 	vldr	s14, [r3]
 800357c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003580:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003588:	dd7b      	ble.n	8003682 <idenModuType+0xab2>
			_7Vol = tSys.fftAmp[_7F+1];
 800358a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800358c:	3301      	adds	r3, #1
 800358e:	4a7f      	ldr	r2, [pc, #508]	; (800378c <idenModuType+0xbbc>)
 8003590:	3330      	adds	r3, #48	; 0x30
 8003592:	009b      	lsls	r3, r3, #2
 8003594:	4413      	add	r3, r2
 8003596:	3304      	adds	r3, #4
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	65fb      	str	r3, [r7, #92]	; 0x5c
			_7F+=1;
 800359c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800359e:	3301      	adds	r3, #1
 80035a0:	643b      	str	r3, [r7, #64]	; 0x40
			if(_7Vol < tSys.fftAmp[_7F+1]){
 80035a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035a4:	3301      	adds	r3, #1
 80035a6:	4a79      	ldr	r2, [pc, #484]	; (800378c <idenModuType+0xbbc>)
 80035a8:	3330      	adds	r3, #48	; 0x30
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	4413      	add	r3, r2
 80035ae:	3304      	adds	r3, #4
 80035b0:	ed93 7a00 	vldr	s14, [r3]
 80035b4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80035b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035c0:	dd5f      	ble.n	8003682 <idenModuType+0xab2>
				_7Vol = tSys.fftAmp[_7F+1];
 80035c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035c4:	3301      	adds	r3, #1
 80035c6:	4a71      	ldr	r2, [pc, #452]	; (800378c <idenModuType+0xbbc>)
 80035c8:	3330      	adds	r3, #48	; 0x30
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	4413      	add	r3, r2
 80035ce:	3304      	adds	r3, #4
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	65fb      	str	r3, [r7, #92]	; 0x5c
				_7F+=1;
 80035d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035d6:	3301      	adds	r3, #1
 80035d8:	643b      	str	r3, [r7, #64]	; 0x40
				if(_7Vol < tSys.fftAmp[_7F+1]){
 80035da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035dc:	3301      	adds	r3, #1
 80035de:	4a6b      	ldr	r2, [pc, #428]	; (800378c <idenModuType+0xbbc>)
 80035e0:	3330      	adds	r3, #48	; 0x30
 80035e2:	009b      	lsls	r3, r3, #2
 80035e4:	4413      	add	r3, r2
 80035e6:	3304      	adds	r3, #4
 80035e8:	ed93 7a00 	vldr	s14, [r3]
 80035ec:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80035f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035f8:	dd43      	ble.n	8003682 <idenModuType+0xab2>
					_7Vol = tSys.fftAmp[_7F+1];
 80035fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035fc:	3301      	adds	r3, #1
 80035fe:	4a63      	ldr	r2, [pc, #396]	; (800378c <idenModuType+0xbbc>)
 8003600:	3330      	adds	r3, #48	; 0x30
 8003602:	009b      	lsls	r3, r3, #2
 8003604:	4413      	add	r3, r2
 8003606:	3304      	adds	r3, #4
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	65fb      	str	r3, [r7, #92]	; 0x5c
					_7F+=1;
 800360c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800360e:	3301      	adds	r3, #1
 8003610:	643b      	str	r3, [r7, #64]	; 0x40
					if(_7Vol < tSys.fftAmp[_7F+1]){
 8003612:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003614:	3301      	adds	r3, #1
 8003616:	4a5d      	ldr	r2, [pc, #372]	; (800378c <idenModuType+0xbbc>)
 8003618:	3330      	adds	r3, #48	; 0x30
 800361a:	009b      	lsls	r3, r3, #2
 800361c:	4413      	add	r3, r2
 800361e:	3304      	adds	r3, #4
 8003620:	ed93 7a00 	vldr	s14, [r3]
 8003624:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003628:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800362c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003630:	dd27      	ble.n	8003682 <idenModuType+0xab2>
						_7Vol = tSys.fftAmp[_7F+1];
 8003632:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003634:	3301      	adds	r3, #1
 8003636:	4a55      	ldr	r2, [pc, #340]	; (800378c <idenModuType+0xbbc>)
 8003638:	3330      	adds	r3, #48	; 0x30
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	4413      	add	r3, r2
 800363e:	3304      	adds	r3, #4
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	65fb      	str	r3, [r7, #92]	; 0x5c
						_2F+=1;
 8003644:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003646:	3301      	adds	r3, #1
 8003648:	657b      	str	r3, [r7, #84]	; 0x54
						if(_7Vol < tSys.fftAmp[_7F+1]){
 800364a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800364c:	3301      	adds	r3, #1
 800364e:	4a4f      	ldr	r2, [pc, #316]	; (800378c <idenModuType+0xbbc>)
 8003650:	3330      	adds	r3, #48	; 0x30
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	4413      	add	r3, r2
 8003656:	3304      	adds	r3, #4
 8003658:	ed93 7a00 	vldr	s14, [r3]
 800365c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003660:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003664:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003668:	dd0b      	ble.n	8003682 <idenModuType+0xab2>
							_7Vol = tSys.fftAmp[_7F+1];
 800366a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800366c:	3301      	adds	r3, #1
 800366e:	4a47      	ldr	r2, [pc, #284]	; (800378c <idenModuType+0xbbc>)
 8003670:	3330      	adds	r3, #48	; 0x30
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	3304      	adds	r3, #4
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	65fb      	str	r3, [r7, #92]	; 0x5c
							_7F+=1;
 800367c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800367e:	3301      	adds	r3, #1
 8003680:	643b      	str	r3, [r7, #64]	; 0x40
					}
				}
			}
		}
		//FFT
		if(tSys.fftNum == 3 || tSys.fftNum == 4){
 8003682:	4b42      	ldr	r3, [pc, #264]	; (800378c <idenModuType+0xbbc>)
 8003684:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003688:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800368c:	2b03      	cmp	r3, #3
 800368e:	d007      	beq.n	80036a0 <idenModuType+0xad0>
 8003690:	4b3e      	ldr	r3, [pc, #248]	; (800378c <idenModuType+0xbbc>)
 8003692:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003696:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800369a:	2b04      	cmp	r3, #4
 800369c:	f040 8090 	bne.w	80037c0 <idenModuType+0xbf0>

			tSys.fftNum = 0;
 80036a0:	4b3a      	ldr	r3, [pc, #232]	; (800378c <idenModuType+0xbbc>)
 80036a2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036a6:	461a      	mov	r2, r3
 80036a8:	2300      	movs	r3, #0
 80036aa:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			tSys.ma = (_2Vol + _3Vol) / 57.1f /4;					//AMma
 80036ae:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80036b2:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 80036b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036ba:	eddf 6a35 	vldr	s13, [pc, #212]	; 8003790 <idenModuType+0xbc0>
 80036be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036c2:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80036c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036ca:	4b30      	ldr	r3, [pc, #192]	; (800378c <idenModuType+0xbbc>)
 80036cc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80036d0:	edc3 7a32 	vstr	s15, [r3, #200]	; 0xc8
			tSys.AMfre = (_2F + _3F) / 2 * tSys.Fs / AD_Size;				//AM
 80036d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80036d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036d8:	4413      	add	r3, r2
 80036da:	0fda      	lsrs	r2, r3, #31
 80036dc:	4413      	add	r3, r2
 80036de:	105b      	asrs	r3, r3, #1
 80036e0:	ee07 3a90 	vmov	s15, r3
 80036e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036e8:	4b28      	ldr	r3, [pc, #160]	; (800378c <idenModuType+0xbbc>)
 80036ea:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 80036ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80036f2:	eddf 6a28 	vldr	s13, [pc, #160]	; 8003794 <idenModuType+0xbc4>
 80036f6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036fa:	4b24      	ldr	r3, [pc, #144]	; (800378c <idenModuType+0xbbc>)
 80036fc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003700:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc

			//AMma
		    SetTFTText(0,7,"AM");
 8003704:	4a24      	ldr	r2, [pc, #144]	; (8003798 <idenModuType+0xbc8>)
 8003706:	2107      	movs	r1, #7
 8003708:	2000      	movs	r0, #0
 800370a:	f005 ff09 	bl	8009520 <SetTFTText>
		    SetTextValueFloat(0,8,tSys.ma);
 800370e:	4b1f      	ldr	r3, [pc, #124]	; (800378c <idenModuType+0xbbc>)
 8003710:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003714:	edd3 7a32 	vldr	s15, [r3, #200]	; 0xc8
 8003718:	eeb0 0a67 	vmov.f32	s0, s15
 800371c:	2108      	movs	r1, #8
 800371e:	2000      	movs	r0, #0
 8003720:	f005 ff20 	bl	8009564 <SetTextValueFloat>
		    SetTextValueFloat(0,9,tSys.AMfre/1000.f);
 8003724:	4b19      	ldr	r3, [pc, #100]	; (800378c <idenModuType+0xbbc>)
 8003726:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800372a:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800372e:	eddf 6a1b 	vldr	s13, [pc, #108]	; 800379c <idenModuType+0xbcc>
 8003732:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003736:	eeb0 0a47 	vmov.f32	s0, s14
 800373a:	2109      	movs	r1, #9
 800373c:	2000      	movs	r0, #0
 800373e:	f005 ff11 	bl	8009564 <SetTextValueFloat>
		    SetTextValueFloat(0,10,tSys.curCarrFre/1000000.f);
 8003742:	4b12      	ldr	r3, [pc, #72]	; (800378c <idenModuType+0xbbc>)
 8003744:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003748:	ee07 3a90 	vmov	s15, r3
 800374c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003750:	eddf 6a13 	vldr	s13, [pc, #76]	; 80037a0 <idenModuType+0xbd0>
 8003754:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003758:	eeb0 0a47 	vmov.f32	s0, s14
 800375c:	210a      	movs	r1, #10
 800375e:	2000      	movs	r0, #0
 8003760:	f005 ff00 	bl	8009564 <SetTextValueFloat>
		    SetTFTText(0,13," ");
 8003764:	4a0f      	ldr	r2, [pc, #60]	; (80037a4 <idenModuType+0xbd4>)
 8003766:	210d      	movs	r1, #13
 8003768:	2000      	movs	r0, #0
 800376a:	f005 fed9 	bl	8009520 <SetTFTText>
		    HAL_Delay(200);
 800376e:	20c8      	movs	r0, #200	; 0xc8
 8003770:	f001 fddc 	bl	800532c <HAL_Delay>

		    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.AMfre);
 8003774:	4b05      	ldr	r3, [pc, #20]	; (800378c <idenModuType+0xbbc>)
 8003776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800377a:	edd3 7a33 	vldr	s15, [r3, #204]	; 0xcc
 800377e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003782:	ee17 1a90 	vmov	r1, s15
 8003786:	2080      	movs	r0, #128	; 0x80
 8003788:	e00e      	b.n	80037a8 <idenModuType+0xbd8>
 800378a:	bf00      	nop
 800378c:	20002208 	.word	0x20002208
 8003790:	42646666 	.word	0x42646666
 8003794:	44800000 	.word	0x44800000
 8003798:	0800f9c0 	.word	0x0800f9c0
 800379c:	447a0000 	.word	0x447a0000
 80037a0:	49742400 	.word	0x49742400
 80037a4:	0800f9c4 	.word	0x0800f9c4
 80037a8:	f001 fb02 	bl	8004db0 <ad9959_write_frequency>
		    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 80037ac:	2100      	movs	r1, #0
 80037ae:	2080      	movs	r0, #128	; 0x80
 80037b0:	f001 fad6 	bl	8004d60 <ad9959_write_phase>
		    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 80037b4:	21b8      	movs	r1, #184	; 0xb8
 80037b6:	2080      	movs	r0, #128	; 0x80
 80037b8:	f001 fb3a 	bl	8004e30 <ad9959_write_amplitude>

			return AM;
 80037bc:	2301      	movs	r3, #1
 80037be:	e1fc      	b.n	8003bba <idenModuType+0xfea>
		}
		if(tSys.fftNum >=5){
 80037c0:	4b3d      	ldr	r3, [pc, #244]	; (80038b8 <idenModuType+0xce8>)
 80037c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80037c6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80037ca:	2b04      	cmp	r3, #4
 80037cc:	f340 81f4 	ble.w	8003bb8 <idenModuType+0xfe8>

			float __Jx0 = 0,__Jx1 = 0;
 80037d0:	f04f 0300 	mov.w	r3, #0
 80037d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80037d8:	f04f 0300 	mov.w	r3, #0
 80037dc:	67fb      	str	r3, [r7, #124]	; 0x7c
			int bessi0I = 0,bessi1I = 0;
 80037de:	2300      	movs	r3, #0
 80037e0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80037e4:	2300      	movs	r3, #0
 80037e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
			int bessi0Index[4]={0,},bessi1Index[4]={0,},__bessi = 0;;
 80037ea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80037ee:	2200      	movs	r2, #0
 80037f0:	601a      	str	r2, [r3, #0]
 80037f2:	605a      	str	r2, [r3, #4]
 80037f4:	609a      	str	r2, [r3, #8]
 80037f6:	60da      	str	r2, [r3, #12]
 80037f8:	f107 0320 	add.w	r3, r7, #32
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	2300      	movs	r3, #0
 8003808:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
			float bessi0X[4] = {0,},bessi1X[4] = {0,};
 800380c:	f107 0310 	add.w	r3, r7, #16
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	605a      	str	r2, [r3, #4]
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	60da      	str	r2, [r3, #12]
 800381a:	463b      	mov	r3, r7
 800381c:	2200      	movs	r2, #0
 800381e:	601a      	str	r2, [r3, #0]
 8003820:	605a      	str	r2, [r3, #4]
 8003822:	609a      	str	r2, [r3, #8]
 8003824:	60da      	str	r2, [r3, #12]

			__Jx0 = _1Vol/5/100;
 8003826:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800382a:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 800382e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003832:	eddf 6a22 	vldr	s13, [pc, #136]	; 80038bc <idenModuType+0xcec>
 8003836:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800383a:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
			__Jx1 = (_2Vol+_3Vol)/2/5/100;
 800383e:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8003842:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8003846:	ee37 7a27 	vadd.f32	s14, s14, s15
 800384a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800384e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003852:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8003856:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800385a:	eddf 6a18 	vldr	s13, [pc, #96]	; 80038bc <idenModuType+0xcec>
 800385e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003862:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
			tSys.FMfre = (_2F + _3F) / 2 * tSys.Fs / AD_Size;
 8003866:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003868:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800386a:	4413      	add	r3, r2
 800386c:	0fda      	lsrs	r2, r3, #31
 800386e:	4413      	add	r3, r2
 8003870:	105b      	asrs	r3, r3, #1
 8003872:	ee07 3a90 	vmov	s15, r3
 8003876:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800387a:	4b0f      	ldr	r3, [pc, #60]	; (80038b8 <idenModuType+0xce8>)
 800387c:	edd3 7a30 	vldr	s15, [r3, #192]	; 0xc0
 8003880:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003884:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80038c0 <idenModuType+0xcf0>
 8003888:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800388c:	4b0a      	ldr	r3, [pc, #40]	; (80038b8 <idenModuType+0xce8>)
 800388e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003892:	edc3 7a36 	vstr	s15, [r3, #216]	; 0xd8

			int flag0 = 0,flag1 = 0,tick0 = 0,tick1 = 0;
 8003896:	2300      	movs	r3, #0
 8003898:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800389c:	2300      	movs	r3, #0
 800389e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80038a2:	2300      	movs	r3, #0
 80038a4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80038a8:	2300      	movs	r3, #0
 80038aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			for(int i = 0;i < 26;i++){
 80038ae:	2300      	movs	r3, #0
 80038b0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80038b4:	e0ed      	b.n	8003a92 <idenModuType+0xec2>
 80038b6:	bf00      	nop
 80038b8:	20002208 	.word	0x20002208
 80038bc:	42c80000 	.word	0x42c80000
 80038c0:	44800000 	.word	0x44800000
				if((__Jx0  > Bessi0[i] && __Jx0 < Bessi0[i+1])||(__Jx0  < Bessi0[i] && __Jx0 > Bessi0[i+1])){
 80038c4:	4ac2      	ldr	r2, [pc, #776]	; (8003bd0 <idenModuType+0x1000>)
 80038c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	4413      	add	r3, r2
 80038ce:	edd3 7a00 	vldr	s15, [r3]
 80038d2:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80038d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038de:	dd0e      	ble.n	80038fe <idenModuType+0xd2e>
 80038e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80038e4:	3301      	adds	r3, #1
 80038e6:	4aba      	ldr	r2, [pc, #744]	; (8003bd0 <idenModuType+0x1000>)
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	4413      	add	r3, r2
 80038ec:	edd3 7a00 	vldr	s15, [r3]
 80038f0:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 80038f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fc:	d41c      	bmi.n	8003938 <idenModuType+0xd68>
 80038fe:	4ab4      	ldr	r2, [pc, #720]	; (8003bd0 <idenModuType+0x1000>)
 8003900:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	4413      	add	r3, r2
 8003908:	edd3 7a00 	vldr	s15, [r3]
 800390c:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8003910:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003918:	d52c      	bpl.n	8003974 <idenModuType+0xda4>
 800391a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800391e:	3301      	adds	r3, #1
 8003920:	4aab      	ldr	r2, [pc, #684]	; (8003bd0 <idenModuType+0x1000>)
 8003922:	009b      	lsls	r3, r3, #2
 8003924:	4413      	add	r3, r2
 8003926:	edd3 7a00 	vldr	s15, [r3]
 800392a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800392e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003936:	dd1d      	ble.n	8003974 <idenModuType+0xda4>
					bessi0X[bessi0I] = Bessi0[i];
 8003938:	4aa5      	ldr	r2, [pc, #660]	; (8003bd0 <idenModuType+0x1000>)
 800393a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	4413      	add	r3, r2
 8003942:	681a      	ldr	r2, [r3, #0]
 8003944:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	33a8      	adds	r3, #168	; 0xa8
 800394c:	443b      	add	r3, r7
 800394e:	3b98      	subs	r3, #152	; 0x98
 8003950:	601a      	str	r2, [r3, #0]
					bessi0Index[bessi0I] = i;
 8003952:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003956:	009b      	lsls	r3, r3, #2
 8003958:	33a8      	adds	r3, #168	; 0xa8
 800395a:	443b      	add	r3, r7
 800395c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8003960:	f843 2c78 	str.w	r2, [r3, #-120]
					bessi0I++;
 8003964:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003968:	3301      	adds	r3, #1
 800396a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
					flag0 = 1;
 800396e:	2301      	movs	r3, #1
 8003970:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
				}
				if((__Jx1  > Bessi1[i] && __Jx1 < Bessi1[i+1])||(__Jx1  < Bessi1[i] && __Jx1 > Bessi1[i+1])){
 8003974:	4a97      	ldr	r2, [pc, #604]	; (8003bd4 <idenModuType+0x1004>)
 8003976:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	4413      	add	r3, r2
 800397e:	edd3 7a00 	vldr	s15, [r3]
 8003982:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8003986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800398a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398e:	dd0e      	ble.n	80039ae <idenModuType+0xdde>
 8003990:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003994:	3301      	adds	r3, #1
 8003996:	4a8f      	ldr	r2, [pc, #572]	; (8003bd4 <idenModuType+0x1004>)
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	4413      	add	r3, r2
 800399c:	edd3 7a00 	vldr	s15, [r3]
 80039a0:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80039a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ac:	d41c      	bmi.n	80039e8 <idenModuType+0xe18>
 80039ae:	4a89      	ldr	r2, [pc, #548]	; (8003bd4 <idenModuType+0x1004>)
 80039b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	edd3 7a00 	vldr	s15, [r3]
 80039bc:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80039c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039c8:	d52c      	bpl.n	8003a24 <idenModuType+0xe54>
 80039ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039ce:	3301      	adds	r3, #1
 80039d0:	4a80      	ldr	r2, [pc, #512]	; (8003bd4 <idenModuType+0x1004>)
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	4413      	add	r3, r2
 80039d6:	edd3 7a00 	vldr	s15, [r3]
 80039da:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80039de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80039e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039e6:	dd1d      	ble.n	8003a24 <idenModuType+0xe54>
					bessi1X[bessi1I] = Bessi1[i];
 80039e8:	4a7a      	ldr	r2, [pc, #488]	; (8003bd4 <idenModuType+0x1004>)
 80039ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4413      	add	r3, r2
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	33a8      	adds	r3, #168	; 0xa8
 80039fc:	443b      	add	r3, r7
 80039fe:	3ba8      	subs	r3, #168	; 0xa8
 8003a00:	601a      	str	r2, [r3, #0]
					bessi1Index[bessi1I] = i;
 8003a02:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	33a8      	adds	r3, #168	; 0xa8
 8003a0a:	443b      	add	r3, r7
 8003a0c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8003a10:	f843 2c88 	str.w	r2, [r3, #-136]
					bessi1I++;
 8003a14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a18:	3301      	adds	r3, #1
 8003a1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
					flag1 = 1;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
				}
				if(flag0 ==1&&flag1==1){
 8003a24:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d107      	bne.n	8003a3c <idenModuType+0xe6c>
 8003a2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d103      	bne.n	8003a3c <idenModuType+0xe6c>
					__bessi = i;
 8003a34:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a38:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
				}
				if(flag0 == 1) {tick0++;}
 8003a3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d104      	bne.n	8003a4e <idenModuType+0xe7e>
 8003a44:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a48:	3301      	adds	r3, #1
 8003a4a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				if(flag1 == 1) {tick1++;}
 8003a4e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d104      	bne.n	8003a60 <idenModuType+0xe90>
 8003a56:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
				if(tick1 == 2) {flag0 = 0;tick0 = 0;}
 8003a60:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d105      	bne.n	8003a74 <idenModuType+0xea4>
 8003a68:	2300      	movs	r3, #0
 8003a6a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003a6e:	2300      	movs	r3, #0
 8003a70:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				if(tick1 == 2) {flag1 = 0;tick1 = 0;}
 8003a74:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d105      	bne.n	8003a88 <idenModuType+0xeb8>
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003a82:	2300      	movs	r3, #0
 8003a84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			for(int i = 0;i < 26;i++){
 8003a88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003a92:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a96:	2b19      	cmp	r3, #25
 8003a98:	f77f af14 	ble.w	80038c4 <idenModuType+0xcf4>
			}
			tSys.mf = 1 + __bessi * 0.2;
 8003a9c:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8003aa0:	f7fc fd40 	bl	8000524 <__aeabi_i2d>
 8003aa4:	a348      	add	r3, pc, #288	; (adr r3, 8003bc8 <idenModuType+0xff8>)
 8003aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003aaa:	f7fc fda5 	bl	80005f8 <__aeabi_dmul>
 8003aae:	4602      	mov	r2, r0
 8003ab0:	460b      	mov	r3, r1
 8003ab2:	4610      	mov	r0, r2
 8003ab4:	4619      	mov	r1, r3
 8003ab6:	f04f 0200 	mov.w	r2, #0
 8003aba:	4b47      	ldr	r3, [pc, #284]	; (8003bd8 <idenModuType+0x1008>)
 8003abc:	f7fc fbe6 	bl	800028c <__adddf3>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	460b      	mov	r3, r1
 8003ac4:	4610      	mov	r0, r2
 8003ac6:	4619      	mov	r1, r3
 8003ac8:	f7fd f88e 	bl	8000be8 <__aeabi_d2f>
 8003acc:	4603      	mov	r3, r0
 8003ace:	4a43      	ldr	r2, [pc, #268]	; (8003bdc <idenModuType+0x100c>)
 8003ad0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003ad4:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
			tSys.maxFreDev = tSys.mf * tSys.FMfre/1000.f;
 8003ad8:	4b40      	ldr	r3, [pc, #256]	; (8003bdc <idenModuType+0x100c>)
 8003ada:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ade:	ed93 7a35 	vldr	s14, [r3, #212]	; 0xd4
 8003ae2:	4b3e      	ldr	r3, [pc, #248]	; (8003bdc <idenModuType+0x100c>)
 8003ae4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003ae8:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003aec:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003af0:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8003be0 <idenModuType+0x1010>
 8003af4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003af8:	4b38      	ldr	r3, [pc, #224]	; (8003bdc <idenModuType+0x100c>)
 8003afa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003afe:	edc3 7a38 	vstr	s15, [r3, #224]	; 0xe0
			tSys.fftNum = 0;
 8003b02:	4b36      	ldr	r3, [pc, #216]	; (8003bdc <idenModuType+0x100c>)
 8003b04:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b08:	461a      	mov	r2, r3
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4

		    SetTFTText(0,7,"FM");
 8003b10:	4a34      	ldr	r2, [pc, #208]	; (8003be4 <idenModuType+0x1014>)
 8003b12:	2107      	movs	r1, #7
 8003b14:	2000      	movs	r0, #0
 8003b16:	f005 fd03 	bl	8009520 <SetTFTText>
		    SetTextValueFloat(0,8,tSys.mf);
 8003b1a:	4b30      	ldr	r3, [pc, #192]	; (8003bdc <idenModuType+0x100c>)
 8003b1c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b20:	edd3 7a35 	vldr	s15, [r3, #212]	; 0xd4
 8003b24:	eeb0 0a67 	vmov.f32	s0, s15
 8003b28:	2108      	movs	r1, #8
 8003b2a:	2000      	movs	r0, #0
 8003b2c:	f005 fd1a 	bl	8009564 <SetTextValueFloat>
		    SetTextValueFloat(0,9,tSys.FMfre/1000.f);
 8003b30:	4b2a      	ldr	r3, [pc, #168]	; (8003bdc <idenModuType+0x100c>)
 8003b32:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b36:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003b3a:	eddf 6a29 	vldr	s13, [pc, #164]	; 8003be0 <idenModuType+0x1010>
 8003b3e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003b42:	eeb0 0a47 	vmov.f32	s0, s14
 8003b46:	2109      	movs	r1, #9
 8003b48:	2000      	movs	r0, #0
 8003b4a:	f005 fd0b 	bl	8009564 <SetTextValueFloat>
		    SetTextValueFloat(0,10,tSys.curCarrFre/1000000.f);
 8003b4e:	4b23      	ldr	r3, [pc, #140]	; (8003bdc <idenModuType+0x100c>)
 8003b50:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8003b54:	ee07 3a90 	vmov	s15, r3
 8003b58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b5c:	eddf 6a22 	vldr	s13, [pc, #136]	; 8003be8 <idenModuType+0x1018>
 8003b60:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003b64:	eeb0 0a47 	vmov.f32	s0, s14
 8003b68:	210a      	movs	r1, #10
 8003b6a:	2000      	movs	r0, #0
 8003b6c:	f005 fcfa 	bl	8009564 <SetTextValueFloat>
		    SetTextValueFloat(0,13,tSys.maxFreDev);
 8003b70:	4b1a      	ldr	r3, [pc, #104]	; (8003bdc <idenModuType+0x100c>)
 8003b72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b76:	edd3 7a38 	vldr	s15, [r3, #224]	; 0xe0
 8003b7a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b7e:	210d      	movs	r1, #13
 8003b80:	2000      	movs	r0, #0
 8003b82:	f005 fcef 	bl	8009564 <SetTextValueFloat>
		    HAL_Delay(200);
 8003b86:	20c8      	movs	r0, #200	; 0xc8
 8003b88:	f001 fbd0 	bl	800532c <HAL_Delay>

		    ad9959_write_frequency(AD9959_CHANNEL_3, tSys.FMfre);
 8003b8c:	4b13      	ldr	r3, [pc, #76]	; (8003bdc <idenModuType+0x100c>)
 8003b8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003b92:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003b96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b9a:	ee17 1a90 	vmov	r1, s15
 8003b9e:	2080      	movs	r0, #128	; 0x80
 8003ba0:	f001 f906 	bl	8004db0 <ad9959_write_frequency>
		    ad9959_write_phase(AD9959_CHANNEL_3, 0);
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	2080      	movs	r0, #128	; 0x80
 8003ba8:	f001 f8da 	bl	8004d60 <ad9959_write_phase>
		    ad9959_write_amplitude(AD9959_CHANNEL_3, 184);
 8003bac:	21b8      	movs	r1, #184	; 0xb8
 8003bae:	2080      	movs	r0, #128	; 0x80
 8003bb0:	f001 f93e 	bl	8004e30 <ad9959_write_amplitude>

			return FM;
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e000      	b.n	8003bba <idenModuType+0xfea>
		}
	}
	return  No;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	37a8      	adds	r7, #168	; 0xa8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	f3af 8000 	nop.w
 8003bc8:	9999999a 	.word	0x9999999a
 8003bcc:	3fc99999 	.word	0x3fc99999
 8003bd0:	0800fa40 	.word	0x0800fa40
 8003bd4:	0800faac 	.word	0x0800faac
 8003bd8:	3ff00000 	.word	0x3ff00000
 8003bdc:	20002208 	.word	0x20002208
 8003be0:	447a0000 	.word	0x447a0000
 8003be4:	0800f9c8 	.word	0x0800f9c8
 8003be8:	49742400 	.word	0x49742400

08003bec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	607b      	str	r3, [r7, #4]
 8003bf6:	4b0c      	ldr	r3, [pc, #48]	; (8003c28 <MX_DMA_Init+0x3c>)
 8003bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfa:	4a0b      	ldr	r2, [pc, #44]	; (8003c28 <MX_DMA_Init+0x3c>)
 8003bfc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003c00:	6313      	str	r3, [r2, #48]	; 0x30
 8003c02:	4b09      	ldr	r3, [pc, #36]	; (8003c28 <MX_DMA_Init+0x3c>)
 8003c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c0a:	607b      	str	r3, [r7, #4]
 8003c0c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 0);
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2101      	movs	r1, #1
 8003c12:	2039      	movs	r0, #57	; 0x39
 8003c14:	f001 fc89 	bl	800552a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8003c18:	2039      	movs	r0, #57	; 0x39
 8003c1a:	f001 fca2 	bl	8005562 <HAL_NVIC_EnableIRQ>

}
 8003c1e:	bf00      	nop
 8003c20:	3708      	adds	r7, #8
 8003c22:	46bd      	mov	sp, r7
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	40023800 	.word	0x40023800

08003c2c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b08e      	sub	sp, #56	; 0x38
 8003c30:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c32:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003c36:	2200      	movs	r2, #0
 8003c38:	601a      	str	r2, [r3, #0]
 8003c3a:	605a      	str	r2, [r3, #4]
 8003c3c:	609a      	str	r2, [r3, #8]
 8003c3e:	60da      	str	r2, [r3, #12]
 8003c40:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c42:	2300      	movs	r3, #0
 8003c44:	623b      	str	r3, [r7, #32]
 8003c46:	4b91      	ldr	r3, [pc, #580]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c4a:	4a90      	ldr	r2, [pc, #576]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c4c:	f043 0310 	orr.w	r3, r3, #16
 8003c50:	6313      	str	r3, [r2, #48]	; 0x30
 8003c52:	4b8e      	ldr	r3, [pc, #568]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c56:	f003 0310 	and.w	r3, r3, #16
 8003c5a:	623b      	str	r3, [r7, #32]
 8003c5c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c5e:	2300      	movs	r3, #0
 8003c60:	61fb      	str	r3, [r7, #28]
 8003c62:	4b8a      	ldr	r3, [pc, #552]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c66:	4a89      	ldr	r2, [pc, #548]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c68:	f043 0304 	orr.w	r3, r3, #4
 8003c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8003c6e:	4b87      	ldr	r3, [pc, #540]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c72:	f003 0304 	and.w	r3, r3, #4
 8003c76:	61fb      	str	r3, [r7, #28]
 8003c78:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61bb      	str	r3, [r7, #24]
 8003c7e:	4b83      	ldr	r3, [pc, #524]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c82:	4a82      	ldr	r2, [pc, #520]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c84:	f043 0320 	orr.w	r3, r3, #32
 8003c88:	6313      	str	r3, [r2, #48]	; 0x30
 8003c8a:	4b80      	ldr	r3, [pc, #512]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c8e:	f003 0320 	and.w	r3, r3, #32
 8003c92:	61bb      	str	r3, [r7, #24]
 8003c94:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003c96:	2300      	movs	r3, #0
 8003c98:	617b      	str	r3, [r7, #20]
 8003c9a:	4b7c      	ldr	r3, [pc, #496]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9e:	4a7b      	ldr	r2, [pc, #492]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003ca0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ca6:	4b79      	ldr	r3, [pc, #484]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cae:	617b      	str	r3, [r7, #20]
 8003cb0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	4b75      	ldr	r3, [pc, #468]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cba:	4a74      	ldr	r2, [pc, #464]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cbc:	f043 0301 	orr.w	r3, r3, #1
 8003cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc2:	4b72      	ldr	r3, [pc, #456]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc6:	f003 0301 	and.w	r3, r3, #1
 8003cca:	613b      	str	r3, [r7, #16]
 8003ccc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	4b6e      	ldr	r3, [pc, #440]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd6:	4a6d      	ldr	r2, [pc, #436]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cd8:	f043 0302 	orr.w	r3, r3, #2
 8003cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cde:	4b6b      	ldr	r3, [pc, #428]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003cea:	2300      	movs	r3, #0
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	4b67      	ldr	r3, [pc, #412]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf2:	4a66      	ldr	r2, [pc, #408]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cf4:	f043 0308 	orr.w	r3, r3, #8
 8003cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8003cfa:	4b64      	ldr	r3, [pc, #400]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfe:	f003 0308 	and.w	r3, r3, #8
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003d06:	2300      	movs	r3, #0
 8003d08:	607b      	str	r3, [r7, #4]
 8003d0a:	4b60      	ldr	r3, [pc, #384]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	4a5f      	ldr	r2, [pc, #380]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003d10:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d14:	6313      	str	r3, [r2, #48]	; 0x30
 8003d16:	4b5d      	ldr	r3, [pc, #372]	; (8003e8c <MX_GPIO_Init+0x260>)
 8003d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d1e:	607b      	str	r3, [r7, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin|DAC8563_SCK_Pin
 8003d22:	2200      	movs	r2, #0
 8003d24:	f24c 0170 	movw	r1, #49264	; 0xc070
 8003d28:	4859      	ldr	r0, [pc, #356]	; (8003e90 <MX_GPIO_Init+0x264>)
 8003d2a:	f002 f9ef 	bl	800610c <HAL_GPIO_WritePin>
                          |DAC8563_LD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 8003d2e:	2200      	movs	r2, #0
 8003d30:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003d34:	4857      	ldr	r0, [pc, #348]	; (8003e94 <MX_GPIO_Init+0x268>)
 8003d36:	f002 f9e9 	bl	800610c <HAL_GPIO_WritePin>
                          |AD9959_PS2_Pin|AD9959_UPDATE_Pin|AD9959_PS1_Pin|AD9959_RESET_Pin
                          |AD9959_PS0_Pin|AD9959_PDC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25QXX_CS_GPIO_Port, W25QXX_CS_Pin, GPIO_PIN_SET);
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	2110      	movs	r1, #16
 8003d3e:	4856      	ldr	r0, [pc, #344]	; (8003e98 <MX_GPIO_Init+0x26c>)
 8003d40:	f002 f9e4 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DAC8563_SYN_Pin|DAC8563_DIN_Pin|DAC8563_CLR_Pin, GPIO_PIN_RESET);
 8003d44:	2200      	movs	r2, #0
 8003d46:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8003d4a:	4854      	ldr	r0, [pc, #336]	; (8003e9c <MX_GPIO_Init+0x270>)
 8003d4c:	f002 f9de 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADS8688_DAISY_GPIO_Port, ADS8688_DAISY_Pin, GPIO_PIN_RESET);
 8003d50:	2200      	movs	r2, #0
 8003d52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003d56:	4852      	ldr	r0, [pc, #328]	; (8003ea0 <MX_GPIO_Init+0x274>)
 8003d58:	f002 f9d8 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_RST_Pin|ADS8688_CS_Pin, GPIO_PIN_SET);
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	210c      	movs	r1, #12
 8003d60:	4850      	ldr	r0, [pc, #320]	; (8003ea4 <MX_GPIO_Init+0x278>)
 8003d62:	f002 f9d3 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, ADS8688_GND_Pin|ADS8688_GNDD5_Pin, GPIO_PIN_RESET);
 8003d66:	2200      	movs	r2, #0
 8003d68:	2130      	movs	r1, #48	; 0x30
 8003d6a:	484e      	ldr	r0, [pc, #312]	; (8003ea4 <MX_GPIO_Init+0x278>)
 8003d6c:	f002 f9ce 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8003d70:	2200      	movs	r2, #0
 8003d72:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003d76:	484c      	ldr	r0, [pc, #304]	; (8003ea8 <MX_GPIO_Init+0x27c>)
 8003d78:	f002 f9c8 	bl	800610c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = AD9959_SDIO2_Pin|AD9959_SDIO1_Pin|AD9959_SDIO3_Pin;
 8003d7c:	2370      	movs	r3, #112	; 0x70
 8003d7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d80:	2301      	movs	r3, #1
 8003d82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d84:	2300      	movs	r3, #0
 8003d86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003d88:	2302      	movs	r3, #2
 8003d8a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003d90:	4619      	mov	r1, r3
 8003d92:	483f      	ldr	r0, [pc, #252]	; (8003e90 <MX_GPIO_Init+0x264>)
 8003d94:	f002 f81e 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin PFPin
                           PFPin PFPin PFPin PFPin
                           PFPin PFPin */
  GPIO_InitStruct.Pin = AD9959_SDIO0_Pin|AD9959_SCLK_Pin|AD9959_PS3_Pin|AD9959_CS_Pin
 8003d98:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003d9c:	627b      	str	r3, [r7, #36]	; 0x24
                          |AD9959_PS2_Pin|AD9959_UPDATE_Pin|AD9959_PS1_Pin|AD9959_RESET_Pin
                          |AD9959_PS0_Pin|AD9959_PDC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d9e:	2301      	movs	r3, #1
 8003da0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da2:	2300      	movs	r3, #0
 8003da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003da6:	2302      	movs	r3, #2
 8003da8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003daa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dae:	4619      	mov	r1, r3
 8003db0:	4838      	ldr	r0, [pc, #224]	; (8003e94 <MX_GPIO_Init+0x268>)
 8003db2:	f002 f80f 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = W25QXX_CS_Pin;
 8003db6:	2310      	movs	r3, #16
 8003db8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(W25QXX_CS_GPIO_Port, &GPIO_InitStruct);
 8003dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003dca:	4619      	mov	r1, r3
 8003dcc:	4832      	ldr	r0, [pc, #200]	; (8003e98 <MX_GPIO_Init+0x26c>)
 8003dce:	f002 f801 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = DAC8563_SCK_Pin|DAC8563_LD_Pin;
 8003dd2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003dd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003de0:	2303      	movs	r3, #3
 8003de2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003de4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003de8:	4619      	mov	r1, r3
 8003dea:	4829      	ldr	r0, [pc, #164]	; (8003e90 <MX_GPIO_Init+0x264>)
 8003dec:	f001 fff2 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DAC8563_SYN_Pin|DAC8563_DIN_Pin|DAC8563_CLR_Pin;
 8003df0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003df4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003df6:	2301      	movs	r3, #1
 8003df8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dfe:	2303      	movs	r3, #3
 8003e00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e06:	4619      	mov	r1, r3
 8003e08:	4824      	ldr	r0, [pc, #144]	; (8003e9c <MX_GPIO_Init+0x270>)
 8003e0a:	f001 ffe3 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_DAISY_Pin;
 8003e0e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e12:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e14:	2301      	movs	r3, #1
 8003e16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e18:	2300      	movs	r3, #0
 8003e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_DAISY_GPIO_Port, &GPIO_InitStruct);
 8003e20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e24:	4619      	mov	r1, r3
 8003e26:	481e      	ldr	r0, [pc, #120]	; (8003ea0 <MX_GPIO_Init+0x274>)
 8003e28:	f001 ffd4 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = ADS8688_RST_Pin|ADS8688_GND_Pin|ADS8688_GNDD5_Pin;
 8003e2c:	2334      	movs	r3, #52	; 0x34
 8003e2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e30:	2301      	movs	r3, #1
 8003e32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e34:	2300      	movs	r3, #0
 8003e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003e3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e40:	4619      	mov	r1, r3
 8003e42:	4818      	ldr	r0, [pc, #96]	; (8003ea4 <MX_GPIO_Init+0x278>)
 8003e44:	f001 ffc6 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADS8688_CS_Pin;
 8003e48:	2308      	movs	r3, #8
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e50:	2300      	movs	r3, #0
 8003e52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003e54:	2303      	movs	r3, #3
 8003e56:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ADS8688_CS_GPIO_Port, &GPIO_InitStruct);
 8003e58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4811      	ldr	r0, [pc, #68]	; (8003ea4 <MX_GPIO_Init+0x278>)
 8003e60:	f001 ffb8 	bl	8005dd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8003e64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e68:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e72:	2300      	movs	r3, #0
 8003e74:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8003e76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003e7a:	4619      	mov	r1, r3
 8003e7c:	480a      	ldr	r0, [pc, #40]	; (8003ea8 <MX_GPIO_Init+0x27c>)
 8003e7e:	f001 ffa9 	bl	8005dd4 <HAL_GPIO_Init>

}
 8003e82:	bf00      	nop
 8003e84:	3738      	adds	r7, #56	; 0x38
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	40023800 	.word	0x40023800
 8003e90:	40021000 	.word	0x40021000
 8003e94:	40021400 	.word	0x40021400
 8003e98:	40020800 	.word	0x40020800
 8003e9c:	40020400 	.word	0x40020400
 8003ea0:	40020000 	.word	0x40020000
 8003ea4:	40020c00 	.word	0x40020c00
 8003ea8:	40021800 	.word	0x40021800

08003eac <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003eb0:	4b12      	ldr	r3, [pc, #72]	; (8003efc <MX_I2C1_Init+0x50>)
 8003eb2:	4a13      	ldr	r2, [pc, #76]	; (8003f00 <MX_I2C1_Init+0x54>)
 8003eb4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003eb6:	4b11      	ldr	r3, [pc, #68]	; (8003efc <MX_I2C1_Init+0x50>)
 8003eb8:	4a12      	ldr	r2, [pc, #72]	; (8003f04 <MX_I2C1_Init+0x58>)
 8003eba:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ebc:	4b0f      	ldr	r3, [pc, #60]	; (8003efc <MX_I2C1_Init+0x50>)
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003ec2:	4b0e      	ldr	r3, [pc, #56]	; (8003efc <MX_I2C1_Init+0x50>)
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ec8:	4b0c      	ldr	r3, [pc, #48]	; (8003efc <MX_I2C1_Init+0x50>)
 8003eca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ece:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ed0:	4b0a      	ldr	r3, [pc, #40]	; (8003efc <MX_I2C1_Init+0x50>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003ed6:	4b09      	ldr	r3, [pc, #36]	; (8003efc <MX_I2C1_Init+0x50>)
 8003ed8:	2200      	movs	r2, #0
 8003eda:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003edc:	4b07      	ldr	r3, [pc, #28]	; (8003efc <MX_I2C1_Init+0x50>)
 8003ede:	2200      	movs	r2, #0
 8003ee0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ee2:	4b06      	ldr	r3, [pc, #24]	; (8003efc <MX_I2C1_Init+0x50>)
 8003ee4:	2200      	movs	r2, #0
 8003ee6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ee8:	4804      	ldr	r0, [pc, #16]	; (8003efc <MX_I2C1_Init+0x50>)
 8003eea:	f002 f929 	bl	8006140 <HAL_I2C_Init>
 8003eee:	4603      	mov	r3, r0
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d001      	beq.n	8003ef8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003ef4:	f000 f94c 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003ef8:	bf00      	nop
 8003efa:	bd80      	pop	{r7, pc}
 8003efc:	200032ec 	.word	0x200032ec
 8003f00:	40005400 	.word	0x40005400
 8003f04:	000186a0 	.word	0x000186a0

08003f08 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b08a      	sub	sp, #40	; 0x28
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f10:	f107 0314 	add.w	r3, r7, #20
 8003f14:	2200      	movs	r2, #0
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	605a      	str	r2, [r3, #4]
 8003f1a:	609a      	str	r2, [r3, #8]
 8003f1c:	60da      	str	r2, [r3, #12]
 8003f1e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a19      	ldr	r2, [pc, #100]	; (8003f8c <HAL_I2C_MspInit+0x84>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d12b      	bne.n	8003f82 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	613b      	str	r3, [r7, #16]
 8003f2e:	4b18      	ldr	r3, [pc, #96]	; (8003f90 <HAL_I2C_MspInit+0x88>)
 8003f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f32:	4a17      	ldr	r2, [pc, #92]	; (8003f90 <HAL_I2C_MspInit+0x88>)
 8003f34:	f043 0302 	orr.w	r3, r3, #2
 8003f38:	6313      	str	r3, [r2, #48]	; 0x30
 8003f3a:	4b15      	ldr	r3, [pc, #84]	; (8003f90 <HAL_I2C_MspInit+0x88>)
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	613b      	str	r3, [r7, #16]
 8003f44:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AT24CXX_SCL_Pin|AT24CXX_SDA_Pin;
 8003f46:	23c0      	movs	r3, #192	; 0xc0
 8003f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f4a:	2312      	movs	r3, #18
 8003f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f52:	2303      	movs	r3, #3
 8003f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f56:	2304      	movs	r3, #4
 8003f58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f5a:	f107 0314 	add.w	r3, r7, #20
 8003f5e:	4619      	mov	r1, r3
 8003f60:	480c      	ldr	r0, [pc, #48]	; (8003f94 <HAL_I2C_MspInit+0x8c>)
 8003f62:	f001 ff37 	bl	8005dd4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f66:	2300      	movs	r3, #0
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	4b09      	ldr	r3, [pc, #36]	; (8003f90 <HAL_I2C_MspInit+0x88>)
 8003f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6e:	4a08      	ldr	r2, [pc, #32]	; (8003f90 <HAL_I2C_MspInit+0x88>)
 8003f70:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f74:	6413      	str	r3, [r2, #64]	; 0x40
 8003f76:	4b06      	ldr	r3, [pc, #24]	; (8003f90 <HAL_I2C_MspInit+0x88>)
 8003f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f7e:	60fb      	str	r3, [r7, #12]
 8003f80:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003f82:	bf00      	nop
 8003f84:	3728      	adds	r7, #40	; 0x28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	40005400 	.word	0x40005400
 8003f90:	40023800 	.word	0x40023800
 8003f94:	40020400 	.word	0x40020400

08003f98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003f9c:	f001 f954 	bl	8005248 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003fa0:	f000 f842 	bl	8004028 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003fa4:	f7ff fe42 	bl	8003c2c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8003fa8:	f000 fbea 	bl	8004780 <MX_USART2_UART_Init>
  MX_DMA_Init();
 8003fac:	f7ff fe1e 	bl	8003bec <MX_DMA_Init>
  MX_USART6_UART_Init();
 8003fb0:	f000 fc3a 	bl	8004828 <MX_USART6_UART_Init>
  MX_USART3_UART_Init();
 8003fb4:	f000 fc0e 	bl	80047d4 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8003fb8:	f000 fb66 	bl	8004688 <MX_TIM6_Init>
  MX_I2C1_Init();
 8003fbc:	f7ff ff76 	bl	8003eac <MX_I2C1_Init>
  MX_SPI1_Init();
 8003fc0:	f000 f8ec 	bl	800419c <MX_SPI1_Init>
  MX_SPI3_Init();
 8003fc4:	f000 f920 	bl	8004208 <MX_SPI3_Init>
  MX_TIM3_Init();
 8003fc8:	f000 fb12 	bl	80045f0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  delay_init(168);
 8003fcc:	20a8      	movs	r0, #168	; 0xa8
 8003fce:	f7fd f885 	bl	80010dc <delay_init>
  sysInit();
 8003fd2:	f7fd f8ed 	bl	80011b0 <sysInit>
  TFT_Init();
 8003fd6:	f005 fd93 	bl	8009b00 <TFT_Init>
  ADS8688_Init(&ads8688, &hspi3, ADS8688_CS_GPIO_Port, ADS8688_CS_Pin);
 8003fda:	2308      	movs	r3, #8
 8003fdc:	4a0e      	ldr	r2, [pc, #56]	; (8004018 <main+0x80>)
 8003fde:	490f      	ldr	r1, [pc, #60]	; (800401c <main+0x84>)
 8003fe0:	480f      	ldr	r0, [pc, #60]	; (8004020 <main+0x88>)
 8003fe2:	f000 ff59 	bl	8004e98 <ADS8688_Init>
  ad9959_init();
 8003fe6:	f000 fd81 	bl	8004aec <ad9959_init>

    /* USER CODE BEGIN 3 */
	if(tSys.mode == waitMeasure){

	}
	if(tSys.mode == measureAM){
 8003fea:	4b0e      	ldr	r3, [pc, #56]	; (8004024 <main+0x8c>)
 8003fec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d101      	bne.n	8003ff8 <main+0x60>
		__measureAM();
 8003ff4:	f7fd f944 	bl	8001280 <__measureAM>
	}
	if(tSys.mode == measureFM){
 8003ff8:	4b0a      	ldr	r3, [pc, #40]	; (8004024 <main+0x8c>)
 8003ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d101      	bne.n	8004006 <main+0x6e>
		__measureFM();
 8004002:	f7fd fbed 	bl	80017e0 <__measureFM>
	}
	if(tSys.mode == measureAuto){
 8004006:	4b07      	ldr	r3, [pc, #28]	; (8004024 <main+0x8c>)
 8004008:	f9b3 3000 	ldrsh.w	r3, [r3]
 800400c:	2b03      	cmp	r3, #3
 800400e:	d1ec      	bne.n	8003fea <main+0x52>
		idenModuType();
 8004010:	f7fe fdde 	bl	8002bd0 <idenModuType>
	if(tSys.mode == waitMeasure){
 8004014:	e7e9      	b.n	8003fea <main+0x52>
 8004016:	bf00      	nop
 8004018:	40020c00 	.word	0x40020c00
 800401c:	20003398 	.word	0x20003398
 8004020:	200035b4 	.word	0x200035b4
 8004024:	20002208 	.word	0x20002208

08004028 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b094      	sub	sp, #80	; 0x50
 800402c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800402e:	f107 0320 	add.w	r3, r7, #32
 8004032:	2230      	movs	r2, #48	; 0x30
 8004034:	2100      	movs	r1, #0
 8004036:	4618      	mov	r0, r3
 8004038:	f006 ffc6 	bl	800afc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800403c:	f107 030c 	add.w	r3, r7, #12
 8004040:	2200      	movs	r2, #0
 8004042:	601a      	str	r2, [r3, #0]
 8004044:	605a      	str	r2, [r3, #4]
 8004046:	609a      	str	r2, [r3, #8]
 8004048:	60da      	str	r2, [r3, #12]
 800404a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800404c:	2300      	movs	r3, #0
 800404e:	60bb      	str	r3, [r7, #8]
 8004050:	4b28      	ldr	r3, [pc, #160]	; (80040f4 <SystemClock_Config+0xcc>)
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	4a27      	ldr	r2, [pc, #156]	; (80040f4 <SystemClock_Config+0xcc>)
 8004056:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800405a:	6413      	str	r3, [r2, #64]	; 0x40
 800405c:	4b25      	ldr	r3, [pc, #148]	; (80040f4 <SystemClock_Config+0xcc>)
 800405e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004060:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004064:	60bb      	str	r3, [r7, #8]
 8004066:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004068:	2300      	movs	r3, #0
 800406a:	607b      	str	r3, [r7, #4]
 800406c:	4b22      	ldr	r3, [pc, #136]	; (80040f8 <SystemClock_Config+0xd0>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4a21      	ldr	r2, [pc, #132]	; (80040f8 <SystemClock_Config+0xd0>)
 8004072:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004076:	6013      	str	r3, [r2, #0]
 8004078:	4b1f      	ldr	r3, [pc, #124]	; (80040f8 <SystemClock_Config+0xd0>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004080:	607b      	str	r3, [r7, #4]
 8004082:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004084:	2301      	movs	r3, #1
 8004086:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004088:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800408c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800408e:	2302      	movs	r3, #2
 8004090:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004092:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004096:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004098:	2304      	movs	r3, #4
 800409a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800409c:	23a8      	movs	r3, #168	; 0xa8
 800409e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80040a0:	2302      	movs	r3, #2
 80040a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80040a4:	2304      	movs	r3, #4
 80040a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80040a8:	f107 0320 	add.w	r3, r7, #32
 80040ac:	4618      	mov	r0, r3
 80040ae:	f002 f98b 	bl	80063c8 <HAL_RCC_OscConfig>
 80040b2:	4603      	mov	r3, r0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80040b8:	f000 f86a 	bl	8004190 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80040bc:	230f      	movs	r3, #15
 80040be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80040c0:	2302      	movs	r3, #2
 80040c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80040c4:	2300      	movs	r3, #0
 80040c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80040c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80040cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80040ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80040d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80040d4:	f107 030c 	add.w	r3, r7, #12
 80040d8:	2105      	movs	r1, #5
 80040da:	4618      	mov	r0, r3
 80040dc:	f002 fbec 	bl	80068b8 <HAL_RCC_ClockConfig>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d001      	beq.n	80040ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80040e6:	f000 f853 	bl	8004190 <Error_Handler>
  }
}
 80040ea:	bf00      	nop
 80040ec:	3750      	adds	r7, #80	; 0x50
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	40023800 	.word	0x40023800
 80040f8:	40007000 	.word	0x40007000

080040fc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af02      	add	r7, sp, #8
 8004102:	6078      	str	r0, [r7, #4]
    if(htim == &htim3){
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	4a1d      	ldr	r2, [pc, #116]	; (800417c <HAL_TIM_PeriodElapsedCallback+0x80>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d133      	bne.n	8004174 <HAL_TIM_PeriodElapsedCallback+0x78>
    	uint8_t rxbuf[4] = {0};
 800410c:	2300      	movs	r3, #0
 800410e:	60fb      	str	r3, [r7, #12]
    	uint8_t txbuf=0;
 8004110:	2300      	movs	r3, #0
 8004112:	72fb      	strb	r3, [r7, #11]
        if(pAD_arr < pAD_arr_end)
 8004114:	4b1a      	ldr	r3, [pc, #104]	; (8004180 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	4b1a      	ldr	r3, [pc, #104]	; (8004184 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	429a      	cmp	r2, r3
 800411e:	d229      	bcs.n	8004174 <HAL_TIM_PeriodElapsedCallback+0x78>
        {
        	SAMPLE_END;
 8004120:	2201      	movs	r2, #1
 8004122:	2108      	movs	r1, #8
 8004124:	4818      	ldr	r0, [pc, #96]	; (8004188 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004126:	f001 fff1 	bl	800610c <HAL_GPIO_WritePin>
			SAMPLE_BEGIN;
 800412a:	2200      	movs	r2, #0
 800412c:	2108      	movs	r1, #8
 800412e:	4816      	ldr	r0, [pc, #88]	; (8004188 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004130:	f001 ffec 	bl	800610c <HAL_GPIO_WritePin>
        	HAL_SPI_TransmitReceive(&hspi3, &txbuf, rxbuf, 2,2);
 8004134:	f107 020c 	add.w	r2, r7, #12
 8004138:	f107 010b 	add.w	r1, r7, #11
 800413c:	2302      	movs	r3, #2
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	2302      	movs	r3, #2
 8004142:	4812      	ldr	r0, [pc, #72]	; (800418c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004144:	f002 fe61 	bl	8006e0a <HAL_SPI_TransmitReceive>
        	*pAD_arr++ = (*(u16*)(&rxbuf[2])-ADS8688_ZERO)*AD_mV_Scale;
 8004148:	f107 030c 	add.w	r3, r7, #12
 800414c:	3302      	adds	r3, #2
 800414e:	881b      	ldrh	r3, [r3, #0]
 8004150:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8004154:	3b7f      	subs	r3, #127	; 0x7f
 8004156:	ee07 3a90 	vmov	s15, r3
 800415a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800415e:	4b08      	ldr	r3, [pc, #32]	; (8004180 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	1d1a      	adds	r2, r3, #4
 8004164:	4906      	ldr	r1, [pc, #24]	; (8004180 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004166:	600a      	str	r2, [r1, #0]
 8004168:	eeb5 7a04 	vmov.f32	s14, #84	; 0x3ea00000  0.3125000
 800416c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004170:	edc3 7a00 	vstr	s15, [r3]
        }
    }
}
 8004174:	bf00      	nop
 8004176:	3710      	adds	r7, #16
 8004178:	46bd      	mov	sp, r7
 800417a:	bd80      	pop	{r7, pc}
 800417c:	200033f4 	.word	0x200033f4
 8004180:	200021fc 	.word	0x200021fc
 8004184:	20002200 	.word	0x20002200
 8004188:	40020c00 	.word	0x40020c00
 800418c:	20003398 	.word	0x20003398

08004190 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004190:	b480      	push	{r7}
 8004192:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004194:	b672      	cpsid	i
}
 8004196:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004198:	e7fe      	b.n	8004198 <Error_Handler+0x8>
	...

0800419c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80041a0:	4b17      	ldr	r3, [pc, #92]	; (8004200 <MX_SPI1_Init+0x64>)
 80041a2:	4a18      	ldr	r2, [pc, #96]	; (8004204 <MX_SPI1_Init+0x68>)
 80041a4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80041a6:	4b16      	ldr	r3, [pc, #88]	; (8004200 <MX_SPI1_Init+0x64>)
 80041a8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80041ac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80041ae:	4b14      	ldr	r3, [pc, #80]	; (8004200 <MX_SPI1_Init+0x64>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80041b4:	4b12      	ldr	r3, [pc, #72]	; (8004200 <MX_SPI1_Init+0x64>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80041ba:	4b11      	ldr	r3, [pc, #68]	; (8004200 <MX_SPI1_Init+0x64>)
 80041bc:	2202      	movs	r2, #2
 80041be:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80041c0:	4b0f      	ldr	r3, [pc, #60]	; (8004200 <MX_SPI1_Init+0x64>)
 80041c2:	2201      	movs	r2, #1
 80041c4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80041c6:	4b0e      	ldr	r3, [pc, #56]	; (8004200 <MX_SPI1_Init+0x64>)
 80041c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80041cc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80041ce:	4b0c      	ldr	r3, [pc, #48]	; (8004200 <MX_SPI1_Init+0x64>)
 80041d0:	2238      	movs	r2, #56	; 0x38
 80041d2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80041d4:	4b0a      	ldr	r3, [pc, #40]	; (8004200 <MX_SPI1_Init+0x64>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80041da:	4b09      	ldr	r3, [pc, #36]	; (8004200 <MX_SPI1_Init+0x64>)
 80041dc:	2200      	movs	r2, #0
 80041de:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041e0:	4b07      	ldr	r3, [pc, #28]	; (8004200 <MX_SPI1_Init+0x64>)
 80041e2:	2200      	movs	r2, #0
 80041e4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80041e6:	4b06      	ldr	r3, [pc, #24]	; (8004200 <MX_SPI1_Init+0x64>)
 80041e8:	220a      	movs	r2, #10
 80041ea:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80041ec:	4804      	ldr	r0, [pc, #16]	; (8004200 <MX_SPI1_Init+0x64>)
 80041ee:	f002 fd83 	bl	8006cf8 <HAL_SPI_Init>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d001      	beq.n	80041fc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80041f8:	f7ff ffca 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80041fc:	bf00      	nop
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	20003340 	.word	0x20003340
 8004204:	40013000 	.word	0x40013000

08004208 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 800420c:	4b18      	ldr	r3, [pc, #96]	; (8004270 <MX_SPI3_Init+0x68>)
 800420e:	4a19      	ldr	r2, [pc, #100]	; (8004274 <MX_SPI3_Init+0x6c>)
 8004210:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8004212:	4b17      	ldr	r3, [pc, #92]	; (8004270 <MX_SPI3_Init+0x68>)
 8004214:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004218:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800421a:	4b15      	ldr	r3, [pc, #84]	; (8004270 <MX_SPI3_Init+0x68>)
 800421c:	2200      	movs	r2, #0
 800421e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8004220:	4b13      	ldr	r3, [pc, #76]	; (8004270 <MX_SPI3_Init+0x68>)
 8004222:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004226:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004228:	4b11      	ldr	r3, [pc, #68]	; (8004270 <MX_SPI3_Init+0x68>)
 800422a:	2200      	movs	r2, #0
 800422c:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 800422e:	4b10      	ldr	r3, [pc, #64]	; (8004270 <MX_SPI3_Init+0x68>)
 8004230:	2201      	movs	r2, #1
 8004232:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8004234:	4b0e      	ldr	r3, [pc, #56]	; (8004270 <MX_SPI3_Init+0x68>)
 8004236:	f44f 7200 	mov.w	r2, #512	; 0x200
 800423a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800423c:	4b0c      	ldr	r3, [pc, #48]	; (8004270 <MX_SPI3_Init+0x68>)
 800423e:	2200      	movs	r2, #0
 8004240:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004242:	4b0b      	ldr	r3, [pc, #44]	; (8004270 <MX_SPI3_Init+0x68>)
 8004244:	2200      	movs	r2, #0
 8004246:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8004248:	4b09      	ldr	r3, [pc, #36]	; (8004270 <MX_SPI3_Init+0x68>)
 800424a:	2200      	movs	r2, #0
 800424c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800424e:	4b08      	ldr	r3, [pc, #32]	; (8004270 <MX_SPI3_Init+0x68>)
 8004250:	2200      	movs	r2, #0
 8004252:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8004254:	4b06      	ldr	r3, [pc, #24]	; (8004270 <MX_SPI3_Init+0x68>)
 8004256:	220a      	movs	r2, #10
 8004258:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800425a:	4805      	ldr	r0, [pc, #20]	; (8004270 <MX_SPI3_Init+0x68>)
 800425c:	f002 fd4c 	bl	8006cf8 <HAL_SPI_Init>
 8004260:	4603      	mov	r3, r0
 8004262:	2b00      	cmp	r3, #0
 8004264:	d001      	beq.n	800426a <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8004266:	f7ff ff93 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800426a:	bf00      	nop
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	20003398 	.word	0x20003398
 8004274:	40003c00 	.word	0x40003c00

08004278 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b08c      	sub	sp, #48	; 0x30
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004280:	f107 031c 	add.w	r3, r7, #28
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	605a      	str	r2, [r3, #4]
 800428a:	609a      	str	r2, [r3, #8]
 800428c:	60da      	str	r2, [r3, #12]
 800428e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a32      	ldr	r2, [pc, #200]	; (8004360 <HAL_SPI_MspInit+0xe8>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d12c      	bne.n	80042f4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800429a:	2300      	movs	r3, #0
 800429c:	61bb      	str	r3, [r7, #24]
 800429e:	4b31      	ldr	r3, [pc, #196]	; (8004364 <HAL_SPI_MspInit+0xec>)
 80042a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a2:	4a30      	ldr	r2, [pc, #192]	; (8004364 <HAL_SPI_MspInit+0xec>)
 80042a4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80042a8:	6453      	str	r3, [r2, #68]	; 0x44
 80042aa:	4b2e      	ldr	r3, [pc, #184]	; (8004364 <HAL_SPI_MspInit+0xec>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80042b2:	61bb      	str	r3, [r7, #24]
 80042b4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042b6:	2300      	movs	r3, #0
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	4b2a      	ldr	r3, [pc, #168]	; (8004364 <HAL_SPI_MspInit+0xec>)
 80042bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042be:	4a29      	ldr	r2, [pc, #164]	; (8004364 <HAL_SPI_MspInit+0xec>)
 80042c0:	f043 0302 	orr.w	r3, r3, #2
 80042c4:	6313      	str	r3, [r2, #48]	; 0x30
 80042c6:	4b27      	ldr	r3, [pc, #156]	; (8004364 <HAL_SPI_MspInit+0xec>)
 80042c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	617b      	str	r3, [r7, #20]
 80042d0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = W25QXX_SCK_Pin|W25QXX_MISO_Pin|W25QXX_MOSI_Pin;
 80042d2:	2338      	movs	r3, #56	; 0x38
 80042d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042d6:	2302      	movs	r3, #2
 80042d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042da:	2300      	movs	r3, #0
 80042dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042de:	2303      	movs	r3, #3
 80042e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80042e2:	2305      	movs	r3, #5
 80042e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042e6:	f107 031c 	add.w	r3, r7, #28
 80042ea:	4619      	mov	r1, r3
 80042ec:	481e      	ldr	r0, [pc, #120]	; (8004368 <HAL_SPI_MspInit+0xf0>)
 80042ee:	f001 fd71 	bl	8005dd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80042f2:	e031      	b.n	8004358 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a1c      	ldr	r2, [pc, #112]	; (800436c <HAL_SPI_MspInit+0xf4>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d12c      	bne.n	8004358 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80042fe:	2300      	movs	r3, #0
 8004300:	613b      	str	r3, [r7, #16]
 8004302:	4b18      	ldr	r3, [pc, #96]	; (8004364 <HAL_SPI_MspInit+0xec>)
 8004304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004306:	4a17      	ldr	r2, [pc, #92]	; (8004364 <HAL_SPI_MspInit+0xec>)
 8004308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800430c:	6413      	str	r3, [r2, #64]	; 0x40
 800430e:	4b15      	ldr	r3, [pc, #84]	; (8004364 <HAL_SPI_MspInit+0xec>)
 8004310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004312:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004316:	613b      	str	r3, [r7, #16]
 8004318:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800431a:	2300      	movs	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	4b11      	ldr	r3, [pc, #68]	; (8004364 <HAL_SPI_MspInit+0xec>)
 8004320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004322:	4a10      	ldr	r2, [pc, #64]	; (8004364 <HAL_SPI_MspInit+0xec>)
 8004324:	f043 0304 	orr.w	r3, r3, #4
 8004328:	6313      	str	r3, [r2, #48]	; 0x30
 800432a:	4b0e      	ldr	r3, [pc, #56]	; (8004364 <HAL_SPI_MspInit+0xec>)
 800432c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800432e:	f003 0304 	and.w	r3, r3, #4
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = AD8688_SCK_Pin|ADS8688_MISO_Pin|ADS8688_MOSI_Pin;
 8004336:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800433a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800433c:	2302      	movs	r3, #2
 800433e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004340:	2300      	movs	r3, #0
 8004342:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004344:	2303      	movs	r3, #3
 8004346:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004348:	2306      	movs	r3, #6
 800434a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800434c:	f107 031c 	add.w	r3, r7, #28
 8004350:	4619      	mov	r1, r3
 8004352:	4807      	ldr	r0, [pc, #28]	; (8004370 <HAL_SPI_MspInit+0xf8>)
 8004354:	f001 fd3e 	bl	8005dd4 <HAL_GPIO_Init>
}
 8004358:	bf00      	nop
 800435a:	3730      	adds	r7, #48	; 0x30
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	40013000 	.word	0x40013000
 8004364:	40023800 	.word	0x40023800
 8004368:	40020400 	.word	0x40020400
 800436c:	40003c00 	.word	0x40003c00
 8004370:	40020800 	.word	0x40020800

08004374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004374:	b480      	push	{r7}
 8004376:	b083      	sub	sp, #12
 8004378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800437a:	2300      	movs	r3, #0
 800437c:	607b      	str	r3, [r7, #4]
 800437e:	4b10      	ldr	r3, [pc, #64]	; (80043c0 <HAL_MspInit+0x4c>)
 8004380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004382:	4a0f      	ldr	r2, [pc, #60]	; (80043c0 <HAL_MspInit+0x4c>)
 8004384:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004388:	6453      	str	r3, [r2, #68]	; 0x44
 800438a:	4b0d      	ldr	r3, [pc, #52]	; (80043c0 <HAL_MspInit+0x4c>)
 800438c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800438e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004392:	607b      	str	r3, [r7, #4]
 8004394:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004396:	2300      	movs	r3, #0
 8004398:	603b      	str	r3, [r7, #0]
 800439a:	4b09      	ldr	r3, [pc, #36]	; (80043c0 <HAL_MspInit+0x4c>)
 800439c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800439e:	4a08      	ldr	r2, [pc, #32]	; (80043c0 <HAL_MspInit+0x4c>)
 80043a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043a4:	6413      	str	r3, [r2, #64]	; 0x40
 80043a6:	4b06      	ldr	r3, [pc, #24]	; (80043c0 <HAL_MspInit+0x4c>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043b2:	bf00      	nop
 80043b4:	370c      	adds	r7, #12
 80043b6:	46bd      	mov	sp, r7
 80043b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043bc:	4770      	bx	lr
 80043be:	bf00      	nop
 80043c0:	40023800 	.word	0x40023800

080043c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043c4:	b480      	push	{r7}
 80043c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80043c8:	e7fe      	b.n	80043c8 <NMI_Handler+0x4>

080043ca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043ca:	b480      	push	{r7}
 80043cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043ce:	e7fe      	b.n	80043ce <HardFault_Handler+0x4>

080043d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80043d0:	b480      	push	{r7}
 80043d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80043d4:	e7fe      	b.n	80043d4 <MemManage_Handler+0x4>

080043d6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80043d6:	b480      	push	{r7}
 80043d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80043da:	e7fe      	b.n	80043da <BusFault_Handler+0x4>

080043dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80043dc:	b480      	push	{r7}
 80043de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80043e0:	e7fe      	b.n	80043e0 <UsageFault_Handler+0x4>

080043e2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043e2:	b480      	push	{r7}
 80043e4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80043e6:	bf00      	nop
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80043f0:	b480      	push	{r7}
 80043f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80043f4:	bf00      	nop
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80043fe:	b480      	push	{r7}
 8004400:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004402:	bf00      	nop
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004410:	f000 ff6c 	bl	80052ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004414:	bf00      	nop
 8004416:	bd80      	pop	{r7, pc}

08004418 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800441c:	4802      	ldr	r0, [pc, #8]	; (8004428 <TIM3_IRQHandler+0x10>)
 800441e:	f003 f8a1 	bl	8007564 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004422:	bf00      	nop
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	200033f4 	.word	0x200033f4

0800442c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8004430:	4802      	ldr	r0, [pc, #8]	; (800443c <DMA2_Stream1_IRQHandler+0x10>)
 8004432:	f001 fa65 	bl	8005900 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8004436:	bf00      	nop
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	20003550 	.word	0x20003550

08004440 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
	return 1;
 8004444:	2301      	movs	r3, #1
}
 8004446:	4618      	mov	r0, r3
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr

08004450 <_kill>:

int _kill(int pid, int sig)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
 8004458:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800445a:	f006 fd8b 	bl	800af74 <__errno>
 800445e:	4603      	mov	r3, r0
 8004460:	2216      	movs	r2, #22
 8004462:	601a      	str	r2, [r3, #0]
	return -1;
 8004464:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004468:	4618      	mov	r0, r3
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <_exit>:

void _exit (int status)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b082      	sub	sp, #8
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8004478:	f04f 31ff 	mov.w	r1, #4294967295
 800447c:	6878      	ldr	r0, [r7, #4]
 800447e:	f7ff ffe7 	bl	8004450 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004482:	e7fe      	b.n	8004482 <_exit+0x12>

08004484 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	b086      	sub	sp, #24
 8004488:	af00      	add	r7, sp, #0
 800448a:	60f8      	str	r0, [r7, #12]
 800448c:	60b9      	str	r1, [r7, #8]
 800448e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004490:	2300      	movs	r3, #0
 8004492:	617b      	str	r3, [r7, #20]
 8004494:	e00a      	b.n	80044ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004496:	f3af 8000 	nop.w
 800449a:	4601      	mov	r1, r0
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	1c5a      	adds	r2, r3, #1
 80044a0:	60ba      	str	r2, [r7, #8]
 80044a2:	b2ca      	uxtb	r2, r1
 80044a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	3301      	adds	r3, #1
 80044aa:	617b      	str	r3, [r7, #20]
 80044ac:	697a      	ldr	r2, [r7, #20]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	429a      	cmp	r2, r3
 80044b2:	dbf0      	blt.n	8004496 <_read+0x12>
	}

return len;
 80044b4:	687b      	ldr	r3, [r7, #4]
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3718      	adds	r7, #24
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b086      	sub	sp, #24
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	60f8      	str	r0, [r7, #12]
 80044c6:	60b9      	str	r1, [r7, #8]
 80044c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044ca:	2300      	movs	r3, #0
 80044cc:	617b      	str	r3, [r7, #20]
 80044ce:	e009      	b.n	80044e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	1c5a      	adds	r2, r3, #1
 80044d4:	60ba      	str	r2, [r7, #8]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	4618      	mov	r0, r3
 80044da:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	3301      	adds	r3, #1
 80044e2:	617b      	str	r3, [r7, #20]
 80044e4:	697a      	ldr	r2, [r7, #20]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	429a      	cmp	r2, r3
 80044ea:	dbf1      	blt.n	80044d0 <_write+0x12>
	}
	return len;
 80044ec:	687b      	ldr	r3, [r7, #4]
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3718      	adds	r7, #24
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <_close>:

int _close(int file)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b083      	sub	sp, #12
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
	return -1;
 80044fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004502:	4618      	mov	r0, r3
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800450e:	b480      	push	{r7}
 8004510:	b083      	sub	sp, #12
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800451e:	605a      	str	r2, [r3, #4]
	return 0;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <_isatty>:

int _isatty(int file)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
	return 1;
 8004536:	2301      	movs	r3, #1
}
 8004538:	4618      	mov	r0, r3
 800453a:	370c      	adds	r7, #12
 800453c:	46bd      	mov	sp, r7
 800453e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004542:	4770      	bx	lr

08004544 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004544:	b480      	push	{r7}
 8004546:	b085      	sub	sp, #20
 8004548:	af00      	add	r7, sp, #0
 800454a:	60f8      	str	r0, [r7, #12]
 800454c:	60b9      	str	r1, [r7, #8]
 800454e:	607a      	str	r2, [r7, #4]
	return 0;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3714      	adds	r7, #20
 8004556:	46bd      	mov	sp, r7
 8004558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455c:	4770      	bx	lr
	...

08004560 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004568:	4a14      	ldr	r2, [pc, #80]	; (80045bc <_sbrk+0x5c>)
 800456a:	4b15      	ldr	r3, [pc, #84]	; (80045c0 <_sbrk+0x60>)
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004570:	697b      	ldr	r3, [r7, #20]
 8004572:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004574:	4b13      	ldr	r3, [pc, #76]	; (80045c4 <_sbrk+0x64>)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d102      	bne.n	8004582 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800457c:	4b11      	ldr	r3, [pc, #68]	; (80045c4 <_sbrk+0x64>)
 800457e:	4a12      	ldr	r2, [pc, #72]	; (80045c8 <_sbrk+0x68>)
 8004580:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004582:	4b10      	ldr	r3, [pc, #64]	; (80045c4 <_sbrk+0x64>)
 8004584:	681a      	ldr	r2, [r3, #0]
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	4413      	add	r3, r2
 800458a:	693a      	ldr	r2, [r7, #16]
 800458c:	429a      	cmp	r2, r3
 800458e:	d207      	bcs.n	80045a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004590:	f006 fcf0 	bl	800af74 <__errno>
 8004594:	4603      	mov	r3, r0
 8004596:	220c      	movs	r2, #12
 8004598:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800459a:	f04f 33ff 	mov.w	r3, #4294967295
 800459e:	e009      	b.n	80045b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80045a0:	4b08      	ldr	r3, [pc, #32]	; (80045c4 <_sbrk+0x64>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80045a6:	4b07      	ldr	r3, [pc, #28]	; (80045c4 <_sbrk+0x64>)
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	4413      	add	r3, r2
 80045ae:	4a05      	ldr	r2, [pc, #20]	; (80045c4 <_sbrk+0x64>)
 80045b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80045b2:	68fb      	ldr	r3, [r7, #12]
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	3718      	adds	r7, #24
 80045b8:	46bd      	mov	sp, r7
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	20020000 	.word	0x20020000
 80045c0:	00000800 	.word	0x00000800
 80045c4:	200033f0 	.word	0x200033f0
 80045c8:	20004840 	.word	0x20004840

080045cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80045cc:	b480      	push	{r7}
 80045ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80045d0:	4b06      	ldr	r3, [pc, #24]	; (80045ec <SystemInit+0x20>)
 80045d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045d6:	4a05      	ldr	r2, [pc, #20]	; (80045ec <SystemInit+0x20>)
 80045d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80045dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80045e0:	bf00      	nop
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	e000ed00 	.word	0xe000ed00

080045f0 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b086      	sub	sp, #24
 80045f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80045f6:	f107 0308 	add.w	r3, r7, #8
 80045fa:	2200      	movs	r2, #0
 80045fc:	601a      	str	r2, [r3, #0]
 80045fe:	605a      	str	r2, [r3, #4]
 8004600:	609a      	str	r2, [r3, #8]
 8004602:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004604:	463b      	mov	r3, r7
 8004606:	2200      	movs	r2, #0
 8004608:	601a      	str	r2, [r3, #0]
 800460a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800460c:	4b1c      	ldr	r3, [pc, #112]	; (8004680 <MX_TIM3_Init+0x90>)
 800460e:	4a1d      	ldr	r2, [pc, #116]	; (8004684 <MX_TIM3_Init+0x94>)
 8004610:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 41-1;
 8004612:	4b1b      	ldr	r3, [pc, #108]	; (8004680 <MX_TIM3_Init+0x90>)
 8004614:	2228      	movs	r2, #40	; 0x28
 8004616:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004618:	4b19      	ldr	r3, [pc, #100]	; (8004680 <MX_TIM3_Init+0x90>)
 800461a:	2200      	movs	r2, #0
 800461c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50-1;
 800461e:	4b18      	ldr	r3, [pc, #96]	; (8004680 <MX_TIM3_Init+0x90>)
 8004620:	2231      	movs	r2, #49	; 0x31
 8004622:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004624:	4b16      	ldr	r3, [pc, #88]	; (8004680 <MX_TIM3_Init+0x90>)
 8004626:	2200      	movs	r2, #0
 8004628:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800462a:	4b15      	ldr	r3, [pc, #84]	; (8004680 <MX_TIM3_Init+0x90>)
 800462c:	2200      	movs	r2, #0
 800462e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004630:	4813      	ldr	r0, [pc, #76]	; (8004680 <MX_TIM3_Init+0x90>)
 8004632:	f002 fe57 	bl	80072e4 <HAL_TIM_Base_Init>
 8004636:	4603      	mov	r3, r0
 8004638:	2b00      	cmp	r3, #0
 800463a:	d001      	beq.n	8004640 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 800463c:	f7ff fda8 	bl	8004190 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004640:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004644:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004646:	f107 0308 	add.w	r3, r7, #8
 800464a:	4619      	mov	r1, r3
 800464c:	480c      	ldr	r0, [pc, #48]	; (8004680 <MX_TIM3_Init+0x90>)
 800464e:	f003 f891 	bl	8007774 <HAL_TIM_ConfigClockSource>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8004658:	f7ff fd9a 	bl	8004190 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800465c:	2300      	movs	r3, #0
 800465e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004660:	2300      	movs	r3, #0
 8004662:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004664:	463b      	mov	r3, r7
 8004666:	4619      	mov	r1, r3
 8004668:	4805      	ldr	r0, [pc, #20]	; (8004680 <MX_TIM3_Init+0x90>)
 800466a:	f003 faad 	bl	8007bc8 <HAL_TIMEx_MasterConfigSynchronization>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d001      	beq.n	8004678 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8004674:	f7ff fd8c 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004678:	bf00      	nop
 800467a:	3718      	adds	r7, #24
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	200033f4 	.word	0x200033f4
 8004684:	40000400 	.word	0x40000400

08004688 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800468e:	463b      	mov	r3, r7
 8004690:	2200      	movs	r2, #0
 8004692:	601a      	str	r2, [r3, #0]
 8004694:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8004696:	4b19      	ldr	r3, [pc, #100]	; (80046fc <MX_TIM6_Init+0x74>)
 8004698:	4a19      	ldr	r2, [pc, #100]	; (8004700 <MX_TIM6_Init+0x78>)
 800469a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 800469c:	4b17      	ldr	r3, [pc, #92]	; (80046fc <MX_TIM6_Init+0x74>)
 800469e:	2200      	movs	r2, #0
 80046a0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80046a2:	4b16      	ldr	r3, [pc, #88]	; (80046fc <MX_TIM6_Init+0x74>)
 80046a4:	2200      	movs	r2, #0
 80046a6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 80046a8:	4b14      	ldr	r3, [pc, #80]	; (80046fc <MX_TIM6_Init+0x74>)
 80046aa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80046ae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80046b0:	4b12      	ldr	r3, [pc, #72]	; (80046fc <MX_TIM6_Init+0x74>)
 80046b2:	2200      	movs	r2, #0
 80046b4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80046b6:	4811      	ldr	r0, [pc, #68]	; (80046fc <MX_TIM6_Init+0x74>)
 80046b8:	f002 fe14 	bl	80072e4 <HAL_TIM_Base_Init>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80046c2:	f7ff fd65 	bl	8004190 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim6, TIM_OPMODE_SINGLE) != HAL_OK)
 80046c6:	2108      	movs	r1, #8
 80046c8:	480c      	ldr	r0, [pc, #48]	; (80046fc <MX_TIM6_Init+0x74>)
 80046ca:	f002 fef1 	bl	80074b0 <HAL_TIM_OnePulse_Init>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d001      	beq.n	80046d8 <MX_TIM6_Init+0x50>
  {
    Error_Handler();
 80046d4:	f7ff fd5c 	bl	8004190 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046d8:	2300      	movs	r3, #0
 80046da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046dc:	2300      	movs	r3, #0
 80046de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80046e0:	463b      	mov	r3, r7
 80046e2:	4619      	mov	r1, r3
 80046e4:	4805      	ldr	r0, [pc, #20]	; (80046fc <MX_TIM6_Init+0x74>)
 80046e6:	f003 fa6f 	bl	8007bc8 <HAL_TIMEx_MasterConfigSynchronization>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d001      	beq.n	80046f4 <MX_TIM6_Init+0x6c>
  {
    Error_Handler();
 80046f0:	f7ff fd4e 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80046f4:	bf00      	nop
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	2000343c 	.word	0x2000343c
 8004700:	40001000 	.word	0x40001000

08004704 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b084      	sub	sp, #16
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a18      	ldr	r2, [pc, #96]	; (8004774 <HAL_TIM_Base_MspInit+0x70>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d116      	bne.n	8004744 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004716:	2300      	movs	r3, #0
 8004718:	60fb      	str	r3, [r7, #12]
 800471a:	4b17      	ldr	r3, [pc, #92]	; (8004778 <HAL_TIM_Base_MspInit+0x74>)
 800471c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471e:	4a16      	ldr	r2, [pc, #88]	; (8004778 <HAL_TIM_Base_MspInit+0x74>)
 8004720:	f043 0302 	orr.w	r3, r3, #2
 8004724:	6413      	str	r3, [r2, #64]	; 0x40
 8004726:	4b14      	ldr	r3, [pc, #80]	; (8004778 <HAL_TIM_Base_MspInit+0x74>)
 8004728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	60fb      	str	r3, [r7, #12]
 8004730:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004732:	2200      	movs	r2, #0
 8004734:	2100      	movs	r1, #0
 8004736:	201d      	movs	r0, #29
 8004738:	f000 fef7 	bl	800552a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800473c:	201d      	movs	r0, #29
 800473e:	f000 ff10 	bl	8005562 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8004742:	e012      	b.n	800476a <HAL_TIM_Base_MspInit+0x66>
  else if(tim_baseHandle->Instance==TIM6)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a0c      	ldr	r2, [pc, #48]	; (800477c <HAL_TIM_Base_MspInit+0x78>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d10d      	bne.n	800476a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800474e:	2300      	movs	r3, #0
 8004750:	60bb      	str	r3, [r7, #8]
 8004752:	4b09      	ldr	r3, [pc, #36]	; (8004778 <HAL_TIM_Base_MspInit+0x74>)
 8004754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004756:	4a08      	ldr	r2, [pc, #32]	; (8004778 <HAL_TIM_Base_MspInit+0x74>)
 8004758:	f043 0310 	orr.w	r3, r3, #16
 800475c:	6413      	str	r3, [r2, #64]	; 0x40
 800475e:	4b06      	ldr	r3, [pc, #24]	; (8004778 <HAL_TIM_Base_MspInit+0x74>)
 8004760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004762:	f003 0310 	and.w	r3, r3, #16
 8004766:	60bb      	str	r3, [r7, #8]
 8004768:	68bb      	ldr	r3, [r7, #8]
}
 800476a:	bf00      	nop
 800476c:	3710      	adds	r7, #16
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}
 8004772:	bf00      	nop
 8004774:	40000400 	.word	0x40000400
 8004778:	40023800 	.word	0x40023800
 800477c:	40001000 	.word	0x40001000

08004780 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004784:	4b11      	ldr	r3, [pc, #68]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 8004786:	4a12      	ldr	r2, [pc, #72]	; (80047d0 <MX_USART2_UART_Init+0x50>)
 8004788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800478a:	4b10      	ldr	r3, [pc, #64]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 800478c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004792:	4b0e      	ldr	r3, [pc, #56]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 8004794:	2200      	movs	r2, #0
 8004796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004798:	4b0c      	ldr	r3, [pc, #48]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 800479a:	2200      	movs	r2, #0
 800479c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800479e:	4b0b      	ldr	r3, [pc, #44]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 80047a0:	2200      	movs	r2, #0
 80047a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80047a4:	4b09      	ldr	r3, [pc, #36]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 80047a6:	220c      	movs	r2, #12
 80047a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047aa:	4b08      	ldr	r3, [pc, #32]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80047b0:	4b06      	ldr	r3, [pc, #24]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 80047b2:	2200      	movs	r2, #0
 80047b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80047b6:	4805      	ldr	r0, [pc, #20]	; (80047cc <MX_USART2_UART_Init+0x4c>)
 80047b8:	f003 fa96 	bl	8007ce8 <HAL_UART_Init>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80047c2:	f7ff fce5 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80047c6:	bf00      	nop
 80047c8:	bd80      	pop	{r7, pc}
 80047ca:	bf00      	nop
 80047cc:	20003484 	.word	0x20003484
 80047d0:	40004400 	.word	0x40004400

080047d4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80047d8:	4b11      	ldr	r3, [pc, #68]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 80047da:	4a12      	ldr	r2, [pc, #72]	; (8004824 <MX_USART3_UART_Init+0x50>)
 80047dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 921600;
 80047de:	4b10      	ldr	r3, [pc, #64]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 80047e0:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 80047e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80047e6:	4b0e      	ldr	r3, [pc, #56]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80047ec:	4b0c      	ldr	r3, [pc, #48]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80047f2:	4b0b      	ldr	r3, [pc, #44]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80047f8:	4b09      	ldr	r3, [pc, #36]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 80047fa:	220c      	movs	r2, #12
 80047fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80047fe:	4b08      	ldr	r3, [pc, #32]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 8004800:	2200      	movs	r2, #0
 8004802:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004804:	4b06      	ldr	r3, [pc, #24]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 8004806:	2200      	movs	r2, #0
 8004808:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800480a:	4805      	ldr	r0, [pc, #20]	; (8004820 <MX_USART3_UART_Init+0x4c>)
 800480c:	f003 fa6c 	bl	8007ce8 <HAL_UART_Init>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d001      	beq.n	800481a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8004816:	f7ff fcbb 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800481a:	bf00      	nop
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	200034c8 	.word	0x200034c8
 8004824:	40004800 	.word	0x40004800

08004828 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800482c:	4b11      	ldr	r3, [pc, #68]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 800482e:	4a12      	ldr	r2, [pc, #72]	; (8004878 <MX_USART6_UART_Init+0x50>)
 8004830:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8004832:	4b10      	ldr	r3, [pc, #64]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 8004834:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004838:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800483a:	4b0e      	ldr	r3, [pc, #56]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 800483c:	2200      	movs	r2, #0
 800483e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8004840:	4b0c      	ldr	r3, [pc, #48]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 8004842:	2200      	movs	r2, #0
 8004844:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004846:	4b0b      	ldr	r3, [pc, #44]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 8004848:	2200      	movs	r2, #0
 800484a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800484c:	4b09      	ldr	r3, [pc, #36]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 800484e:	220c      	movs	r2, #12
 8004850:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004852:	4b08      	ldr	r3, [pc, #32]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 8004854:	2200      	movs	r2, #0
 8004856:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8004858:	4b06      	ldr	r3, [pc, #24]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 800485a:	2200      	movs	r2, #0
 800485c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800485e:	4805      	ldr	r0, [pc, #20]	; (8004874 <MX_USART6_UART_Init+0x4c>)
 8004860:	f003 fa42 	bl	8007ce8 <HAL_UART_Init>
 8004864:	4603      	mov	r3, r0
 8004866:	2b00      	cmp	r3, #0
 8004868:	d001      	beq.n	800486e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800486a:	f7ff fc91 	bl	8004190 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800486e:	bf00      	nop
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	2000350c 	.word	0x2000350c
 8004878:	40011400 	.word	0x40011400

0800487c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b08e      	sub	sp, #56	; 0x38
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004884:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004888:	2200      	movs	r2, #0
 800488a:	601a      	str	r2, [r3, #0]
 800488c:	605a      	str	r2, [r3, #4]
 800488e:	609a      	str	r2, [r3, #8]
 8004890:	60da      	str	r2, [r3, #12]
 8004892:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a6b      	ldr	r2, [pc, #428]	; (8004a48 <HAL_UART_MspInit+0x1cc>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d134      	bne.n	8004908 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800489e:	2300      	movs	r3, #0
 80048a0:	623b      	str	r3, [r7, #32]
 80048a2:	4b6a      	ldr	r3, [pc, #424]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 80048a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a6:	4a69      	ldr	r2, [pc, #420]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 80048a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048ac:	6413      	str	r3, [r2, #64]	; 0x40
 80048ae:	4b67      	ldr	r3, [pc, #412]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048b6:	623b      	str	r3, [r7, #32]
 80048b8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ba:	2300      	movs	r3, #0
 80048bc:	61fb      	str	r3, [r7, #28]
 80048be:	4b63      	ldr	r3, [pc, #396]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 80048c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c2:	4a62      	ldr	r2, [pc, #392]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 80048c4:	f043 0301 	orr.w	r3, r3, #1
 80048c8:	6313      	str	r3, [r2, #48]	; 0x30
 80048ca:	4b60      	ldr	r3, [pc, #384]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 80048cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	61fb      	str	r3, [r7, #28]
 80048d4:	69fb      	ldr	r3, [r7, #28]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80048d6:	230c      	movs	r3, #12
 80048d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80048da:	2302      	movs	r3, #2
 80048dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048de:	2300      	movs	r3, #0
 80048e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80048e2:	2303      	movs	r3, #3
 80048e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80048e6:	2307      	movs	r3, #7
 80048e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048ee:	4619      	mov	r1, r3
 80048f0:	4857      	ldr	r0, [pc, #348]	; (8004a50 <HAL_UART_MspInit+0x1d4>)
 80048f2:	f001 fa6f 	bl	8005dd4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80048f6:	2200      	movs	r2, #0
 80048f8:	2100      	movs	r1, #0
 80048fa:	2026      	movs	r0, #38	; 0x26
 80048fc:	f000 fe15 	bl	800552a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004900:	2026      	movs	r0, #38	; 0x26
 8004902:	f000 fe2e 	bl	8005562 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004906:	e09a      	b.n	8004a3e <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART3)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a51      	ldr	r2, [pc, #324]	; (8004a54 <HAL_UART_MspInit+0x1d8>)
 800490e:	4293      	cmp	r3, r2
 8004910:	d12d      	bne.n	800496e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004912:	2300      	movs	r3, #0
 8004914:	61bb      	str	r3, [r7, #24]
 8004916:	4b4d      	ldr	r3, [pc, #308]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 8004918:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800491a:	4a4c      	ldr	r2, [pc, #304]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 800491c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004920:	6413      	str	r3, [r2, #64]	; 0x40
 8004922:	4b4a      	ldr	r3, [pc, #296]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 8004924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004926:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800492a:	61bb      	str	r3, [r7, #24]
 800492c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800492e:	2300      	movs	r3, #0
 8004930:	617b      	str	r3, [r7, #20]
 8004932:	4b46      	ldr	r3, [pc, #280]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 8004934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004936:	4a45      	ldr	r2, [pc, #276]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 8004938:	f043 0308 	orr.w	r3, r3, #8
 800493c:	6313      	str	r3, [r2, #48]	; 0x30
 800493e:	4b43      	ldr	r3, [pc, #268]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 8004940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004942:	f003 0308 	and.w	r3, r3, #8
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800494a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800494e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004950:	2302      	movs	r3, #2
 8004952:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004954:	2300      	movs	r3, #0
 8004956:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004958:	2303      	movs	r3, #3
 800495a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800495c:	2307      	movs	r3, #7
 800495e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004964:	4619      	mov	r1, r3
 8004966:	483c      	ldr	r0, [pc, #240]	; (8004a58 <HAL_UART_MspInit+0x1dc>)
 8004968:	f001 fa34 	bl	8005dd4 <HAL_GPIO_Init>
}
 800496c:	e067      	b.n	8004a3e <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART6)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	4a3a      	ldr	r2, [pc, #232]	; (8004a5c <HAL_UART_MspInit+0x1e0>)
 8004974:	4293      	cmp	r3, r2
 8004976:	d162      	bne.n	8004a3e <HAL_UART_MspInit+0x1c2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8004978:	2300      	movs	r3, #0
 800497a:	613b      	str	r3, [r7, #16]
 800497c:	4b33      	ldr	r3, [pc, #204]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 800497e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004980:	4a32      	ldr	r2, [pc, #200]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 8004982:	f043 0320 	orr.w	r3, r3, #32
 8004986:	6453      	str	r3, [r2, #68]	; 0x44
 8004988:	4b30      	ldr	r3, [pc, #192]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 800498a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800498c:	f003 0320 	and.w	r3, r3, #32
 8004990:	613b      	str	r3, [r7, #16]
 8004992:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004994:	2300      	movs	r3, #0
 8004996:	60fb      	str	r3, [r7, #12]
 8004998:	4b2c      	ldr	r3, [pc, #176]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 800499a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800499c:	4a2b      	ldr	r2, [pc, #172]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 800499e:	f043 0304 	orr.w	r3, r3, #4
 80049a2:	6313      	str	r3, [r2, #48]	; 0x30
 80049a4:	4b29      	ldr	r3, [pc, #164]	; (8004a4c <HAL_UART_MspInit+0x1d0>)
 80049a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049a8:	f003 0304 	and.w	r3, r3, #4
 80049ac:	60fb      	str	r3, [r7, #12]
 80049ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80049b0:	23c0      	movs	r3, #192	; 0xc0
 80049b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049b4:	2302      	movs	r3, #2
 80049b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049b8:	2300      	movs	r3, #0
 80049ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80049bc:	2303      	movs	r3, #3
 80049be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80049c0:	2308      	movs	r3, #8
 80049c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80049c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049c8:	4619      	mov	r1, r3
 80049ca:	4825      	ldr	r0, [pc, #148]	; (8004a60 <HAL_UART_MspInit+0x1e4>)
 80049cc:	f001 fa02 	bl	8005dd4 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80049d0:	4b24      	ldr	r3, [pc, #144]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 80049d2:	4a25      	ldr	r2, [pc, #148]	; (8004a68 <HAL_UART_MspInit+0x1ec>)
 80049d4:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80049d6:	4b23      	ldr	r3, [pc, #140]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 80049d8:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 80049dc:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80049de:	4b21      	ldr	r3, [pc, #132]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80049e4:	4b1f      	ldr	r3, [pc, #124]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 80049e6:	2200      	movs	r2, #0
 80049e8:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80049ea:	4b1e      	ldr	r3, [pc, #120]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 80049ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80049f0:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80049f2:	4b1c      	ldr	r3, [pc, #112]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 80049f4:	2200      	movs	r2, #0
 80049f6:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80049f8:	4b1a      	ldr	r3, [pc, #104]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80049fe:	4b19      	ldr	r3, [pc, #100]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 8004a00:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004a04:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004a06:	4b17      	ldr	r3, [pc, #92]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004a0c:	4b15      	ldr	r3, [pc, #84]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8004a12:	4814      	ldr	r0, [pc, #80]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 8004a14:	f000 fddc 	bl	80055d0 <HAL_DMA_Init>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d001      	beq.n	8004a22 <HAL_UART_MspInit+0x1a6>
      Error_Handler();
 8004a1e:	f7ff fbb7 	bl	8004190 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	4a0f      	ldr	r2, [pc, #60]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 8004a26:	639a      	str	r2, [r3, #56]	; 0x38
 8004a28:	4a0e      	ldr	r2, [pc, #56]	; (8004a64 <HAL_UART_MspInit+0x1e8>)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 1, 0);
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2101      	movs	r1, #1
 8004a32:	2047      	movs	r0, #71	; 0x47
 8004a34:	f000 fd79 	bl	800552a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004a38:	2047      	movs	r0, #71	; 0x47
 8004a3a:	f000 fd92 	bl	8005562 <HAL_NVIC_EnableIRQ>
}
 8004a3e:	bf00      	nop
 8004a40:	3738      	adds	r7, #56	; 0x38
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
 8004a46:	bf00      	nop
 8004a48:	40004400 	.word	0x40004400
 8004a4c:	40023800 	.word	0x40023800
 8004a50:	40020000 	.word	0x40020000
 8004a54:	40004800 	.word	0x40004800
 8004a58:	40020c00 	.word	0x40020c00
 8004a5c:	40011400 	.word	0x40011400
 8004a60:	40020800 	.word	0x40020800
 8004a64:	20003550 	.word	0x20003550
 8004a68:	40026428 	.word	0x40026428

08004a6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004a6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004aa4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004a70:	480d      	ldr	r0, [pc, #52]	; (8004aa8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004a72:	490e      	ldr	r1, [pc, #56]	; (8004aac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004a74:	4a0e      	ldr	r2, [pc, #56]	; (8004ab0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004a76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004a78:	e002      	b.n	8004a80 <LoopCopyDataInit>

08004a7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004a7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004a7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004a7e:	3304      	adds	r3, #4

08004a80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004a80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004a82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004a84:	d3f9      	bcc.n	8004a7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004a86:	4a0b      	ldr	r2, [pc, #44]	; (8004ab4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004a88:	4c0b      	ldr	r4, [pc, #44]	; (8004ab8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004a8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004a8c:	e001      	b.n	8004a92 <LoopFillZerobss>

08004a8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004a8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004a90:	3204      	adds	r2, #4

08004a92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004a92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004a94:	d3fb      	bcc.n	8004a8e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004a96:	f7ff fd99 	bl	80045cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004a9a:	f006 fa71 	bl	800af80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004a9e:	f7ff fa7b 	bl	8003f98 <main>
  bx  lr    
 8004aa2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004aa4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004aa8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004aac:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8004ab0:	08022fd4 	.word	0x08022fd4
  ldr r2, =_sbss
 8004ab4:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8004ab8:	2000483c 	.word	0x2000483c

08004abc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004abc:	e7fe      	b.n	8004abc <ADC_IRQHandler>

08004abe <ad9959_delay>:

/**
* @brief AD9959
* */
static void ad9959_delay(uint32_t length)
 {
 8004abe:	b480      	push	{r7}
 8004ac0:	b083      	sub	sp, #12
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
    length = length * 12;
 8004ac6:	687a      	ldr	r2, [r7, #4]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	4413      	add	r3, r2
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	607b      	str	r3, [r7, #4]
    while (length--);
 8004ad2:	bf00      	nop
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	1e5a      	subs	r2, r3, #1
 8004ad8:	607a      	str	r2, [r7, #4]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1fa      	bne.n	8004ad4 <ad9959_delay+0x16>
 }
 8004ade:	bf00      	nop
 8004ae0:	bf00      	nop
 8004ae2:	370c      	adds	r7, #12
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <ad9959_init>:
//}

/**
* @brief AD9959
* */
void ad9959_init(void) {
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
    uint8_t FR1_DATA[3] = {0xD0, 0x00,0x00};//20 Charge pump control = 75uA FR1<23> -- VCO gain control =0 system clock below 160 MHz;
 8004af2:	4a11      	ldr	r2, [pc, #68]	; (8004b38 <ad9959_init+0x4c>)
 8004af4:	1d3b      	adds	r3, r7, #4
 8004af6:	6812      	ldr	r2, [r2, #0]
 8004af8:	4611      	mov	r1, r2
 8004afa:	8019      	strh	r1, [r3, #0]
 8004afc:	3302      	adds	r3, #2
 8004afe:	0c12      	lsrs	r2, r2, #16
 8004b00:	701a      	strb	r2, [r3, #0]

//  ad9959_GPIO_Init(); //GPIO
    ad9959_io_init();//IO
 8004b02:	f000 f839 	bl	8004b78 <ad9959_io_init>
    ad9959_reset();//9959
 8004b06:	f000 f81b 	bl	8004b40 <ad9959_reset>

    ad9959_write_data(AD9959_REG_FR1, 3, FR1_DATA, 1);//1
 8004b0a:	1d3a      	adds	r2, r7, #4
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	2103      	movs	r1, #3
 8004b10:	2001      	movs	r0, #1
 8004b12:	f000 f893 	bl	8004c3c <ad9959_write_data>
    //ad9959_write_data(AD9959_REG_FR2, 2, FR2_DATA, 0);//2

    //ad9959_write_data(0x00,1,CSR_DATA0,1);//1
    //
    ad9959_write_frequency(AD9959_CHANNEL_0, 10000000);
 8004b16:	4909      	ldr	r1, [pc, #36]	; (8004b3c <ad9959_init+0x50>)
 8004b18:	2010      	movs	r0, #16
 8004b1a:	f000 f949 	bl	8004db0 <ad9959_write_frequency>
    ad9959_write_phase(AD9959_CHANNEL_0, 0);
 8004b1e:	2100      	movs	r1, #0
 8004b20:	2010      	movs	r0, #16
 8004b22:	f000 f91d 	bl	8004d60 <ad9959_write_phase>
    ad9959_write_amplitude(AD9959_CHANNEL_0, 500);
 8004b26:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004b2a:	2010      	movs	r0, #16
 8004b2c:	f000 f980 	bl	8004e30 <ad9959_write_amplitude>

}
 8004b30:	bf00      	nop
 8004b32:	3708      	adds	r7, #8
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	0800f9d4 	.word	0x0800f9d4
 8004b3c:	00989680 	.word	0x00989680

08004b40 <ad9959_reset>:

/**
* @brief AD9959
* */
void ad9959_reset(void) {
 8004b40:	b580      	push	{r7, lr}
 8004b42:	af00      	add	r7, sp, #0
    AD9959_RESET_0;
 8004b44:	2200      	movs	r2, #0
 8004b46:	2180      	movs	r1, #128	; 0x80
 8004b48:	480a      	ldr	r0, [pc, #40]	; (8004b74 <ad9959_reset+0x34>)
 8004b4a:	f001 fadf 	bl	800610c <HAL_GPIO_WritePin>
    ad9959_delay(1);
 8004b4e:	2001      	movs	r0, #1
 8004b50:	f7ff ffb5 	bl	8004abe <ad9959_delay>
    AD9959_RESET_1;
 8004b54:	2201      	movs	r2, #1
 8004b56:	2180      	movs	r1, #128	; 0x80
 8004b58:	4806      	ldr	r0, [pc, #24]	; (8004b74 <ad9959_reset+0x34>)
 8004b5a:	f001 fad7 	bl	800610c <HAL_GPIO_WritePin>
    ad9959_delay(30);
 8004b5e:	201e      	movs	r0, #30
 8004b60:	f7ff ffad 	bl	8004abe <ad9959_delay>
    AD9959_RESET_0;
 8004b64:	2200      	movs	r2, #0
 8004b66:	2180      	movs	r1, #128	; 0x80
 8004b68:	4802      	ldr	r0, [pc, #8]	; (8004b74 <ad9959_reset+0x34>)
 8004b6a:	f001 facf 	bl	800610c <HAL_GPIO_WritePin>
}
 8004b6e:	bf00      	nop
 8004b70:	bd80      	pop	{r7, pc}
 8004b72:	bf00      	nop
 8004b74:	40021400 	.word	0x40021400

08004b78 <ad9959_io_init>:

/**
* @brief AD9959IO
* */
void ad9959_io_init(void) {
 8004b78:	b580      	push	{r7, lr}
 8004b7a:	af00      	add	r7, sp, #0

    AD9959_PDC_0;
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004b82:	481e      	ldr	r0, [pc, #120]	; (8004bfc <ad9959_io_init+0x84>)
 8004b84:	f001 fac2 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_CS_1;
 8004b88:	2201      	movs	r2, #1
 8004b8a:	2108      	movs	r1, #8
 8004b8c:	481b      	ldr	r0, [pc, #108]	; (8004bfc <ad9959_io_init+0x84>)
 8004b8e:	f001 fabd 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_SCLK_0;
 8004b92:	2200      	movs	r2, #0
 8004b94:	2102      	movs	r1, #2
 8004b96:	4819      	ldr	r0, [pc, #100]	; (8004bfc <ad9959_io_init+0x84>)
 8004b98:	f001 fab8 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_UPDATE_0;
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	2120      	movs	r1, #32
 8004ba0:	4816      	ldr	r0, [pc, #88]	; (8004bfc <ad9959_io_init+0x84>)
 8004ba2:	f001 fab3 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_PS0_0;
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004bac:	4813      	ldr	r0, [pc, #76]	; (8004bfc <ad9959_io_init+0x84>)
 8004bae:	f001 faad 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_PS1_0;
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	2140      	movs	r1, #64	; 0x40
 8004bb6:	4811      	ldr	r0, [pc, #68]	; (8004bfc <ad9959_io_init+0x84>)
 8004bb8:	f001 faa8 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_PS2_0;
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	2110      	movs	r1, #16
 8004bc0:	480e      	ldr	r0, [pc, #56]	; (8004bfc <ad9959_io_init+0x84>)
 8004bc2:	f001 faa3 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_PS3_0;
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	2104      	movs	r1, #4
 8004bca:	480c      	ldr	r0, [pc, #48]	; (8004bfc <ad9959_io_init+0x84>)
 8004bcc:	f001 fa9e 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_SDIO0_0;
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	2101      	movs	r1, #1
 8004bd4:	4809      	ldr	r0, [pc, #36]	; (8004bfc <ad9959_io_init+0x84>)
 8004bd6:	f001 fa99 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_SDIO1_0;
 8004bda:	2200      	movs	r2, #0
 8004bdc:	2120      	movs	r1, #32
 8004bde:	4808      	ldr	r0, [pc, #32]	; (8004c00 <ad9959_io_init+0x88>)
 8004be0:	f001 fa94 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_SDIO2_0;
 8004be4:	2200      	movs	r2, #0
 8004be6:	2110      	movs	r1, #16
 8004be8:	4805      	ldr	r0, [pc, #20]	; (8004c00 <ad9959_io_init+0x88>)
 8004bea:	f001 fa8f 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_SDIO3_0;
 8004bee:	2200      	movs	r2, #0
 8004bf0:	2140      	movs	r1, #64	; 0x40
 8004bf2:	4803      	ldr	r0, [pc, #12]	; (8004c00 <ad9959_io_init+0x88>)
 8004bf4:	f001 fa8a 	bl	800610c <HAL_GPIO_WritePin>
}
 8004bf8:	bf00      	nop
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40021400 	.word	0x40021400
 8004c00:	40021000 	.word	0x40021000

08004c04 <ad9959_io_update>:

/**
 * @brief AD9959IO
 * */
void ad9959_io_update(void) {
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0
    AD9959_UPDATE_0;
 8004c08:	2200      	movs	r2, #0
 8004c0a:	2120      	movs	r1, #32
 8004c0c:	480a      	ldr	r0, [pc, #40]	; (8004c38 <ad9959_io_update+0x34>)
 8004c0e:	f001 fa7d 	bl	800610c <HAL_GPIO_WritePin>
    ad9959_delay(2);
 8004c12:	2002      	movs	r0, #2
 8004c14:	f7ff ff53 	bl	8004abe <ad9959_delay>
    AD9959_UPDATE_1;
 8004c18:	2201      	movs	r2, #1
 8004c1a:	2120      	movs	r1, #32
 8004c1c:	4806      	ldr	r0, [pc, #24]	; (8004c38 <ad9959_io_update+0x34>)
 8004c1e:	f001 fa75 	bl	800610c <HAL_GPIO_WritePin>
    ad9959_delay(4);
 8004c22:	2004      	movs	r0, #4
 8004c24:	f7ff ff4b 	bl	8004abe <ad9959_delay>
    AD9959_UPDATE_0;
 8004c28:	2200      	movs	r2, #0
 8004c2a:	2120      	movs	r1, #32
 8004c2c:	4802      	ldr	r0, [pc, #8]	; (8004c38 <ad9959_io_update+0x34>)
 8004c2e:	f001 fa6d 	bl	800610c <HAL_GPIO_WritePin>
}
 8004c32:	bf00      	nop
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	40021400 	.word	0x40021400

08004c3c <ad9959_write_data>:
 * @param number_of_registers 
 * @param register_data 
 * @param update IO
 * */
void ad9959_write_data(AD9959_REG_ADDR register_address, uint8_t number_of_registers, const uint8_t *register_data,bool update)
    {
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	603a      	str	r2, [r7, #0]
 8004c44:	461a      	mov	r2, r3
 8004c46:	4603      	mov	r3, r0
 8004c48:	71fb      	strb	r3, [r7, #7]
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	71bb      	strb	r3, [r7, #6]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	717b      	strb	r3, [r7, #5]
    uint8_t ControlValue = 0;
 8004c52:	2300      	movs	r3, #0
 8004c54:	73fb      	strb	r3, [r7, #15]
    uint8_t ValueToWrite = 0;
 8004c56:	2300      	movs	r3, #0
 8004c58:	73bb      	strb	r3, [r7, #14]
    uint8_t RegisterIndex = 0;
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	737b      	strb	r3, [r7, #13]
    uint8_t i = 0;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	733b      	strb	r3, [r7, #12]

    assert_param(IS_AD9959_REG_ADDR(register_address));//


    ControlValue = register_address;
 8004c62:	79fb      	ldrb	r3, [r7, #7]
 8004c64:	73fb      	strb	r3, [r7, #15]
//
    AD9959_SCLK_0;
 8004c66:	2200      	movs	r2, #0
 8004c68:	2102      	movs	r1, #2
 8004c6a:	483c      	ldr	r0, [pc, #240]	; (8004d5c <ad9959_write_data+0x120>)
 8004c6c:	f001 fa4e 	bl	800610c <HAL_GPIO_WritePin>
    AD9959_CS_0;
 8004c70:	2200      	movs	r2, #0
 8004c72:	2108      	movs	r1, #8
 8004c74:	4839      	ldr	r0, [pc, #228]	; (8004d5c <ad9959_write_data+0x120>)
 8004c76:	f001 fa49 	bl	800610c <HAL_GPIO_WritePin>
    for (i = 0; i < 8; i++) {
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	733b      	strb	r3, [r7, #12]
 8004c7e:	e01e      	b.n	8004cbe <ad9959_write_data+0x82>
        AD9959_SCLK_0;
 8004c80:	2200      	movs	r2, #0
 8004c82:	2102      	movs	r1, #2
 8004c84:	4835      	ldr	r0, [pc, #212]	; (8004d5c <ad9959_write_data+0x120>)
 8004c86:	f001 fa41 	bl	800610c <HAL_GPIO_WritePin>
        if (0x80 == (ControlValue & 0x80))
 8004c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	da05      	bge.n	8004c9e <ad9959_write_data+0x62>
            AD9959_SDIO0_1;
 8004c92:	2201      	movs	r2, #1
 8004c94:	2101      	movs	r1, #1
 8004c96:	4831      	ldr	r0, [pc, #196]	; (8004d5c <ad9959_write_data+0x120>)
 8004c98:	f001 fa38 	bl	800610c <HAL_GPIO_WritePin>
 8004c9c:	e004      	b.n	8004ca8 <ad9959_write_data+0x6c>
        else
            AD9959_SDIO0_0;
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	482e      	ldr	r0, [pc, #184]	; (8004d5c <ad9959_write_data+0x120>)
 8004ca4:	f001 fa32 	bl	800610c <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8004ca8:	2201      	movs	r2, #1
 8004caa:	2102      	movs	r1, #2
 8004cac:	482b      	ldr	r0, [pc, #172]	; (8004d5c <ad9959_write_data+0x120>)
 8004cae:	f001 fa2d 	bl	800610c <HAL_GPIO_WritePin>
        ControlValue <<= 1;
 8004cb2:	7bfb      	ldrb	r3, [r7, #15]
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < 8; i++) {
 8004cb8:	7b3b      	ldrb	r3, [r7, #12]
 8004cba:	3301      	adds	r3, #1
 8004cbc:	733b      	strb	r3, [r7, #12]
 8004cbe:	7b3b      	ldrb	r3, [r7, #12]
 8004cc0:	2b07      	cmp	r3, #7
 8004cc2:	d9dd      	bls.n	8004c80 <ad9959_write_data+0x44>
    }
    AD9959_SCLK_0;
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	2102      	movs	r1, #2
 8004cc8:	4824      	ldr	r0, [pc, #144]	; (8004d5c <ad9959_write_data+0x120>)
 8004cca:	f001 fa1f 	bl	800610c <HAL_GPIO_WritePin>
//
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 8004cce:	2300      	movs	r3, #0
 8004cd0:	737b      	strb	r3, [r7, #13]
 8004cd2:	e031      	b.n	8004d38 <ad9959_write_data+0xfc>
    {
        ValueToWrite = register_data[RegisterIndex];
 8004cd4:	7b7b      	ldrb	r3, [r7, #13]
 8004cd6:	683a      	ldr	r2, [r7, #0]
 8004cd8:	4413      	add	r3, r2
 8004cda:	781b      	ldrb	r3, [r3, #0]
 8004cdc:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8004cde:	2300      	movs	r3, #0
 8004ce0:	733b      	strb	r3, [r7, #12]
 8004ce2:	e01e      	b.n	8004d22 <ad9959_write_data+0xe6>
            AD9959_SCLK_0;
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	2102      	movs	r1, #2
 8004ce8:	481c      	ldr	r0, [pc, #112]	; (8004d5c <ad9959_write_data+0x120>)
 8004cea:	f001 fa0f 	bl	800610c <HAL_GPIO_WritePin>
            if (0x80 == (ValueToWrite & 0x80))
 8004cee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	da05      	bge.n	8004d02 <ad9959_write_data+0xc6>
                AD9959_SDIO0_1;
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	2101      	movs	r1, #1
 8004cfa:	4818      	ldr	r0, [pc, #96]	; (8004d5c <ad9959_write_data+0x120>)
 8004cfc:	f001 fa06 	bl	800610c <HAL_GPIO_WritePin>
 8004d00:	e004      	b.n	8004d0c <ad9959_write_data+0xd0>
            else
                AD9959_SDIO0_0;
 8004d02:	2200      	movs	r2, #0
 8004d04:	2101      	movs	r1, #1
 8004d06:	4815      	ldr	r0, [pc, #84]	; (8004d5c <ad9959_write_data+0x120>)
 8004d08:	f001 fa00 	bl	800610c <HAL_GPIO_WritePin>
            AD9959_SCLK_1;
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	2102      	movs	r1, #2
 8004d10:	4812      	ldr	r0, [pc, #72]	; (8004d5c <ad9959_write_data+0x120>)
 8004d12:	f001 f9fb 	bl	800610c <HAL_GPIO_WritePin>
            ValueToWrite <<= 1;
 8004d16:	7bbb      	ldrb	r3, [r7, #14]
 8004d18:	005b      	lsls	r3, r3, #1
 8004d1a:	73bb      	strb	r3, [r7, #14]
        for (i = 0; i < 8; i++) {
 8004d1c:	7b3b      	ldrb	r3, [r7, #12]
 8004d1e:	3301      	adds	r3, #1
 8004d20:	733b      	strb	r3, [r7, #12]
 8004d22:	7b3b      	ldrb	r3, [r7, #12]
 8004d24:	2b07      	cmp	r3, #7
 8004d26:	d9dd      	bls.n	8004ce4 <ad9959_write_data+0xa8>
        }
        AD9959_SCLK_0;
 8004d28:	2200      	movs	r2, #0
 8004d2a:	2102      	movs	r1, #2
 8004d2c:	480b      	ldr	r0, [pc, #44]	; (8004d5c <ad9959_write_data+0x120>)
 8004d2e:	f001 f9ed 	bl	800610c <HAL_GPIO_WritePin>
    for (RegisterIndex = 0; RegisterIndex < number_of_registers; RegisterIndex++)
 8004d32:	7b7b      	ldrb	r3, [r7, #13]
 8004d34:	3301      	adds	r3, #1
 8004d36:	737b      	strb	r3, [r7, #13]
 8004d38:	7b7a      	ldrb	r2, [r7, #13]
 8004d3a:	79bb      	ldrb	r3, [r7, #6]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d3c9      	bcc.n	8004cd4 <ad9959_write_data+0x98>
    }
    if (update) ad9959_io_update();
 8004d40:	797b      	ldrb	r3, [r7, #5]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d001      	beq.n	8004d4a <ad9959_write_data+0x10e>
 8004d46:	f7ff ff5d 	bl	8004c04 <ad9959_io_update>
    AD9959_CS_1;
 8004d4a:	2201      	movs	r2, #1
 8004d4c:	2108      	movs	r1, #8
 8004d4e:	4803      	ldr	r0, [pc, #12]	; (8004d5c <ad9959_write_data+0x120>)
 8004d50:	f001 f9dc 	bl	800610c <HAL_GPIO_WritePin>
}
 8004d54:	bf00      	nop
 8004d56:	3710      	adds	r7, #16
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40021400 	.word	0x40021400

08004d60 <ad9959_write_phase>:
/**
 * @brief 
 * @param channel 
 * @param phase  14bit 0~16383(0~360)
 * */
void ad9959_write_phase(AD9959_CHANNEL channel, uint16_t phase) {
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b084      	sub	sp, #16
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	4603      	mov	r3, r0
 8004d68:	460a      	mov	r2, r1
 8004d6a:	71fb      	strb	r3, [r7, #7]
 8004d6c:	4613      	mov	r3, r2
 8004d6e:	80bb      	strh	r3, [r7, #4]
    uint8_t cs_data = channel;
 8004d70:	79fb      	ldrb	r3, [r7, #7]
 8004d72:	73fb      	strb	r3, [r7, #15]
    assert_param(IS_AD9959_CHANNEL(channel));//

    CPOW0_DATA[1] = (uint8_t) phase;
 8004d74:	88bb      	ldrh	r3, [r7, #4]
 8004d76:	b2da      	uxtb	r2, r3
 8004d78:	4b0c      	ldr	r3, [pc, #48]	; (8004dac <ad9959_write_phase+0x4c>)
 8004d7a:	705a      	strb	r2, [r3, #1]
    CPOW0_DATA[0] = (uint8_t) (phase >> 8);
 8004d7c:	88bb      	ldrh	r3, [r7, #4]
 8004d7e:	0a1b      	lsrs	r3, r3, #8
 8004d80:	b29b      	uxth	r3, r3
 8004d82:	b2da      	uxtb	r2, r3
 8004d84:	4b09      	ldr	r3, [pc, #36]	; (8004dac <ad9959_write_phase+0x4c>)
 8004d86:	701a      	strb	r2, [r3, #0]
    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 8004d88:	f107 020f 	add.w	r2, r7, #15
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	2101      	movs	r1, #1
 8004d90:	2000      	movs	r0, #0
 8004d92:	f7ff ff53 	bl	8004c3c <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CPOW0, 2, CPOW0_DATA, 1);
 8004d96:	2301      	movs	r3, #1
 8004d98:	4a04      	ldr	r2, [pc, #16]	; (8004dac <ad9959_write_phase+0x4c>)
 8004d9a:	2102      	movs	r1, #2
 8004d9c:	2005      	movs	r0, #5
 8004d9e:	f7ff ff4d 	bl	8004c3c <ad9959_write_data>

}
 8004da2:	bf00      	nop
 8004da4:	3710      	adds	r7, #16
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	200035b0 	.word	0x200035b0

08004db0 <ad9959_write_frequency>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  ( 1 ~ 200000000Hz)
 * */
void ad9959_write_frequency(AD9959_CHANNEL channel, uint32_t Freq) {
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b086      	sub	sp, #24
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	4603      	mov	r3, r0
 8004db8:	6039      	str	r1, [r7, #0]
 8004dba:	71fb      	strb	r3, [r7, #7]
    uint8_t CFTW0_DATA[4] = {0x00, 0x00, 0x00, 0x00};    //
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	613b      	str	r3, [r7, #16]
    uint32_t frequency;
    uint8_t cs_data = channel;
 8004dc0:	79fb      	ldrb	r3, [r7, #7]
 8004dc2:	73fb      	strb	r3, [r7, #15]

    assert_param(IS_AD9959_CHANNEL(channel));//


    frequency = (uint32_t) Freq * 8.589934592;       //  8.589934592=(2^32)/500000000 500M=25M*20()
 8004dc4:	6838      	ldr	r0, [r7, #0]
 8004dc6:	f7fb fb9d 	bl	8000504 <__aeabi_ui2d>
 8004dca:	a317      	add	r3, pc, #92	; (adr r3, 8004e28 <ad9959_write_frequency+0x78>)
 8004dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dd0:	f7fb fc12 	bl	80005f8 <__aeabi_dmul>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	4610      	mov	r0, r2
 8004dda:	4619      	mov	r1, r3
 8004ddc:	f7fb fee4 	bl	8000ba8 <__aeabi_d2uiz>
 8004de0:	4603      	mov	r3, r0
 8004de2:	617b      	str	r3, [r7, #20]
    CFTW0_DATA[3] = (uint8_t) frequency;
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	74fb      	strb	r3, [r7, #19]
    CFTW0_DATA[2] = (uint8_t) (frequency >> 8);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	0a1b      	lsrs	r3, r3, #8
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	74bb      	strb	r3, [r7, #18]
    CFTW0_DATA[1] = (uint8_t) (frequency >> 16);
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	0c1b      	lsrs	r3, r3, #16
 8004df6:	b2db      	uxtb	r3, r3
 8004df8:	747b      	strb	r3, [r7, #17]
    CFTW0_DATA[0] = (uint8_t) (frequency >> 24);
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	0e1b      	lsrs	r3, r3, #24
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	743b      	strb	r3, [r7, #16]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 8004e02:	f107 020f 	add.w	r2, r7, #15
 8004e06:	2301      	movs	r3, #1
 8004e08:	2101      	movs	r1, #1
 8004e0a:	2000      	movs	r0, #0
 8004e0c:	f7ff ff16 	bl	8004c3c <ad9959_write_data>
    ad9959_write_data(AD9959_REG_CFTW0, 4, CFTW0_DATA, 1);
 8004e10:	f107 0210 	add.w	r2, r7, #16
 8004e14:	2301      	movs	r3, #1
 8004e16:	2104      	movs	r1, #4
 8004e18:	2004      	movs	r0, #4
 8004e1a:	f7ff ff0f 	bl	8004c3c <ad9959_write_data>


}
 8004e1e:	bf00      	nop
 8004e20:	3718      	adds	r7, #24
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
 8004e26:	bf00      	nop
 8004e28:	e826d695 	.word	0xe826d695
 8004e2c:	40212e0b 	.word	0x40212e0b

08004e30 <ad9959_write_amplitude>:
/**
 * @brief 
 * @param channel 
 * @param amplitude  10bit 0~1023(0 ~ 530mV)
 * */
void ad9959_write_amplitude(AD9959_CHANNEL channel, uint16_t amplitude) {
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	4603      	mov	r3, r0
 8004e38:	460a      	mov	r2, r1
 8004e3a:	71fb      	strb	r3, [r7, #7]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	80bb      	strh	r3, [r7, #4]
    uint8_t ACR_DATA[3] = {0x00, 0x00, 0x00};//default Value = 0x--0000 Rest = 18.91/Iout
 8004e40:	4a14      	ldr	r2, [pc, #80]	; (8004e94 <ad9959_write_amplitude+0x64>)
 8004e42:	f107 030c 	add.w	r3, r7, #12
 8004e46:	6812      	ldr	r2, [r2, #0]
 8004e48:	4611      	mov	r1, r2
 8004e4a:	8019      	strh	r1, [r3, #0]
 8004e4c:	3302      	adds	r3, #2
 8004e4e:	0c12      	lsrs	r2, r2, #16
 8004e50:	701a      	strb	r2, [r3, #0]
    uint8_t cs_data = channel;
 8004e52:	79fb      	ldrb	r3, [r7, #7]
 8004e54:	72fb      	strb	r3, [r7, #11]

    assert_param(IS_AD9959_CHANNEL(channel));//

    amplitude = amplitude | 0x1000;
 8004e56:	88bb      	ldrh	r3, [r7, #4]
 8004e58:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004e5c:	80bb      	strh	r3, [r7, #4]
    ACR_DATA[2] = (uint8_t) amplitude;
 8004e5e:	88bb      	ldrh	r3, [r7, #4]
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	73bb      	strb	r3, [r7, #14]
    ACR_DATA[1] = (uint8_t) (amplitude >> 8);
 8004e64:	88bb      	ldrh	r3, [r7, #4]
 8004e66:	0a1b      	lsrs	r3, r3, #8
 8004e68:	b29b      	uxth	r3, r3
 8004e6a:	b2db      	uxtb	r3, r3
 8004e6c:	737b      	strb	r3, [r7, #13]

    ad9959_write_data(AD9959_REG_CSR, 1, &cs_data, 1);
 8004e6e:	f107 020b 	add.w	r2, r7, #11
 8004e72:	2301      	movs	r3, #1
 8004e74:	2101      	movs	r1, #1
 8004e76:	2000      	movs	r0, #0
 8004e78:	f7ff fee0 	bl	8004c3c <ad9959_write_data>
    ad9959_write_data(AD9959_REG_ACR, 3, ACR_DATA, 1);
 8004e7c:	f107 020c 	add.w	r2, r7, #12
 8004e80:	2301      	movs	r3, #1
 8004e82:	2103      	movs	r1, #3
 8004e84:	2006      	movs	r0, #6
 8004e86:	f7ff fed9 	bl	8004c3c <ad9959_write_data>

}
 8004e8a:	bf00      	nop
 8004e8c:	3710      	adds	r7, #16
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	0800f9d8 	.word	0x0800f9d8

08004e98 <ADS8688_Init>:

ADS8688 ads8688;
/*
 * INITIALISATION
 */
uint8_t ADS8688_Init(ADS8688 *ads, SPI_HandleTypeDef *spiHandle, GPIO_TypeDef *csPinBank, uint16_t csPin) {
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b086      	sub	sp, #24
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	60f8      	str	r0, [r7, #12]
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	607a      	str	r2, [r7, #4]
 8004ea4:	807b      	strh	r3, [r7, #2]
/* Store interface parameters in struct */
	ads->spiHandle 		= spiHandle;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	601a      	str	r2, [r3, #0]
	ads->csPinBank 	= csPinBank;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	605a      	str	r2, [r3, #4]
	ads->csPin 		= csPin;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	887a      	ldrh	r2, [r7, #2]
 8004eb6:	811a      	strh	r2, [r3, #8]

	uint8_t ads_data[2] = {0};
 8004eb8:	2300      	movs	r3, #0
 8004eba:	82bb      	strh	r3, [r7, #20]
	uint8_t state = 0;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	75fb      	strb	r3, [r7, #23]
	// reset all registers to default
	state += ADS_Cmd_Write(ads, RST, ads_data);
 8004ec0:	f107 0314 	add.w	r3, r7, #20
 8004ec4:	461a      	mov	r2, r3
 8004ec6:	2185      	movs	r1, #133	; 0x85
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 f8a7 	bl	800501c <ADS_Cmd_Write>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	7dfb      	ldrb	r3, [r7, #23]
 8004ed4:	4413      	add	r3, r2
 8004ed6:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(100);
 8004ed8:	2064      	movs	r0, #100	; 0x64
 8004eda:	f000 fa27 	bl	800532c <HAL_Delay>
	// send a no_op message to the ADS to enter IDLE mode
	state += ADS_Cmd_Write(ads, CONT, ads_data);
 8004ede:	f107 0314 	add.w	r3, r7, #20
 8004ee2:	461a      	mov	r2, r3
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	68f8      	ldr	r0, [r7, #12]
 8004ee8:	f000 f898 	bl	800501c <ADS_Cmd_Write>
 8004eec:	4603      	mov	r3, r0
 8004eee:	461a      	mov	r2, r3
 8004ef0:	7dfb      	ldrb	r3, [r7, #23]
 8004ef2:	4413      	add	r3, r2
 8004ef4:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004ef6:	200a      	movs	r0, #10
 8004ef8:	f000 fa18 	bl	800532c <HAL_Delay>
	// enable auto transmit for all inputs(datasheet page 54) or as many as you want
	// if you want only some of the inputs enabled, make sure to power down the unused ones
	ads_data[0] = 0x01;
 8004efc:	2301      	movs	r3, #1
 8004efe:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, AUTO_SEQ_EN, ads_data);
 8004f00:	f107 0314 	add.w	r3, r7, #20
 8004f04:	461a      	mov	r2, r3
 8004f06:	2101      	movs	r1, #1
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 f84c 	bl	8004fa6 <ADS_Prog_Write>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	461a      	mov	r2, r3
 8004f12:	7dfb      	ldrb	r3, [r7, #23]
 8004f14:	4413      	add	r3, r2
 8004f16:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004f18:	200a      	movs	r0, #10
 8004f1a:	f000 fa07 	bl	800532c <HAL_Delay>
	ads_data[0] = 0xfe;
 8004f1e:	23fe      	movs	r3, #254	; 0xfe
 8004f20:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_PWRDN, ads_data);
 8004f22:	f107 0314 	add.w	r3, r7, #20
 8004f26:	461a      	mov	r2, r3
 8004f28:	2102      	movs	r1, #2
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 f83b 	bl	8004fa6 <ADS_Prog_Write>
 8004f30:	4603      	mov	r3, r0
 8004f32:	461a      	mov	r2, r3
 8004f34:	7dfb      	ldrb	r3, [r7, #23]
 8004f36:	4413      	add	r3, r2
 8004f38:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004f3a:	200a      	movs	r0, #10
 8004f3c:	f000 f9f6 	bl	800532c <HAL_Delay>
	// set the desired features such as device id (if multiple devices are used), alarm enable/disable and output format
	ads_data[0] = 0x03; // here i chose id = 0, alarm = disabled and SDO_format = 3 (datasheet page 56)
 8004f40:	2303      	movs	r3, #3
 8004f42:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, FEATURE_SELECT, ads_data);
 8004f44:	f107 0314 	add.w	r3, r7, #20
 8004f48:	461a      	mov	r2, r3
 8004f4a:	2103      	movs	r1, #3
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f000 f82a 	bl	8004fa6 <ADS_Prog_Write>
 8004f52:	4603      	mov	r3, r0
 8004f54:	461a      	mov	r2, r3
 8004f56:	7dfb      	ldrb	r3, [r7, #23]
 8004f58:	4413      	add	r3, r2
 8004f5a:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004f5c:	200a      	movs	r0, #10
 8004f5e:	f000 f9e5 	bl	800532c <HAL_Delay>
	// set all channels ranges(page 57)
	// 0x05 -> Input range is set to 0 to 2.5 x VREF (for VREF=5 volts, this means 0-10 volts range)
	// 0x06 -> Input range is set to 0 to 1.25 x VREF (for VREF=5 volts, this means 0-5 volts range)
	ads_data[0] = 0x00;
 8004f62:	2300      	movs	r3, #0
 8004f64:	753b      	strb	r3, [r7, #20]
	state += ADS_Prog_Write(ads, CHN_0_RANGE, ads_data);
 8004f66:	f107 0314 	add.w	r3, r7, #20
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	2105      	movs	r1, #5
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 f819 	bl	8004fa6 <ADS_Prog_Write>
 8004f74:	4603      	mov	r3, r0
 8004f76:	461a      	mov	r2, r3
 8004f78:	7dfb      	ldrb	r3, [r7, #23]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	75fb      	strb	r3, [r7, #23]
	HAL_Delay(10);
 8004f7e:	200a      	movs	r0, #10
 8004f80:	f000 f9d4 	bl	800532c <HAL_Delay>
//	ads_data[0] = 0x00;
//	state += ADS_Prog_Write(ads, CHN_1_RANGE, ads_data);
//	HAL_Delay(10);
	// start the auto transmission by entering the appropriate state
	state += ADS_Cmd_Write(ads, AUTO_RST, ads_data);
 8004f84:	f107 0314 	add.w	r3, r7, #20
 8004f88:	461a      	mov	r2, r3
 8004f8a:	21a0      	movs	r1, #160	; 0xa0
 8004f8c:	68f8      	ldr	r0, [r7, #12]
 8004f8e:	f000 f845 	bl	800501c <ADS_Cmd_Write>
 8004f92:	4603      	mov	r3, r0
 8004f94:	461a      	mov	r2, r3
 8004f96:	7dfb      	ldrb	r3, [r7, #23]
 8004f98:	4413      	add	r3, r2
 8004f9a:	75fb      	strb	r3, [r7, #23]

	return state;
 8004f9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3718      	adds	r7, #24
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}

08004fa6 <ADS_Prog_Write>:
	data[1] = rxbuf[3];
	return ret;
}

// after the write, data should contain the data (byte) written to the addressed register (check equality for evaluation)
HAL_StatusTypeDef ADS_Prog_Write(ADS8688 *ads, uint8_t addr, uint8_t *data) {
 8004fa6:	b580      	push	{r7, lr}
 8004fa8:	b088      	sub	sp, #32
 8004faa:	af02      	add	r7, sp, #8
 8004fac:	60f8      	str	r0, [r7, #12]
 8004fae:	460b      	mov	r3, r1
 8004fb0:	607a      	str	r2, [r7, #4]
 8004fb2:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {data[0], (addr << 1 | 0x01)}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	781b      	ldrb	r3, [r3, #0]
 8004fb8:	753b      	strb	r3, [r7, #20]
 8004fba:	7afb      	ldrb	r3, [r7, #11]
 8004fbc:	005b      	lsls	r3, r3, #1
 8004fbe:	b25b      	sxtb	r3, r3
 8004fc0:	f043 0301 	orr.w	r3, r3, #1
 8004fc4:	b25b      	sxtb	r3, r3
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6858      	ldr	r0, [r3, #4]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	891b      	ldrh	r3, [r3, #8]
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	f001 f899 	bl	800610c <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6818      	ldr	r0, [r3, #0]
 8004fde:	f107 0210 	add.w	r2, r7, #16
 8004fe2:	f107 0114 	add.w	r1, r7, #20
 8004fe6:	230a      	movs	r3, #10
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	2302      	movs	r3, #2
 8004fec:	f001 ff0d 	bl	8006e0a <HAL_SPI_TransmitReceive>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6858      	ldr	r0, [r3, #4]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	891b      	ldrh	r3, [r3, #8]
 8004ffc:	2201      	movs	r2, #1
 8004ffe:	4619      	mov	r1, r3
 8005000:	f001 f884 	bl	800610c <HAL_GPIO_WritePin>

	data[0] = rxbuf[3];
 8005004:	7cfa      	ldrb	r2, [r7, #19]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	701a      	strb	r2, [r3, #0]
	data[1] = 0x00;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	3301      	adds	r3, #1
 800500e:	2200      	movs	r2, #0
 8005010:	701a      	strb	r2, [r3, #0]
	return ret;
 8005012:	7dfb      	ldrb	r3, [r7, #23]
}
 8005014:	4618      	mov	r0, r3
 8005016:	3718      	adds	r7, #24
 8005018:	46bd      	mov	sp, r7
 800501a:	bd80      	pop	{r7, pc}

0800501c <ADS_Cmd_Write>:

HAL_StatusTypeDef ADS_Cmd_Write(ADS8688 *ads, uint8_t cmd, uint8_t *data) {
 800501c:	b580      	push	{r7, lr}
 800501e:	b088      	sub	sp, #32
 8005020:	af02      	add	r7, sp, #8
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	460b      	mov	r3, r1
 8005026:	607a      	str	r2, [r7, #4]
 8005028:	72fb      	strb	r3, [r7, #11]
	HAL_StatusTypeDef ret;
	uint8_t txbuf[2] = {0x00,cmd}; // [15:9]->address[6:0], [8]->1, [7:0]->data[7:0] (stm32 uses little endian so reverse it)
 800502a:	2300      	movs	r3, #0
 800502c:	753b      	strb	r3, [r7, #20]
 800502e:	7afb      	ldrb	r3, [r7, #11]
 8005030:	757b      	strb	r3, [r7, #21]
	uint8_t rxbuf[4];

	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_RESET);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	6858      	ldr	r0, [r3, #4]
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	891b      	ldrh	r3, [r3, #8]
 800503a:	2200      	movs	r2, #0
 800503c:	4619      	mov	r1, r3
 800503e:	f001 f865 	bl	800610c <HAL_GPIO_WritePin>
	ret = HAL_SPI_TransmitReceive(ads->spiHandle, txbuf, rxbuf, 2, 10);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	6818      	ldr	r0, [r3, #0]
 8005046:	f107 0210 	add.w	r2, r7, #16
 800504a:	f107 0114 	add.w	r1, r7, #20
 800504e:	230a      	movs	r3, #10
 8005050:	9300      	str	r3, [sp, #0]
 8005052:	2302      	movs	r3, #2
 8005054:	f001 fed9 	bl	8006e0a <HAL_SPI_TransmitReceive>
 8005058:	4603      	mov	r3, r0
 800505a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(ads->csPinBank, ads->csPin, GPIO_PIN_SET);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6858      	ldr	r0, [r3, #4]
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	891b      	ldrh	r3, [r3, #8]
 8005064:	2201      	movs	r2, #1
 8005066:	4619      	mov	r1, r3
 8005068:	f001 f850 	bl	800610c <HAL_GPIO_WritePin>

	data[0] = rxbuf[2];
 800506c:	7cba      	ldrb	r2, [r7, #18]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	701a      	strb	r2, [r3, #0]
	data[1] = rxbuf[3];
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	3301      	adds	r3, #1
 8005076:	7cfa      	ldrb	r2, [r7, #19]
 8005078:	701a      	strb	r2, [r3, #0]
	return ret;
 800507a:	7dfb      	ldrb	r3, [r7, #23]
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <print>:
/**
 * @brief  
 * @retval None
 **/
void print(UART_HandleTypeDef* huart, const char* buf, ...)
{
 8005084:	b40e      	push	{r1, r2, r3}
 8005086:	b580      	push	{r7, lr}
 8005088:	f6ad 0d14 	subw	sp, sp, #2068	; 0x814
 800508c:	af00      	add	r7, sp, #0
 800508e:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 8005092:	f6a3 030c 	subw	r3, r3, #2060	; 0x80c
 8005096:	6018      	str	r0, [r3, #0]
  char str[RxBufferSize] = {0};
 8005098:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 800509c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 80050a0:	2200      	movs	r2, #0
 80050a2:	601a      	str	r2, [r3, #0]
 80050a4:	3304      	adds	r3, #4
 80050a6:	f240 72fc 	movw	r2, #2044	; 0x7fc
 80050aa:	2100      	movs	r1, #0
 80050ac:	4618      	mov	r0, r3
 80050ae:	f005 ff8b 	bl	800afc8 <memset>
  va_list v;
  va_start(v, buf);
 80050b2:	f507 6202 	add.w	r2, r7, #2080	; 0x820
 80050b6:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80050ba:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80050be:	601a      	str	r2, [r3, #0]
  vsprintf(str, buf, v); 	//sprintf
 80050c0:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80050c4:	f6a3 0304 	subw	r3, r3, #2052	; 0x804
 80050c8:	f107 0010 	add.w	r0, r7, #16
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	f8d7 181c 	ldr.w	r1, [r7, #2076]	; 0x81c
 80050d2:	f007 fd17 	bl	800cb04 <vsiprintf>
  HAL_UART_Transmit(huart,(uint8_t*)str,strlen(str),0xffffffff);
 80050d6:	f107 0310 	add.w	r3, r7, #16
 80050da:	4618      	mov	r0, r3
 80050dc:	f7fb f878 	bl	80001d0 <strlen>
 80050e0:	4603      	mov	r3, r0
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	f107 0110 	add.w	r1, r7, #16
 80050e8:	f507 6301 	add.w	r3, r7, #2064	; 0x810
 80050ec:	f6a3 000c 	subw	r0, r3, #2060	; 0x80c
 80050f0:	f04f 33ff 	mov.w	r3, #4294967295
 80050f4:	6800      	ldr	r0, [r0, #0]
 80050f6:	f002 fe44 	bl	8007d82 <HAL_UART_Transmit>
  va_end(v);
}
 80050fa:	bf00      	nop
 80050fc:	f607 0714 	addw	r7, r7, #2068	; 0x814
 8005100:	46bd      	mov	sp, r7
 8005102:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005106:	b003      	add	sp, #12
 8005108:	4770      	bx	lr
	...

0800510c <RxCallback>:

/**
 * @brief  ESP8266 
 * @retval None
 **/
void RxCallback(){
 800510c:	b580      	push	{r7, lr}
 800510e:	b086      	sub	sp, #24
 8005110:	af00      	add	r7, sp, #0
	UART_HandleTypeDef*  huart = wifi.huart; //ESP8266
 8005112:	4b44      	ldr	r3, [pc, #272]	; (8005224 <RxCallback+0x118>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	60bb      	str	r3, [r7, #8]

	/*  */
	if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) != RESET) {
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0310 	and.w	r3, r3, #16
 8005122:	2b10      	cmp	r3, #16
 8005124:	d179      	bne.n	800521a <RxCallback+0x10e>
		__HAL_UART_CLEAR_IDLEFLAG(huart); //IDLE
 8005126:	2300      	movs	r3, #0
 8005128:	603b      	str	r3, [r7, #0]
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	603b      	str	r3, [r7, #0]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	603b      	str	r3, [r7, #0]
 800513a:	683b      	ldr	r3, [r7, #0]
		HAL_UART_DMAStop(huart);          // DMA
 800513c:	68b8      	ldr	r0, [r7, #8]
 800513e:	f002 ff12 	bl	8007f66 <HAL_UART_DMAStop>

		// AckBuffer 
		int recv_end    = RxBufferSize - __HAL_DMA_GET_COUNTER(wifi.dma_rx); // 
 8005142:	4b38      	ldr	r3, [pc, #224]	; (8005224 <RxCallback+0x118>)
 8005144:	685b      	ldr	r3, [r3, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 800514e:	607b      	str	r3, [r7, #4]
		int recv_start  = recv_end % RxBufferSize;                      // 
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	425a      	negs	r2, r3
 8005154:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005158:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800515c:	bf58      	it	pl
 800515e:	4253      	negpl	r3, r2
 8005160:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 8005162:	e009      	b.n	8005178 <RxCallback+0x6c>
			recv_start = (recv_start + 1) % RxBufferSize;
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	3301      	adds	r3, #1
 8005168:	425a      	negs	r2, r3
 800516a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800516e:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8005172:	bf58      	it	pl
 8005174:	4253      	negpl	r3, r2
 8005176:	617b      	str	r3, [r7, #20]
		while(wifi.RxBuffer[recv_start] == 0) { //
 8005178:	4a2a      	ldr	r2, [pc, #168]	; (8005224 <RxCallback+0x118>)
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	4413      	add	r3, r2
 800517e:	330e      	adds	r3, #14
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d0ee      	beq.n	8005164 <RxCallback+0x58>
		}
		int index = recv_start;
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	613b      	str	r3, [r7, #16]
		int i;
		for(i=0; index != recv_end; i++)
 800518a:	2300      	movs	r3, #0
 800518c:	60fb      	str	r3, [r7, #12]
 800518e:	e01e      	b.n	80051ce <RxCallback+0xc2>
		{
			wifi.AckBuffer[i] = wifi.RxBuffer[index];
 8005190:	4a24      	ldr	r2, [pc, #144]	; (8005224 <RxCallback+0x118>)
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	4413      	add	r3, r2
 8005196:	330e      	adds	r3, #14
 8005198:	7819      	ldrb	r1, [r3, #0]
 800519a:	4a22      	ldr	r2, [pc, #136]	; (8005224 <RxCallback+0x118>)
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	4413      	add	r3, r2
 80051a0:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 80051a4:	460a      	mov	r2, r1
 80051a6:	701a      	strb	r2, [r3, #0]
			wifi.RxBuffer[index] = 0;
 80051a8:	4a1e      	ldr	r2, [pc, #120]	; (8005224 <RxCallback+0x118>)
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	4413      	add	r3, r2
 80051ae:	330e      	adds	r3, #14
 80051b0:	2200      	movs	r2, #0
 80051b2:	701a      	strb	r2, [r3, #0]
			index = (index+1)%RxBufferSize;
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	3301      	adds	r3, #1
 80051b8:	425a      	negs	r2, r3
 80051ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80051be:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80051c2:	bf58      	it	pl
 80051c4:	4253      	negpl	r3, r2
 80051c6:	613b      	str	r3, [r7, #16]
		for(i=0; index != recv_end; i++)
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	3301      	adds	r3, #1
 80051cc:	60fb      	str	r3, [r7, #12]
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d1dc      	bne.n	8005190 <RxCallback+0x84>
		}
		wifi.AckBuffer[i] = 0; //
 80051d6:	4a13      	ldr	r2, [pc, #76]	; (8005224 <RxCallback+0x118>)
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	4413      	add	r3, r2
 80051dc:	f603 030e 	addw	r3, r3, #2062	; 0x80e
 80051e0:	2200      	movs	r2, #0
 80051e2:	701a      	strb	r2, [r3, #0]

		//
		print(&huart3,"\r\n:\r\n");
 80051e4:	4910      	ldr	r1, [pc, #64]	; (8005228 <RxCallback+0x11c>)
 80051e6:	4811      	ldr	r0, [pc, #68]	; (800522c <RxCallback+0x120>)
 80051e8:	f7ff ff4c 	bl	8005084 <print>
		print(&huart3,"%s",wifi.AckBuffer);
 80051ec:	4a10      	ldr	r2, [pc, #64]	; (8005230 <RxCallback+0x124>)
 80051ee:	4911      	ldr	r1, [pc, #68]	; (8005234 <RxCallback+0x128>)
 80051f0:	480e      	ldr	r0, [pc, #56]	; (800522c <RxCallback+0x120>)
 80051f2:	f7ff ff47 	bl	8005084 <print>
		//
		if(wifi.uart_state == Sent) {	//
 80051f6:	4b0b      	ldr	r3, [pc, #44]	; (8005224 <RxCallback+0x118>)
 80051f8:	7b5b      	ldrb	r3, [r3, #13]
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d102      	bne.n	8005204 <RxCallback+0xf8>
			wifi.uart_state = Idle; 	//
 80051fe:	4b09      	ldr	r3, [pc, #36]	; (8005224 <RxCallback+0x118>)
 8005200:	2200      	movs	r2, #0
 8005202:	735a      	strb	r2, [r3, #13]
		//for(;;); //TODO:

		}

		/* DMA */
		__HAL_DMA_SET_COUNTER(wifi.dma_rx, 0);
 8005204:	4b07      	ldr	r3, [pc, #28]	; (8005224 <RxCallback+0x118>)
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	2200      	movs	r2, #0
 800520c:	605a      	str	r2, [r3, #4]
		HAL_UART_Receive_DMA(huart, (uint8_t*)wifi.RxBuffer, RxBufferSize);
 800520e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005212:	4909      	ldr	r1, [pc, #36]	; (8005238 <RxCallback+0x12c>)
 8005214:	68b8      	ldr	r0, [r7, #8]
 8005216:	f002 fe76 	bl	8007f06 <HAL_UART_Receive_DMA>
	}
}
 800521a:	bf00      	nop
 800521c:	3718      	adds	r7, #24
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}
 8005222:	bf00      	nop
 8005224:	200035c0 	.word	0x200035c0
 8005228:	0800f9dc 	.word	0x0800f9dc
 800522c:	200034c8 	.word	0x200034c8
 8005230:	20003dce 	.word	0x20003dce
 8005234:	0800f9e8 	.word	0x0800f9e8
 8005238:	200035ce 	.word	0x200035ce

0800523c <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
	RxCallback();
 8005240:	f7ff ff64 	bl	800510c <RxCallback>
}
 8005244:	bf00      	nop
 8005246:	bd80      	pop	{r7, pc}

08005248 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800524c:	4b0e      	ldr	r3, [pc, #56]	; (8005288 <HAL_Init+0x40>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a0d      	ldr	r2, [pc, #52]	; (8005288 <HAL_Init+0x40>)
 8005252:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005256:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005258:	4b0b      	ldr	r3, [pc, #44]	; (8005288 <HAL_Init+0x40>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a0a      	ldr	r2, [pc, #40]	; (8005288 <HAL_Init+0x40>)
 800525e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005262:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005264:	4b08      	ldr	r3, [pc, #32]	; (8005288 <HAL_Init+0x40>)
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a07      	ldr	r2, [pc, #28]	; (8005288 <HAL_Init+0x40>)
 800526a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800526e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005270:	2003      	movs	r0, #3
 8005272:	f000 f94f 	bl	8005514 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005276:	200f      	movs	r0, #15
 8005278:	f000 f808 	bl	800528c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800527c:	f7ff f87a 	bl	8004374 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	40023c00 	.word	0x40023c00

0800528c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b082      	sub	sp, #8
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005294:	4b12      	ldr	r3, [pc, #72]	; (80052e0 <HAL_InitTick+0x54>)
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	4b12      	ldr	r3, [pc, #72]	; (80052e4 <HAL_InitTick+0x58>)
 800529a:	781b      	ldrb	r3, [r3, #0]
 800529c:	4619      	mov	r1, r3
 800529e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80052a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80052a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 f967 	bl	800557e <HAL_SYSTICK_Config>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e00e      	b.n	80052d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2b0f      	cmp	r3, #15
 80052be:	d80a      	bhi.n	80052d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80052c0:	2200      	movs	r2, #0
 80052c2:	6879      	ldr	r1, [r7, #4]
 80052c4:	f04f 30ff 	mov.w	r0, #4294967295
 80052c8:	f000 f92f 	bl	800552a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80052cc:	4a06      	ldr	r2, [pc, #24]	; (80052e8 <HAL_InitTick+0x5c>)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80052d2:	2300      	movs	r3, #0
 80052d4:	e000      	b.n	80052d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3708      	adds	r7, #8
 80052dc:	46bd      	mov	sp, r7
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	20000000 	.word	0x20000000
 80052e4:	20000008 	.word	0x20000008
 80052e8:	20000004 	.word	0x20000004

080052ec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80052ec:	b480      	push	{r7}
 80052ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80052f0:	4b06      	ldr	r3, [pc, #24]	; (800530c <HAL_IncTick+0x20>)
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	461a      	mov	r2, r3
 80052f6:	4b06      	ldr	r3, [pc, #24]	; (8005310 <HAL_IncTick+0x24>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4413      	add	r3, r2
 80052fc:	4a04      	ldr	r2, [pc, #16]	; (8005310 <HAL_IncTick+0x24>)
 80052fe:	6013      	str	r3, [r2, #0]
}
 8005300:	bf00      	nop
 8005302:	46bd      	mov	sp, r7
 8005304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005308:	4770      	bx	lr
 800530a:	bf00      	nop
 800530c:	20000008 	.word	0x20000008
 8005310:	200045f8 	.word	0x200045f8

08005314 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005314:	b480      	push	{r7}
 8005316:	af00      	add	r7, sp, #0
  return uwTick;
 8005318:	4b03      	ldr	r3, [pc, #12]	; (8005328 <HAL_GetTick+0x14>)
 800531a:	681b      	ldr	r3, [r3, #0]
}
 800531c:	4618      	mov	r0, r3
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	200045f8 	.word	0x200045f8

0800532c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800532c:	b580      	push	{r7, lr}
 800532e:	b084      	sub	sp, #16
 8005330:	af00      	add	r7, sp, #0
 8005332:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005334:	f7ff ffee 	bl	8005314 <HAL_GetTick>
 8005338:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005344:	d005      	beq.n	8005352 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005346:	4b0a      	ldr	r3, [pc, #40]	; (8005370 <HAL_Delay+0x44>)
 8005348:	781b      	ldrb	r3, [r3, #0]
 800534a:	461a      	mov	r2, r3
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	4413      	add	r3, r2
 8005350:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005352:	bf00      	nop
 8005354:	f7ff ffde 	bl	8005314 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	68fa      	ldr	r2, [r7, #12]
 8005360:	429a      	cmp	r2, r3
 8005362:	d8f7      	bhi.n	8005354 <HAL_Delay+0x28>
  {
  }
}
 8005364:	bf00      	nop
 8005366:	bf00      	nop
 8005368:	3710      	adds	r7, #16
 800536a:	46bd      	mov	sp, r7
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	20000008 	.word	0x20000008

08005374 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f003 0307 	and.w	r3, r3, #7
 8005382:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005384:	4b0c      	ldr	r3, [pc, #48]	; (80053b8 <__NVIC_SetPriorityGrouping+0x44>)
 8005386:	68db      	ldr	r3, [r3, #12]
 8005388:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005390:	4013      	ands	r3, r2
 8005392:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800539c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80053a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80053a6:	4a04      	ldr	r2, [pc, #16]	; (80053b8 <__NVIC_SetPriorityGrouping+0x44>)
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	60d3      	str	r3, [r2, #12]
}
 80053ac:	bf00      	nop
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr
 80053b8:	e000ed00 	.word	0xe000ed00

080053bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80053c0:	4b04      	ldr	r3, [pc, #16]	; (80053d4 <__NVIC_GetPriorityGrouping+0x18>)
 80053c2:	68db      	ldr	r3, [r3, #12]
 80053c4:	0a1b      	lsrs	r3, r3, #8
 80053c6:	f003 0307 	and.w	r3, r3, #7
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	46bd      	mov	sp, r7
 80053ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d2:	4770      	bx	lr
 80053d4:	e000ed00 	.word	0xe000ed00

080053d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	4603      	mov	r3, r0
 80053e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80053e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	db0b      	blt.n	8005402 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80053ea:	79fb      	ldrb	r3, [r7, #7]
 80053ec:	f003 021f 	and.w	r2, r3, #31
 80053f0:	4907      	ldr	r1, [pc, #28]	; (8005410 <__NVIC_EnableIRQ+0x38>)
 80053f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80053f6:	095b      	lsrs	r3, r3, #5
 80053f8:	2001      	movs	r0, #1
 80053fa:	fa00 f202 	lsl.w	r2, r0, r2
 80053fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005402:	bf00      	nop
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	e000e100 	.word	0xe000e100

08005414 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	4603      	mov	r3, r0
 800541c:	6039      	str	r1, [r7, #0]
 800541e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005420:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005424:	2b00      	cmp	r3, #0
 8005426:	db0a      	blt.n	800543e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	b2da      	uxtb	r2, r3
 800542c:	490c      	ldr	r1, [pc, #48]	; (8005460 <__NVIC_SetPriority+0x4c>)
 800542e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005432:	0112      	lsls	r2, r2, #4
 8005434:	b2d2      	uxtb	r2, r2
 8005436:	440b      	add	r3, r1
 8005438:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800543c:	e00a      	b.n	8005454 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	b2da      	uxtb	r2, r3
 8005442:	4908      	ldr	r1, [pc, #32]	; (8005464 <__NVIC_SetPriority+0x50>)
 8005444:	79fb      	ldrb	r3, [r7, #7]
 8005446:	f003 030f 	and.w	r3, r3, #15
 800544a:	3b04      	subs	r3, #4
 800544c:	0112      	lsls	r2, r2, #4
 800544e:	b2d2      	uxtb	r2, r2
 8005450:	440b      	add	r3, r1
 8005452:	761a      	strb	r2, [r3, #24]
}
 8005454:	bf00      	nop
 8005456:	370c      	adds	r7, #12
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr
 8005460:	e000e100 	.word	0xe000e100
 8005464:	e000ed00 	.word	0xe000ed00

08005468 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005468:	b480      	push	{r7}
 800546a:	b089      	sub	sp, #36	; 0x24
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	f003 0307 	and.w	r3, r3, #7
 800547a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800547c:	69fb      	ldr	r3, [r7, #28]
 800547e:	f1c3 0307 	rsb	r3, r3, #7
 8005482:	2b04      	cmp	r3, #4
 8005484:	bf28      	it	cs
 8005486:	2304      	movcs	r3, #4
 8005488:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800548a:	69fb      	ldr	r3, [r7, #28]
 800548c:	3304      	adds	r3, #4
 800548e:	2b06      	cmp	r3, #6
 8005490:	d902      	bls.n	8005498 <NVIC_EncodePriority+0x30>
 8005492:	69fb      	ldr	r3, [r7, #28]
 8005494:	3b03      	subs	r3, #3
 8005496:	e000      	b.n	800549a <NVIC_EncodePriority+0x32>
 8005498:	2300      	movs	r3, #0
 800549a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800549c:	f04f 32ff 	mov.w	r2, #4294967295
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	fa02 f303 	lsl.w	r3, r2, r3
 80054a6:	43da      	mvns	r2, r3
 80054a8:	68bb      	ldr	r3, [r7, #8]
 80054aa:	401a      	ands	r2, r3
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80054b0:	f04f 31ff 	mov.w	r1, #4294967295
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	fa01 f303 	lsl.w	r3, r1, r3
 80054ba:	43d9      	mvns	r1, r3
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80054c0:	4313      	orrs	r3, r2
         );
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3724      	adds	r7, #36	; 0x24
 80054c6:	46bd      	mov	sp, r7
 80054c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054cc:	4770      	bx	lr
	...

080054d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b082      	sub	sp, #8
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	3b01      	subs	r3, #1
 80054dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80054e0:	d301      	bcc.n	80054e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80054e2:	2301      	movs	r3, #1
 80054e4:	e00f      	b.n	8005506 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80054e6:	4a0a      	ldr	r2, [pc, #40]	; (8005510 <SysTick_Config+0x40>)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	3b01      	subs	r3, #1
 80054ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80054ee:	210f      	movs	r1, #15
 80054f0:	f04f 30ff 	mov.w	r0, #4294967295
 80054f4:	f7ff ff8e 	bl	8005414 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80054f8:	4b05      	ldr	r3, [pc, #20]	; (8005510 <SysTick_Config+0x40>)
 80054fa:	2200      	movs	r2, #0
 80054fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80054fe:	4b04      	ldr	r3, [pc, #16]	; (8005510 <SysTick_Config+0x40>)
 8005500:	2207      	movs	r2, #7
 8005502:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3708      	adds	r7, #8
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
 800550e:	bf00      	nop
 8005510:	e000e010 	.word	0xe000e010

08005514 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f7ff ff29 	bl	8005374 <__NVIC_SetPriorityGrouping>
}
 8005522:	bf00      	nop
 8005524:	3708      	adds	r7, #8
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}

0800552a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800552a:	b580      	push	{r7, lr}
 800552c:	b086      	sub	sp, #24
 800552e:	af00      	add	r7, sp, #0
 8005530:	4603      	mov	r3, r0
 8005532:	60b9      	str	r1, [r7, #8]
 8005534:	607a      	str	r2, [r7, #4]
 8005536:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005538:	2300      	movs	r3, #0
 800553a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800553c:	f7ff ff3e 	bl	80053bc <__NVIC_GetPriorityGrouping>
 8005540:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	68b9      	ldr	r1, [r7, #8]
 8005546:	6978      	ldr	r0, [r7, #20]
 8005548:	f7ff ff8e 	bl	8005468 <NVIC_EncodePriority>
 800554c:	4602      	mov	r2, r0
 800554e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005552:	4611      	mov	r1, r2
 8005554:	4618      	mov	r0, r3
 8005556:	f7ff ff5d 	bl	8005414 <__NVIC_SetPriority>
}
 800555a:	bf00      	nop
 800555c:	3718      	adds	r7, #24
 800555e:	46bd      	mov	sp, r7
 8005560:	bd80      	pop	{r7, pc}

08005562 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005562:	b580      	push	{r7, lr}
 8005564:	b082      	sub	sp, #8
 8005566:	af00      	add	r7, sp, #0
 8005568:	4603      	mov	r3, r0
 800556a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800556c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005570:	4618      	mov	r0, r3
 8005572:	f7ff ff31 	bl	80053d8 <__NVIC_EnableIRQ>
}
 8005576:	bf00      	nop
 8005578:	3708      	adds	r7, #8
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}

0800557e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800557e:	b580      	push	{r7, lr}
 8005580:	b082      	sub	sp, #8
 8005582:	af00      	add	r7, sp, #0
 8005584:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f7ff ffa2 	bl	80054d0 <SysTick_Config>
 800558c:	4603      	mov	r3, r0
}
 800558e:	4618      	mov	r0, r3
 8005590:	3708      	adds	r7, #8
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
	...

08005598 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2b04      	cmp	r3, #4
 80055a4:	d106      	bne.n	80055b4 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80055a6:	4b09      	ldr	r3, [pc, #36]	; (80055cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a08      	ldr	r2, [pc, #32]	; (80055cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80055ac:	f043 0304 	orr.w	r3, r3, #4
 80055b0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80055b2:	e005      	b.n	80055c0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80055b4:	4b05      	ldr	r3, [pc, #20]	; (80055cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a04      	ldr	r2, [pc, #16]	; (80055cc <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80055ba:	f023 0304 	bic.w	r3, r3, #4
 80055be:	6013      	str	r3, [r2, #0]
}
 80055c0:	bf00      	nop
 80055c2:	370c      	adds	r7, #12
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr
 80055cc:	e000e010 	.word	0xe000e010

080055d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b086      	sub	sp, #24
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80055d8:	2300      	movs	r3, #0
 80055da:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80055dc:	f7ff fe9a 	bl	8005314 <HAL_GetTick>
 80055e0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d101      	bne.n	80055ec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
 80055ea:	e099      	b.n	8005720 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2202      	movs	r2, #2
 80055f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2200      	movs	r2, #0
 80055f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681a      	ldr	r2, [r3, #0]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0201 	bic.w	r2, r2, #1
 800560a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800560c:	e00f      	b.n	800562e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800560e:	f7ff fe81 	bl	8005314 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	2b05      	cmp	r3, #5
 800561a:	d908      	bls.n	800562e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2220      	movs	r2, #32
 8005620:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2203      	movs	r2, #3
 8005626:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e078      	b.n	8005720 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f003 0301 	and.w	r3, r3, #1
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1e8      	bne.n	800560e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005644:	697a      	ldr	r2, [r7, #20]
 8005646:	4b38      	ldr	r3, [pc, #224]	; (8005728 <HAL_DMA_Init+0x158>)
 8005648:	4013      	ands	r3, r2
 800564a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	685a      	ldr	r2, [r3, #4]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800565a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005666:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	699b      	ldr	r3, [r3, #24]
 800566c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005672:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800567a:	697a      	ldr	r2, [r7, #20]
 800567c:	4313      	orrs	r3, r2
 800567e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	2b04      	cmp	r3, #4
 8005686:	d107      	bne.n	8005698 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005690:	4313      	orrs	r3, r2
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	4313      	orrs	r3, r2
 8005696:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f023 0307 	bic.w	r3, r3, #7
 80056ae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	4313      	orrs	r3, r2
 80056b8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d117      	bne.n	80056f2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c6:	697a      	ldr	r2, [r7, #20]
 80056c8:	4313      	orrs	r3, r2
 80056ca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d00e      	beq.n	80056f2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f000 fb01 	bl	8005cdc <DMA_CheckFifoParam>
 80056da:	4603      	mov	r3, r0
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d008      	beq.n	80056f2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	2240      	movs	r2, #64	; 0x40
 80056e4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80056ee:	2301      	movs	r3, #1
 80056f0:	e016      	b.n	8005720 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	697a      	ldr	r2, [r7, #20]
 80056f8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 fab8 	bl	8005c70 <DMA_CalcBaseAndBitshift>
 8005700:	4603      	mov	r3, r0
 8005702:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005708:	223f      	movs	r2, #63	; 0x3f
 800570a:	409a      	lsls	r2, r3
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2201      	movs	r2, #1
 800571a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3718      	adds	r7, #24
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	f010803f 	.word	0xf010803f

0800572c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b086      	sub	sp, #24
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
 8005738:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800573a:	2300      	movs	r3, #0
 800573c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005742:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800574a:	2b01      	cmp	r3, #1
 800574c:	d101      	bne.n	8005752 <HAL_DMA_Start_IT+0x26>
 800574e:	2302      	movs	r3, #2
 8005750:	e040      	b.n	80057d4 <HAL_DMA_Start_IT+0xa8>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b01      	cmp	r3, #1
 8005764:	d12f      	bne.n	80057c6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2202      	movs	r2, #2
 800576a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	68b9      	ldr	r1, [r7, #8]
 800577a:	68f8      	ldr	r0, [r7, #12]
 800577c:	f000 fa4a 	bl	8005c14 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005784:	223f      	movs	r2, #63	; 0x3f
 8005786:	409a      	lsls	r2, r3
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	681a      	ldr	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f042 0216 	orr.w	r2, r2, #22
 800579a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d007      	beq.n	80057b4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f042 0208 	orr.w	r2, r2, #8
 80057b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0201 	orr.w	r2, r2, #1
 80057c2:	601a      	str	r2, [r3, #0]
 80057c4:	e005      	b.n	80057d2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80057ce:	2302      	movs	r3, #2
 80057d0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80057d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80057d4:	4618      	mov	r0, r3
 80057d6:	3718      	adds	r7, #24
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057e8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80057ea:	f7ff fd93 	bl	8005314 <HAL_GetTick>
 80057ee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	2b02      	cmp	r3, #2
 80057fa:	d008      	beq.n	800580e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2280      	movs	r2, #128	; 0x80
 8005800:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e052      	b.n	80058b4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681a      	ldr	r2, [r3, #0]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f022 0216 	bic.w	r2, r2, #22
 800581c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	695a      	ldr	r2, [r3, #20]
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800582c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005832:	2b00      	cmp	r3, #0
 8005834:	d103      	bne.n	800583e <HAL_DMA_Abort+0x62>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800583a:	2b00      	cmp	r3, #0
 800583c:	d007      	beq.n	800584e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	681a      	ldr	r2, [r3, #0]
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f022 0208 	bic.w	r2, r2, #8
 800584c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f022 0201 	bic.w	r2, r2, #1
 800585c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800585e:	e013      	b.n	8005888 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005860:	f7ff fd58 	bl	8005314 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	68bb      	ldr	r3, [r7, #8]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b05      	cmp	r3, #5
 800586c:	d90c      	bls.n	8005888 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2220      	movs	r2, #32
 8005872:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2203      	movs	r2, #3
 8005878:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2200      	movs	r2, #0
 8005880:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005884:	2303      	movs	r3, #3
 8005886:	e015      	b.n	80058b4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0301 	and.w	r3, r3, #1
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1e4      	bne.n	8005860 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800589a:	223f      	movs	r2, #63	; 0x3f
 800589c:	409a      	lsls	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3710      	adds	r7, #16
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80058bc:	b480      	push	{r7}
 80058be:	b083      	sub	sp, #12
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d004      	beq.n	80058da <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2280      	movs	r2, #128	; 0x80
 80058d4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e00c      	b.n	80058f4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2205      	movs	r2, #5
 80058de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f022 0201 	bic.w	r2, r2, #1
 80058f0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b086      	sub	sp, #24
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005908:	2300      	movs	r3, #0
 800590a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800590c:	4b8e      	ldr	r3, [pc, #568]	; (8005b48 <HAL_DMA_IRQHandler+0x248>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a8e      	ldr	r2, [pc, #568]	; (8005b4c <HAL_DMA_IRQHandler+0x24c>)
 8005912:	fba2 2303 	umull	r2, r3, r2, r3
 8005916:	0a9b      	lsrs	r3, r3, #10
 8005918:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800591e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005920:	693b      	ldr	r3, [r7, #16]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800592a:	2208      	movs	r2, #8
 800592c:	409a      	lsls	r2, r3
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	4013      	ands	r3, r2
 8005932:	2b00      	cmp	r3, #0
 8005934:	d01a      	beq.n	800596c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0304 	and.w	r3, r3, #4
 8005940:	2b00      	cmp	r3, #0
 8005942:	d013      	beq.n	800596c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	681a      	ldr	r2, [r3, #0]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 0204 	bic.w	r2, r2, #4
 8005952:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005958:	2208      	movs	r2, #8
 800595a:	409a      	lsls	r2, r3
 800595c:	693b      	ldr	r3, [r7, #16]
 800595e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005964:	f043 0201 	orr.w	r2, r3, #1
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005970:	2201      	movs	r2, #1
 8005972:	409a      	lsls	r2, r3
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	4013      	ands	r3, r2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d012      	beq.n	80059a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	695b      	ldr	r3, [r3, #20]
 8005982:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005986:	2b00      	cmp	r3, #0
 8005988:	d00b      	beq.n	80059a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800598e:	2201      	movs	r2, #1
 8005990:	409a      	lsls	r2, r3
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800599a:	f043 0202 	orr.w	r2, r3, #2
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059a6:	2204      	movs	r2, #4
 80059a8:	409a      	lsls	r2, r3
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	4013      	ands	r3, r2
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d012      	beq.n	80059d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0302 	and.w	r3, r3, #2
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d00b      	beq.n	80059d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059c4:	2204      	movs	r2, #4
 80059c6:	409a      	lsls	r2, r3
 80059c8:	693b      	ldr	r3, [r7, #16]
 80059ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059d0:	f043 0204 	orr.w	r2, r3, #4
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059dc:	2210      	movs	r2, #16
 80059de:	409a      	lsls	r2, r3
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	4013      	ands	r3, r2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d043      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0308 	and.w	r3, r3, #8
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d03c      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059fa:	2210      	movs	r2, #16
 80059fc:	409a      	lsls	r2, r3
 80059fe:	693b      	ldr	r3, [r7, #16]
 8005a00:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d018      	beq.n	8005a42 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d108      	bne.n	8005a30 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d024      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	4798      	blx	r3
 8005a2e:	e01f      	b.n	8005a70 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d01b      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	4798      	blx	r3
 8005a40:	e016      	b.n	8005a70 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d107      	bne.n	8005a60 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f022 0208 	bic.w	r2, r2, #8
 8005a5e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d003      	beq.n	8005a70 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a74:	2220      	movs	r2, #32
 8005a76:	409a      	lsls	r2, r3
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4013      	ands	r3, r2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	f000 808f 	beq.w	8005ba0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f003 0310 	and.w	r3, r3, #16
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	f000 8087 	beq.w	8005ba0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a96:	2220      	movs	r2, #32
 8005a98:	409a      	lsls	r2, r3
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005aa4:	b2db      	uxtb	r3, r3
 8005aa6:	2b05      	cmp	r3, #5
 8005aa8:	d136      	bne.n	8005b18 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f022 0216 	bic.w	r2, r2, #22
 8005ab8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	695a      	ldr	r2, [r3, #20]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005ac8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d103      	bne.n	8005ada <HAL_DMA_IRQHandler+0x1da>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d007      	beq.n	8005aea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	681a      	ldr	r2, [r3, #0]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f022 0208 	bic.w	r2, r2, #8
 8005ae8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aee:	223f      	movs	r2, #63	; 0x3f
 8005af0:	409a      	lsls	r2, r3
 8005af2:	693b      	ldr	r3, [r7, #16]
 8005af4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2201      	movs	r2, #1
 8005afa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d07e      	beq.n	8005c0c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	4798      	blx	r3
        }
        return;
 8005b16:	e079      	b.n	8005c0c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d01d      	beq.n	8005b62 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d10d      	bne.n	8005b50 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d031      	beq.n	8005ba0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	4798      	blx	r3
 8005b44:	e02c      	b.n	8005ba0 <HAL_DMA_IRQHandler+0x2a0>
 8005b46:	bf00      	nop
 8005b48:	20000000 	.word	0x20000000
 8005b4c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d023      	beq.n	8005ba0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	4798      	blx	r3
 8005b60:	e01e      	b.n	8005ba0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d10f      	bne.n	8005b90 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	681a      	ldr	r2, [r3, #0]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f022 0210 	bic.w	r2, r2, #16
 8005b7e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d003      	beq.n	8005ba0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d032      	beq.n	8005c0e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bac:	f003 0301 	and.w	r3, r3, #1
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d022      	beq.n	8005bfa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2205      	movs	r2, #5
 8005bb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f022 0201 	bic.w	r2, r2, #1
 8005bca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	3301      	adds	r3, #1
 8005bd0:	60bb      	str	r3, [r7, #8]
 8005bd2:	697a      	ldr	r2, [r7, #20]
 8005bd4:	429a      	cmp	r2, r3
 8005bd6:	d307      	bcc.n	8005be8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d1f2      	bne.n	8005bcc <HAL_DMA_IRQHandler+0x2cc>
 8005be6:	e000      	b.n	8005bea <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005be8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	2201      	movs	r2, #1
 8005bee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d005      	beq.n	8005c0e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	4798      	blx	r3
 8005c0a:	e000      	b.n	8005c0e <HAL_DMA_IRQHandler+0x30e>
        return;
 8005c0c:	bf00      	nop
    }
  }
}
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b085      	sub	sp, #20
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	60b9      	str	r1, [r7, #8]
 8005c1e:	607a      	str	r2, [r7, #4]
 8005c20:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681a      	ldr	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c30:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	683a      	ldr	r2, [r7, #0]
 8005c38:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	689b      	ldr	r3, [r3, #8]
 8005c3e:	2b40      	cmp	r3, #64	; 0x40
 8005c40:	d108      	bne.n	8005c54 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	687a      	ldr	r2, [r7, #4]
 8005c48:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	68ba      	ldr	r2, [r7, #8]
 8005c50:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005c52:	e007      	b.n	8005c64 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	60da      	str	r2, [r3, #12]
}
 8005c64:	bf00      	nop
 8005c66:	3714      	adds	r7, #20
 8005c68:	46bd      	mov	sp, r7
 8005c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6e:	4770      	bx	lr

08005c70 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	3b10      	subs	r3, #16
 8005c80:	4a14      	ldr	r2, [pc, #80]	; (8005cd4 <DMA_CalcBaseAndBitshift+0x64>)
 8005c82:	fba2 2303 	umull	r2, r3, r2, r3
 8005c86:	091b      	lsrs	r3, r3, #4
 8005c88:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005c8a:	4a13      	ldr	r2, [pc, #76]	; (8005cd8 <DMA_CalcBaseAndBitshift+0x68>)
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	4413      	add	r3, r2
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	461a      	mov	r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	2b03      	cmp	r3, #3
 8005c9c:	d909      	bls.n	8005cb2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005ca6:	f023 0303 	bic.w	r3, r3, #3
 8005caa:	1d1a      	adds	r2, r3, #4
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	659a      	str	r2, [r3, #88]	; 0x58
 8005cb0:	e007      	b.n	8005cc2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005cba:	f023 0303 	bic.w	r3, r3, #3
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	aaaaaaab 	.word	0xaaaaaaab
 8005cd8:	0800fb30 	.word	0x0800fb30

08005cdc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cec:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	699b      	ldr	r3, [r3, #24]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d11f      	bne.n	8005d36 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2b03      	cmp	r3, #3
 8005cfa:	d856      	bhi.n	8005daa <DMA_CheckFifoParam+0xce>
 8005cfc:	a201      	add	r2, pc, #4	; (adr r2, 8005d04 <DMA_CheckFifoParam+0x28>)
 8005cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d02:	bf00      	nop
 8005d04:	08005d15 	.word	0x08005d15
 8005d08:	08005d27 	.word	0x08005d27
 8005d0c:	08005d15 	.word	0x08005d15
 8005d10:	08005dab 	.word	0x08005dab
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d046      	beq.n	8005dae <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005d20:	2301      	movs	r3, #1
 8005d22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d24:	e043      	b.n	8005dae <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d2a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005d2e:	d140      	bne.n	8005db2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005d30:	2301      	movs	r3, #1
 8005d32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d34:	e03d      	b.n	8005db2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	699b      	ldr	r3, [r3, #24]
 8005d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d3e:	d121      	bne.n	8005d84 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005d40:	68bb      	ldr	r3, [r7, #8]
 8005d42:	2b03      	cmp	r3, #3
 8005d44:	d837      	bhi.n	8005db6 <DMA_CheckFifoParam+0xda>
 8005d46:	a201      	add	r2, pc, #4	; (adr r2, 8005d4c <DMA_CheckFifoParam+0x70>)
 8005d48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d4c:	08005d5d 	.word	0x08005d5d
 8005d50:	08005d63 	.word	0x08005d63
 8005d54:	08005d5d 	.word	0x08005d5d
 8005d58:	08005d75 	.word	0x08005d75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005d5c:	2301      	movs	r3, #1
 8005d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8005d60:	e030      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d025      	beq.n	8005dba <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d72:	e022      	b.n	8005dba <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d78:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005d7c:	d11f      	bne.n	8005dbe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005d82:	e01c      	b.n	8005dbe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d903      	bls.n	8005d92 <DMA_CheckFifoParam+0xb6>
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	2b03      	cmp	r3, #3
 8005d8e:	d003      	beq.n	8005d98 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005d90:	e018      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005d92:	2301      	movs	r3, #1
 8005d94:	73fb      	strb	r3, [r7, #15]
      break;
 8005d96:	e015      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d9c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00e      	beq.n	8005dc2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005da4:	2301      	movs	r3, #1
 8005da6:	73fb      	strb	r3, [r7, #15]
      break;
 8005da8:	e00b      	b.n	8005dc2 <DMA_CheckFifoParam+0xe6>
      break;
 8005daa:	bf00      	nop
 8005dac:	e00a      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005dae:	bf00      	nop
 8005db0:	e008      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005db2:	bf00      	nop
 8005db4:	e006      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005db6:	bf00      	nop
 8005db8:	e004      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005dba:	bf00      	nop
 8005dbc:	e002      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;   
 8005dbe:	bf00      	nop
 8005dc0:	e000      	b.n	8005dc4 <DMA_CheckFifoParam+0xe8>
      break;
 8005dc2:	bf00      	nop
    }
  } 
  
  return status; 
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3714      	adds	r7, #20
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop

08005dd4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b089      	sub	sp, #36	; 0x24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
 8005ddc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005dde:	2300      	movs	r3, #0
 8005de0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005de6:	2300      	movs	r3, #0
 8005de8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005dea:	2300      	movs	r3, #0
 8005dec:	61fb      	str	r3, [r7, #28]
 8005dee:	e16b      	b.n	80060c8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005df0:	2201      	movs	r2, #1
 8005df2:	69fb      	ldr	r3, [r7, #28]
 8005df4:	fa02 f303 	lsl.w	r3, r2, r3
 8005df8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4013      	ands	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005e04:	693a      	ldr	r2, [r7, #16]
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	429a      	cmp	r2, r3
 8005e0a:	f040 815a 	bne.w	80060c2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	f003 0303 	and.w	r3, r3, #3
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	d005      	beq.n	8005e26 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d130      	bne.n	8005e88 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	689b      	ldr	r3, [r3, #8]
 8005e2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005e2c:	69fb      	ldr	r3, [r7, #28]
 8005e2e:	005b      	lsls	r3, r3, #1
 8005e30:	2203      	movs	r2, #3
 8005e32:	fa02 f303 	lsl.w	r3, r2, r3
 8005e36:	43db      	mvns	r3, r3
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	4013      	ands	r3, r2
 8005e3c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68da      	ldr	r2, [r3, #12]
 8005e42:	69fb      	ldr	r3, [r7, #28]
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	fa02 f303 	lsl.w	r3, r2, r3
 8005e4a:	69ba      	ldr	r2, [r7, #24]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	69ba      	ldr	r2, [r7, #24]
 8005e54:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	fa02 f303 	lsl.w	r3, r2, r3
 8005e64:	43db      	mvns	r3, r3
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	4013      	ands	r3, r2
 8005e6a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	685b      	ldr	r3, [r3, #4]
 8005e70:	091b      	lsrs	r3, r3, #4
 8005e72:	f003 0201 	and.w	r2, r3, #1
 8005e76:	69fb      	ldr	r3, [r7, #28]
 8005e78:	fa02 f303 	lsl.w	r3, r2, r3
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	69ba      	ldr	r2, [r7, #24]
 8005e86:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685b      	ldr	r3, [r3, #4]
 8005e8c:	f003 0303 	and.w	r3, r3, #3
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	d017      	beq.n	8005ec4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	68db      	ldr	r3, [r3, #12]
 8005e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	005b      	lsls	r3, r3, #1
 8005e9e:	2203      	movs	r2, #3
 8005ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ea4:	43db      	mvns	r3, r3
 8005ea6:	69ba      	ldr	r2, [r7, #24]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	689a      	ldr	r2, [r3, #8]
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	005b      	lsls	r3, r3, #1
 8005eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005eb8:	69ba      	ldr	r2, [r7, #24]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	69ba      	ldr	r2, [r7, #24]
 8005ec2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f003 0303 	and.w	r3, r3, #3
 8005ecc:	2b02      	cmp	r3, #2
 8005ece:	d123      	bne.n	8005f18 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	08da      	lsrs	r2, r3, #3
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	3208      	adds	r2, #8
 8005ed8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005edc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	f003 0307 	and.w	r3, r3, #7
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	220f      	movs	r2, #15
 8005ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8005eec:	43db      	mvns	r3, r3
 8005eee:	69ba      	ldr	r2, [r7, #24]
 8005ef0:	4013      	ands	r3, r2
 8005ef2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	691a      	ldr	r2, [r3, #16]
 8005ef8:	69fb      	ldr	r3, [r7, #28]
 8005efa:	f003 0307 	and.w	r3, r3, #7
 8005efe:	009b      	lsls	r3, r3, #2
 8005f00:	fa02 f303 	lsl.w	r3, r2, r3
 8005f04:	69ba      	ldr	r2, [r7, #24]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005f0a:	69fb      	ldr	r3, [r7, #28]
 8005f0c:	08da      	lsrs	r2, r3, #3
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	3208      	adds	r2, #8
 8005f12:	69b9      	ldr	r1, [r7, #24]
 8005f14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	005b      	lsls	r3, r3, #1
 8005f22:	2203      	movs	r2, #3
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	43db      	mvns	r3, r3
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	685b      	ldr	r3, [r3, #4]
 8005f34:	f003 0203 	and.w	r2, r3, #3
 8005f38:	69fb      	ldr	r3, [r7, #28]
 8005f3a:	005b      	lsls	r3, r3, #1
 8005f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f40:	69ba      	ldr	r2, [r7, #24]
 8005f42:	4313      	orrs	r3, r2
 8005f44:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	69ba      	ldr	r2, [r7, #24]
 8005f4a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	f000 80b4 	beq.w	80060c2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	60fb      	str	r3, [r7, #12]
 8005f5e:	4b60      	ldr	r3, [pc, #384]	; (80060e0 <HAL_GPIO_Init+0x30c>)
 8005f60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f62:	4a5f      	ldr	r2, [pc, #380]	; (80060e0 <HAL_GPIO_Init+0x30c>)
 8005f64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f68:	6453      	str	r3, [r2, #68]	; 0x44
 8005f6a:	4b5d      	ldr	r3, [pc, #372]	; (80060e0 <HAL_GPIO_Init+0x30c>)
 8005f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005f72:	60fb      	str	r3, [r7, #12]
 8005f74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005f76:	4a5b      	ldr	r2, [pc, #364]	; (80060e4 <HAL_GPIO_Init+0x310>)
 8005f78:	69fb      	ldr	r3, [r7, #28]
 8005f7a:	089b      	lsrs	r3, r3, #2
 8005f7c:	3302      	adds	r3, #2
 8005f7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	009b      	lsls	r3, r3, #2
 8005f8c:	220f      	movs	r2, #15
 8005f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f92:	43db      	mvns	r3, r3
 8005f94:	69ba      	ldr	r2, [r7, #24]
 8005f96:	4013      	ands	r3, r2
 8005f98:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	4a52      	ldr	r2, [pc, #328]	; (80060e8 <HAL_GPIO_Init+0x314>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d02b      	beq.n	8005ffa <HAL_GPIO_Init+0x226>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	4a51      	ldr	r2, [pc, #324]	; (80060ec <HAL_GPIO_Init+0x318>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d025      	beq.n	8005ff6 <HAL_GPIO_Init+0x222>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	4a50      	ldr	r2, [pc, #320]	; (80060f0 <HAL_GPIO_Init+0x31c>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d01f      	beq.n	8005ff2 <HAL_GPIO_Init+0x21e>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	4a4f      	ldr	r2, [pc, #316]	; (80060f4 <HAL_GPIO_Init+0x320>)
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d019      	beq.n	8005fee <HAL_GPIO_Init+0x21a>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	4a4e      	ldr	r2, [pc, #312]	; (80060f8 <HAL_GPIO_Init+0x324>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d013      	beq.n	8005fea <HAL_GPIO_Init+0x216>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a4d      	ldr	r2, [pc, #308]	; (80060fc <HAL_GPIO_Init+0x328>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d00d      	beq.n	8005fe6 <HAL_GPIO_Init+0x212>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a4c      	ldr	r2, [pc, #304]	; (8006100 <HAL_GPIO_Init+0x32c>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d007      	beq.n	8005fe2 <HAL_GPIO_Init+0x20e>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a4b      	ldr	r2, [pc, #300]	; (8006104 <HAL_GPIO_Init+0x330>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d101      	bne.n	8005fde <HAL_GPIO_Init+0x20a>
 8005fda:	2307      	movs	r3, #7
 8005fdc:	e00e      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005fde:	2308      	movs	r3, #8
 8005fe0:	e00c      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005fe2:	2306      	movs	r3, #6
 8005fe4:	e00a      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005fe6:	2305      	movs	r3, #5
 8005fe8:	e008      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005fea:	2304      	movs	r3, #4
 8005fec:	e006      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005fee:	2303      	movs	r3, #3
 8005ff0:	e004      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005ff2:	2302      	movs	r3, #2
 8005ff4:	e002      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e000      	b.n	8005ffc <HAL_GPIO_Init+0x228>
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	69fa      	ldr	r2, [r7, #28]
 8005ffe:	f002 0203 	and.w	r2, r2, #3
 8006002:	0092      	lsls	r2, r2, #2
 8006004:	4093      	lsls	r3, r2
 8006006:	69ba      	ldr	r2, [r7, #24]
 8006008:	4313      	orrs	r3, r2
 800600a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800600c:	4935      	ldr	r1, [pc, #212]	; (80060e4 <HAL_GPIO_Init+0x310>)
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	089b      	lsrs	r3, r3, #2
 8006012:	3302      	adds	r3, #2
 8006014:	69ba      	ldr	r2, [r7, #24]
 8006016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800601a:	4b3b      	ldr	r3, [pc, #236]	; (8006108 <HAL_GPIO_Init+0x334>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006020:	693b      	ldr	r3, [r7, #16]
 8006022:	43db      	mvns	r3, r3
 8006024:	69ba      	ldr	r2, [r7, #24]
 8006026:	4013      	ands	r3, r2
 8006028:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	685b      	ldr	r3, [r3, #4]
 800602e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006036:	69ba      	ldr	r2, [r7, #24]
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	4313      	orrs	r3, r2
 800603c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800603e:	4a32      	ldr	r2, [pc, #200]	; (8006108 <HAL_GPIO_Init+0x334>)
 8006040:	69bb      	ldr	r3, [r7, #24]
 8006042:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006044:	4b30      	ldr	r3, [pc, #192]	; (8006108 <HAL_GPIO_Init+0x334>)
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	43db      	mvns	r3, r3
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	4013      	ands	r3, r2
 8006052:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800605c:	2b00      	cmp	r3, #0
 800605e:	d003      	beq.n	8006068 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006060:	69ba      	ldr	r2, [r7, #24]
 8006062:	693b      	ldr	r3, [r7, #16]
 8006064:	4313      	orrs	r3, r2
 8006066:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006068:	4a27      	ldr	r2, [pc, #156]	; (8006108 <HAL_GPIO_Init+0x334>)
 800606a:	69bb      	ldr	r3, [r7, #24]
 800606c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800606e:	4b26      	ldr	r3, [pc, #152]	; (8006108 <HAL_GPIO_Init+0x334>)
 8006070:	685b      	ldr	r3, [r3, #4]
 8006072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	43db      	mvns	r3, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	4013      	ands	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800608a:	69ba      	ldr	r2, [r7, #24]
 800608c:	693b      	ldr	r3, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006092:	4a1d      	ldr	r2, [pc, #116]	; (8006108 <HAL_GPIO_Init+0x334>)
 8006094:	69bb      	ldr	r3, [r7, #24]
 8006096:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006098:	4b1b      	ldr	r3, [pc, #108]	; (8006108 <HAL_GPIO_Init+0x334>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	43db      	mvns	r3, r3
 80060a2:	69ba      	ldr	r2, [r7, #24]
 80060a4:	4013      	ands	r3, r2
 80060a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d003      	beq.n	80060bc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80060b4:	69ba      	ldr	r2, [r7, #24]
 80060b6:	693b      	ldr	r3, [r7, #16]
 80060b8:	4313      	orrs	r3, r2
 80060ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80060bc:	4a12      	ldr	r2, [pc, #72]	; (8006108 <HAL_GPIO_Init+0x334>)
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80060c2:	69fb      	ldr	r3, [r7, #28]
 80060c4:	3301      	adds	r3, #1
 80060c6:	61fb      	str	r3, [r7, #28]
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	2b0f      	cmp	r3, #15
 80060cc:	f67f ae90 	bls.w	8005df0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80060d0:	bf00      	nop
 80060d2:	bf00      	nop
 80060d4:	3724      	adds	r7, #36	; 0x24
 80060d6:	46bd      	mov	sp, r7
 80060d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060dc:	4770      	bx	lr
 80060de:	bf00      	nop
 80060e0:	40023800 	.word	0x40023800
 80060e4:	40013800 	.word	0x40013800
 80060e8:	40020000 	.word	0x40020000
 80060ec:	40020400 	.word	0x40020400
 80060f0:	40020800 	.word	0x40020800
 80060f4:	40020c00 	.word	0x40020c00
 80060f8:	40021000 	.word	0x40021000
 80060fc:	40021400 	.word	0x40021400
 8006100:	40021800 	.word	0x40021800
 8006104:	40021c00 	.word	0x40021c00
 8006108:	40013c00 	.word	0x40013c00

0800610c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	460b      	mov	r3, r1
 8006116:	807b      	strh	r3, [r7, #2]
 8006118:	4613      	mov	r3, r2
 800611a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800611c:	787b      	ldrb	r3, [r7, #1]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d003      	beq.n	800612a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006122:	887a      	ldrh	r2, [r7, #2]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006128:	e003      	b.n	8006132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800612a:	887b      	ldrh	r3, [r7, #2]
 800612c:	041a      	lsls	r2, r3, #16
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	619a      	str	r2, [r3, #24]
}
 8006132:	bf00      	nop
 8006134:	370c      	adds	r7, #12
 8006136:	46bd      	mov	sp, r7
 8006138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613c:	4770      	bx	lr
	...

08006140 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2b00      	cmp	r3, #0
 800614c:	d101      	bne.n	8006152 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800614e:	2301      	movs	r3, #1
 8006150:	e12b      	b.n	80063aa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006158:	b2db      	uxtb	r3, r3
 800615a:	2b00      	cmp	r3, #0
 800615c:	d106      	bne.n	800616c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f7fd fece 	bl	8003f08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2224      	movs	r2, #36	; 0x24
 8006170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	681a      	ldr	r2, [r3, #0]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f022 0201 	bic.w	r2, r2, #1
 8006182:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006192:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80061a2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80061a4:	f000 fd80 	bl	8006ca8 <HAL_RCC_GetPCLK1Freq>
 80061a8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	4a81      	ldr	r2, [pc, #516]	; (80063b4 <HAL_I2C_Init+0x274>)
 80061b0:	4293      	cmp	r3, r2
 80061b2:	d807      	bhi.n	80061c4 <HAL_I2C_Init+0x84>
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	4a80      	ldr	r2, [pc, #512]	; (80063b8 <HAL_I2C_Init+0x278>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	bf94      	ite	ls
 80061bc:	2301      	movls	r3, #1
 80061be:	2300      	movhi	r3, #0
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	e006      	b.n	80061d2 <HAL_I2C_Init+0x92>
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	4a7d      	ldr	r2, [pc, #500]	; (80063bc <HAL_I2C_Init+0x27c>)
 80061c8:	4293      	cmp	r3, r2
 80061ca:	bf94      	ite	ls
 80061cc:	2301      	movls	r3, #1
 80061ce:	2300      	movhi	r3, #0
 80061d0:	b2db      	uxtb	r3, r3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d001      	beq.n	80061da <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80061d6:	2301      	movs	r3, #1
 80061d8:	e0e7      	b.n	80063aa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	4a78      	ldr	r2, [pc, #480]	; (80063c0 <HAL_I2C_Init+0x280>)
 80061de:	fba2 2303 	umull	r2, r3, r2, r3
 80061e2:	0c9b      	lsrs	r3, r3, #18
 80061e4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	68ba      	ldr	r2, [r7, #8]
 80061f6:	430a      	orrs	r2, r1
 80061f8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	6a1b      	ldr	r3, [r3, #32]
 8006200:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	4a6a      	ldr	r2, [pc, #424]	; (80063b4 <HAL_I2C_Init+0x274>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d802      	bhi.n	8006214 <HAL_I2C_Init+0xd4>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	3301      	adds	r3, #1
 8006212:	e009      	b.n	8006228 <HAL_I2C_Init+0xe8>
 8006214:	68bb      	ldr	r3, [r7, #8]
 8006216:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800621a:	fb02 f303 	mul.w	r3, r2, r3
 800621e:	4a69      	ldr	r2, [pc, #420]	; (80063c4 <HAL_I2C_Init+0x284>)
 8006220:	fba2 2303 	umull	r2, r3, r2, r3
 8006224:	099b      	lsrs	r3, r3, #6
 8006226:	3301      	adds	r3, #1
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	6812      	ldr	r2, [r2, #0]
 800622c:	430b      	orrs	r3, r1
 800622e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	69db      	ldr	r3, [r3, #28]
 8006236:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800623a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	495c      	ldr	r1, [pc, #368]	; (80063b4 <HAL_I2C_Init+0x274>)
 8006244:	428b      	cmp	r3, r1
 8006246:	d819      	bhi.n	800627c <HAL_I2C_Init+0x13c>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	1e59      	subs	r1, r3, #1
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	fbb1 f3f3 	udiv	r3, r1, r3
 8006256:	1c59      	adds	r1, r3, #1
 8006258:	f640 73fc 	movw	r3, #4092	; 0xffc
 800625c:	400b      	ands	r3, r1
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <HAL_I2C_Init+0x138>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	1e59      	subs	r1, r3, #1
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	005b      	lsls	r3, r3, #1
 800626c:	fbb1 f3f3 	udiv	r3, r1, r3
 8006270:	3301      	adds	r3, #1
 8006272:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006276:	e051      	b.n	800631c <HAL_I2C_Init+0x1dc>
 8006278:	2304      	movs	r3, #4
 800627a:	e04f      	b.n	800631c <HAL_I2C_Init+0x1dc>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	689b      	ldr	r3, [r3, #8]
 8006280:	2b00      	cmp	r3, #0
 8006282:	d111      	bne.n	80062a8 <HAL_I2C_Init+0x168>
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	1e58      	subs	r0, r3, #1
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6859      	ldr	r1, [r3, #4]
 800628c:	460b      	mov	r3, r1
 800628e:	005b      	lsls	r3, r3, #1
 8006290:	440b      	add	r3, r1
 8006292:	fbb0 f3f3 	udiv	r3, r0, r3
 8006296:	3301      	adds	r3, #1
 8006298:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800629c:	2b00      	cmp	r3, #0
 800629e:	bf0c      	ite	eq
 80062a0:	2301      	moveq	r3, #1
 80062a2:	2300      	movne	r3, #0
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	e012      	b.n	80062ce <HAL_I2C_Init+0x18e>
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	1e58      	subs	r0, r3, #1
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6859      	ldr	r1, [r3, #4]
 80062b0:	460b      	mov	r3, r1
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	440b      	add	r3, r1
 80062b6:	0099      	lsls	r1, r3, #2
 80062b8:	440b      	add	r3, r1
 80062ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80062be:	3301      	adds	r3, #1
 80062c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	bf0c      	ite	eq
 80062c8:	2301      	moveq	r3, #1
 80062ca:	2300      	movne	r3, #0
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d001      	beq.n	80062d6 <HAL_I2C_Init+0x196>
 80062d2:	2301      	movs	r3, #1
 80062d4:	e022      	b.n	800631c <HAL_I2C_Init+0x1dc>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	689b      	ldr	r3, [r3, #8]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d10e      	bne.n	80062fc <HAL_I2C_Init+0x1bc>
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	1e58      	subs	r0, r3, #1
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6859      	ldr	r1, [r3, #4]
 80062e6:	460b      	mov	r3, r1
 80062e8:	005b      	lsls	r3, r3, #1
 80062ea:	440b      	add	r3, r1
 80062ec:	fbb0 f3f3 	udiv	r3, r0, r3
 80062f0:	3301      	adds	r3, #1
 80062f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80062fa:	e00f      	b.n	800631c <HAL_I2C_Init+0x1dc>
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	1e58      	subs	r0, r3, #1
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	6859      	ldr	r1, [r3, #4]
 8006304:	460b      	mov	r3, r1
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	440b      	add	r3, r1
 800630a:	0099      	lsls	r1, r3, #2
 800630c:	440b      	add	r3, r1
 800630e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006312:	3301      	adds	r3, #1
 8006314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006318:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800631c:	6879      	ldr	r1, [r7, #4]
 800631e:	6809      	ldr	r1, [r1, #0]
 8006320:	4313      	orrs	r3, r2
 8006322:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	69da      	ldr	r2, [r3, #28]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	431a      	orrs	r2, r3
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	430a      	orrs	r2, r1
 800633e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800634a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800634e:	687a      	ldr	r2, [r7, #4]
 8006350:	6911      	ldr	r1, [r2, #16]
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	68d2      	ldr	r2, [r2, #12]
 8006356:	4311      	orrs	r1, r2
 8006358:	687a      	ldr	r2, [r7, #4]
 800635a:	6812      	ldr	r2, [r2, #0]
 800635c:	430b      	orrs	r3, r1
 800635e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	695a      	ldr	r2, [r3, #20]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	431a      	orrs	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	430a      	orrs	r2, r1
 800637a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f042 0201 	orr.w	r2, r2, #1
 800638a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2220      	movs	r2, #32
 8006396:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	000186a0 	.word	0x000186a0
 80063b8:	001e847f 	.word	0x001e847f
 80063bc:	003d08ff 	.word	0x003d08ff
 80063c0:	431bde83 	.word	0x431bde83
 80063c4:	10624dd3 	.word	0x10624dd3

080063c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063c8:	b580      	push	{r7, lr}
 80063ca:	b086      	sub	sp, #24
 80063cc:	af00      	add	r7, sp, #0
 80063ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d101      	bne.n	80063da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063d6:	2301      	movs	r3, #1
 80063d8:	e267      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d075      	beq.n	80064d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063e6:	4b88      	ldr	r3, [pc, #544]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 80063e8:	689b      	ldr	r3, [r3, #8]
 80063ea:	f003 030c 	and.w	r3, r3, #12
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d00c      	beq.n	800640c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063f2:	4b85      	ldr	r3, [pc, #532]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80063fa:	2b08      	cmp	r3, #8
 80063fc:	d112      	bne.n	8006424 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063fe:	4b82      	ldr	r3, [pc, #520]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006406:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800640a:	d10b      	bne.n	8006424 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800640c:	4b7e      	ldr	r3, [pc, #504]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d05b      	beq.n	80064d0 <HAL_RCC_OscConfig+0x108>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	2b00      	cmp	r3, #0
 800641e:	d157      	bne.n	80064d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006420:	2301      	movs	r3, #1
 8006422:	e242      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800642c:	d106      	bne.n	800643c <HAL_RCC_OscConfig+0x74>
 800642e:	4b76      	ldr	r3, [pc, #472]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a75      	ldr	r2, [pc, #468]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006434:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006438:	6013      	str	r3, [r2, #0]
 800643a:	e01d      	b.n	8006478 <HAL_RCC_OscConfig+0xb0>
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006444:	d10c      	bne.n	8006460 <HAL_RCC_OscConfig+0x98>
 8006446:	4b70      	ldr	r3, [pc, #448]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4a6f      	ldr	r2, [pc, #444]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800644c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006450:	6013      	str	r3, [r2, #0]
 8006452:	4b6d      	ldr	r3, [pc, #436]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a6c      	ldr	r2, [pc, #432]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006458:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800645c:	6013      	str	r3, [r2, #0]
 800645e:	e00b      	b.n	8006478 <HAL_RCC_OscConfig+0xb0>
 8006460:	4b69      	ldr	r3, [pc, #420]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4a68      	ldr	r2, [pc, #416]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006466:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800646a:	6013      	str	r3, [r2, #0]
 800646c:	4b66      	ldr	r3, [pc, #408]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a65      	ldr	r2, [pc, #404]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006472:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006476:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d013      	beq.n	80064a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006480:	f7fe ff48 	bl	8005314 <HAL_GetTick>
 8006484:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006486:	e008      	b.n	800649a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006488:	f7fe ff44 	bl	8005314 <HAL_GetTick>
 800648c:	4602      	mov	r2, r0
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	1ad3      	subs	r3, r2, r3
 8006492:	2b64      	cmp	r3, #100	; 0x64
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e207      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800649a:	4b5b      	ldr	r3, [pc, #364]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0f0      	beq.n	8006488 <HAL_RCC_OscConfig+0xc0>
 80064a6:	e014      	b.n	80064d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064a8:	f7fe ff34 	bl	8005314 <HAL_GetTick>
 80064ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ae:	e008      	b.n	80064c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80064b0:	f7fe ff30 	bl	8005314 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	2b64      	cmp	r3, #100	; 0x64
 80064bc:	d901      	bls.n	80064c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e1f3      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064c2:	4b51      	ldr	r3, [pc, #324]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1f0      	bne.n	80064b0 <HAL_RCC_OscConfig+0xe8>
 80064ce:	e000      	b.n	80064d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f003 0302 	and.w	r3, r3, #2
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d063      	beq.n	80065a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80064de:	4b4a      	ldr	r3, [pc, #296]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	f003 030c 	and.w	r3, r3, #12
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d00b      	beq.n	8006502 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064ea:	4b47      	ldr	r3, [pc, #284]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80064f2:	2b08      	cmp	r3, #8
 80064f4:	d11c      	bne.n	8006530 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064f6:	4b44      	ldr	r3, [pc, #272]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 80064f8:	685b      	ldr	r3, [r3, #4]
 80064fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d116      	bne.n	8006530 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006502:	4b41      	ldr	r3, [pc, #260]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d005      	beq.n	800651a <HAL_RCC_OscConfig+0x152>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	2b01      	cmp	r3, #1
 8006514:	d001      	beq.n	800651a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e1c7      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800651a:	4b3b      	ldr	r3, [pc, #236]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	00db      	lsls	r3, r3, #3
 8006528:	4937      	ldr	r1, [pc, #220]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800652a:	4313      	orrs	r3, r2
 800652c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800652e:	e03a      	b.n	80065a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d020      	beq.n	800657a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006538:	4b34      	ldr	r3, [pc, #208]	; (800660c <HAL_RCC_OscConfig+0x244>)
 800653a:	2201      	movs	r2, #1
 800653c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800653e:	f7fe fee9 	bl	8005314 <HAL_GetTick>
 8006542:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006544:	e008      	b.n	8006558 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006546:	f7fe fee5 	bl	8005314 <HAL_GetTick>
 800654a:	4602      	mov	r2, r0
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	1ad3      	subs	r3, r2, r3
 8006550:	2b02      	cmp	r3, #2
 8006552:	d901      	bls.n	8006558 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006554:	2303      	movs	r3, #3
 8006556:	e1a8      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006558:	4b2b      	ldr	r3, [pc, #172]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0302 	and.w	r3, r3, #2
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0f0      	beq.n	8006546 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006564:	4b28      	ldr	r3, [pc, #160]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	691b      	ldr	r3, [r3, #16]
 8006570:	00db      	lsls	r3, r3, #3
 8006572:	4925      	ldr	r1, [pc, #148]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 8006574:	4313      	orrs	r3, r2
 8006576:	600b      	str	r3, [r1, #0]
 8006578:	e015      	b.n	80065a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800657a:	4b24      	ldr	r3, [pc, #144]	; (800660c <HAL_RCC_OscConfig+0x244>)
 800657c:	2200      	movs	r2, #0
 800657e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006580:	f7fe fec8 	bl	8005314 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006588:	f7fe fec4 	bl	8005314 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e187      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800659a:	4b1b      	ldr	r3, [pc, #108]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f003 0302 	and.w	r3, r3, #2
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d1f0      	bne.n	8006588 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d036      	beq.n	8006620 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	695b      	ldr	r3, [r3, #20]
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d016      	beq.n	80065e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065ba:	4b15      	ldr	r3, [pc, #84]	; (8006610 <HAL_RCC_OscConfig+0x248>)
 80065bc:	2201      	movs	r2, #1
 80065be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c0:	f7fe fea8 	bl	8005314 <HAL_GetTick>
 80065c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065c6:	e008      	b.n	80065da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065c8:	f7fe fea4 	bl	8005314 <HAL_GetTick>
 80065cc:	4602      	mov	r2, r0
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	1ad3      	subs	r3, r2, r3
 80065d2:	2b02      	cmp	r3, #2
 80065d4:	d901      	bls.n	80065da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80065d6:	2303      	movs	r3, #3
 80065d8:	e167      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065da:	4b0b      	ldr	r3, [pc, #44]	; (8006608 <HAL_RCC_OscConfig+0x240>)
 80065dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80065de:	f003 0302 	and.w	r3, r3, #2
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d0f0      	beq.n	80065c8 <HAL_RCC_OscConfig+0x200>
 80065e6:	e01b      	b.n	8006620 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065e8:	4b09      	ldr	r3, [pc, #36]	; (8006610 <HAL_RCC_OscConfig+0x248>)
 80065ea:	2200      	movs	r2, #0
 80065ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065ee:	f7fe fe91 	bl	8005314 <HAL_GetTick>
 80065f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065f4:	e00e      	b.n	8006614 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80065f6:	f7fe fe8d 	bl	8005314 <HAL_GetTick>
 80065fa:	4602      	mov	r2, r0
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	1ad3      	subs	r3, r2, r3
 8006600:	2b02      	cmp	r3, #2
 8006602:	d907      	bls.n	8006614 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006604:	2303      	movs	r3, #3
 8006606:	e150      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
 8006608:	40023800 	.word	0x40023800
 800660c:	42470000 	.word	0x42470000
 8006610:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006614:	4b88      	ldr	r3, [pc, #544]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006616:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006618:	f003 0302 	and.w	r3, r3, #2
 800661c:	2b00      	cmp	r3, #0
 800661e:	d1ea      	bne.n	80065f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f003 0304 	and.w	r3, r3, #4
 8006628:	2b00      	cmp	r3, #0
 800662a:	f000 8097 	beq.w	800675c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800662e:	2300      	movs	r3, #0
 8006630:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006632:	4b81      	ldr	r3, [pc, #516]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d10f      	bne.n	800665e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800663e:	2300      	movs	r3, #0
 8006640:	60bb      	str	r3, [r7, #8]
 8006642:	4b7d      	ldr	r3, [pc, #500]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006646:	4a7c      	ldr	r2, [pc, #496]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800664c:	6413      	str	r3, [r2, #64]	; 0x40
 800664e:	4b7a      	ldr	r3, [pc, #488]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006656:	60bb      	str	r3, [r7, #8]
 8006658:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800665a:	2301      	movs	r3, #1
 800665c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800665e:	4b77      	ldr	r3, [pc, #476]	; (800683c <HAL_RCC_OscConfig+0x474>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006666:	2b00      	cmp	r3, #0
 8006668:	d118      	bne.n	800669c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800666a:	4b74      	ldr	r3, [pc, #464]	; (800683c <HAL_RCC_OscConfig+0x474>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a73      	ldr	r2, [pc, #460]	; (800683c <HAL_RCC_OscConfig+0x474>)
 8006670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006674:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006676:	f7fe fe4d 	bl	8005314 <HAL_GetTick>
 800667a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800667c:	e008      	b.n	8006690 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800667e:	f7fe fe49 	bl	8005314 <HAL_GetTick>
 8006682:	4602      	mov	r2, r0
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	1ad3      	subs	r3, r2, r3
 8006688:	2b02      	cmp	r3, #2
 800668a:	d901      	bls.n	8006690 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800668c:	2303      	movs	r3, #3
 800668e:	e10c      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006690:	4b6a      	ldr	r3, [pc, #424]	; (800683c <HAL_RCC_OscConfig+0x474>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006698:	2b00      	cmp	r3, #0
 800669a:	d0f0      	beq.n	800667e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	2b01      	cmp	r3, #1
 80066a2:	d106      	bne.n	80066b2 <HAL_RCC_OscConfig+0x2ea>
 80066a4:	4b64      	ldr	r3, [pc, #400]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a8:	4a63      	ldr	r2, [pc, #396]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066aa:	f043 0301 	orr.w	r3, r3, #1
 80066ae:	6713      	str	r3, [r2, #112]	; 0x70
 80066b0:	e01c      	b.n	80066ec <HAL_RCC_OscConfig+0x324>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	2b05      	cmp	r3, #5
 80066b8:	d10c      	bne.n	80066d4 <HAL_RCC_OscConfig+0x30c>
 80066ba:	4b5f      	ldr	r3, [pc, #380]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066be:	4a5e      	ldr	r2, [pc, #376]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066c0:	f043 0304 	orr.w	r3, r3, #4
 80066c4:	6713      	str	r3, [r2, #112]	; 0x70
 80066c6:	4b5c      	ldr	r3, [pc, #368]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ca:	4a5b      	ldr	r2, [pc, #364]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066cc:	f043 0301 	orr.w	r3, r3, #1
 80066d0:	6713      	str	r3, [r2, #112]	; 0x70
 80066d2:	e00b      	b.n	80066ec <HAL_RCC_OscConfig+0x324>
 80066d4:	4b58      	ldr	r3, [pc, #352]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066d8:	4a57      	ldr	r2, [pc, #348]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066da:	f023 0301 	bic.w	r3, r3, #1
 80066de:	6713      	str	r3, [r2, #112]	; 0x70
 80066e0:	4b55      	ldr	r3, [pc, #340]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e4:	4a54      	ldr	r2, [pc, #336]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80066e6:	f023 0304 	bic.w	r3, r3, #4
 80066ea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d015      	beq.n	8006720 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066f4:	f7fe fe0e 	bl	8005314 <HAL_GetTick>
 80066f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066fa:	e00a      	b.n	8006712 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066fc:	f7fe fe0a 	bl	8005314 <HAL_GetTick>
 8006700:	4602      	mov	r2, r0
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	1ad3      	subs	r3, r2, r3
 8006706:	f241 3288 	movw	r2, #5000	; 0x1388
 800670a:	4293      	cmp	r3, r2
 800670c:	d901      	bls.n	8006712 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800670e:	2303      	movs	r3, #3
 8006710:	e0cb      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006712:	4b49      	ldr	r3, [pc, #292]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006714:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	2b00      	cmp	r3, #0
 800671c:	d0ee      	beq.n	80066fc <HAL_RCC_OscConfig+0x334>
 800671e:	e014      	b.n	800674a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006720:	f7fe fdf8 	bl	8005314 <HAL_GetTick>
 8006724:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006726:	e00a      	b.n	800673e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006728:	f7fe fdf4 	bl	8005314 <HAL_GetTick>
 800672c:	4602      	mov	r2, r0
 800672e:	693b      	ldr	r3, [r7, #16]
 8006730:	1ad3      	subs	r3, r2, r3
 8006732:	f241 3288 	movw	r2, #5000	; 0x1388
 8006736:	4293      	cmp	r3, r2
 8006738:	d901      	bls.n	800673e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800673a:	2303      	movs	r3, #3
 800673c:	e0b5      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800673e:	4b3e      	ldr	r3, [pc, #248]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006742:	f003 0302 	and.w	r3, r3, #2
 8006746:	2b00      	cmp	r3, #0
 8006748:	d1ee      	bne.n	8006728 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800674a:	7dfb      	ldrb	r3, [r7, #23]
 800674c:	2b01      	cmp	r3, #1
 800674e:	d105      	bne.n	800675c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006750:	4b39      	ldr	r3, [pc, #228]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006754:	4a38      	ldr	r2, [pc, #224]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006756:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800675a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	699b      	ldr	r3, [r3, #24]
 8006760:	2b00      	cmp	r3, #0
 8006762:	f000 80a1 	beq.w	80068a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006766:	4b34      	ldr	r3, [pc, #208]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006768:	689b      	ldr	r3, [r3, #8]
 800676a:	f003 030c 	and.w	r3, r3, #12
 800676e:	2b08      	cmp	r3, #8
 8006770:	d05c      	beq.n	800682c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	699b      	ldr	r3, [r3, #24]
 8006776:	2b02      	cmp	r3, #2
 8006778:	d141      	bne.n	80067fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800677a:	4b31      	ldr	r3, [pc, #196]	; (8006840 <HAL_RCC_OscConfig+0x478>)
 800677c:	2200      	movs	r2, #0
 800677e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006780:	f7fe fdc8 	bl	8005314 <HAL_GetTick>
 8006784:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006786:	e008      	b.n	800679a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006788:	f7fe fdc4 	bl	8005314 <HAL_GetTick>
 800678c:	4602      	mov	r2, r0
 800678e:	693b      	ldr	r3, [r7, #16]
 8006790:	1ad3      	subs	r3, r2, r3
 8006792:	2b02      	cmp	r3, #2
 8006794:	d901      	bls.n	800679a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e087      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800679a:	4b27      	ldr	r3, [pc, #156]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d1f0      	bne.n	8006788 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	69da      	ldr	r2, [r3, #28]
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6a1b      	ldr	r3, [r3, #32]
 80067ae:	431a      	orrs	r2, r3
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067b4:	019b      	lsls	r3, r3, #6
 80067b6:	431a      	orrs	r2, r3
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067bc:	085b      	lsrs	r3, r3, #1
 80067be:	3b01      	subs	r3, #1
 80067c0:	041b      	lsls	r3, r3, #16
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c8:	061b      	lsls	r3, r3, #24
 80067ca:	491b      	ldr	r1, [pc, #108]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067d0:	4b1b      	ldr	r3, [pc, #108]	; (8006840 <HAL_RCC_OscConfig+0x478>)
 80067d2:	2201      	movs	r2, #1
 80067d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067d6:	f7fe fd9d 	bl	8005314 <HAL_GetTick>
 80067da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067dc:	e008      	b.n	80067f0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80067de:	f7fe fd99 	bl	8005314 <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	693b      	ldr	r3, [r7, #16]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d901      	bls.n	80067f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	e05c      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067f0:	4b11      	ldr	r3, [pc, #68]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d0f0      	beq.n	80067de <HAL_RCC_OscConfig+0x416>
 80067fc:	e054      	b.n	80068a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80067fe:	4b10      	ldr	r3, [pc, #64]	; (8006840 <HAL_RCC_OscConfig+0x478>)
 8006800:	2200      	movs	r2, #0
 8006802:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006804:	f7fe fd86 	bl	8005314 <HAL_GetTick>
 8006808:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800680a:	e008      	b.n	800681e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800680c:	f7fe fd82 	bl	8005314 <HAL_GetTick>
 8006810:	4602      	mov	r2, r0
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	2b02      	cmp	r3, #2
 8006818:	d901      	bls.n	800681e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800681a:	2303      	movs	r3, #3
 800681c:	e045      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800681e:	4b06      	ldr	r3, [pc, #24]	; (8006838 <HAL_RCC_OscConfig+0x470>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1f0      	bne.n	800680c <HAL_RCC_OscConfig+0x444>
 800682a:	e03d      	b.n	80068a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	2b01      	cmp	r3, #1
 8006832:	d107      	bne.n	8006844 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006834:	2301      	movs	r3, #1
 8006836:	e038      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
 8006838:	40023800 	.word	0x40023800
 800683c:	40007000 	.word	0x40007000
 8006840:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006844:	4b1b      	ldr	r3, [pc, #108]	; (80068b4 <HAL_RCC_OscConfig+0x4ec>)
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d028      	beq.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800685c:	429a      	cmp	r2, r3
 800685e:	d121      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800686a:	429a      	cmp	r2, r3
 800686c:	d11a      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006874:	4013      	ands	r3, r2
 8006876:	687a      	ldr	r2, [r7, #4]
 8006878:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800687a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800687c:	4293      	cmp	r3, r2
 800687e:	d111      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800688a:	085b      	lsrs	r3, r3, #1
 800688c:	3b01      	subs	r3, #1
 800688e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006890:	429a      	cmp	r2, r3
 8006892:	d107      	bne.n	80068a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800689e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d001      	beq.n	80068a8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e000      	b.n	80068aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3718      	adds	r7, #24
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	40023800 	.word	0x40023800

080068b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d101      	bne.n	80068cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068c8:	2301      	movs	r3, #1
 80068ca:	e0cc      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80068cc:	4b68      	ldr	r3, [pc, #416]	; (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0307 	and.w	r3, r3, #7
 80068d4:	683a      	ldr	r2, [r7, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d90c      	bls.n	80068f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068da:	4b65      	ldr	r3, [pc, #404]	; (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80068dc:	683a      	ldr	r2, [r7, #0]
 80068de:	b2d2      	uxtb	r2, r2
 80068e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80068e2:	4b63      	ldr	r3, [pc, #396]	; (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f003 0307 	and.w	r3, r3, #7
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	429a      	cmp	r2, r3
 80068ee:	d001      	beq.n	80068f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e0b8      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d020      	beq.n	8006942 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0304 	and.w	r3, r3, #4
 8006908:	2b00      	cmp	r3, #0
 800690a:	d005      	beq.n	8006918 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800690c:	4b59      	ldr	r3, [pc, #356]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 800690e:	689b      	ldr	r3, [r3, #8]
 8006910:	4a58      	ldr	r2, [pc, #352]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006912:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006916:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f003 0308 	and.w	r3, r3, #8
 8006920:	2b00      	cmp	r3, #0
 8006922:	d005      	beq.n	8006930 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006924:	4b53      	ldr	r3, [pc, #332]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	4a52      	ldr	r2, [pc, #328]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 800692a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800692e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006930:	4b50      	ldr	r3, [pc, #320]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689b      	ldr	r3, [r3, #8]
 800693c:	494d      	ldr	r1, [pc, #308]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 800693e:	4313      	orrs	r3, r2
 8006940:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d044      	beq.n	80069d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	685b      	ldr	r3, [r3, #4]
 8006952:	2b01      	cmp	r3, #1
 8006954:	d107      	bne.n	8006966 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006956:	4b47      	ldr	r3, [pc, #284]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d119      	bne.n	8006996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006962:	2301      	movs	r3, #1
 8006964:	e07f      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	685b      	ldr	r3, [r3, #4]
 800696a:	2b02      	cmp	r3, #2
 800696c:	d003      	beq.n	8006976 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006972:	2b03      	cmp	r3, #3
 8006974:	d107      	bne.n	8006986 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006976:	4b3f      	ldr	r3, [pc, #252]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d109      	bne.n	8006996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006982:	2301      	movs	r3, #1
 8006984:	e06f      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006986:	4b3b      	ldr	r3, [pc, #236]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f003 0302 	and.w	r3, r3, #2
 800698e:	2b00      	cmp	r3, #0
 8006990:	d101      	bne.n	8006996 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	e067      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006996:	4b37      	ldr	r3, [pc, #220]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f023 0203 	bic.w	r2, r3, #3
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	4934      	ldr	r1, [pc, #208]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 80069a4:	4313      	orrs	r3, r2
 80069a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069a8:	f7fe fcb4 	bl	8005314 <HAL_GetTick>
 80069ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069ae:	e00a      	b.n	80069c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069b0:	f7fe fcb0 	bl	8005314 <HAL_GetTick>
 80069b4:	4602      	mov	r2, r0
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80069be:	4293      	cmp	r3, r2
 80069c0:	d901      	bls.n	80069c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069c2:	2303      	movs	r3, #3
 80069c4:	e04f      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069c6:	4b2b      	ldr	r3, [pc, #172]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 80069c8:	689b      	ldr	r3, [r3, #8]
 80069ca:	f003 020c 	and.w	r2, r3, #12
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d1eb      	bne.n	80069b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80069d8:	4b25      	ldr	r3, [pc, #148]	; (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f003 0307 	and.w	r3, r3, #7
 80069e0:	683a      	ldr	r2, [r7, #0]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d20c      	bcs.n	8006a00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069e6:	4b22      	ldr	r3, [pc, #136]	; (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80069e8:	683a      	ldr	r2, [r7, #0]
 80069ea:	b2d2      	uxtb	r2, r2
 80069ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ee:	4b20      	ldr	r3, [pc, #128]	; (8006a70 <HAL_RCC_ClockConfig+0x1b8>)
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f003 0307 	and.w	r3, r3, #7
 80069f6:	683a      	ldr	r2, [r7, #0]
 80069f8:	429a      	cmp	r2, r3
 80069fa:	d001      	beq.n	8006a00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80069fc:	2301      	movs	r3, #1
 80069fe:	e032      	b.n	8006a66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	f003 0304 	and.w	r3, r3, #4
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d008      	beq.n	8006a1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a0c:	4b19      	ldr	r3, [pc, #100]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	4916      	ldr	r1, [pc, #88]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f003 0308 	and.w	r3, r3, #8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d009      	beq.n	8006a3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a2a:	4b12      	ldr	r3, [pc, #72]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	00db      	lsls	r3, r3, #3
 8006a38:	490e      	ldr	r1, [pc, #56]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006a3e:	f000 f821 	bl	8006a84 <HAL_RCC_GetSysClockFreq>
 8006a42:	4602      	mov	r2, r0
 8006a44:	4b0b      	ldr	r3, [pc, #44]	; (8006a74 <HAL_RCC_ClockConfig+0x1bc>)
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	091b      	lsrs	r3, r3, #4
 8006a4a:	f003 030f 	and.w	r3, r3, #15
 8006a4e:	490a      	ldr	r1, [pc, #40]	; (8006a78 <HAL_RCC_ClockConfig+0x1c0>)
 8006a50:	5ccb      	ldrb	r3, [r1, r3]
 8006a52:	fa22 f303 	lsr.w	r3, r2, r3
 8006a56:	4a09      	ldr	r2, [pc, #36]	; (8006a7c <HAL_RCC_ClockConfig+0x1c4>)
 8006a58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006a5a:	4b09      	ldr	r3, [pc, #36]	; (8006a80 <HAL_RCC_ClockConfig+0x1c8>)
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4618      	mov	r0, r3
 8006a60:	f7fe fc14 	bl	800528c <HAL_InitTick>

  return HAL_OK;
 8006a64:	2300      	movs	r3, #0
}
 8006a66:	4618      	mov	r0, r3
 8006a68:	3710      	adds	r7, #16
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	bd80      	pop	{r7, pc}
 8006a6e:	bf00      	nop
 8006a70:	40023c00 	.word	0x40023c00
 8006a74:	40023800 	.word	0x40023800
 8006a78:	0800fb18 	.word	0x0800fb18
 8006a7c:	20000000 	.word	0x20000000
 8006a80:	20000004 	.word	0x20000004

08006a84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a88:	b094      	sub	sp, #80	; 0x50
 8006a8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	647b      	str	r3, [r7, #68]	; 0x44
 8006a90:	2300      	movs	r3, #0
 8006a92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a94:	2300      	movs	r3, #0
 8006a96:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006a9c:	4b79      	ldr	r3, [pc, #484]	; (8006c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 030c 	and.w	r3, r3, #12
 8006aa4:	2b08      	cmp	r3, #8
 8006aa6:	d00d      	beq.n	8006ac4 <HAL_RCC_GetSysClockFreq+0x40>
 8006aa8:	2b08      	cmp	r3, #8
 8006aaa:	f200 80e1 	bhi.w	8006c70 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d002      	beq.n	8006ab8 <HAL_RCC_GetSysClockFreq+0x34>
 8006ab2:	2b04      	cmp	r3, #4
 8006ab4:	d003      	beq.n	8006abe <HAL_RCC_GetSysClockFreq+0x3a>
 8006ab6:	e0db      	b.n	8006c70 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ab8:	4b73      	ldr	r3, [pc, #460]	; (8006c88 <HAL_RCC_GetSysClockFreq+0x204>)
 8006aba:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006abc:	e0db      	b.n	8006c76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006abe:	4b73      	ldr	r3, [pc, #460]	; (8006c8c <HAL_RCC_GetSysClockFreq+0x208>)
 8006ac0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006ac2:	e0d8      	b.n	8006c76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ac4:	4b6f      	ldr	r3, [pc, #444]	; (8006c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ac6:	685b      	ldr	r3, [r3, #4]
 8006ac8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006acc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ace:	4b6d      	ldr	r3, [pc, #436]	; (8006c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d063      	beq.n	8006ba2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ada:	4b6a      	ldr	r3, [pc, #424]	; (8006c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	099b      	lsrs	r3, r3, #6
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ae4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ae8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006aec:	633b      	str	r3, [r7, #48]	; 0x30
 8006aee:	2300      	movs	r3, #0
 8006af0:	637b      	str	r3, [r7, #52]	; 0x34
 8006af2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006af6:	4622      	mov	r2, r4
 8006af8:	462b      	mov	r3, r5
 8006afa:	f04f 0000 	mov.w	r0, #0
 8006afe:	f04f 0100 	mov.w	r1, #0
 8006b02:	0159      	lsls	r1, r3, #5
 8006b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b08:	0150      	lsls	r0, r2, #5
 8006b0a:	4602      	mov	r2, r0
 8006b0c:	460b      	mov	r3, r1
 8006b0e:	4621      	mov	r1, r4
 8006b10:	1a51      	subs	r1, r2, r1
 8006b12:	6139      	str	r1, [r7, #16]
 8006b14:	4629      	mov	r1, r5
 8006b16:	eb63 0301 	sbc.w	r3, r3, r1
 8006b1a:	617b      	str	r3, [r7, #20]
 8006b1c:	f04f 0200 	mov.w	r2, #0
 8006b20:	f04f 0300 	mov.w	r3, #0
 8006b24:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b28:	4659      	mov	r1, fp
 8006b2a:	018b      	lsls	r3, r1, #6
 8006b2c:	4651      	mov	r1, sl
 8006b2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b32:	4651      	mov	r1, sl
 8006b34:	018a      	lsls	r2, r1, #6
 8006b36:	4651      	mov	r1, sl
 8006b38:	ebb2 0801 	subs.w	r8, r2, r1
 8006b3c:	4659      	mov	r1, fp
 8006b3e:	eb63 0901 	sbc.w	r9, r3, r1
 8006b42:	f04f 0200 	mov.w	r2, #0
 8006b46:	f04f 0300 	mov.w	r3, #0
 8006b4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b56:	4690      	mov	r8, r2
 8006b58:	4699      	mov	r9, r3
 8006b5a:	4623      	mov	r3, r4
 8006b5c:	eb18 0303 	adds.w	r3, r8, r3
 8006b60:	60bb      	str	r3, [r7, #8]
 8006b62:	462b      	mov	r3, r5
 8006b64:	eb49 0303 	adc.w	r3, r9, r3
 8006b68:	60fb      	str	r3, [r7, #12]
 8006b6a:	f04f 0200 	mov.w	r2, #0
 8006b6e:	f04f 0300 	mov.w	r3, #0
 8006b72:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006b76:	4629      	mov	r1, r5
 8006b78:	024b      	lsls	r3, r1, #9
 8006b7a:	4621      	mov	r1, r4
 8006b7c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006b80:	4621      	mov	r1, r4
 8006b82:	024a      	lsls	r2, r1, #9
 8006b84:	4610      	mov	r0, r2
 8006b86:	4619      	mov	r1, r3
 8006b88:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006b8e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b90:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006b94:	f7fa f878 	bl	8000c88 <__aeabi_uldivmod>
 8006b98:	4602      	mov	r2, r0
 8006b9a:	460b      	mov	r3, r1
 8006b9c:	4613      	mov	r3, r2
 8006b9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ba0:	e058      	b.n	8006c54 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ba2:	4b38      	ldr	r3, [pc, #224]	; (8006c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ba4:	685b      	ldr	r3, [r3, #4]
 8006ba6:	099b      	lsrs	r3, r3, #6
 8006ba8:	2200      	movs	r2, #0
 8006baa:	4618      	mov	r0, r3
 8006bac:	4611      	mov	r1, r2
 8006bae:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006bb2:	623b      	str	r3, [r7, #32]
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	627b      	str	r3, [r7, #36]	; 0x24
 8006bb8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006bbc:	4642      	mov	r2, r8
 8006bbe:	464b      	mov	r3, r9
 8006bc0:	f04f 0000 	mov.w	r0, #0
 8006bc4:	f04f 0100 	mov.w	r1, #0
 8006bc8:	0159      	lsls	r1, r3, #5
 8006bca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006bce:	0150      	lsls	r0, r2, #5
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	4641      	mov	r1, r8
 8006bd6:	ebb2 0a01 	subs.w	sl, r2, r1
 8006bda:	4649      	mov	r1, r9
 8006bdc:	eb63 0b01 	sbc.w	fp, r3, r1
 8006be0:	f04f 0200 	mov.w	r2, #0
 8006be4:	f04f 0300 	mov.w	r3, #0
 8006be8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006bec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006bf0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006bf4:	ebb2 040a 	subs.w	r4, r2, sl
 8006bf8:	eb63 050b 	sbc.w	r5, r3, fp
 8006bfc:	f04f 0200 	mov.w	r2, #0
 8006c00:	f04f 0300 	mov.w	r3, #0
 8006c04:	00eb      	lsls	r3, r5, #3
 8006c06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c0a:	00e2      	lsls	r2, r4, #3
 8006c0c:	4614      	mov	r4, r2
 8006c0e:	461d      	mov	r5, r3
 8006c10:	4643      	mov	r3, r8
 8006c12:	18e3      	adds	r3, r4, r3
 8006c14:	603b      	str	r3, [r7, #0]
 8006c16:	464b      	mov	r3, r9
 8006c18:	eb45 0303 	adc.w	r3, r5, r3
 8006c1c:	607b      	str	r3, [r7, #4]
 8006c1e:	f04f 0200 	mov.w	r2, #0
 8006c22:	f04f 0300 	mov.w	r3, #0
 8006c26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c2a:	4629      	mov	r1, r5
 8006c2c:	028b      	lsls	r3, r1, #10
 8006c2e:	4621      	mov	r1, r4
 8006c30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c34:	4621      	mov	r1, r4
 8006c36:	028a      	lsls	r2, r1, #10
 8006c38:	4610      	mov	r0, r2
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c3e:	2200      	movs	r2, #0
 8006c40:	61bb      	str	r3, [r7, #24]
 8006c42:	61fa      	str	r2, [r7, #28]
 8006c44:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c48:	f7fa f81e 	bl	8000c88 <__aeabi_uldivmod>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	460b      	mov	r3, r1
 8006c50:	4613      	mov	r3, r2
 8006c52:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006c54:	4b0b      	ldr	r3, [pc, #44]	; (8006c84 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c56:	685b      	ldr	r3, [r3, #4]
 8006c58:	0c1b      	lsrs	r3, r3, #16
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	3301      	adds	r3, #1
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006c64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006c66:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c6c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006c6e:	e002      	b.n	8006c76 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006c70:	4b05      	ldr	r3, [pc, #20]	; (8006c88 <HAL_RCC_GetSysClockFreq+0x204>)
 8006c72:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006c74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3750      	adds	r7, #80	; 0x50
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c82:	bf00      	nop
 8006c84:	40023800 	.word	0x40023800
 8006c88:	00f42400 	.word	0x00f42400
 8006c8c:	007a1200 	.word	0x007a1200

08006c90 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c90:	b480      	push	{r7}
 8006c92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006c94:	4b03      	ldr	r3, [pc, #12]	; (8006ca4 <HAL_RCC_GetHCLKFreq+0x14>)
 8006c96:	681b      	ldr	r3, [r3, #0]
}
 8006c98:	4618      	mov	r0, r3
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca0:	4770      	bx	lr
 8006ca2:	bf00      	nop
 8006ca4:	20000000 	.word	0x20000000

08006ca8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006cac:	f7ff fff0 	bl	8006c90 <HAL_RCC_GetHCLKFreq>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	4b05      	ldr	r3, [pc, #20]	; (8006cc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	0a9b      	lsrs	r3, r3, #10
 8006cb8:	f003 0307 	and.w	r3, r3, #7
 8006cbc:	4903      	ldr	r1, [pc, #12]	; (8006ccc <HAL_RCC_GetPCLK1Freq+0x24>)
 8006cbe:	5ccb      	ldrb	r3, [r1, r3]
 8006cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	bd80      	pop	{r7, pc}
 8006cc8:	40023800 	.word	0x40023800
 8006ccc:	0800fb28 	.word	0x0800fb28

08006cd0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006cd4:	f7ff ffdc 	bl	8006c90 <HAL_RCC_GetHCLKFreq>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	4b05      	ldr	r3, [pc, #20]	; (8006cf0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006cdc:	689b      	ldr	r3, [r3, #8]
 8006cde:	0b5b      	lsrs	r3, r3, #13
 8006ce0:	f003 0307 	and.w	r3, r3, #7
 8006ce4:	4903      	ldr	r1, [pc, #12]	; (8006cf4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006ce6:	5ccb      	ldrb	r3, [r1, r3]
 8006ce8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	bd80      	pop	{r7, pc}
 8006cf0:	40023800 	.word	0x40023800
 8006cf4:	0800fb28 	.word	0x0800fb28

08006cf8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b082      	sub	sp, #8
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d101      	bne.n	8006d0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e07b      	b.n	8006e02 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d108      	bne.n	8006d24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	685b      	ldr	r3, [r3, #4]
 8006d16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006d1a:	d009      	beq.n	8006d30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	61da      	str	r2, [r3, #28]
 8006d22:	e005      	b.n	8006d30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2200      	movs	r2, #0
 8006d34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006d3c:	b2db      	uxtb	r3, r3
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d106      	bne.n	8006d50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2200      	movs	r2, #0
 8006d46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7fd fa94 	bl	8004278 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2202      	movs	r2, #2
 8006d54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006d66:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006d78:	431a      	orrs	r2, r3
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d82:	431a      	orrs	r2, r3
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	691b      	ldr	r3, [r3, #16]
 8006d88:	f003 0302 	and.w	r3, r3, #2
 8006d8c:	431a      	orrs	r2, r3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	f003 0301 	and.w	r3, r3, #1
 8006d96:	431a      	orrs	r2, r3
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	699b      	ldr	r3, [r3, #24]
 8006d9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006da0:	431a      	orrs	r2, r3
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006daa:	431a      	orrs	r2, r3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a1b      	ldr	r3, [r3, #32]
 8006db0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006db4:	ea42 0103 	orr.w	r1, r2, r3
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006dbc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	430a      	orrs	r2, r1
 8006dc6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	0c1b      	lsrs	r3, r3, #16
 8006dce:	f003 0104 	and.w	r1, r3, #4
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dd6:	f003 0210 	and.w	r2, r3, #16
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	430a      	orrs	r2, r1
 8006de0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	69da      	ldr	r2, [r3, #28]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006df0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2200      	movs	r2, #0
 8006df6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2201      	movs	r2, #1
 8006dfc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006e00:	2300      	movs	r3, #0
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3708      	adds	r7, #8
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bd80      	pop	{r7, pc}

08006e0a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006e0a:	b580      	push	{r7, lr}
 8006e0c:	b08c      	sub	sp, #48	; 0x30
 8006e0e:	af00      	add	r7, sp, #0
 8006e10:	60f8      	str	r0, [r7, #12]
 8006e12:	60b9      	str	r1, [r7, #8]
 8006e14:	607a      	str	r2, [r7, #4]
 8006e16:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d101      	bne.n	8006e30 <HAL_SPI_TransmitReceive+0x26>
 8006e2c:	2302      	movs	r3, #2
 8006e2e:	e18a      	b.n	8007146 <HAL_SPI_TransmitReceive+0x33c>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2201      	movs	r2, #1
 8006e34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006e38:	f7fe fa6c 	bl	8005314 <HAL_GetTick>
 8006e3c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e44:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	685b      	ldr	r3, [r3, #4]
 8006e4c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006e4e:	887b      	ldrh	r3, [r7, #2]
 8006e50:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006e52:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e56:	2b01      	cmp	r3, #1
 8006e58:	d00f      	beq.n	8006e7a <HAL_SPI_TransmitReceive+0x70>
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006e60:	d107      	bne.n	8006e72 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	689b      	ldr	r3, [r3, #8]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d103      	bne.n	8006e72 <HAL_SPI_TransmitReceive+0x68>
 8006e6a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006e6e:	2b04      	cmp	r3, #4
 8006e70:	d003      	beq.n	8006e7a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006e72:	2302      	movs	r3, #2
 8006e74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006e78:	e15b      	b.n	8007132 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d005      	beq.n	8006e8c <HAL_SPI_TransmitReceive+0x82>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d002      	beq.n	8006e8c <HAL_SPI_TransmitReceive+0x82>
 8006e86:	887b      	ldrh	r3, [r7, #2]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d103      	bne.n	8006e94 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006e92:	e14e      	b.n	8007132 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006e9a:	b2db      	uxtb	r3, r3
 8006e9c:	2b04      	cmp	r3, #4
 8006e9e:	d003      	beq.n	8006ea8 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2205      	movs	r2, #5
 8006ea4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	887a      	ldrh	r2, [r7, #2]
 8006eb8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	887a      	ldrh	r2, [r7, #2]
 8006ebe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	68ba      	ldr	r2, [r7, #8]
 8006ec4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	887a      	ldrh	r2, [r7, #2]
 8006eca:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	887a      	ldrh	r2, [r7, #2]
 8006ed0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2200      	movs	r2, #0
 8006edc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ee8:	2b40      	cmp	r3, #64	; 0x40
 8006eea:	d007      	beq.n	8006efc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006efa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f04:	d178      	bne.n	8006ff8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <HAL_SPI_TransmitReceive+0x10a>
 8006f0e:	8b7b      	ldrh	r3, [r7, #26]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d166      	bne.n	8006fe2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f18:	881a      	ldrh	r2, [r3, #0]
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f24:	1c9a      	adds	r2, r3, #2
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	3b01      	subs	r3, #1
 8006f32:	b29a      	uxth	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006f38:	e053      	b.n	8006fe2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	689b      	ldr	r3, [r3, #8]
 8006f40:	f003 0302 	and.w	r3, r3, #2
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d11b      	bne.n	8006f80 <HAL_SPI_TransmitReceive+0x176>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d016      	beq.n	8006f80 <HAL_SPI_TransmitReceive+0x176>
 8006f52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d113      	bne.n	8006f80 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f5c:	881a      	ldrh	r2, [r3, #0]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f68:	1c9a      	adds	r2, r3, #2
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006f72:	b29b      	uxth	r3, r3
 8006f74:	3b01      	subs	r3, #1
 8006f76:	b29a      	uxth	r2, r3
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	689b      	ldr	r3, [r3, #8]
 8006f86:	f003 0301 	and.w	r3, r3, #1
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d119      	bne.n	8006fc2 <HAL_SPI_TransmitReceive+0x1b8>
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d014      	beq.n	8006fc2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	68da      	ldr	r2, [r3, #12]
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fa2:	b292      	uxth	r2, r2
 8006fa4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006faa:	1c9a      	adds	r2, r3, #2
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006fb4:	b29b      	uxth	r3, r3
 8006fb6:	3b01      	subs	r3, #1
 8006fb8:	b29a      	uxth	r2, r3
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006fbe:	2301      	movs	r3, #1
 8006fc0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006fc2:	f7fe f9a7 	bl	8005314 <HAL_GetTick>
 8006fc6:	4602      	mov	r2, r0
 8006fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fca:	1ad3      	subs	r3, r2, r3
 8006fcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006fce:	429a      	cmp	r2, r3
 8006fd0:	d807      	bhi.n	8006fe2 <HAL_SPI_TransmitReceive+0x1d8>
 8006fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fd8:	d003      	beq.n	8006fe2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006fe0:	e0a7      	b.n	8007132 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006fe6:	b29b      	uxth	r3, r3
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d1a6      	bne.n	8006f3a <HAL_SPI_TransmitReceive+0x130>
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d1a1      	bne.n	8006f3a <HAL_SPI_TransmitReceive+0x130>
 8006ff6:	e07c      	b.n	80070f2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <HAL_SPI_TransmitReceive+0x1fc>
 8007000:	8b7b      	ldrh	r3, [r7, #26]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d16b      	bne.n	80070de <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	330c      	adds	r3, #12
 8007010:	7812      	ldrb	r2, [r2, #0]
 8007012:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007018:	1c5a      	adds	r2, r3, #1
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007022:	b29b      	uxth	r3, r3
 8007024:	3b01      	subs	r3, #1
 8007026:	b29a      	uxth	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800702c:	e057      	b.n	80070de <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f003 0302 	and.w	r3, r3, #2
 8007038:	2b02      	cmp	r3, #2
 800703a:	d11c      	bne.n	8007076 <HAL_SPI_TransmitReceive+0x26c>
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007040:	b29b      	uxth	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d017      	beq.n	8007076 <HAL_SPI_TransmitReceive+0x26c>
 8007046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007048:	2b01      	cmp	r3, #1
 800704a:	d114      	bne.n	8007076 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	330c      	adds	r3, #12
 8007056:	7812      	ldrb	r2, [r2, #0]
 8007058:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800705e:	1c5a      	adds	r2, r3, #1
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007068:	b29b      	uxth	r3, r3
 800706a:	3b01      	subs	r3, #1
 800706c:	b29a      	uxth	r2, r3
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007072:	2300      	movs	r3, #0
 8007074:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	f003 0301 	and.w	r3, r3, #1
 8007080:	2b01      	cmp	r3, #1
 8007082:	d119      	bne.n	80070b8 <HAL_SPI_TransmitReceive+0x2ae>
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007088:	b29b      	uxth	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d014      	beq.n	80070b8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68da      	ldr	r2, [r3, #12]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007098:	b2d2      	uxtb	r2, r2
 800709a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a0:	1c5a      	adds	r2, r3, #1
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	3b01      	subs	r3, #1
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070b4:	2301      	movs	r3, #1
 80070b6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80070b8:	f7fe f92c 	bl	8005314 <HAL_GetTick>
 80070bc:	4602      	mov	r2, r0
 80070be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070c0:	1ad3      	subs	r3, r2, r3
 80070c2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d803      	bhi.n	80070d0 <HAL_SPI_TransmitReceive+0x2c6>
 80070c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070ce:	d102      	bne.n	80070d6 <HAL_SPI_TransmitReceive+0x2cc>
 80070d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d103      	bne.n	80070de <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80070dc:	e029      	b.n	8007132 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070e2:	b29b      	uxth	r3, r3
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d1a2      	bne.n	800702e <HAL_SPI_TransmitReceive+0x224>
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d19d      	bne.n	800702e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80070f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070f4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80070f6:	68f8      	ldr	r0, [r7, #12]
 80070f8:	f000 f8b2 	bl	8007260 <SPI_EndRxTxTransaction>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d006      	beq.n	8007110 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007102:	2301      	movs	r3, #1
 8007104:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	2220      	movs	r2, #32
 800710c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800710e:	e010      	b.n	8007132 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	689b      	ldr	r3, [r3, #8]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d10b      	bne.n	8007130 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007118:	2300      	movs	r3, #0
 800711a:	617b      	str	r3, [r7, #20]
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	617b      	str	r3, [r7, #20]
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	689b      	ldr	r3, [r3, #8]
 800712a:	617b      	str	r3, [r7, #20]
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	e000      	b.n	8007132 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007130:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	2200      	movs	r2, #0
 800713e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007142:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007146:	4618      	mov	r0, r3
 8007148:	3730      	adds	r7, #48	; 0x30
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
	...

08007150 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b088      	sub	sp, #32
 8007154:	af00      	add	r7, sp, #0
 8007156:	60f8      	str	r0, [r7, #12]
 8007158:	60b9      	str	r1, [r7, #8]
 800715a:	603b      	str	r3, [r7, #0]
 800715c:	4613      	mov	r3, r2
 800715e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007160:	f7fe f8d8 	bl	8005314 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007168:	1a9b      	subs	r3, r3, r2
 800716a:	683a      	ldr	r2, [r7, #0]
 800716c:	4413      	add	r3, r2
 800716e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007170:	f7fe f8d0 	bl	8005314 <HAL_GetTick>
 8007174:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007176:	4b39      	ldr	r3, [pc, #228]	; (800725c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	015b      	lsls	r3, r3, #5
 800717c:	0d1b      	lsrs	r3, r3, #20
 800717e:	69fa      	ldr	r2, [r7, #28]
 8007180:	fb02 f303 	mul.w	r3, r2, r3
 8007184:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007186:	e054      	b.n	8007232 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007188:	683b      	ldr	r3, [r7, #0]
 800718a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800718e:	d050      	beq.n	8007232 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007190:	f7fe f8c0 	bl	8005314 <HAL_GetTick>
 8007194:	4602      	mov	r2, r0
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	1ad3      	subs	r3, r2, r3
 800719a:	69fa      	ldr	r2, [r7, #28]
 800719c:	429a      	cmp	r2, r3
 800719e:	d902      	bls.n	80071a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80071a0:	69fb      	ldr	r3, [r7, #28]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d13d      	bne.n	8007222 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	685a      	ldr	r2, [r3, #4]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80071b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	685b      	ldr	r3, [r3, #4]
 80071ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071be:	d111      	bne.n	80071e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80071c8:	d004      	beq.n	80071d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	689b      	ldr	r3, [r3, #8]
 80071ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80071d2:	d107      	bne.n	80071e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80071e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071ec:	d10f      	bne.n	800720e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	681a      	ldr	r2, [r3, #0]
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80071fc:	601a      	str	r2, [r3, #0]
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800720c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2201      	movs	r2, #1
 8007212:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2200      	movs	r2, #0
 800721a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800721e:	2303      	movs	r3, #3
 8007220:	e017      	b.n	8007252 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d101      	bne.n	800722c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007228:	2300      	movs	r3, #0
 800722a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	3b01      	subs	r3, #1
 8007230:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	689a      	ldr	r2, [r3, #8]
 8007238:	68bb      	ldr	r3, [r7, #8]
 800723a:	4013      	ands	r3, r2
 800723c:	68ba      	ldr	r2, [r7, #8]
 800723e:	429a      	cmp	r2, r3
 8007240:	bf0c      	ite	eq
 8007242:	2301      	moveq	r3, #1
 8007244:	2300      	movne	r3, #0
 8007246:	b2db      	uxtb	r3, r3
 8007248:	461a      	mov	r2, r3
 800724a:	79fb      	ldrb	r3, [r7, #7]
 800724c:	429a      	cmp	r2, r3
 800724e:	d19b      	bne.n	8007188 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007250:	2300      	movs	r3, #0
}
 8007252:	4618      	mov	r0, r3
 8007254:	3720      	adds	r7, #32
 8007256:	46bd      	mov	sp, r7
 8007258:	bd80      	pop	{r7, pc}
 800725a:	bf00      	nop
 800725c:	20000000 	.word	0x20000000

08007260 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007260:	b580      	push	{r7, lr}
 8007262:	b088      	sub	sp, #32
 8007264:	af02      	add	r7, sp, #8
 8007266:	60f8      	str	r0, [r7, #12]
 8007268:	60b9      	str	r1, [r7, #8]
 800726a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800726c:	4b1b      	ldr	r3, [pc, #108]	; (80072dc <SPI_EndRxTxTransaction+0x7c>)
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a1b      	ldr	r2, [pc, #108]	; (80072e0 <SPI_EndRxTxTransaction+0x80>)
 8007272:	fba2 2303 	umull	r2, r3, r2, r3
 8007276:	0d5b      	lsrs	r3, r3, #21
 8007278:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800727c:	fb02 f303 	mul.w	r3, r2, r3
 8007280:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800728a:	d112      	bne.n	80072b2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	9300      	str	r3, [sp, #0]
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	2200      	movs	r2, #0
 8007294:	2180      	movs	r1, #128	; 0x80
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f7ff ff5a 	bl	8007150 <SPI_WaitFlagStateUntilTimeout>
 800729c:	4603      	mov	r3, r0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d016      	beq.n	80072d0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072a6:	f043 0220 	orr.w	r2, r3, #32
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e00f      	b.n	80072d2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d00a      	beq.n	80072ce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	3b01      	subs	r3, #1
 80072bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	689b      	ldr	r3, [r3, #8]
 80072c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072c8:	2b80      	cmp	r3, #128	; 0x80
 80072ca:	d0f2      	beq.n	80072b2 <SPI_EndRxTxTransaction+0x52>
 80072cc:	e000      	b.n	80072d0 <SPI_EndRxTxTransaction+0x70>
        break;
 80072ce:	bf00      	nop
  }

  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3718      	adds	r7, #24
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	20000000 	.word	0x20000000
 80072e0:	165e9f81 	.word	0x165e9f81

080072e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80072e4:	b580      	push	{r7, lr}
 80072e6:	b082      	sub	sp, #8
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d101      	bne.n	80072f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80072f2:	2301      	movs	r3, #1
 80072f4:	e041      	b.n	800737a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d106      	bne.n	8007310 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800730a:	6878      	ldr	r0, [r7, #4]
 800730c:	f7fd f9fa 	bl	8004704 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2202      	movs	r2, #2
 8007314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681a      	ldr	r2, [r3, #0]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	3304      	adds	r3, #4
 8007320:	4619      	mov	r1, r3
 8007322:	4610      	mov	r0, r2
 8007324:	f000 fb16 	bl	8007954 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2201      	movs	r2, #1
 8007334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2201      	movs	r2, #1
 800733c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2201      	movs	r2, #1
 8007344:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2201      	movs	r2, #1
 800734c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2201      	movs	r2, #1
 8007354:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2201      	movs	r2, #1
 800735c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	2201      	movs	r2, #1
 8007364:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2201      	movs	r2, #1
 800736c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007378:	2300      	movs	r3, #0
}
 800737a:	4618      	mov	r0, r3
 800737c:	3708      	adds	r7, #8
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}

08007382 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007382:	b480      	push	{r7}
 8007384:	b083      	sub	sp, #12
 8007386:	af00      	add	r7, sp, #0
 8007388:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	6a1a      	ldr	r2, [r3, #32]
 8007390:	f241 1311 	movw	r3, #4369	; 0x1111
 8007394:	4013      	ands	r3, r2
 8007396:	2b00      	cmp	r3, #0
 8007398:	d10f      	bne.n	80073ba <HAL_TIM_Base_Stop+0x38>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	6a1a      	ldr	r2, [r3, #32]
 80073a0:	f240 4344 	movw	r3, #1092	; 0x444
 80073a4:	4013      	ands	r3, r2
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d107      	bne.n	80073ba <HAL_TIM_Base_Stop+0x38>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	681a      	ldr	r2, [r3, #0]
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f022 0201 	bic.w	r2, r2, #1
 80073b8:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2201      	movs	r2, #1
 80073be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80073c2:	2300      	movs	r3, #0
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	370c      	adds	r7, #12
 80073c8:	46bd      	mov	sp, r7
 80073ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ce:	4770      	bx	lr

080073d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b085      	sub	sp, #20
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073de:	b2db      	uxtb	r3, r3
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d001      	beq.n	80073e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	e04e      	b.n	8007486 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2202      	movs	r2, #2
 80073ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	68da      	ldr	r2, [r3, #12]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	f042 0201 	orr.w	r2, r2, #1
 80073fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a23      	ldr	r2, [pc, #140]	; (8007494 <HAL_TIM_Base_Start_IT+0xc4>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d022      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0x80>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007412:	d01d      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0x80>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a1f      	ldr	r2, [pc, #124]	; (8007498 <HAL_TIM_Base_Start_IT+0xc8>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d018      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0x80>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a1e      	ldr	r2, [pc, #120]	; (800749c <HAL_TIM_Base_Start_IT+0xcc>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d013      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0x80>
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	4a1c      	ldr	r2, [pc, #112]	; (80074a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d00e      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0x80>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	4a1b      	ldr	r2, [pc, #108]	; (80074a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8007438:	4293      	cmp	r3, r2
 800743a:	d009      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0x80>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a19      	ldr	r2, [pc, #100]	; (80074a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d004      	beq.n	8007450 <HAL_TIM_Base_Start_IT+0x80>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a18      	ldr	r2, [pc, #96]	; (80074ac <HAL_TIM_Base_Start_IT+0xdc>)
 800744c:	4293      	cmp	r3, r2
 800744e:	d111      	bne.n	8007474 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f003 0307 	and.w	r3, r3, #7
 800745a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2b06      	cmp	r3, #6
 8007460:	d010      	beq.n	8007484 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f042 0201 	orr.w	r2, r2, #1
 8007470:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007472:	e007      	b.n	8007484 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f042 0201 	orr.w	r2, r2, #1
 8007482:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007484:	2300      	movs	r3, #0
}
 8007486:	4618      	mov	r0, r3
 8007488:	3714      	adds	r7, #20
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	40010000 	.word	0x40010000
 8007498:	40000400 	.word	0x40000400
 800749c:	40000800 	.word	0x40000800
 80074a0:	40000c00 	.word	0x40000c00
 80074a4:	40010400 	.word	0x40010400
 80074a8:	40014000 	.word	0x40014000
 80074ac:	40001800 	.word	0x40001800

080074b0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80074b0:	b580      	push	{r7, lr}
 80074b2:	b082      	sub	sp, #8
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
 80074b8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d101      	bne.n	80074c4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80074c0:	2301      	movs	r3, #1
 80074c2:	e041      	b.n	8007548 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074ca:	b2db      	uxtb	r3, r3
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d106      	bne.n	80074de <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2200      	movs	r2, #0
 80074d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f839 	bl	8007550 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	2202      	movs	r2, #2
 80074e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	3304      	adds	r3, #4
 80074ee:	4619      	mov	r1, r3
 80074f0:	4610      	mov	r0, r2
 80074f2:	f000 fa2f 	bl	8007954 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f022 0208 	bic.w	r2, r2, #8
 8007504:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	6819      	ldr	r1, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	683a      	ldr	r2, [r7, #0]
 8007512:	430a      	orrs	r2, r1
 8007514:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	2201      	movs	r2, #1
 800751a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	2201      	movs	r2, #1
 8007522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2201      	movs	r2, #1
 800752a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	2201      	movs	r2, #1
 8007532:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2201      	movs	r2, #1
 800753a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2201      	movs	r2, #1
 8007542:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007546:	2300      	movs	r3, #0
}
 8007548:	4618      	mov	r0, r3
 800754a:	3708      	adds	r7, #8
 800754c:	46bd      	mov	sp, r7
 800754e:	bd80      	pop	{r7, pc}

08007550 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007550:	b480      	push	{r7}
 8007552:	b083      	sub	sp, #12
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b082      	sub	sp, #8
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	691b      	ldr	r3, [r3, #16]
 8007572:	f003 0302 	and.w	r3, r3, #2
 8007576:	2b02      	cmp	r3, #2
 8007578:	d122      	bne.n	80075c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	68db      	ldr	r3, [r3, #12]
 8007580:	f003 0302 	and.w	r3, r3, #2
 8007584:	2b02      	cmp	r3, #2
 8007586:	d11b      	bne.n	80075c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f06f 0202 	mvn.w	r2, #2
 8007590:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	699b      	ldr	r3, [r3, #24]
 800759e:	f003 0303 	and.w	r3, r3, #3
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d003      	beq.n	80075ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f000 f9b5 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 80075ac:	e005      	b.n	80075ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80075ae:	6878      	ldr	r0, [r7, #4]
 80075b0:	f000 f9a7 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 f9b8 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2200      	movs	r2, #0
 80075be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	691b      	ldr	r3, [r3, #16]
 80075c6:	f003 0304 	and.w	r3, r3, #4
 80075ca:	2b04      	cmp	r3, #4
 80075cc:	d122      	bne.n	8007614 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	f003 0304 	and.w	r3, r3, #4
 80075d8:	2b04      	cmp	r3, #4
 80075da:	d11b      	bne.n	8007614 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f06f 0204 	mvn.w	r2, #4
 80075e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2202      	movs	r2, #2
 80075ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d003      	beq.n	8007602 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075fa:	6878      	ldr	r0, [r7, #4]
 80075fc:	f000 f98b 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 8007600:	e005      	b.n	800760e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007602:	6878      	ldr	r0, [r7, #4]
 8007604:	f000 f97d 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007608:	6878      	ldr	r0, [r7, #4]
 800760a:	f000 f98e 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	2200      	movs	r2, #0
 8007612:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	f003 0308 	and.w	r3, r3, #8
 800761e:	2b08      	cmp	r3, #8
 8007620:	d122      	bne.n	8007668 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	f003 0308 	and.w	r3, r3, #8
 800762c:	2b08      	cmp	r3, #8
 800762e:	d11b      	bne.n	8007668 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f06f 0208 	mvn.w	r2, #8
 8007638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2204      	movs	r2, #4
 800763e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	69db      	ldr	r3, [r3, #28]
 8007646:	f003 0303 	and.w	r3, r3, #3
 800764a:	2b00      	cmp	r3, #0
 800764c:	d003      	beq.n	8007656 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800764e:	6878      	ldr	r0, [r7, #4]
 8007650:	f000 f961 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 8007654:	e005      	b.n	8007662 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 f953 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800765c:	6878      	ldr	r0, [r7, #4]
 800765e:	f000 f964 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2200      	movs	r2, #0
 8007666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	691b      	ldr	r3, [r3, #16]
 800766e:	f003 0310 	and.w	r3, r3, #16
 8007672:	2b10      	cmp	r3, #16
 8007674:	d122      	bne.n	80076bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	f003 0310 	and.w	r3, r3, #16
 8007680:	2b10      	cmp	r3, #16
 8007682:	d11b      	bne.n	80076bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f06f 0210 	mvn.w	r2, #16
 800768c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2208      	movs	r2, #8
 8007692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	69db      	ldr	r3, [r3, #28]
 800769a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d003      	beq.n	80076aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 f937 	bl	8007916 <HAL_TIM_IC_CaptureCallback>
 80076a8:	e005      	b.n	80076b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 f929 	bl	8007902 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076b0:	6878      	ldr	r0, [r7, #4]
 80076b2:	f000 f93a 	bl	800792a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2200      	movs	r2, #0
 80076ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	691b      	ldr	r3, [r3, #16]
 80076c2:	f003 0301 	and.w	r3, r3, #1
 80076c6:	2b01      	cmp	r3, #1
 80076c8:	d10e      	bne.n	80076e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	f003 0301 	and.w	r3, r3, #1
 80076d4:	2b01      	cmp	r3, #1
 80076d6:	d107      	bne.n	80076e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f06f 0201 	mvn.w	r2, #1
 80076e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f7fc fd0a 	bl	80040fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076f2:	2b80      	cmp	r3, #128	; 0x80
 80076f4:	d10e      	bne.n	8007714 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	68db      	ldr	r3, [r3, #12]
 80076fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007700:	2b80      	cmp	r3, #128	; 0x80
 8007702:	d107      	bne.n	8007714 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800770c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	f000 fae0 	bl	8007cd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800771e:	2b40      	cmp	r3, #64	; 0x40
 8007720:	d10e      	bne.n	8007740 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800772c:	2b40      	cmp	r3, #64	; 0x40
 800772e:	d107      	bne.n	8007740 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007738:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f8ff 	bl	800793e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	f003 0320 	and.w	r3, r3, #32
 800774a:	2b20      	cmp	r3, #32
 800774c:	d10e      	bne.n	800776c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	68db      	ldr	r3, [r3, #12]
 8007754:	f003 0320 	and.w	r3, r3, #32
 8007758:	2b20      	cmp	r3, #32
 800775a:	d107      	bne.n	800776c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f06f 0220 	mvn.w	r2, #32
 8007764:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 faaa 	bl	8007cc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800776c:	bf00      	nop
 800776e:	3708      	adds	r7, #8
 8007770:	46bd      	mov	sp, r7
 8007772:	bd80      	pop	{r7, pc}

08007774 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b084      	sub	sp, #16
 8007778:	af00      	add	r7, sp, #0
 800777a:	6078      	str	r0, [r7, #4]
 800777c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800777e:	2300      	movs	r3, #0
 8007780:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007788:	2b01      	cmp	r3, #1
 800778a:	d101      	bne.n	8007790 <HAL_TIM_ConfigClockSource+0x1c>
 800778c:	2302      	movs	r3, #2
 800778e:	e0b4      	b.n	80078fa <HAL_TIM_ConfigClockSource+0x186>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2201      	movs	r2, #1
 8007794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2202      	movs	r2, #2
 800779c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	689b      	ldr	r3, [r3, #8]
 80077a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80077ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077b6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077c8:	d03e      	beq.n	8007848 <HAL_TIM_ConfigClockSource+0xd4>
 80077ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80077ce:	f200 8087 	bhi.w	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077d2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077d6:	f000 8086 	beq.w	80078e6 <HAL_TIM_ConfigClockSource+0x172>
 80077da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077de:	d87f      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077e0:	2b70      	cmp	r3, #112	; 0x70
 80077e2:	d01a      	beq.n	800781a <HAL_TIM_ConfigClockSource+0xa6>
 80077e4:	2b70      	cmp	r3, #112	; 0x70
 80077e6:	d87b      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077e8:	2b60      	cmp	r3, #96	; 0x60
 80077ea:	d050      	beq.n	800788e <HAL_TIM_ConfigClockSource+0x11a>
 80077ec:	2b60      	cmp	r3, #96	; 0x60
 80077ee:	d877      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077f0:	2b50      	cmp	r3, #80	; 0x50
 80077f2:	d03c      	beq.n	800786e <HAL_TIM_ConfigClockSource+0xfa>
 80077f4:	2b50      	cmp	r3, #80	; 0x50
 80077f6:	d873      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 80077f8:	2b40      	cmp	r3, #64	; 0x40
 80077fa:	d058      	beq.n	80078ae <HAL_TIM_ConfigClockSource+0x13a>
 80077fc:	2b40      	cmp	r3, #64	; 0x40
 80077fe:	d86f      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007800:	2b30      	cmp	r3, #48	; 0x30
 8007802:	d064      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 8007804:	2b30      	cmp	r3, #48	; 0x30
 8007806:	d86b      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007808:	2b20      	cmp	r3, #32
 800780a:	d060      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 800780c:	2b20      	cmp	r3, #32
 800780e:	d867      	bhi.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
 8007810:	2b00      	cmp	r3, #0
 8007812:	d05c      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 8007814:	2b10      	cmp	r3, #16
 8007816:	d05a      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x15a>
 8007818:	e062      	b.n	80078e0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6818      	ldr	r0, [r3, #0]
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	6899      	ldr	r1, [r3, #8]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	685a      	ldr	r2, [r3, #4]
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	68db      	ldr	r3, [r3, #12]
 800782a:	f000 f9ad 	bl	8007b88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800783c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	68ba      	ldr	r2, [r7, #8]
 8007844:	609a      	str	r2, [r3, #8]
      break;
 8007846:	e04f      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	6818      	ldr	r0, [r3, #0]
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	6899      	ldr	r1, [r3, #8]
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685a      	ldr	r2, [r3, #4]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	f000 f996 	bl	8007b88 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	689a      	ldr	r2, [r3, #8]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800786a:	609a      	str	r2, [r3, #8]
      break;
 800786c:	e03c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6818      	ldr	r0, [r3, #0]
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	6859      	ldr	r1, [r3, #4]
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	461a      	mov	r2, r3
 800787c:	f000 f90a 	bl	8007a94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	2150      	movs	r1, #80	; 0x50
 8007886:	4618      	mov	r0, r3
 8007888:	f000 f963 	bl	8007b52 <TIM_ITRx_SetConfig>
      break;
 800788c:	e02c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6818      	ldr	r0, [r3, #0]
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	6859      	ldr	r1, [r3, #4]
 8007896:	683b      	ldr	r3, [r7, #0]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	461a      	mov	r2, r3
 800789c:	f000 f929 	bl	8007af2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2160      	movs	r1, #96	; 0x60
 80078a6:	4618      	mov	r0, r3
 80078a8:	f000 f953 	bl	8007b52 <TIM_ITRx_SetConfig>
      break;
 80078ac:	e01c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	6859      	ldr	r1, [r3, #4]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	461a      	mov	r2, r3
 80078bc:	f000 f8ea 	bl	8007a94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2140      	movs	r1, #64	; 0x40
 80078c6:	4618      	mov	r0, r3
 80078c8:	f000 f943 	bl	8007b52 <TIM_ITRx_SetConfig>
      break;
 80078cc:	e00c      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681a      	ldr	r2, [r3, #0]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	4619      	mov	r1, r3
 80078d8:	4610      	mov	r0, r2
 80078da:	f000 f93a 	bl	8007b52 <TIM_ITRx_SetConfig>
      break;
 80078de:	e003      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80078e0:	2301      	movs	r3, #1
 80078e2:	73fb      	strb	r3, [r7, #15]
      break;
 80078e4:	e000      	b.n	80078e8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80078e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	2201      	movs	r2, #1
 80078ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2200      	movs	r2, #0
 80078f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80078f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3710      	adds	r7, #16
 80078fe:	46bd      	mov	sp, r7
 8007900:	bd80      	pop	{r7, pc}

08007902 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007902:	b480      	push	{r7}
 8007904:	b083      	sub	sp, #12
 8007906:	af00      	add	r7, sp, #0
 8007908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800790a:	bf00      	nop
 800790c:	370c      	adds	r7, #12
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr

08007916 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007916:	b480      	push	{r7}
 8007918:	b083      	sub	sp, #12
 800791a:	af00      	add	r7, sp, #0
 800791c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800791e:	bf00      	nop
 8007920:	370c      	adds	r7, #12
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr

0800792a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800792a:	b480      	push	{r7}
 800792c:	b083      	sub	sp, #12
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007932:	bf00      	nop
 8007934:	370c      	adds	r7, #12
 8007936:	46bd      	mov	sp, r7
 8007938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800793c:	4770      	bx	lr

0800793e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800793e:	b480      	push	{r7}
 8007940:	b083      	sub	sp, #12
 8007942:	af00      	add	r7, sp, #0
 8007944:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007946:	bf00      	nop
 8007948:	370c      	adds	r7, #12
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
	...

08007954 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007954:	b480      	push	{r7}
 8007956:	b085      	sub	sp, #20
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a40      	ldr	r2, [pc, #256]	; (8007a68 <TIM_Base_SetConfig+0x114>)
 8007968:	4293      	cmp	r3, r2
 800796a:	d013      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007972:	d00f      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a3d      	ldr	r2, [pc, #244]	; (8007a6c <TIM_Base_SetConfig+0x118>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d00b      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	4a3c      	ldr	r2, [pc, #240]	; (8007a70 <TIM_Base_SetConfig+0x11c>)
 8007980:	4293      	cmp	r3, r2
 8007982:	d007      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a3b      	ldr	r2, [pc, #236]	; (8007a74 <TIM_Base_SetConfig+0x120>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d003      	beq.n	8007994 <TIM_Base_SetConfig+0x40>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	4a3a      	ldr	r2, [pc, #232]	; (8007a78 <TIM_Base_SetConfig+0x124>)
 8007990:	4293      	cmp	r3, r2
 8007992:	d108      	bne.n	80079a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800799a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	68fa      	ldr	r2, [r7, #12]
 80079a2:	4313      	orrs	r3, r2
 80079a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a2f      	ldr	r2, [pc, #188]	; (8007a68 <TIM_Base_SetConfig+0x114>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d02b      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80079b4:	d027      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a2c      	ldr	r2, [pc, #176]	; (8007a6c <TIM_Base_SetConfig+0x118>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d023      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a2b      	ldr	r2, [pc, #172]	; (8007a70 <TIM_Base_SetConfig+0x11c>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d01f      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a2a      	ldr	r2, [pc, #168]	; (8007a74 <TIM_Base_SetConfig+0x120>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d01b      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a29      	ldr	r2, [pc, #164]	; (8007a78 <TIM_Base_SetConfig+0x124>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d017      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a28      	ldr	r2, [pc, #160]	; (8007a7c <TIM_Base_SetConfig+0x128>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d013      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a27      	ldr	r2, [pc, #156]	; (8007a80 <TIM_Base_SetConfig+0x12c>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d00f      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	4a26      	ldr	r2, [pc, #152]	; (8007a84 <TIM_Base_SetConfig+0x130>)
 80079ea:	4293      	cmp	r3, r2
 80079ec:	d00b      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a25      	ldr	r2, [pc, #148]	; (8007a88 <TIM_Base_SetConfig+0x134>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d007      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a24      	ldr	r2, [pc, #144]	; (8007a8c <TIM_Base_SetConfig+0x138>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d003      	beq.n	8007a06 <TIM_Base_SetConfig+0xb2>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a23      	ldr	r2, [pc, #140]	; (8007a90 <TIM_Base_SetConfig+0x13c>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d108      	bne.n	8007a18 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	68db      	ldr	r3, [r3, #12]
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	68fa      	ldr	r2, [r7, #12]
 8007a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	689a      	ldr	r2, [r3, #8]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007a34:	683b      	ldr	r3, [r7, #0]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a0a      	ldr	r2, [pc, #40]	; (8007a68 <TIM_Base_SetConfig+0x114>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d003      	beq.n	8007a4c <TIM_Base_SetConfig+0xf8>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a0c      	ldr	r2, [pc, #48]	; (8007a78 <TIM_Base_SetConfig+0x124>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d103      	bne.n	8007a54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	691a      	ldr	r2, [r3, #16]
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2201      	movs	r2, #1
 8007a58:	615a      	str	r2, [r3, #20]
}
 8007a5a:	bf00      	nop
 8007a5c:	3714      	adds	r7, #20
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a64:	4770      	bx	lr
 8007a66:	bf00      	nop
 8007a68:	40010000 	.word	0x40010000
 8007a6c:	40000400 	.word	0x40000400
 8007a70:	40000800 	.word	0x40000800
 8007a74:	40000c00 	.word	0x40000c00
 8007a78:	40010400 	.word	0x40010400
 8007a7c:	40014000 	.word	0x40014000
 8007a80:	40014400 	.word	0x40014400
 8007a84:	40014800 	.word	0x40014800
 8007a88:	40001800 	.word	0x40001800
 8007a8c:	40001c00 	.word	0x40001c00
 8007a90:	40002000 	.word	0x40002000

08007a94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b087      	sub	sp, #28
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	60f8      	str	r0, [r7, #12]
 8007a9c:	60b9      	str	r1, [r7, #8]
 8007a9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	6a1b      	ldr	r3, [r3, #32]
 8007aa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	6a1b      	ldr	r3, [r3, #32]
 8007aaa:	f023 0201 	bic.w	r2, r3, #1
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	699b      	ldr	r3, [r3, #24]
 8007ab6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007abe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	011b      	lsls	r3, r3, #4
 8007ac4:	693a      	ldr	r2, [r7, #16]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f023 030a 	bic.w	r3, r3, #10
 8007ad0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ad2:	697a      	ldr	r2, [r7, #20]
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	693a      	ldr	r2, [r7, #16]
 8007ade:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	697a      	ldr	r2, [r7, #20]
 8007ae4:	621a      	str	r2, [r3, #32]
}
 8007ae6:	bf00      	nop
 8007ae8:	371c      	adds	r7, #28
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr

08007af2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007af2:	b480      	push	{r7}
 8007af4:	b087      	sub	sp, #28
 8007af6:	af00      	add	r7, sp, #0
 8007af8:	60f8      	str	r0, [r7, #12]
 8007afa:	60b9      	str	r1, [r7, #8]
 8007afc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	f023 0210 	bic.w	r2, r3, #16
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	699b      	ldr	r3, [r3, #24]
 8007b0e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	6a1b      	ldr	r3, [r3, #32]
 8007b14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007b16:	697b      	ldr	r3, [r7, #20]
 8007b18:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007b1c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	031b      	lsls	r3, r3, #12
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	4313      	orrs	r3, r2
 8007b26:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007b28:	693b      	ldr	r3, [r7, #16]
 8007b2a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007b2e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	011b      	lsls	r3, r3, #4
 8007b34:	693a      	ldr	r2, [r7, #16]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	697a      	ldr	r2, [r7, #20]
 8007b3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	693a      	ldr	r2, [r7, #16]
 8007b44:	621a      	str	r2, [r3, #32]
}
 8007b46:	bf00      	nop
 8007b48:	371c      	adds	r7, #28
 8007b4a:	46bd      	mov	sp, r7
 8007b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b50:	4770      	bx	lr

08007b52 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007b52:	b480      	push	{r7}
 8007b54:	b085      	sub	sp, #20
 8007b56:	af00      	add	r7, sp, #0
 8007b58:	6078      	str	r0, [r7, #4]
 8007b5a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b68:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	f043 0307 	orr.w	r3, r3, #7
 8007b74:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	68fa      	ldr	r2, [r7, #12]
 8007b7a:	609a      	str	r2, [r3, #8]
}
 8007b7c:	bf00      	nop
 8007b7e:	3714      	adds	r7, #20
 8007b80:	46bd      	mov	sp, r7
 8007b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b86:	4770      	bx	lr

08007b88 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007b88:	b480      	push	{r7}
 8007b8a:	b087      	sub	sp, #28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	60f8      	str	r0, [r7, #12]
 8007b90:	60b9      	str	r1, [r7, #8]
 8007b92:	607a      	str	r2, [r7, #4]
 8007b94:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b9c:	697b      	ldr	r3, [r7, #20]
 8007b9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007ba2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	021a      	lsls	r2, r3, #8
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	431a      	orrs	r2, r3
 8007bac:	68bb      	ldr	r3, [r7, #8]
 8007bae:	4313      	orrs	r3, r2
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	697a      	ldr	r2, [r7, #20]
 8007bba:	609a      	str	r2, [r3, #8]
}
 8007bbc:	bf00      	nop
 8007bbe:	371c      	adds	r7, #28
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d101      	bne.n	8007be0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007bdc:	2302      	movs	r3, #2
 8007bde:	e05a      	b.n	8007c96 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2201      	movs	r2, #1
 8007be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2202      	movs	r2, #2
 8007bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	685b      	ldr	r3, [r3, #4]
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	68fa      	ldr	r2, [r7, #12]
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	68fa      	ldr	r2, [r7, #12]
 8007c18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a21      	ldr	r2, [pc, #132]	; (8007ca4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d022      	beq.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c2c:	d01d      	beq.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a1d      	ldr	r2, [pc, #116]	; (8007ca8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	d018      	beq.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	4a1b      	ldr	r2, [pc, #108]	; (8007cac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d013      	beq.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	4a1a      	ldr	r2, [pc, #104]	; (8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007c48:	4293      	cmp	r3, r2
 8007c4a:	d00e      	beq.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	4a18      	ldr	r2, [pc, #96]	; (8007cb4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d009      	beq.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	4a17      	ldr	r2, [pc, #92]	; (8007cb8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d004      	beq.n	8007c6a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	4a15      	ldr	r2, [pc, #84]	; (8007cbc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007c66:	4293      	cmp	r3, r2
 8007c68:	d10c      	bne.n	8007c84 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007c6a:	68bb      	ldr	r3, [r7, #8]
 8007c6c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007c70:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	68ba      	ldr	r2, [r7, #8]
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	68ba      	ldr	r2, [r7, #8]
 8007c82:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2201      	movs	r2, #1
 8007c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007c94:	2300      	movs	r3, #0
}
 8007c96:	4618      	mov	r0, r3
 8007c98:	3714      	adds	r7, #20
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca0:	4770      	bx	lr
 8007ca2:	bf00      	nop
 8007ca4:	40010000 	.word	0x40010000
 8007ca8:	40000400 	.word	0x40000400
 8007cac:	40000800 	.word	0x40000800
 8007cb0:	40000c00 	.word	0x40000c00
 8007cb4:	40010400 	.word	0x40010400
 8007cb8:	40014000 	.word	0x40014000
 8007cbc:	40001800 	.word	0x40001800

08007cc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007cc8:	bf00      	nop
 8007cca:	370c      	adds	r7, #12
 8007ccc:	46bd      	mov	sp, r7
 8007cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd2:	4770      	bx	lr

08007cd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b083      	sub	sp, #12
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007cdc:	bf00      	nop
 8007cde:	370c      	adds	r7, #12
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d101      	bne.n	8007cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e03f      	b.n	8007d7a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d00:	b2db      	uxtb	r3, r3
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d106      	bne.n	8007d14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	2200      	movs	r2, #0
 8007d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	f7fc fdb4 	bl	800487c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2224      	movs	r2, #36	; 0x24
 8007d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	68da      	ldr	r2, [r3, #12]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007d2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007d2c:	6878      	ldr	r0, [r7, #4]
 8007d2e:	f001 f855 	bl	8008ddc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	691a      	ldr	r2, [r3, #16]
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007d40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	695a      	ldr	r2, [r3, #20]
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007d50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	68da      	ldr	r2, [r3, #12]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007d60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2200      	movs	r2, #0
 8007d66:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2220      	movs	r2, #32
 8007d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2220      	movs	r2, #32
 8007d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3708      	adds	r7, #8
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007d82:	b580      	push	{r7, lr}
 8007d84:	b08a      	sub	sp, #40	; 0x28
 8007d86:	af02      	add	r7, sp, #8
 8007d88:	60f8      	str	r0, [r7, #12]
 8007d8a:	60b9      	str	r1, [r7, #8]
 8007d8c:	603b      	str	r3, [r7, #0]
 8007d8e:	4613      	mov	r3, r2
 8007d90:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007d92:	2300      	movs	r3, #0
 8007d94:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d9c:	b2db      	uxtb	r3, r3
 8007d9e:	2b20      	cmp	r3, #32
 8007da0:	d17c      	bne.n	8007e9c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007da2:	68bb      	ldr	r3, [r7, #8]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d002      	beq.n	8007dae <HAL_UART_Transmit+0x2c>
 8007da8:	88fb      	ldrh	r3, [r7, #6]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d101      	bne.n	8007db2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	e075      	b.n	8007e9e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007db8:	2b01      	cmp	r3, #1
 8007dba:	d101      	bne.n	8007dc0 <HAL_UART_Transmit+0x3e>
 8007dbc:	2302      	movs	r3, #2
 8007dbe:	e06e      	b.n	8007e9e <HAL_UART_Transmit+0x11c>
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2221      	movs	r2, #33	; 0x21
 8007dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007dd6:	f7fd fa9d 	bl	8005314 <HAL_GetTick>
 8007dda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	88fa      	ldrh	r2, [r7, #6]
 8007de0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	88fa      	ldrh	r2, [r7, #6]
 8007de6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	689b      	ldr	r3, [r3, #8]
 8007dec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007df0:	d108      	bne.n	8007e04 <HAL_UART_Transmit+0x82>
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	691b      	ldr	r3, [r3, #16]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d104      	bne.n	8007e04 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	61bb      	str	r3, [r7, #24]
 8007e02:	e003      	b.n	8007e0c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007e04:	68bb      	ldr	r3, [r7, #8]
 8007e06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007e14:	e02a      	b.n	8007e6c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007e16:	683b      	ldr	r3, [r7, #0]
 8007e18:	9300      	str	r3, [sp, #0]
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	2180      	movs	r1, #128	; 0x80
 8007e20:	68f8      	ldr	r0, [r7, #12]
 8007e22:	f000 fccf 	bl	80087c4 <UART_WaitOnFlagUntilTimeout>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d001      	beq.n	8007e30 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007e2c:	2303      	movs	r3, #3
 8007e2e:	e036      	b.n	8007e9e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10b      	bne.n	8007e4e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007e36:	69bb      	ldr	r3, [r7, #24]
 8007e38:	881b      	ldrh	r3, [r3, #0]
 8007e3a:	461a      	mov	r2, r3
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007e44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007e46:	69bb      	ldr	r3, [r7, #24]
 8007e48:	3302      	adds	r3, #2
 8007e4a:	61bb      	str	r3, [r7, #24]
 8007e4c:	e007      	b.n	8007e5e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007e4e:	69fb      	ldr	r3, [r7, #28]
 8007e50:	781a      	ldrb	r2, [r3, #0]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	3b01      	subs	r3, #1
 8007e66:	b29a      	uxth	r2, r3
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1cf      	bne.n	8007e16 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	9300      	str	r3, [sp, #0]
 8007e7a:	697b      	ldr	r3, [r7, #20]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	2140      	movs	r1, #64	; 0x40
 8007e80:	68f8      	ldr	r0, [r7, #12]
 8007e82:	f000 fc9f 	bl	80087c4 <UART_WaitOnFlagUntilTimeout>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d001      	beq.n	8007e90 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007e8c:	2303      	movs	r3, #3
 8007e8e:	e006      	b.n	8007e9e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	2220      	movs	r2, #32
 8007e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007e98:	2300      	movs	r3, #0
 8007e9a:	e000      	b.n	8007e9e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007e9c:	2302      	movs	r3, #2
  }
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3720      	adds	r7, #32
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}

08007ea6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007ea6:	b580      	push	{r7, lr}
 8007ea8:	b084      	sub	sp, #16
 8007eaa:	af00      	add	r7, sp, #0
 8007eac:	60f8      	str	r0, [r7, #12]
 8007eae:	60b9      	str	r1, [r7, #8]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007eba:	b2db      	uxtb	r3, r3
 8007ebc:	2b20      	cmp	r3, #32
 8007ebe:	d11d      	bne.n	8007efc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d002      	beq.n	8007ecc <HAL_UART_Receive_IT+0x26>
 8007ec6:	88fb      	ldrh	r3, [r7, #6]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d101      	bne.n	8007ed0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007ecc:	2301      	movs	r3, #1
 8007ece:	e016      	b.n	8007efe <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ed6:	2b01      	cmp	r3, #1
 8007ed8:	d101      	bne.n	8007ede <HAL_UART_Receive_IT+0x38>
 8007eda:	2302      	movs	r3, #2
 8007edc:	e00f      	b.n	8007efe <HAL_UART_Receive_IT+0x58>
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2201      	movs	r2, #1
 8007ee2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2200      	movs	r2, #0
 8007eea:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007eec:	88fb      	ldrh	r3, [r7, #6]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	68b9      	ldr	r1, [r7, #8]
 8007ef2:	68f8      	ldr	r0, [r7, #12]
 8007ef4:	f000 fcd4 	bl	80088a0 <UART_Start_Receive_IT>
 8007ef8:	4603      	mov	r3, r0
 8007efa:	e000      	b.n	8007efe <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007efc:	2302      	movs	r3, #2
  }
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3710      	adds	r7, #16
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}

08007f06 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f06:	b580      	push	{r7, lr}
 8007f08:	b084      	sub	sp, #16
 8007f0a:	af00      	add	r7, sp, #0
 8007f0c:	60f8      	str	r0, [r7, #12]
 8007f0e:	60b9      	str	r1, [r7, #8]
 8007f10:	4613      	mov	r3, r2
 8007f12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f1a:	b2db      	uxtb	r3, r3
 8007f1c:	2b20      	cmp	r3, #32
 8007f1e:	d11d      	bne.n	8007f5c <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d002      	beq.n	8007f2c <HAL_UART_Receive_DMA+0x26>
 8007f26:	88fb      	ldrh	r3, [r7, #6]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d101      	bne.n	8007f30 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e016      	b.n	8007f5e <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f36:	2b01      	cmp	r3, #1
 8007f38:	d101      	bne.n	8007f3e <HAL_UART_Receive_DMA+0x38>
 8007f3a:	2302      	movs	r3, #2
 8007f3c:	e00f      	b.n	8007f5e <HAL_UART_Receive_DMA+0x58>
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	2201      	movs	r2, #1
 8007f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007f4c:	88fb      	ldrh	r3, [r7, #6]
 8007f4e:	461a      	mov	r2, r3
 8007f50:	68b9      	ldr	r1, [r7, #8]
 8007f52:	68f8      	ldr	r0, [r7, #12]
 8007f54:	f000 fce2 	bl	800891c <UART_Start_Receive_DMA>
 8007f58:	4603      	mov	r3, r0
 8007f5a:	e000      	b.n	8007f5e <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007f5c:	2302      	movs	r3, #2
  }
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}

08007f66 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007f66:	b580      	push	{r7, lr}
 8007f68:	b090      	sub	sp, #64	; 0x40
 8007f6a:	af00      	add	r7, sp, #0
 8007f6c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007f6e:	2300      	movs	r3, #0
 8007f70:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	695b      	ldr	r3, [r3, #20]
 8007f78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f7c:	2b80      	cmp	r3, #128	; 0x80
 8007f7e:	bf0c      	ite	eq
 8007f80:	2301      	moveq	r3, #1
 8007f82:	2300      	movne	r3, #0
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f8e:	b2db      	uxtb	r3, r3
 8007f90:	2b21      	cmp	r3, #33	; 0x21
 8007f92:	d128      	bne.n	8007fe6 <HAL_UART_DMAStop+0x80>
 8007f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d025      	beq.n	8007fe6 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	3314      	adds	r3, #20
 8007fa0:	627b      	str	r3, [r7, #36]	; 0x24
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fa4:	e853 3f00 	ldrex	r3, [r3]
 8007fa8:	623b      	str	r3, [r7, #32]
   return(result);
 8007faa:	6a3b      	ldr	r3, [r7, #32]
 8007fac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fb0:	63bb      	str	r3, [r7, #56]	; 0x38
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	3314      	adds	r3, #20
 8007fb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007fba:	633a      	str	r2, [r7, #48]	; 0x30
 8007fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fbe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fc0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fc2:	e841 2300 	strex	r3, r2, [r1]
 8007fc6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007fc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d1e5      	bne.n	8007f9a <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d004      	beq.n	8007fe0 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fda:	4618      	mov	r0, r3
 8007fdc:	f7fd fbfe 	bl	80057dc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	f000 fd39 	bl	8008a58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	695b      	ldr	r3, [r3, #20]
 8007fec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ff0:	2b40      	cmp	r3, #64	; 0x40
 8007ff2:	bf0c      	ite	eq
 8007ff4:	2301      	moveq	r3, #1
 8007ff6:	2300      	movne	r3, #0
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008002:	b2db      	uxtb	r3, r3
 8008004:	2b22      	cmp	r3, #34	; 0x22
 8008006:	d128      	bne.n	800805a <HAL_UART_DMAStop+0xf4>
 8008008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800800a:	2b00      	cmp	r3, #0
 800800c:	d025      	beq.n	800805a <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	3314      	adds	r3, #20
 8008014:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	e853 3f00 	ldrex	r3, [r3]
 800801c:	60fb      	str	r3, [r7, #12]
   return(result);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008024:	637b      	str	r3, [r7, #52]	; 0x34
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	3314      	adds	r3, #20
 800802c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800802e:	61fa      	str	r2, [r7, #28]
 8008030:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008032:	69b9      	ldr	r1, [r7, #24]
 8008034:	69fa      	ldr	r2, [r7, #28]
 8008036:	e841 2300 	strex	r3, r2, [r1]
 800803a:	617b      	str	r3, [r7, #20]
   return(result);
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1e5      	bne.n	800800e <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008046:	2b00      	cmp	r3, #0
 8008048:	d004      	beq.n	8008054 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800804e:	4618      	mov	r0, r3
 8008050:	f7fd fbc4 	bl	80057dc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 fd27 	bl	8008aa8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3740      	adds	r7, #64	; 0x40
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b0ba      	sub	sp, #232	; 0xe8
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	68db      	ldr	r3, [r3, #12]
 800807c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	695b      	ldr	r3, [r3, #20]
 8008086:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800808a:	2300      	movs	r3, #0
 800808c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008090:	2300      	movs	r3, #0
 8008092:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800809a:	f003 030f 	and.w	r3, r3, #15
 800809e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80080a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d10f      	bne.n	80080ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080ae:	f003 0320 	and.w	r3, r3, #32
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d009      	beq.n	80080ca <HAL_UART_IRQHandler+0x66>
 80080b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080ba:	f003 0320 	and.w	r3, r3, #32
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d003      	beq.n	80080ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f000 fdcf 	bl	8008c66 <UART_Receive_IT>
      return;
 80080c8:	e256      	b.n	8008578 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80080ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	f000 80de 	beq.w	8008290 <HAL_UART_IRQHandler+0x22c>
 80080d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80080d8:	f003 0301 	and.w	r3, r3, #1
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d106      	bne.n	80080ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80080e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	f000 80d1 	beq.w	8008290 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80080f2:	f003 0301 	and.w	r3, r3, #1
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d00b      	beq.n	8008112 <HAL_UART_IRQHandler+0xae>
 80080fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80080fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008102:	2b00      	cmp	r3, #0
 8008104:	d005      	beq.n	8008112 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800810a:	f043 0201 	orr.w	r2, r3, #1
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008116:	f003 0304 	and.w	r3, r3, #4
 800811a:	2b00      	cmp	r3, #0
 800811c:	d00b      	beq.n	8008136 <HAL_UART_IRQHandler+0xd2>
 800811e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	d005      	beq.n	8008136 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800812e:	f043 0202 	orr.w	r2, r3, #2
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800813a:	f003 0302 	and.w	r3, r3, #2
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00b      	beq.n	800815a <HAL_UART_IRQHandler+0xf6>
 8008142:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008146:	f003 0301 	and.w	r3, r3, #1
 800814a:	2b00      	cmp	r3, #0
 800814c:	d005      	beq.n	800815a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008152:	f043 0204 	orr.w	r2, r3, #4
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800815a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800815e:	f003 0308 	and.w	r3, r3, #8
 8008162:	2b00      	cmp	r3, #0
 8008164:	d011      	beq.n	800818a <HAL_UART_IRQHandler+0x126>
 8008166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800816a:	f003 0320 	and.w	r3, r3, #32
 800816e:	2b00      	cmp	r3, #0
 8008170:	d105      	bne.n	800817e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008176:	f003 0301 	and.w	r3, r3, #1
 800817a:	2b00      	cmp	r3, #0
 800817c:	d005      	beq.n	800818a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008182:	f043 0208 	orr.w	r2, r3, #8
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800818e:	2b00      	cmp	r3, #0
 8008190:	f000 81ed 	beq.w	800856e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008198:	f003 0320 	and.w	r3, r3, #32
 800819c:	2b00      	cmp	r3, #0
 800819e:	d008      	beq.n	80081b2 <HAL_UART_IRQHandler+0x14e>
 80081a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80081a4:	f003 0320 	and.w	r3, r3, #32
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fd5a 	bl	8008c66 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	695b      	ldr	r3, [r3, #20]
 80081b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081bc:	2b40      	cmp	r3, #64	; 0x40
 80081be:	bf0c      	ite	eq
 80081c0:	2301      	moveq	r3, #1
 80081c2:	2300      	movne	r3, #0
 80081c4:	b2db      	uxtb	r3, r3
 80081c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081ce:	f003 0308 	and.w	r3, r3, #8
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d103      	bne.n	80081de <HAL_UART_IRQHandler+0x17a>
 80081d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d04f      	beq.n	800827e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	f000 fc62 	bl	8008aa8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	695b      	ldr	r3, [r3, #20]
 80081ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ee:	2b40      	cmp	r3, #64	; 0x40
 80081f0:	d141      	bne.n	8008276 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	3314      	adds	r3, #20
 80081f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008200:	e853 3f00 	ldrex	r3, [r3]
 8008204:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008208:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800820c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008210:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	3314      	adds	r3, #20
 800821a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800821e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008222:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008226:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800822a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800822e:	e841 2300 	strex	r3, r2, [r1]
 8008232:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008236:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800823a:	2b00      	cmp	r3, #0
 800823c:	d1d9      	bne.n	80081f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008242:	2b00      	cmp	r3, #0
 8008244:	d013      	beq.n	800826e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824a:	4a7d      	ldr	r2, [pc, #500]	; (8008440 <HAL_UART_IRQHandler+0x3dc>)
 800824c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008252:	4618      	mov	r0, r3
 8008254:	f7fd fb32 	bl	80058bc <HAL_DMA_Abort_IT>
 8008258:	4603      	mov	r3, r0
 800825a:	2b00      	cmp	r3, #0
 800825c:	d016      	beq.n	800828c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008268:	4610      	mov	r0, r2
 800826a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800826c:	e00e      	b.n	800828c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f99a 	bl	80085a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008274:	e00a      	b.n	800828c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008276:	6878      	ldr	r0, [r7, #4]
 8008278:	f000 f996 	bl	80085a8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800827c:	e006      	b.n	800828c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	f000 f992 	bl	80085a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800828a:	e170      	b.n	800856e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800828c:	bf00      	nop
    return;
 800828e:	e16e      	b.n	800856e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008294:	2b01      	cmp	r3, #1
 8008296:	f040 814a 	bne.w	800852e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800829a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800829e:	f003 0310 	and.w	r3, r3, #16
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	f000 8143 	beq.w	800852e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80082a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082ac:	f003 0310 	and.w	r3, r3, #16
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	f000 813c 	beq.w	800852e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80082b6:	2300      	movs	r3, #0
 80082b8:	60bb      	str	r3, [r7, #8]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	60bb      	str	r3, [r7, #8]
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	60bb      	str	r3, [r7, #8]
 80082ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	695b      	ldr	r3, [r3, #20]
 80082d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082d6:	2b40      	cmp	r3, #64	; 0x40
 80082d8:	f040 80b4 	bne.w	8008444 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80082e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	f000 8140 	beq.w	8008572 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80082f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80082fa:	429a      	cmp	r2, r3
 80082fc:	f080 8139 	bcs.w	8008572 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008306:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800830c:	69db      	ldr	r3, [r3, #28]
 800830e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008312:	f000 8088 	beq.w	8008426 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	330c      	adds	r3, #12
 800831c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008320:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008324:	e853 3f00 	ldrex	r3, [r3]
 8008328:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800832c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008330:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008334:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	330c      	adds	r3, #12
 800833e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008342:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008346:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800834a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800834e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008352:	e841 2300 	strex	r3, r2, [r1]
 8008356:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800835a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800835e:	2b00      	cmp	r3, #0
 8008360:	d1d9      	bne.n	8008316 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	3314      	adds	r3, #20
 8008368:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800836a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800836c:	e853 3f00 	ldrex	r3, [r3]
 8008370:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008372:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008374:	f023 0301 	bic.w	r3, r3, #1
 8008378:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	3314      	adds	r3, #20
 8008382:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008386:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800838a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800838c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800838e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008392:	e841 2300 	strex	r3, r2, [r1]
 8008396:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008398:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800839a:	2b00      	cmp	r3, #0
 800839c:	d1e1      	bne.n	8008362 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	3314      	adds	r3, #20
 80083a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80083a8:	e853 3f00 	ldrex	r3, [r3]
 80083ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80083ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80083b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80083b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	3314      	adds	r3, #20
 80083be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80083c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80083c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80083c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80083ca:	e841 2300 	strex	r3, r2, [r1]
 80083ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80083d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d1e3      	bne.n	800839e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2220      	movs	r2, #32
 80083da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	330c      	adds	r3, #12
 80083ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80083ee:	e853 3f00 	ldrex	r3, [r3]
 80083f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80083f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80083f6:	f023 0310 	bic.w	r3, r3, #16
 80083fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	330c      	adds	r3, #12
 8008404:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008408:	65ba      	str	r2, [r7, #88]	; 0x58
 800840a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800840e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008410:	e841 2300 	strex	r3, r2, [r1]
 8008414:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1e3      	bne.n	80083e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008420:	4618      	mov	r0, r3
 8008422:	f7fd f9db 	bl	80057dc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800842e:	b29b      	uxth	r3, r3
 8008430:	1ad3      	subs	r3, r2, r3
 8008432:	b29b      	uxth	r3, r3
 8008434:	4619      	mov	r1, r3
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f8c0 	bl	80085bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800843c:	e099      	b.n	8008572 <HAL_UART_IRQHandler+0x50e>
 800843e:	bf00      	nop
 8008440:	08008b6f 	.word	0x08008b6f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800844c:	b29b      	uxth	r3, r3
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008458:	b29b      	uxth	r3, r3
 800845a:	2b00      	cmp	r3, #0
 800845c:	f000 808b 	beq.w	8008576 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008460:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008464:	2b00      	cmp	r3, #0
 8008466:	f000 8086 	beq.w	8008576 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	330c      	adds	r3, #12
 8008470:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008474:	e853 3f00 	ldrex	r3, [r3]
 8008478:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800847a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800847c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008480:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	330c      	adds	r3, #12
 800848a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800848e:	647a      	str	r2, [r7, #68]	; 0x44
 8008490:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008492:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008494:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008496:	e841 2300 	strex	r3, r2, [r1]
 800849a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800849c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1e3      	bne.n	800846a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	3314      	adds	r3, #20
 80084a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80084ac:	e853 3f00 	ldrex	r3, [r3]
 80084b0:	623b      	str	r3, [r7, #32]
   return(result);
 80084b2:	6a3b      	ldr	r3, [r7, #32]
 80084b4:	f023 0301 	bic.w	r3, r3, #1
 80084b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	3314      	adds	r3, #20
 80084c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80084c6:	633a      	str	r2, [r7, #48]	; 0x30
 80084c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80084cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084ce:	e841 2300 	strex	r3, r2, [r1]
 80084d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80084d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d1e3      	bne.n	80084a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2220      	movs	r2, #32
 80084de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	2200      	movs	r2, #0
 80084e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	330c      	adds	r3, #12
 80084ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	e853 3f00 	ldrex	r3, [r3]
 80084f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	f023 0310 	bic.w	r3, r3, #16
 80084fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	330c      	adds	r3, #12
 8008508:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800850c:	61fa      	str	r2, [r7, #28]
 800850e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008510:	69b9      	ldr	r1, [r7, #24]
 8008512:	69fa      	ldr	r2, [r7, #28]
 8008514:	e841 2300 	strex	r3, r2, [r1]
 8008518:	617b      	str	r3, [r7, #20]
   return(result);
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d1e3      	bne.n	80084e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008520:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008524:	4619      	mov	r1, r3
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f848 	bl	80085bc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800852c:	e023      	b.n	8008576 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800852e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008536:	2b00      	cmp	r3, #0
 8008538:	d009      	beq.n	800854e <HAL_UART_IRQHandler+0x4ea>
 800853a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800853e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008542:	2b00      	cmp	r3, #0
 8008544:	d003      	beq.n	800854e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008546:	6878      	ldr	r0, [r7, #4]
 8008548:	f000 fb25 	bl	8008b96 <UART_Transmit_IT>
    return;
 800854c:	e014      	b.n	8008578 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800854e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008556:	2b00      	cmp	r3, #0
 8008558:	d00e      	beq.n	8008578 <HAL_UART_IRQHandler+0x514>
 800855a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800855e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008562:	2b00      	cmp	r3, #0
 8008564:	d008      	beq.n	8008578 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 fb65 	bl	8008c36 <UART_EndTransmit_IT>
    return;
 800856c:	e004      	b.n	8008578 <HAL_UART_IRQHandler+0x514>
    return;
 800856e:	bf00      	nop
 8008570:	e002      	b.n	8008578 <HAL_UART_IRQHandler+0x514>
      return;
 8008572:	bf00      	nop
 8008574:	e000      	b.n	8008578 <HAL_UART_IRQHandler+0x514>
      return;
 8008576:	bf00      	nop
  }
}
 8008578:	37e8      	adds	r7, #232	; 0xe8
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop

08008580 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008588:	bf00      	nop
 800858a:	370c      	adds	r7, #12
 800858c:	46bd      	mov	sp, r7
 800858e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008592:	4770      	bx	lr

08008594 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008594:	b480      	push	{r7}
 8008596:	b083      	sub	sp, #12
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800859c:	bf00      	nop
 800859e:	370c      	adds	r7, #12
 80085a0:	46bd      	mov	sp, r7
 80085a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085a6:	4770      	bx	lr

080085a8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80085b0:	bf00      	nop
 80085b2:	370c      	adds	r7, #12
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	6078      	str	r0, [r7, #4]
 80085c4:	460b      	mov	r3, r1
 80085c6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085c8:	bf00      	nop
 80085ca:	370c      	adds	r7, #12
 80085cc:	46bd      	mov	sp, r7
 80085ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d2:	4770      	bx	lr

080085d4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b09c      	sub	sp, #112	; 0x70
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085e0:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d172      	bne.n	80086d6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80085f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085f2:	2200      	movs	r2, #0
 80085f4:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	330c      	adds	r3, #12
 80085fc:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008600:	e853 3f00 	ldrex	r3, [r3]
 8008604:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008606:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008608:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800860c:	66bb      	str	r3, [r7, #104]	; 0x68
 800860e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	330c      	adds	r3, #12
 8008614:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008616:	65ba      	str	r2, [r7, #88]	; 0x58
 8008618:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800861a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800861c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800861e:	e841 2300 	strex	r3, r2, [r1]
 8008622:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008624:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008626:	2b00      	cmp	r3, #0
 8008628:	d1e5      	bne.n	80085f6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800862a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	3314      	adds	r3, #20
 8008630:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008634:	e853 3f00 	ldrex	r3, [r3]
 8008638:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800863a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800863c:	f023 0301 	bic.w	r3, r3, #1
 8008640:	667b      	str	r3, [r7, #100]	; 0x64
 8008642:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3314      	adds	r3, #20
 8008648:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800864a:	647a      	str	r2, [r7, #68]	; 0x44
 800864c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008650:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1e5      	bne.n	800862a <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800865e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	3314      	adds	r3, #20
 8008664:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008668:	e853 3f00 	ldrex	r3, [r3]
 800866c:	623b      	str	r3, [r7, #32]
   return(result);
 800866e:	6a3b      	ldr	r3, [r7, #32]
 8008670:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008674:	663b      	str	r3, [r7, #96]	; 0x60
 8008676:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	3314      	adds	r3, #20
 800867c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800867e:	633a      	str	r2, [r7, #48]	; 0x30
 8008680:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008682:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008686:	e841 2300 	strex	r3, r2, [r1]
 800868a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800868c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800868e:	2b00      	cmp	r3, #0
 8008690:	d1e5      	bne.n	800865e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008692:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008694:	2220      	movs	r2, #32
 8008696:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800869a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800869c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800869e:	2b01      	cmp	r3, #1
 80086a0:	d119      	bne.n	80086d6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	330c      	adds	r3, #12
 80086a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	e853 3f00 	ldrex	r3, [r3]
 80086b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	f023 0310 	bic.w	r3, r3, #16
 80086b8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80086ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	330c      	adds	r3, #12
 80086c0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80086c2:	61fa      	str	r2, [r7, #28]
 80086c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c6:	69b9      	ldr	r1, [r7, #24]
 80086c8:	69fa      	ldr	r2, [r7, #28]
 80086ca:	e841 2300 	strex	r3, r2, [r1]
 80086ce:	617b      	str	r3, [r7, #20]
   return(result);
 80086d0:	697b      	ldr	r3, [r7, #20]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d1e5      	bne.n	80086a2 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d106      	bne.n	80086ec <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80086de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80086e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80086e2:	4619      	mov	r1, r3
 80086e4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80086e6:	f7ff ff69 	bl	80085bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80086ea:	e002      	b.n	80086f2 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80086ec:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80086ee:	f001 fa3f 	bl	8009b70 <HAL_UART_RxCpltCallback>
}
 80086f2:	bf00      	nop
 80086f4:	3770      	adds	r7, #112	; 0x70
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}

080086fa <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80086fa:	b580      	push	{r7, lr}
 80086fc:	b084      	sub	sp, #16
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008706:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800870c:	2b01      	cmp	r3, #1
 800870e:	d108      	bne.n	8008722 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008714:	085b      	lsrs	r3, r3, #1
 8008716:	b29b      	uxth	r3, r3
 8008718:	4619      	mov	r1, r3
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f7ff ff4e 	bl	80085bc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008720:	e002      	b.n	8008728 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f7ff ff36 	bl	8008594 <HAL_UART_RxHalfCpltCallback>
}
 8008728:	bf00      	nop
 800872a:	3710      	adds	r7, #16
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}

08008730 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008730:	b580      	push	{r7, lr}
 8008732:	b084      	sub	sp, #16
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008738:	2300      	movs	r3, #0
 800873a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008740:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	695b      	ldr	r3, [r3, #20]
 8008748:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800874c:	2b80      	cmp	r3, #128	; 0x80
 800874e:	bf0c      	ite	eq
 8008750:	2301      	moveq	r3, #1
 8008752:	2300      	movne	r3, #0
 8008754:	b2db      	uxtb	r3, r3
 8008756:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008758:	68bb      	ldr	r3, [r7, #8]
 800875a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800875e:	b2db      	uxtb	r3, r3
 8008760:	2b21      	cmp	r3, #33	; 0x21
 8008762:	d108      	bne.n	8008776 <UART_DMAError+0x46>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d005      	beq.n	8008776 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2200      	movs	r2, #0
 800876e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8008770:	68b8      	ldr	r0, [r7, #8]
 8008772:	f000 f971 	bl	8008a58 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	695b      	ldr	r3, [r3, #20]
 800877c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008780:	2b40      	cmp	r3, #64	; 0x40
 8008782:	bf0c      	ite	eq
 8008784:	2301      	moveq	r3, #1
 8008786:	2300      	movne	r3, #0
 8008788:	b2db      	uxtb	r3, r3
 800878a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008792:	b2db      	uxtb	r3, r3
 8008794:	2b22      	cmp	r3, #34	; 0x22
 8008796:	d108      	bne.n	80087aa <UART_DMAError+0x7a>
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d005      	beq.n	80087aa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	2200      	movs	r2, #0
 80087a2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80087a4:	68b8      	ldr	r0, [r7, #8]
 80087a6:	f000 f97f 	bl	8008aa8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ae:	f043 0210 	orr.w	r2, r3, #16
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087b6:	68b8      	ldr	r0, [r7, #8]
 80087b8:	f7ff fef6 	bl	80085a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087bc:	bf00      	nop
 80087be:	3710      	adds	r7, #16
 80087c0:	46bd      	mov	sp, r7
 80087c2:	bd80      	pop	{r7, pc}

080087c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80087c4:	b580      	push	{r7, lr}
 80087c6:	b090      	sub	sp, #64	; 0x40
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	60f8      	str	r0, [r7, #12]
 80087cc:	60b9      	str	r1, [r7, #8]
 80087ce:	603b      	str	r3, [r7, #0]
 80087d0:	4613      	mov	r3, r2
 80087d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087d4:	e050      	b.n	8008878 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087dc:	d04c      	beq.n	8008878 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80087de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d007      	beq.n	80087f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80087e4:	f7fc fd96 	bl	8005314 <HAL_GetTick>
 80087e8:	4602      	mov	r2, r0
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	1ad3      	subs	r3, r2, r3
 80087ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d241      	bcs.n	8008878 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	330c      	adds	r3, #12
 80087fa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087fe:	e853 3f00 	ldrex	r3, [r3]
 8008802:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008806:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800880a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	330c      	adds	r3, #12
 8008812:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008814:	637a      	str	r2, [r7, #52]	; 0x34
 8008816:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008818:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800881a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800881c:	e841 2300 	strex	r3, r2, [r1]
 8008820:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008824:	2b00      	cmp	r3, #0
 8008826:	d1e5      	bne.n	80087f4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	3314      	adds	r3, #20
 800882e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	e853 3f00 	ldrex	r3, [r3]
 8008836:	613b      	str	r3, [r7, #16]
   return(result);
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	f023 0301 	bic.w	r3, r3, #1
 800883e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	3314      	adds	r3, #20
 8008846:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008848:	623a      	str	r2, [r7, #32]
 800884a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800884c:	69f9      	ldr	r1, [r7, #28]
 800884e:	6a3a      	ldr	r2, [r7, #32]
 8008850:	e841 2300 	strex	r3, r2, [r1]
 8008854:	61bb      	str	r3, [r7, #24]
   return(result);
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d1e5      	bne.n	8008828 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	2220      	movs	r2, #32
 8008860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	2220      	movs	r2, #32
 8008868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	2200      	movs	r2, #0
 8008870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008874:	2303      	movs	r3, #3
 8008876:	e00f      	b.n	8008898 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	681a      	ldr	r2, [r3, #0]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	4013      	ands	r3, r2
 8008882:	68ba      	ldr	r2, [r7, #8]
 8008884:	429a      	cmp	r2, r3
 8008886:	bf0c      	ite	eq
 8008888:	2301      	moveq	r3, #1
 800888a:	2300      	movne	r3, #0
 800888c:	b2db      	uxtb	r3, r3
 800888e:	461a      	mov	r2, r3
 8008890:	79fb      	ldrb	r3, [r7, #7]
 8008892:	429a      	cmp	r2, r3
 8008894:	d09f      	beq.n	80087d6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008896:	2300      	movs	r3, #0
}
 8008898:	4618      	mov	r0, r3
 800889a:	3740      	adds	r7, #64	; 0x40
 800889c:	46bd      	mov	sp, r7
 800889e:	bd80      	pop	{r7, pc}

080088a0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b085      	sub	sp, #20
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	60f8      	str	r0, [r7, #12]
 80088a8:	60b9      	str	r1, [r7, #8]
 80088aa:	4613      	mov	r3, r2
 80088ac:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	68ba      	ldr	r2, [r7, #8]
 80088b2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	88fa      	ldrh	r2, [r7, #6]
 80088b8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	88fa      	ldrh	r2, [r7, #6]
 80088be:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	2200      	movs	r2, #0
 80088c4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	2222      	movs	r2, #34	; 0x22
 80088ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2200      	movs	r2, #0
 80088d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	691b      	ldr	r3, [r3, #16]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d007      	beq.n	80088ee <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68da      	ldr	r2, [r3, #12]
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80088ec:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	695a      	ldr	r2, [r3, #20]
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f042 0201 	orr.w	r2, r2, #1
 80088fc:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	68da      	ldr	r2, [r3, #12]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f042 0220 	orr.w	r2, r2, #32
 800890c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800890e:	2300      	movs	r3, #0
}
 8008910:	4618      	mov	r0, r3
 8008912:	3714      	adds	r7, #20
 8008914:	46bd      	mov	sp, r7
 8008916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891a:	4770      	bx	lr

0800891c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	b098      	sub	sp, #96	; 0x60
 8008920:	af00      	add	r7, sp, #0
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	4613      	mov	r3, r2
 8008928:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800892a:	68ba      	ldr	r2, [r7, #8]
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	88fa      	ldrh	r2, [r7, #6]
 8008934:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	2200      	movs	r2, #0
 800893a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	2222      	movs	r2, #34	; 0x22
 8008940:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008948:	4a40      	ldr	r2, [pc, #256]	; (8008a4c <UART_Start_Receive_DMA+0x130>)
 800894a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008950:	4a3f      	ldr	r2, [pc, #252]	; (8008a50 <UART_Start_Receive_DMA+0x134>)
 8008952:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008958:	4a3e      	ldr	r2, [pc, #248]	; (8008a54 <UART_Start_Receive_DMA+0x138>)
 800895a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008960:	2200      	movs	r2, #0
 8008962:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008964:	f107 0308 	add.w	r3, r7, #8
 8008968:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	3304      	adds	r3, #4
 8008974:	4619      	mov	r1, r3
 8008976:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008978:	681a      	ldr	r2, [r3, #0]
 800897a:	88fb      	ldrh	r3, [r7, #6]
 800897c:	f7fc fed6 	bl	800572c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008980:	2300      	movs	r3, #0
 8008982:	613b      	str	r3, [r7, #16]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	613b      	str	r3, [r7, #16]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	613b      	str	r3, [r7, #16]
 8008994:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	2200      	movs	r2, #0
 800899a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	691b      	ldr	r3, [r3, #16]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d019      	beq.n	80089da <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	330c      	adds	r3, #12
 80089ac:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80089b0:	e853 3f00 	ldrex	r3, [r3]
 80089b4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80089b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80089b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089bc:	65bb      	str	r3, [r7, #88]	; 0x58
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	330c      	adds	r3, #12
 80089c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80089c6:	64fa      	str	r2, [r7, #76]	; 0x4c
 80089c8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089ca:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80089cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80089ce:	e841 2300 	strex	r3, r2, [r1]
 80089d2:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80089d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d1e5      	bne.n	80089a6 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	3314      	adds	r3, #20
 80089e0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80089e4:	e853 3f00 	ldrex	r3, [r3]
 80089e8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80089ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ec:	f043 0301 	orr.w	r3, r3, #1
 80089f0:	657b      	str	r3, [r7, #84]	; 0x54
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	3314      	adds	r3, #20
 80089f8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80089fa:	63ba      	str	r2, [r7, #56]	; 0x38
 80089fc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089fe:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008a00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008a02:	e841 2300 	strex	r3, r2, [r1]
 8008a06:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d1e5      	bne.n	80089da <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	3314      	adds	r3, #20
 8008a14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a16:	69bb      	ldr	r3, [r7, #24]
 8008a18:	e853 3f00 	ldrex	r3, [r3]
 8008a1c:	617b      	str	r3, [r7, #20]
   return(result);
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a24:	653b      	str	r3, [r7, #80]	; 0x50
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	3314      	adds	r3, #20
 8008a2c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008a2e:	627a      	str	r2, [r7, #36]	; 0x24
 8008a30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a32:	6a39      	ldr	r1, [r7, #32]
 8008a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a36:	e841 2300 	strex	r3, r2, [r1]
 8008a3a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a3c:	69fb      	ldr	r3, [r7, #28]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d1e5      	bne.n	8008a0e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3760      	adds	r7, #96	; 0x60
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	080085d5 	.word	0x080085d5
 8008a50:	080086fb 	.word	0x080086fb
 8008a54:	08008731 	.word	0x08008731

08008a58 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b089      	sub	sp, #36	; 0x24
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	330c      	adds	r3, #12
 8008a66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	e853 3f00 	ldrex	r3, [r3]
 8008a6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a70:	68bb      	ldr	r3, [r7, #8]
 8008a72:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8008a76:	61fb      	str	r3, [r7, #28]
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	330c      	adds	r3, #12
 8008a7e:	69fa      	ldr	r2, [r7, #28]
 8008a80:	61ba      	str	r2, [r7, #24]
 8008a82:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a84:	6979      	ldr	r1, [r7, #20]
 8008a86:	69ba      	ldr	r2, [r7, #24]
 8008a88:	e841 2300 	strex	r3, r2, [r1]
 8008a8c:	613b      	str	r3, [r7, #16]
   return(result);
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1e5      	bne.n	8008a60 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2220      	movs	r2, #32
 8008a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8008a9c:	bf00      	nop
 8008a9e:	3724      	adds	r7, #36	; 0x24
 8008aa0:	46bd      	mov	sp, r7
 8008aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa6:	4770      	bx	lr

08008aa8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008aa8:	b480      	push	{r7}
 8008aaa:	b095      	sub	sp, #84	; 0x54
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	330c      	adds	r3, #12
 8008ab6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008aba:	e853 3f00 	ldrex	r3, [r3]
 8008abe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ac2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008ac6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	330c      	adds	r3, #12
 8008ace:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ad0:	643a      	str	r2, [r7, #64]	; 0x40
 8008ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008ad6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008ad8:	e841 2300 	strex	r3, r2, [r1]
 8008adc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d1e5      	bne.n	8008ab0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	3314      	adds	r3, #20
 8008aea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aec:	6a3b      	ldr	r3, [r7, #32]
 8008aee:	e853 3f00 	ldrex	r3, [r3]
 8008af2:	61fb      	str	r3, [r7, #28]
   return(result);
 8008af4:	69fb      	ldr	r3, [r7, #28]
 8008af6:	f023 0301 	bic.w	r3, r3, #1
 8008afa:	64bb      	str	r3, [r7, #72]	; 0x48
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	3314      	adds	r3, #20
 8008b02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008b04:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008b06:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b0c:	e841 2300 	strex	r3, r2, [r1]
 8008b10:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008b12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d1e5      	bne.n	8008ae4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b1c:	2b01      	cmp	r3, #1
 8008b1e:	d119      	bne.n	8008b54 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	330c      	adds	r3, #12
 8008b26:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	e853 3f00 	ldrex	r3, [r3]
 8008b2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008b30:	68bb      	ldr	r3, [r7, #8]
 8008b32:	f023 0310 	bic.w	r3, r3, #16
 8008b36:	647b      	str	r3, [r7, #68]	; 0x44
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	330c      	adds	r3, #12
 8008b3e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008b40:	61ba      	str	r2, [r7, #24]
 8008b42:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b44:	6979      	ldr	r1, [r7, #20]
 8008b46:	69ba      	ldr	r2, [r7, #24]
 8008b48:	e841 2300 	strex	r3, r2, [r1]
 8008b4c:	613b      	str	r3, [r7, #16]
   return(result);
 8008b4e:	693b      	ldr	r3, [r7, #16]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d1e5      	bne.n	8008b20 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2220      	movs	r2, #32
 8008b58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008b62:	bf00      	nop
 8008b64:	3754      	adds	r7, #84	; 0x54
 8008b66:	46bd      	mov	sp, r7
 8008b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6c:	4770      	bx	lr

08008b6e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008b6e:	b580      	push	{r7, lr}
 8008b70:	b084      	sub	sp, #16
 8008b72:	af00      	add	r7, sp, #0
 8008b74:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b7a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2200      	movs	r2, #0
 8008b86:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b88:	68f8      	ldr	r0, [r7, #12]
 8008b8a:	f7ff fd0d 	bl	80085a8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b8e:	bf00      	nop
 8008b90:	3710      	adds	r7, #16
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}

08008b96 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008b96:	b480      	push	{r7}
 8008b98:	b085      	sub	sp, #20
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	2b21      	cmp	r3, #33	; 0x21
 8008ba8:	d13e      	bne.n	8008c28 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	689b      	ldr	r3, [r3, #8]
 8008bae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008bb2:	d114      	bne.n	8008bde <UART_Transmit_IT+0x48>
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	691b      	ldr	r3, [r3, #16]
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	d110      	bne.n	8008bde <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	6a1b      	ldr	r3, [r3, #32]
 8008bc0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	881b      	ldrh	r3, [r3, #0]
 8008bc6:	461a      	mov	r2, r3
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008bd0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6a1b      	ldr	r3, [r3, #32]
 8008bd6:	1c9a      	adds	r2, r3, #2
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	621a      	str	r2, [r3, #32]
 8008bdc:	e008      	b.n	8008bf0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a1b      	ldr	r3, [r3, #32]
 8008be2:	1c59      	adds	r1, r3, #1
 8008be4:	687a      	ldr	r2, [r7, #4]
 8008be6:	6211      	str	r1, [r2, #32]
 8008be8:	781a      	ldrb	r2, [r3, #0]
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008bf4:	b29b      	uxth	r3, r3
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	b29b      	uxth	r3, r3
 8008bfa:	687a      	ldr	r2, [r7, #4]
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d10f      	bne.n	8008c24 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68da      	ldr	r2, [r3, #12]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008c12:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68da      	ldr	r2, [r3, #12]
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c22:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008c24:	2300      	movs	r3, #0
 8008c26:	e000      	b.n	8008c2a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008c28:	2302      	movs	r3, #2
  }
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3714      	adds	r7, #20
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c34:	4770      	bx	lr

08008c36 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b082      	sub	sp, #8
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	68da      	ldr	r2, [r3, #12]
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008c4c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2220      	movs	r2, #32
 8008c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7ff fc92 	bl	8008580 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008c5c:	2300      	movs	r3, #0
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3708      	adds	r7, #8
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}

08008c66 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008c66:	b580      	push	{r7, lr}
 8008c68:	b08c      	sub	sp, #48	; 0x30
 8008c6a:	af00      	add	r7, sp, #0
 8008c6c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c74:	b2db      	uxtb	r3, r3
 8008c76:	2b22      	cmp	r3, #34	; 0x22
 8008c78:	f040 80ab 	bne.w	8008dd2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c84:	d117      	bne.n	8008cb6 <UART_Receive_IT+0x50>
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	691b      	ldr	r3, [r3, #16]
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d113      	bne.n	8008cb6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c96:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	b29b      	uxth	r3, r3
 8008ca0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ca4:	b29a      	uxth	r2, r3
 8008ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ca8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cae:	1c9a      	adds	r2, r3, #2
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	629a      	str	r2, [r3, #40]	; 0x28
 8008cb4:	e026      	b.n	8008d04 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cba:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cc8:	d007      	beq.n	8008cda <UART_Receive_IT+0x74>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	689b      	ldr	r3, [r3, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d10a      	bne.n	8008ce8 <UART_Receive_IT+0x82>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d106      	bne.n	8008ce8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	b2da      	uxtb	r2, r3
 8008ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ce4:	701a      	strb	r2, [r3, #0]
 8008ce6:	e008      	b.n	8008cfa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	685b      	ldr	r3, [r3, #4]
 8008cee:	b2db      	uxtb	r3, r3
 8008cf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008cf4:	b2da      	uxtb	r2, r3
 8008cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cf8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cfe:	1c5a      	adds	r2, r3, #1
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008d08:	b29b      	uxth	r3, r3
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	687a      	ldr	r2, [r7, #4]
 8008d10:	4619      	mov	r1, r3
 8008d12:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d15a      	bne.n	8008dce <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	68da      	ldr	r2, [r3, #12]
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f022 0220 	bic.w	r2, r2, #32
 8008d26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	68da      	ldr	r2, [r3, #12]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008d36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	695a      	ldr	r2, [r3, #20]
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f022 0201 	bic.w	r2, r2, #1
 8008d46:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2220      	movs	r2, #32
 8008d4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d54:	2b01      	cmp	r3, #1
 8008d56:	d135      	bne.n	8008dc4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	330c      	adds	r3, #12
 8008d64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d66:	697b      	ldr	r3, [r7, #20]
 8008d68:	e853 3f00 	ldrex	r3, [r3]
 8008d6c:	613b      	str	r3, [r7, #16]
   return(result);
 8008d6e:	693b      	ldr	r3, [r7, #16]
 8008d70:	f023 0310 	bic.w	r3, r3, #16
 8008d74:	627b      	str	r3, [r7, #36]	; 0x24
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	330c      	adds	r3, #12
 8008d7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d7e:	623a      	str	r2, [r7, #32]
 8008d80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d82:	69f9      	ldr	r1, [r7, #28]
 8008d84:	6a3a      	ldr	r2, [r7, #32]
 8008d86:	e841 2300 	strex	r3, r2, [r1]
 8008d8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d8c:	69bb      	ldr	r3, [r7, #24]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d1e5      	bne.n	8008d5e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 0310 	and.w	r3, r3, #16
 8008d9c:	2b10      	cmp	r3, #16
 8008d9e:	d10a      	bne.n	8008db6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008da0:	2300      	movs	r3, #0
 8008da2:	60fb      	str	r3, [r7, #12]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	60fb      	str	r3, [r7, #12]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	685b      	ldr	r3, [r3, #4]
 8008db2:	60fb      	str	r3, [r7, #12]
 8008db4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008dba:	4619      	mov	r1, r3
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	f7ff fbfd 	bl	80085bc <HAL_UARTEx_RxEventCallback>
 8008dc2:	e002      	b.n	8008dca <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008dc4:	6878      	ldr	r0, [r7, #4]
 8008dc6:	f000 fed3 	bl	8009b70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	e002      	b.n	8008dd4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e000      	b.n	8008dd4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008dd2:	2302      	movs	r3, #2
  }
}
 8008dd4:	4618      	mov	r0, r3
 8008dd6:	3730      	adds	r7, #48	; 0x30
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	bd80      	pop	{r7, pc}

08008ddc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008de0:	b0c0      	sub	sp, #256	; 0x100
 8008de2:	af00      	add	r7, sp, #0
 8008de4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008de8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	691b      	ldr	r3, [r3, #16]
 8008df0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008df8:	68d9      	ldr	r1, [r3, #12]
 8008dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dfe:	681a      	ldr	r2, [r3, #0]
 8008e00:	ea40 0301 	orr.w	r3, r0, r1
 8008e04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e0a:	689a      	ldr	r2, [r3, #8]
 8008e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e10:	691b      	ldr	r3, [r3, #16]
 8008e12:	431a      	orrs	r2, r3
 8008e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e18:	695b      	ldr	r3, [r3, #20]
 8008e1a:	431a      	orrs	r2, r3
 8008e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e20:	69db      	ldr	r3, [r3, #28]
 8008e22:	4313      	orrs	r3, r2
 8008e24:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	68db      	ldr	r3, [r3, #12]
 8008e30:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008e34:	f021 010c 	bic.w	r1, r1, #12
 8008e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e3c:	681a      	ldr	r2, [r3, #0]
 8008e3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008e42:	430b      	orrs	r3, r1
 8008e44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	695b      	ldr	r3, [r3, #20]
 8008e4e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e56:	6999      	ldr	r1, [r3, #24]
 8008e58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e5c:	681a      	ldr	r2, [r3, #0]
 8008e5e:	ea40 0301 	orr.w	r3, r0, r1
 8008e62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e68:	681a      	ldr	r2, [r3, #0]
 8008e6a:	4b8f      	ldr	r3, [pc, #572]	; (80090a8 <UART_SetConfig+0x2cc>)
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d005      	beq.n	8008e7c <UART_SetConfig+0xa0>
 8008e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e74:	681a      	ldr	r2, [r3, #0]
 8008e76:	4b8d      	ldr	r3, [pc, #564]	; (80090ac <UART_SetConfig+0x2d0>)
 8008e78:	429a      	cmp	r2, r3
 8008e7a:	d104      	bne.n	8008e86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008e7c:	f7fd ff28 	bl	8006cd0 <HAL_RCC_GetPCLK2Freq>
 8008e80:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008e84:	e003      	b.n	8008e8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e86:	f7fd ff0f 	bl	8006ca8 <HAL_RCC_GetPCLK1Freq>
 8008e8a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e92:	69db      	ldr	r3, [r3, #28]
 8008e94:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e98:	f040 810c 	bne.w	80090b4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008ea6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008eaa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008eae:	4622      	mov	r2, r4
 8008eb0:	462b      	mov	r3, r5
 8008eb2:	1891      	adds	r1, r2, r2
 8008eb4:	65b9      	str	r1, [r7, #88]	; 0x58
 8008eb6:	415b      	adcs	r3, r3
 8008eb8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008eba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	eb12 0801 	adds.w	r8, r2, r1
 8008ec4:	4629      	mov	r1, r5
 8008ec6:	eb43 0901 	adc.w	r9, r3, r1
 8008eca:	f04f 0200 	mov.w	r2, #0
 8008ece:	f04f 0300 	mov.w	r3, #0
 8008ed2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008ed6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008eda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008ede:	4690      	mov	r8, r2
 8008ee0:	4699      	mov	r9, r3
 8008ee2:	4623      	mov	r3, r4
 8008ee4:	eb18 0303 	adds.w	r3, r8, r3
 8008ee8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008eec:	462b      	mov	r3, r5
 8008eee:	eb49 0303 	adc.w	r3, r9, r3
 8008ef2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008ef6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	2200      	movs	r2, #0
 8008efe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008f02:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008f06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008f0a:	460b      	mov	r3, r1
 8008f0c:	18db      	adds	r3, r3, r3
 8008f0e:	653b      	str	r3, [r7, #80]	; 0x50
 8008f10:	4613      	mov	r3, r2
 8008f12:	eb42 0303 	adc.w	r3, r2, r3
 8008f16:	657b      	str	r3, [r7, #84]	; 0x54
 8008f18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008f1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008f20:	f7f7 feb2 	bl	8000c88 <__aeabi_uldivmod>
 8008f24:	4602      	mov	r2, r0
 8008f26:	460b      	mov	r3, r1
 8008f28:	4b61      	ldr	r3, [pc, #388]	; (80090b0 <UART_SetConfig+0x2d4>)
 8008f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8008f2e:	095b      	lsrs	r3, r3, #5
 8008f30:	011c      	lsls	r4, r3, #4
 8008f32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f36:	2200      	movs	r2, #0
 8008f38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008f3c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008f40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008f44:	4642      	mov	r2, r8
 8008f46:	464b      	mov	r3, r9
 8008f48:	1891      	adds	r1, r2, r2
 8008f4a:	64b9      	str	r1, [r7, #72]	; 0x48
 8008f4c:	415b      	adcs	r3, r3
 8008f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008f54:	4641      	mov	r1, r8
 8008f56:	eb12 0a01 	adds.w	sl, r2, r1
 8008f5a:	4649      	mov	r1, r9
 8008f5c:	eb43 0b01 	adc.w	fp, r3, r1
 8008f60:	f04f 0200 	mov.w	r2, #0
 8008f64:	f04f 0300 	mov.w	r3, #0
 8008f68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008f6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008f70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008f74:	4692      	mov	sl, r2
 8008f76:	469b      	mov	fp, r3
 8008f78:	4643      	mov	r3, r8
 8008f7a:	eb1a 0303 	adds.w	r3, sl, r3
 8008f7e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008f82:	464b      	mov	r3, r9
 8008f84:	eb4b 0303 	adc.w	r3, fp, r3
 8008f88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f90:	685b      	ldr	r3, [r3, #4]
 8008f92:	2200      	movs	r2, #0
 8008f94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f98:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008f9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	18db      	adds	r3, r3, r3
 8008fa4:	643b      	str	r3, [r7, #64]	; 0x40
 8008fa6:	4613      	mov	r3, r2
 8008fa8:	eb42 0303 	adc.w	r3, r2, r3
 8008fac:	647b      	str	r3, [r7, #68]	; 0x44
 8008fae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008fb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008fb6:	f7f7 fe67 	bl	8000c88 <__aeabi_uldivmod>
 8008fba:	4602      	mov	r2, r0
 8008fbc:	460b      	mov	r3, r1
 8008fbe:	4611      	mov	r1, r2
 8008fc0:	4b3b      	ldr	r3, [pc, #236]	; (80090b0 <UART_SetConfig+0x2d4>)
 8008fc2:	fba3 2301 	umull	r2, r3, r3, r1
 8008fc6:	095b      	lsrs	r3, r3, #5
 8008fc8:	2264      	movs	r2, #100	; 0x64
 8008fca:	fb02 f303 	mul.w	r3, r2, r3
 8008fce:	1acb      	subs	r3, r1, r3
 8008fd0:	00db      	lsls	r3, r3, #3
 8008fd2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008fd6:	4b36      	ldr	r3, [pc, #216]	; (80090b0 <UART_SetConfig+0x2d4>)
 8008fd8:	fba3 2302 	umull	r2, r3, r3, r2
 8008fdc:	095b      	lsrs	r3, r3, #5
 8008fde:	005b      	lsls	r3, r3, #1
 8008fe0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008fe4:	441c      	add	r4, r3
 8008fe6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008fea:	2200      	movs	r2, #0
 8008fec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008ff0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008ff4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008ff8:	4642      	mov	r2, r8
 8008ffa:	464b      	mov	r3, r9
 8008ffc:	1891      	adds	r1, r2, r2
 8008ffe:	63b9      	str	r1, [r7, #56]	; 0x38
 8009000:	415b      	adcs	r3, r3
 8009002:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009004:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009008:	4641      	mov	r1, r8
 800900a:	1851      	adds	r1, r2, r1
 800900c:	6339      	str	r1, [r7, #48]	; 0x30
 800900e:	4649      	mov	r1, r9
 8009010:	414b      	adcs	r3, r1
 8009012:	637b      	str	r3, [r7, #52]	; 0x34
 8009014:	f04f 0200 	mov.w	r2, #0
 8009018:	f04f 0300 	mov.w	r3, #0
 800901c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009020:	4659      	mov	r1, fp
 8009022:	00cb      	lsls	r3, r1, #3
 8009024:	4651      	mov	r1, sl
 8009026:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800902a:	4651      	mov	r1, sl
 800902c:	00ca      	lsls	r2, r1, #3
 800902e:	4610      	mov	r0, r2
 8009030:	4619      	mov	r1, r3
 8009032:	4603      	mov	r3, r0
 8009034:	4642      	mov	r2, r8
 8009036:	189b      	adds	r3, r3, r2
 8009038:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800903c:	464b      	mov	r3, r9
 800903e:	460a      	mov	r2, r1
 8009040:	eb42 0303 	adc.w	r3, r2, r3
 8009044:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800904c:	685b      	ldr	r3, [r3, #4]
 800904e:	2200      	movs	r2, #0
 8009050:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009054:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009058:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800905c:	460b      	mov	r3, r1
 800905e:	18db      	adds	r3, r3, r3
 8009060:	62bb      	str	r3, [r7, #40]	; 0x28
 8009062:	4613      	mov	r3, r2
 8009064:	eb42 0303 	adc.w	r3, r2, r3
 8009068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800906a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800906e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009072:	f7f7 fe09 	bl	8000c88 <__aeabi_uldivmod>
 8009076:	4602      	mov	r2, r0
 8009078:	460b      	mov	r3, r1
 800907a:	4b0d      	ldr	r3, [pc, #52]	; (80090b0 <UART_SetConfig+0x2d4>)
 800907c:	fba3 1302 	umull	r1, r3, r3, r2
 8009080:	095b      	lsrs	r3, r3, #5
 8009082:	2164      	movs	r1, #100	; 0x64
 8009084:	fb01 f303 	mul.w	r3, r1, r3
 8009088:	1ad3      	subs	r3, r2, r3
 800908a:	00db      	lsls	r3, r3, #3
 800908c:	3332      	adds	r3, #50	; 0x32
 800908e:	4a08      	ldr	r2, [pc, #32]	; (80090b0 <UART_SetConfig+0x2d4>)
 8009090:	fba2 2303 	umull	r2, r3, r2, r3
 8009094:	095b      	lsrs	r3, r3, #5
 8009096:	f003 0207 	and.w	r2, r3, #7
 800909a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	4422      	add	r2, r4
 80090a2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80090a4:	e105      	b.n	80092b2 <UART_SetConfig+0x4d6>
 80090a6:	bf00      	nop
 80090a8:	40011000 	.word	0x40011000
 80090ac:	40011400 	.word	0x40011400
 80090b0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80090b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090b8:	2200      	movs	r2, #0
 80090ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80090be:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80090c2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80090c6:	4642      	mov	r2, r8
 80090c8:	464b      	mov	r3, r9
 80090ca:	1891      	adds	r1, r2, r2
 80090cc:	6239      	str	r1, [r7, #32]
 80090ce:	415b      	adcs	r3, r3
 80090d0:	627b      	str	r3, [r7, #36]	; 0x24
 80090d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80090d6:	4641      	mov	r1, r8
 80090d8:	1854      	adds	r4, r2, r1
 80090da:	4649      	mov	r1, r9
 80090dc:	eb43 0501 	adc.w	r5, r3, r1
 80090e0:	f04f 0200 	mov.w	r2, #0
 80090e4:	f04f 0300 	mov.w	r3, #0
 80090e8:	00eb      	lsls	r3, r5, #3
 80090ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80090ee:	00e2      	lsls	r2, r4, #3
 80090f0:	4614      	mov	r4, r2
 80090f2:	461d      	mov	r5, r3
 80090f4:	4643      	mov	r3, r8
 80090f6:	18e3      	adds	r3, r4, r3
 80090f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80090fc:	464b      	mov	r3, r9
 80090fe:	eb45 0303 	adc.w	r3, r5, r3
 8009102:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	2200      	movs	r2, #0
 800910e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009112:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009116:	f04f 0200 	mov.w	r2, #0
 800911a:	f04f 0300 	mov.w	r3, #0
 800911e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009122:	4629      	mov	r1, r5
 8009124:	008b      	lsls	r3, r1, #2
 8009126:	4621      	mov	r1, r4
 8009128:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800912c:	4621      	mov	r1, r4
 800912e:	008a      	lsls	r2, r1, #2
 8009130:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009134:	f7f7 fda8 	bl	8000c88 <__aeabi_uldivmod>
 8009138:	4602      	mov	r2, r0
 800913a:	460b      	mov	r3, r1
 800913c:	4b60      	ldr	r3, [pc, #384]	; (80092c0 <UART_SetConfig+0x4e4>)
 800913e:	fba3 2302 	umull	r2, r3, r3, r2
 8009142:	095b      	lsrs	r3, r3, #5
 8009144:	011c      	lsls	r4, r3, #4
 8009146:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800914a:	2200      	movs	r2, #0
 800914c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009150:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009154:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009158:	4642      	mov	r2, r8
 800915a:	464b      	mov	r3, r9
 800915c:	1891      	adds	r1, r2, r2
 800915e:	61b9      	str	r1, [r7, #24]
 8009160:	415b      	adcs	r3, r3
 8009162:	61fb      	str	r3, [r7, #28]
 8009164:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009168:	4641      	mov	r1, r8
 800916a:	1851      	adds	r1, r2, r1
 800916c:	6139      	str	r1, [r7, #16]
 800916e:	4649      	mov	r1, r9
 8009170:	414b      	adcs	r3, r1
 8009172:	617b      	str	r3, [r7, #20]
 8009174:	f04f 0200 	mov.w	r2, #0
 8009178:	f04f 0300 	mov.w	r3, #0
 800917c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009180:	4659      	mov	r1, fp
 8009182:	00cb      	lsls	r3, r1, #3
 8009184:	4651      	mov	r1, sl
 8009186:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800918a:	4651      	mov	r1, sl
 800918c:	00ca      	lsls	r2, r1, #3
 800918e:	4610      	mov	r0, r2
 8009190:	4619      	mov	r1, r3
 8009192:	4603      	mov	r3, r0
 8009194:	4642      	mov	r2, r8
 8009196:	189b      	adds	r3, r3, r2
 8009198:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800919c:	464b      	mov	r3, r9
 800919e:	460a      	mov	r2, r1
 80091a0:	eb42 0303 	adc.w	r3, r2, r3
 80091a4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80091a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	2200      	movs	r2, #0
 80091b0:	67bb      	str	r3, [r7, #120]	; 0x78
 80091b2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80091b4:	f04f 0200 	mov.w	r2, #0
 80091b8:	f04f 0300 	mov.w	r3, #0
 80091bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80091c0:	4649      	mov	r1, r9
 80091c2:	008b      	lsls	r3, r1, #2
 80091c4:	4641      	mov	r1, r8
 80091c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091ca:	4641      	mov	r1, r8
 80091cc:	008a      	lsls	r2, r1, #2
 80091ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80091d2:	f7f7 fd59 	bl	8000c88 <__aeabi_uldivmod>
 80091d6:	4602      	mov	r2, r0
 80091d8:	460b      	mov	r3, r1
 80091da:	4b39      	ldr	r3, [pc, #228]	; (80092c0 <UART_SetConfig+0x4e4>)
 80091dc:	fba3 1302 	umull	r1, r3, r3, r2
 80091e0:	095b      	lsrs	r3, r3, #5
 80091e2:	2164      	movs	r1, #100	; 0x64
 80091e4:	fb01 f303 	mul.w	r3, r1, r3
 80091e8:	1ad3      	subs	r3, r2, r3
 80091ea:	011b      	lsls	r3, r3, #4
 80091ec:	3332      	adds	r3, #50	; 0x32
 80091ee:	4a34      	ldr	r2, [pc, #208]	; (80092c0 <UART_SetConfig+0x4e4>)
 80091f0:	fba2 2303 	umull	r2, r3, r2, r3
 80091f4:	095b      	lsrs	r3, r3, #5
 80091f6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80091fa:	441c      	add	r4, r3
 80091fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009200:	2200      	movs	r2, #0
 8009202:	673b      	str	r3, [r7, #112]	; 0x70
 8009204:	677a      	str	r2, [r7, #116]	; 0x74
 8009206:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800920a:	4642      	mov	r2, r8
 800920c:	464b      	mov	r3, r9
 800920e:	1891      	adds	r1, r2, r2
 8009210:	60b9      	str	r1, [r7, #8]
 8009212:	415b      	adcs	r3, r3
 8009214:	60fb      	str	r3, [r7, #12]
 8009216:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800921a:	4641      	mov	r1, r8
 800921c:	1851      	adds	r1, r2, r1
 800921e:	6039      	str	r1, [r7, #0]
 8009220:	4649      	mov	r1, r9
 8009222:	414b      	adcs	r3, r1
 8009224:	607b      	str	r3, [r7, #4]
 8009226:	f04f 0200 	mov.w	r2, #0
 800922a:	f04f 0300 	mov.w	r3, #0
 800922e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009232:	4659      	mov	r1, fp
 8009234:	00cb      	lsls	r3, r1, #3
 8009236:	4651      	mov	r1, sl
 8009238:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800923c:	4651      	mov	r1, sl
 800923e:	00ca      	lsls	r2, r1, #3
 8009240:	4610      	mov	r0, r2
 8009242:	4619      	mov	r1, r3
 8009244:	4603      	mov	r3, r0
 8009246:	4642      	mov	r2, r8
 8009248:	189b      	adds	r3, r3, r2
 800924a:	66bb      	str	r3, [r7, #104]	; 0x68
 800924c:	464b      	mov	r3, r9
 800924e:	460a      	mov	r2, r1
 8009250:	eb42 0303 	adc.w	r3, r2, r3
 8009254:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009256:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800925a:	685b      	ldr	r3, [r3, #4]
 800925c:	2200      	movs	r2, #0
 800925e:	663b      	str	r3, [r7, #96]	; 0x60
 8009260:	667a      	str	r2, [r7, #100]	; 0x64
 8009262:	f04f 0200 	mov.w	r2, #0
 8009266:	f04f 0300 	mov.w	r3, #0
 800926a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800926e:	4649      	mov	r1, r9
 8009270:	008b      	lsls	r3, r1, #2
 8009272:	4641      	mov	r1, r8
 8009274:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009278:	4641      	mov	r1, r8
 800927a:	008a      	lsls	r2, r1, #2
 800927c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009280:	f7f7 fd02 	bl	8000c88 <__aeabi_uldivmod>
 8009284:	4602      	mov	r2, r0
 8009286:	460b      	mov	r3, r1
 8009288:	4b0d      	ldr	r3, [pc, #52]	; (80092c0 <UART_SetConfig+0x4e4>)
 800928a:	fba3 1302 	umull	r1, r3, r3, r2
 800928e:	095b      	lsrs	r3, r3, #5
 8009290:	2164      	movs	r1, #100	; 0x64
 8009292:	fb01 f303 	mul.w	r3, r1, r3
 8009296:	1ad3      	subs	r3, r2, r3
 8009298:	011b      	lsls	r3, r3, #4
 800929a:	3332      	adds	r3, #50	; 0x32
 800929c:	4a08      	ldr	r2, [pc, #32]	; (80092c0 <UART_SetConfig+0x4e4>)
 800929e:	fba2 2303 	umull	r2, r3, r2, r3
 80092a2:	095b      	lsrs	r3, r3, #5
 80092a4:	f003 020f 	and.w	r2, r3, #15
 80092a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4422      	add	r2, r4
 80092b0:	609a      	str	r2, [r3, #8]
}
 80092b2:	bf00      	nop
 80092b4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80092b8:	46bd      	mov	sp, r7
 80092ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80092be:	bf00      	nop
 80092c0:	51eb851f 	.word	0x51eb851f

080092c4 <ProcessMessage>:
uint8 convertFlag2 = 0;
uint8 convertFlag3 = 0;
uint8 cmd_buffer[CMD_MAX_SIZE];//
 
void ProcessMessage( PCTRL_MSG msg, uint16 size)
{
 80092c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80092c6:	b08d      	sub	sp, #52	; 0x34
 80092c8:	af04      	add	r7, sp, #16
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	460b      	mov	r3, r1
 80092ce:	817b      	strh	r3, [r7, #10]
	uint8 cmd_type = msg->cmd_type;//
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	785b      	ldrb	r3, [r3, #1]
 80092d4:	77fb      	strb	r3, [r7, #31]
	uint8 ctrl_msg = msg->ctrl_msg;   //
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	789b      	ldrb	r3, [r3, #2]
 80092da:	77bb      	strb	r3, [r7, #30]
	uint8 control_type = msg->control_type;//
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	79db      	ldrb	r3, [r3, #7]
 80092e0:	777b      	strb	r3, [r7, #29]
	uint16 screen_id = PTR2U16(&msg->screen_id);//ID
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	3303      	adds	r3, #3
 80092e6:	781b      	ldrb	r3, [r3, #0]
 80092e8:	021b      	lsls	r3, r3, #8
 80092ea:	b21a      	sxth	r2, r3
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	3303      	adds	r3, #3
 80092f0:	3301      	adds	r3, #1
 80092f2:	781b      	ldrb	r3, [r3, #0]
 80092f4:	b21b      	sxth	r3, r3
 80092f6:	4313      	orrs	r3, r2
 80092f8:	b21b      	sxth	r3, r3
 80092fa:	837b      	strh	r3, [r7, #26]
	uint16 control_id = PTR2U16(&msg->control_id);//ID
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	3305      	adds	r3, #5
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	021b      	lsls	r3, r3, #8
 8009304:	b21a      	sxth	r2, r3
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	3305      	adds	r3, #5
 800930a:	3301      	adds	r3, #1
 800930c:	781b      	ldrb	r3, [r3, #0]
 800930e:	b21b      	sxth	r3, r3
 8009310:	4313      	orrs	r3, r2
 8009312:	b21b      	sxth	r3, r3
 8009314:	833b      	strh	r3, [r7, #24]
	uint32 value = PTR2U32(msg->param);//
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	7a1b      	ldrb	r3, [r3, #8]
 800931a:	061a      	lsls	r2, r3, #24
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	7a5b      	ldrb	r3, [r3, #9]
 8009320:	041b      	lsls	r3, r3, #16
 8009322:	431a      	orrs	r2, r3
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	7a9b      	ldrb	r3, [r3, #10]
 8009328:	021b      	lsls	r3, r3, #8
 800932a:	4313      	orrs	r3, r2
 800932c:	68fa      	ldr	r2, [r7, #12]
 800932e:	7ad2      	ldrb	r2, [r2, #11]
 8009330:	4313      	orrs	r3, r2
 8009332:	617b      	str	r3, [r7, #20]

	switch(cmd_type)
 8009334:	7ffb      	ldrb	r3, [r7, #31]
 8009336:	2bf7      	cmp	r3, #247	; 0xf7
 8009338:	d063      	beq.n	8009402 <ProcessMessage+0x13e>
 800933a:	2bf7      	cmp	r3, #247	; 0xf7
 800933c:	f300 80e6 	bgt.w	800950c <ProcessMessage+0x248>
 8009340:	2b0f      	cmp	r3, #15
 8009342:	dc27      	bgt.n	8009394 <ProcessMessage+0xd0>
 8009344:	2b00      	cmp	r3, #0
 8009346:	f340 80e1 	ble.w	800950c <ProcessMessage+0x248>
 800934a:	3b01      	subs	r3, #1
 800934c:	2b0e      	cmp	r3, #14
 800934e:	f200 80dd 	bhi.w	800950c <ProcessMessage+0x248>
 8009352:	a201      	add	r2, pc, #4	; (adr r2, 8009358 <ProcessMessage+0x94>)
 8009354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009358:	0800939b 	.word	0x0800939b
 800935c:	0800950d 	.word	0x0800950d
 8009360:	0800939b 	.word	0x0800939b
 8009364:	0800950d 	.word	0x0800950d
 8009368:	0800950d 	.word	0x0800950d
 800936c:	0800950d 	.word	0x0800950d
 8009370:	0800950d 	.word	0x0800950d
 8009374:	0800950d 	.word	0x0800950d
 8009378:	0800950d 	.word	0x0800950d
 800937c:	0800950d 	.word	0x0800950d
 8009380:	080093e3 	.word	0x080093e3
 8009384:	080093cf 	.word	0x080093cf
 8009388:	080093d9 	.word	0x080093d9
 800938c:	0800950d 	.word	0x0800950d
 8009390:	080093f5 	.word	0x080093f5
 8009394:	2bb1      	cmp	r3, #177	; 0xb1
 8009396:	d04f      	beq.n	8009438 <ProcessMessage+0x174>
				}
			}			
		}
		break;
	default:
		break;
 8009398:	e0b8      	b.n	800950c <ProcessMessage+0x248>
		NotifyTouchXY(cmd_buffer[1],PTR2U16(cmd_buffer+2),PTR2U16(cmd_buffer+4),NULL);
 800939a:	4b5f      	ldr	r3, [pc, #380]	; (8009518 <ProcessMessage+0x254>)
 800939c:	7858      	ldrb	r0, [r3, #1]
 800939e:	4b5e      	ldr	r3, [pc, #376]	; (8009518 <ProcessMessage+0x254>)
 80093a0:	789b      	ldrb	r3, [r3, #2]
 80093a2:	021b      	lsls	r3, r3, #8
 80093a4:	b21a      	sxth	r2, r3
 80093a6:	4b5c      	ldr	r3, [pc, #368]	; (8009518 <ProcessMessage+0x254>)
 80093a8:	78db      	ldrb	r3, [r3, #3]
 80093aa:	b21b      	sxth	r3, r3
 80093ac:	4313      	orrs	r3, r2
 80093ae:	b21b      	sxth	r3, r3
 80093b0:	b299      	uxth	r1, r3
 80093b2:	4b59      	ldr	r3, [pc, #356]	; (8009518 <ProcessMessage+0x254>)
 80093b4:	791b      	ldrb	r3, [r3, #4]
 80093b6:	021b      	lsls	r3, r3, #8
 80093b8:	b21a      	sxth	r2, r3
 80093ba:	4b57      	ldr	r3, [pc, #348]	; (8009518 <ProcessMessage+0x254>)
 80093bc:	795b      	ldrb	r3, [r3, #5]
 80093be:	b21b      	sxth	r3, r3
 80093c0:	4313      	orrs	r3, r2
 80093c2:	b21b      	sxth	r3, r3
 80093c4:	b29a      	uxth	r2, r3
 80093c6:	2300      	movs	r3, #0
 80093c8:	f000 f904 	bl	80095d4 <NotifyTouchXY>
		break;	
 80093cc:	e09f      	b.n	800950e <ProcessMessage+0x24a>
		NotifyWriteFlash(1,NULL);
 80093ce:	2100      	movs	r1, #0
 80093d0:	2001      	movs	r0, #1
 80093d2:	f000 fa52 	bl	800987a <NotifyWriteFlash>
		break;
 80093d6:	e09a      	b.n	800950e <ProcessMessage+0x24a>
		NotifyWriteFlash(0,NULL);
 80093d8:	2100      	movs	r1, #0
 80093da:	2000      	movs	r0, #0
 80093dc:	f000 fa4d 	bl	800987a <NotifyWriteFlash>
		break;
 80093e0:	e095      	b.n	800950e <ProcessMessage+0x24a>
		NotifyReadFlash(1,cmd_buffer+2,size-6,NULL);//
 80093e2:	494e      	ldr	r1, [pc, #312]	; (800951c <ProcessMessage+0x258>)
 80093e4:	897b      	ldrh	r3, [r7, #10]
 80093e6:	3b06      	subs	r3, #6
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	2300      	movs	r3, #0
 80093ec:	2001      	movs	r0, #1
 80093ee:	f000 fa35 	bl	800985c <NotifyReadFlash>
		break;
 80093f2:	e08c      	b.n	800950e <ProcessMessage+0x24a>
		NotifyReadFlash(0,0,0,NULL);
 80093f4:	2300      	movs	r3, #0
 80093f6:	2200      	movs	r2, #0
 80093f8:	2100      	movs	r1, #0
 80093fa:	2000      	movs	r0, #0
 80093fc:	f000 fa2e 	bl	800985c <NotifyReadFlash>
		break;
 8009400:	e085      	b.n	800950e <ProcessMessage+0x24a>
		NotifyReadRTC(cmd_buffer[1],cmd_buffer[2],cmd_buffer[3],cmd_buffer[4],cmd_buffer[5],cmd_buffer[6],cmd_buffer[7],NULL);
 8009402:	4b45      	ldr	r3, [pc, #276]	; (8009518 <ProcessMessage+0x254>)
 8009404:	7858      	ldrb	r0, [r3, #1]
 8009406:	4b44      	ldr	r3, [pc, #272]	; (8009518 <ProcessMessage+0x254>)
 8009408:	789c      	ldrb	r4, [r3, #2]
 800940a:	4b43      	ldr	r3, [pc, #268]	; (8009518 <ProcessMessage+0x254>)
 800940c:	78dd      	ldrb	r5, [r3, #3]
 800940e:	4b42      	ldr	r3, [pc, #264]	; (8009518 <ProcessMessage+0x254>)
 8009410:	791e      	ldrb	r6, [r3, #4]
 8009412:	4b41      	ldr	r3, [pc, #260]	; (8009518 <ProcessMessage+0x254>)
 8009414:	795b      	ldrb	r3, [r3, #5]
 8009416:	607b      	str	r3, [r7, #4]
 8009418:	4a3f      	ldr	r2, [pc, #252]	; (8009518 <ProcessMessage+0x254>)
 800941a:	7992      	ldrb	r2, [r2, #6]
 800941c:	493e      	ldr	r1, [pc, #248]	; (8009518 <ProcessMessage+0x254>)
 800941e:	79c9      	ldrb	r1, [r1, #7]
 8009420:	2300      	movs	r3, #0
 8009422:	9303      	str	r3, [sp, #12]
 8009424:	9102      	str	r1, [sp, #8]
 8009426:	9201      	str	r2, [sp, #4]
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	9300      	str	r3, [sp, #0]
 800942c:	4633      	mov	r3, r6
 800942e:	462a      	mov	r2, r5
 8009430:	4621      	mov	r1, r4
 8009432:	f000 fa2e 	bl	8009892 <NotifyReadRTC>
		break;
 8009436:	e06a      	b.n	800950e <ProcessMessage+0x24a>
			if(ctrl_msg==MSG_GET_CURRENT_SCREEN)//ID
 8009438:	7fbb      	ldrb	r3, [r7, #30]
 800943a:	2b01      	cmp	r3, #1
 800943c:	d105      	bne.n	800944a <ProcessMessage+0x186>
				NotifyScreen(screen_id,NULL);
 800943e:	8b7b      	ldrh	r3, [r7, #26]
 8009440:	2100      	movs	r1, #0
 8009442:	4618      	mov	r0, r3
 8009444:	f000 f8ba 	bl	80095bc <NotifyScreen>
		break;
 8009448:	e061      	b.n	800950e <ProcessMessage+0x24a>
				switch(control_type)
 800944a:	7f7b      	ldrb	r3, [r7, #29]
 800944c:	3b10      	subs	r3, #16
 800944e:	2b0b      	cmp	r3, #11
 8009450:	d85a      	bhi.n	8009508 <ProcessMessage+0x244>
 8009452:	a201      	add	r2, pc, #4	; (adr r2, 8009458 <ProcessMessage+0x194>)
 8009454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009458:	08009489 	.word	0x08009489
 800945c:	08009499 	.word	0x08009499
 8009460:	080094ab 	.word	0x080094ab
 8009464:	080094b9 	.word	0x080094b9
 8009468:	080094c7 	.word	0x080094c7
 800946c:	08009509 	.word	0x08009509
 8009470:	08009509 	.word	0x08009509
 8009474:	080094fb 	.word	0x080094fb
 8009478:	08009509 	.word	0x08009509
 800947c:	08009509 	.word	0x08009509
 8009480:	080094d5 	.word	0x080094d5
 8009484:	080094eb 	.word	0x080094eb
					NotifyButton(screen_id,control_id,msg->param[0],NULL);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	7a1a      	ldrb	r2, [r3, #8]
 800948c:	8b39      	ldrh	r1, [r7, #24]
 800948e:	8b78      	ldrh	r0, [r7, #26]
 8009490:	2300      	movs	r3, #0
 8009492:	f000 f8af 	bl	80095f4 <NotifyButton>
					break;
 8009496:	e038      	b.n	800950a <ProcessMessage+0x246>
					NotifyText(screen_id,control_id,msg->param,NULL);
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f103 0208 	add.w	r2, r3, #8
 800949e:	8b39      	ldrh	r1, [r7, #24]
 80094a0:	8b78      	ldrh	r0, [r7, #26]
 80094a2:	2300      	movs	r3, #0
 80094a4:	f000 f96c 	bl	8009780 <NotifyText>
					break;
 80094a8:	e02f      	b.n	800950a <ProcessMessage+0x246>
					NotifyProgress(screen_id,control_id,value,NULL);
 80094aa:	8b39      	ldrh	r1, [r7, #24]
 80094ac:	8b78      	ldrh	r0, [r7, #26]
 80094ae:	2300      	movs	r3, #0
 80094b0:	697a      	ldr	r2, [r7, #20]
 80094b2:	f000 f974 	bl	800979e <NotifyProgress>
					break;
 80094b6:	e028      	b.n	800950a <ProcessMessage+0x246>
					NotifySlider(screen_id,control_id,value,NULL);
 80094b8:	8b39      	ldrh	r1, [r7, #24]
 80094ba:	8b78      	ldrh	r0, [r7, #26]
 80094bc:	2300      	movs	r3, #0
 80094be:	697a      	ldr	r2, [r7, #20]
 80094c0:	f000 f97c 	bl	80097bc <NotifySlider>
					break;
 80094c4:	e021      	b.n	800950a <ProcessMessage+0x246>
					NotifyMeter(screen_id,control_id,value,NULL);
 80094c6:	8b39      	ldrh	r1, [r7, #24]
 80094c8:	8b78      	ldrh	r0, [r7, #26]
 80094ca:	2300      	movs	r3, #0
 80094cc:	697a      	ldr	r2, [r7, #20]
 80094ce:	f000 f984 	bl	80097da <NotifyMeter>
					break;
 80094d2:	e01a      	b.n	800950a <ProcessMessage+0x246>
					NotifyMenu(screen_id,control_id,msg->param[0],msg->param[1],NULL);
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	7a1a      	ldrb	r2, [r3, #8]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	7a5b      	ldrb	r3, [r3, #9]
 80094dc:	8b39      	ldrh	r1, [r7, #24]
 80094de:	8b78      	ldrh	r0, [r7, #26]
 80094e0:	2400      	movs	r4, #0
 80094e2:	9400      	str	r4, [sp, #0]
 80094e4:	f000 f988 	bl	80097f8 <NotifyMenu>
					break;
 80094e8:	e00f      	b.n	800950a <ProcessMessage+0x246>
					NotifySelector(screen_id,control_id,msg->param[0],NULL);
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	7a1a      	ldrb	r2, [r3, #8]
 80094ee:	8b39      	ldrh	r1, [r7, #24]
 80094f0:	8b78      	ldrh	r0, [r7, #26]
 80094f2:	2300      	movs	r3, #0
 80094f4:	f000 f994 	bl	8009820 <NotifySelector>
					break;
 80094f8:	e007      	b.n	800950a <ProcessMessage+0x246>
					NotifyTimer(screen_id,control_id,NULL);
 80094fa:	8b39      	ldrh	r1, [r7, #24]
 80094fc:	8b7b      	ldrh	r3, [r7, #26]
 80094fe:	2200      	movs	r2, #0
 8009500:	4618      	mov	r0, r3
 8009502:	f000 f99d 	bl	8009840 <NotifyTimer>
					break;
 8009506:	e000      	b.n	800950a <ProcessMessage+0x246>
					break;
 8009508:	bf00      	nop
		break;
 800950a:	e000      	b.n	800950e <ProcessMessage+0x24a>
		break;
 800950c:	bf00      	nop
	}
}
 800950e:	bf00      	nop
 8009510:	3724      	adds	r7, #36	; 0x24
 8009512:	46bd      	mov	sp, r7
 8009514:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009516:	bf00      	nop
 8009518:	20004600 	.word	0x20004600
 800951c:	20004602 	.word	0x20004602

08009520 <SetTFTText>:

void SetTFTText(uint16 screen_id,uint16 control_id,char* text,...)
{
 8009520:	b40c      	push	{r2, r3}
 8009522:	b580      	push	{r7, lr}
 8009524:	b088      	sub	sp, #32
 8009526:	af00      	add	r7, sp, #0
 8009528:	4603      	mov	r3, r0
 800952a:	460a      	mov	r2, r1
 800952c:	80fb      	strh	r3, [r7, #6]
 800952e:	4613      	mov	r3, r2
 8009530:	80bb      	strh	r3, [r7, #4]
    char buffer[20];
    va_list ap; 
	va_start(ap,text);
 8009532:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009536:	60bb      	str	r3, [r7, #8]
	vsprintf(buffer,text,ap);
 8009538:	f107 030c 	add.w	r3, r7, #12
 800953c:	68ba      	ldr	r2, [r7, #8]
 800953e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009540:	4618      	mov	r0, r3
 8009542:	f003 fadf 	bl	800cb04 <vsiprintf>
	va_end(ap);
    SetTextValue(screen_id,control_id,(u8*)buffer);
 8009546:	f107 020c 	add.w	r2, r7, #12
 800954a:	88b9      	ldrh	r1, [r7, #4]
 800954c:	88fb      	ldrh	r3, [r7, #6]
 800954e:	4618      	mov	r0, r3
 8009550:	f000 fa9a 	bl	8009a88 <SetTextValue>
}
 8009554:	bf00      	nop
 8009556:	3720      	adds	r7, #32
 8009558:	46bd      	mov	sp, r7
 800955a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800955e:	b002      	add	sp, #8
 8009560:	4770      	bx	lr
	...

08009564 <SetTextValueFloat>:
	snprintf((char *)buffer,sizeof(buffer),"%ld",value); //
	SetTextValue(screen_id,control_id,buffer);
}

void SetTextValueFloat(uint16 screen_id, uint16 control_id,float value)
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b088      	sub	sp, #32
 8009568:	af02      	add	r7, sp, #8
 800956a:	4603      	mov	r3, r0
 800956c:	460a      	mov	r2, r1
 800956e:	ed87 0a00 	vstr	s0, [r7]
 8009572:	80fb      	strh	r3, [r7, #6]
 8009574:	4613      	mov	r3, r2
 8009576:	80bb      	strh	r3, [r7, #4]
	uchar buffer[12] = {0};
 8009578:	2300      	movs	r3, #0
 800957a:	60fb      	str	r3, [r7, #12]
 800957c:	f107 0310 	add.w	r3, r7, #16
 8009580:	2200      	movs	r2, #0
 8009582:	601a      	str	r2, [r3, #0]
 8009584:	605a      	str	r2, [r3, #4]
	snprintf((char *)buffer,sizeof(buffer),"%.2f",value);//()
 8009586:	6838      	ldr	r0, [r7, #0]
 8009588:	f7f6 ffde 	bl	8000548 <__aeabi_f2d>
 800958c:	4602      	mov	r2, r0
 800958e:	460b      	mov	r3, r1
 8009590:	f107 000c 	add.w	r0, r7, #12
 8009594:	e9cd 2300 	strd	r2, r3, [sp]
 8009598:	4a07      	ldr	r2, [pc, #28]	; (80095b8 <SetTextValueFloat+0x54>)
 800959a:	210c      	movs	r1, #12
 800959c:	f002 fb9c 	bl	800bcd8 <sniprintf>
	SetTextValue(screen_id,control_id,buffer);
 80095a0:	f107 020c 	add.w	r2, r7, #12
 80095a4:	88b9      	ldrh	r1, [r7, #4]
 80095a6:	88fb      	ldrh	r3, [r7, #6]
 80095a8:	4618      	mov	r0, r3
 80095aa:	f000 fa6d 	bl	8009a88 <SetTextValue>
}
 80095ae:	bf00      	nop
 80095b0:	3718      	adds	r7, #24
 80095b2:	46bd      	mov	sp, r7
 80095b4:	bd80      	pop	{r7, pc}
 80095b6:	bf00      	nop
 80095b8:	0800fa38 	.word	0x0800fa38

080095bc <NotifyScreen>:
 *  \brief  
 *  \details  (GetScreen)
 *  \param screen_id ID
 */
void NotifyScreen(uint16 screen_id,void* userdata)
{
 80095bc:	b480      	push	{r7}
 80095be:	b083      	sub	sp, #12
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	4603      	mov	r3, r0
 80095c4:	6039      	str	r1, [r7, #0]
 80095c6:	80fb      	strh	r3, [r7, #6]
   
}
 80095c8:	bf00      	nop
 80095ca:	370c      	adds	r7, #12
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr

080095d4 <NotifyTouchXY>:
 *  \param press 13
 *  \param x x
 *  \param y y
 */
void NotifyTouchXY(uint8 press,uint16 x,uint16 y,void* userdata)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b085      	sub	sp, #20
 80095d8:	af00      	add	r7, sp, #0
 80095da:	607b      	str	r3, [r7, #4]
 80095dc:	4603      	mov	r3, r0
 80095de:	73fb      	strb	r3, [r7, #15]
 80095e0:	460b      	mov	r3, r1
 80095e2:	81bb      	strh	r3, [r7, #12]
 80095e4:	4613      	mov	r3, r2
 80095e6:	817b      	strh	r3, [r7, #10]
	
}
 80095e8:	bf00      	nop
 80095ea:	3714      	adds	r7, #20
 80095ec:	46bd      	mov	sp, r7
 80095ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f2:	4770      	bx	lr

080095f4 <NotifyButton>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param state 01
 */
void NotifyButton(uint16 screen_id, uint16 control_id, uint8  state,void* userdata)
{
 80095f4:	b480      	push	{r7}
 80095f6:	b085      	sub	sp, #20
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	607b      	str	r3, [r7, #4]
 80095fc:	4603      	mov	r3, r0
 80095fe:	81fb      	strh	r3, [r7, #14]
 8009600:	460b      	mov	r3, r1
 8009602:	81bb      	strh	r3, [r7, #12]
 8009604:	4613      	mov	r3, r2
 8009606:	72fb      	strb	r3, [r7, #11]
	if(screen_id == 0 && control_id == 32){
 8009608:	89fb      	ldrh	r3, [r7, #14]
 800960a:	2b00      	cmp	r3, #0
 800960c:	d135      	bne.n	800967a <NotifyButton+0x86>
 800960e:	89bb      	ldrh	r3, [r7, #12]
 8009610:	2b20      	cmp	r3, #32
 8009612:	d132      	bne.n	800967a <NotifyButton+0x86>
		if(convertFlag1 == 0){
 8009614:	4b55      	ldr	r3, [pc, #340]	; (800976c <NotifyButton+0x178>)
 8009616:	781b      	ldrb	r3, [r3, #0]
 8009618:	2b00      	cmp	r3, #0
 800961a:	d115      	bne.n	8009648 <NotifyButton+0x54>
			tSys.mode = measureAM;
 800961c:	4b54      	ldr	r3, [pc, #336]	; (8009770 <NotifyButton+0x17c>)
 800961e:	2201      	movs	r2, #1
 8009620:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 1;
 8009622:	4b52      	ldr	r3, [pc, #328]	; (800976c <NotifyButton+0x178>)
 8009624:	2201      	movs	r2, #1
 8009626:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 8009628:	4b52      	ldr	r3, [pc, #328]	; (8009774 <NotifyButton+0x180>)
 800962a:	2200      	movs	r2, #0
 800962c:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 800962e:	4b52      	ldr	r3, [pc, #328]	; (8009778 <NotifyButton+0x184>)
 8009630:	2200      	movs	r2, #0
 8009632:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009634:	4b51      	ldr	r3, [pc, #324]	; (800977c <NotifyButton+0x188>)
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	2b00      	cmp	r3, #0
 800963a:	bf0c      	ite	eq
 800963c:	2301      	moveq	r3, #1
 800963e:	2300      	movne	r3, #0
 8009640:	b2da      	uxtb	r2, r3
 8009642:	4b4e      	ldr	r3, [pc, #312]	; (800977c <NotifyButton+0x188>)
 8009644:	601a      	str	r2, [r3, #0]
 8009646:	e018      	b.n	800967a <NotifyButton+0x86>
		}
		else if(convertFlag1 == 1){
 8009648:	4b48      	ldr	r3, [pc, #288]	; (800976c <NotifyButton+0x178>)
 800964a:	781b      	ldrb	r3, [r3, #0]
 800964c:	2b01      	cmp	r3, #1
 800964e:	d114      	bne.n	800967a <NotifyButton+0x86>
			tSys.mode = waitMeasure;
 8009650:	4b47      	ldr	r3, [pc, #284]	; (8009770 <NotifyButton+0x17c>)
 8009652:	2200      	movs	r2, #0
 8009654:	801a      	strh	r2, [r3, #0]
			convertFlag1 = 0;
 8009656:	4b45      	ldr	r3, [pc, #276]	; (800976c <NotifyButton+0x178>)
 8009658:	2200      	movs	r2, #0
 800965a:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 800965c:	4b45      	ldr	r3, [pc, #276]	; (8009774 <NotifyButton+0x180>)
 800965e:	2200      	movs	r2, #0
 8009660:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 8009662:	4b45      	ldr	r3, [pc, #276]	; (8009778 <NotifyButton+0x184>)
 8009664:	2200      	movs	r2, #0
 8009666:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009668:	4b44      	ldr	r3, [pc, #272]	; (800977c <NotifyButton+0x188>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	bf0c      	ite	eq
 8009670:	2301      	moveq	r3, #1
 8009672:	2300      	movne	r3, #0
 8009674:	b2da      	uxtb	r2, r3
 8009676:	4b41      	ldr	r3, [pc, #260]	; (800977c <NotifyButton+0x188>)
 8009678:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 33){
 800967a:	89fb      	ldrh	r3, [r7, #14]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d135      	bne.n	80096ec <NotifyButton+0xf8>
 8009680:	89bb      	ldrh	r3, [r7, #12]
 8009682:	2b21      	cmp	r3, #33	; 0x21
 8009684:	d132      	bne.n	80096ec <NotifyButton+0xf8>
		if(convertFlag2 == 0){
 8009686:	4b3b      	ldr	r3, [pc, #236]	; (8009774 <NotifyButton+0x180>)
 8009688:	781b      	ldrb	r3, [r3, #0]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d115      	bne.n	80096ba <NotifyButton+0xc6>
			tSys.mode = measureFM;
 800968e:	4b38      	ldr	r3, [pc, #224]	; (8009770 <NotifyButton+0x17c>)
 8009690:	2202      	movs	r2, #2
 8009692:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 1;
 8009694:	4b37      	ldr	r3, [pc, #220]	; (8009774 <NotifyButton+0x180>)
 8009696:	2201      	movs	r2, #1
 8009698:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800969a:	4b34      	ldr	r3, [pc, #208]	; (800976c <NotifyButton+0x178>)
 800969c:	2200      	movs	r2, #0
 800969e:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 80096a0:	4b35      	ldr	r3, [pc, #212]	; (8009778 <NotifyButton+0x184>)
 80096a2:	2200      	movs	r2, #0
 80096a4:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 80096a6:	4b35      	ldr	r3, [pc, #212]	; (800977c <NotifyButton+0x188>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	bf0c      	ite	eq
 80096ae:	2301      	moveq	r3, #1
 80096b0:	2300      	movne	r3, #0
 80096b2:	b2da      	uxtb	r2, r3
 80096b4:	4b31      	ldr	r3, [pc, #196]	; (800977c <NotifyButton+0x188>)
 80096b6:	601a      	str	r2, [r3, #0]
 80096b8:	e018      	b.n	80096ec <NotifyButton+0xf8>
		}
		else if(convertFlag2 == 1){
 80096ba:	4b2e      	ldr	r3, [pc, #184]	; (8009774 <NotifyButton+0x180>)
 80096bc:	781b      	ldrb	r3, [r3, #0]
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d114      	bne.n	80096ec <NotifyButton+0xf8>
			tSys.mode = waitMeasure;
 80096c2:	4b2b      	ldr	r3, [pc, #172]	; (8009770 <NotifyButton+0x17c>)
 80096c4:	2200      	movs	r2, #0
 80096c6:	801a      	strh	r2, [r3, #0]
			convertFlag2 = 0;
 80096c8:	4b2a      	ldr	r3, [pc, #168]	; (8009774 <NotifyButton+0x180>)
 80096ca:	2200      	movs	r2, #0
 80096cc:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 80096ce:	4b27      	ldr	r3, [pc, #156]	; (800976c <NotifyButton+0x178>)
 80096d0:	2200      	movs	r2, #0
 80096d2:	701a      	strb	r2, [r3, #0]
			convertFlag3 = 0;
 80096d4:	4b28      	ldr	r3, [pc, #160]	; (8009778 <NotifyButton+0x184>)
 80096d6:	2200      	movs	r2, #0
 80096d8:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 80096da:	4b28      	ldr	r3, [pc, #160]	; (800977c <NotifyButton+0x188>)
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	bf0c      	ite	eq
 80096e2:	2301      	moveq	r3, #1
 80096e4:	2300      	movne	r3, #0
 80096e6:	b2da      	uxtb	r2, r3
 80096e8:	4b24      	ldr	r3, [pc, #144]	; (800977c <NotifyButton+0x188>)
 80096ea:	601a      	str	r2, [r3, #0]
		}
	}
	if(screen_id == 0 && control_id == 34){
 80096ec:	89fb      	ldrh	r3, [r7, #14]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d135      	bne.n	800975e <NotifyButton+0x16a>
 80096f2:	89bb      	ldrh	r3, [r7, #12]
 80096f4:	2b22      	cmp	r3, #34	; 0x22
 80096f6:	d132      	bne.n	800975e <NotifyButton+0x16a>
		if(convertFlag3 == 0){
 80096f8:	4b1f      	ldr	r3, [pc, #124]	; (8009778 <NotifyButton+0x184>)
 80096fa:	781b      	ldrb	r3, [r3, #0]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d115      	bne.n	800972c <NotifyButton+0x138>
			tSys.mode = measureAuto;
 8009700:	4b1b      	ldr	r3, [pc, #108]	; (8009770 <NotifyButton+0x17c>)
 8009702:	2203      	movs	r2, #3
 8009704:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 1;
 8009706:	4b1c      	ldr	r3, [pc, #112]	; (8009778 <NotifyButton+0x184>)
 8009708:	2201      	movs	r2, #1
 800970a:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 800970c:	4b17      	ldr	r3, [pc, #92]	; (800976c <NotifyButton+0x178>)
 800970e:	2200      	movs	r2, #0
 8009710:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 8009712:	4b18      	ldr	r3, [pc, #96]	; (8009774 <NotifyButton+0x180>)
 8009714:	2200      	movs	r2, #0
 8009716:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 8009718:	4b18      	ldr	r3, [pc, #96]	; (800977c <NotifyButton+0x188>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2b00      	cmp	r3, #0
 800971e:	bf0c      	ite	eq
 8009720:	2301      	moveq	r3, #1
 8009722:	2300      	movne	r3, #0
 8009724:	b2da      	uxtb	r2, r3
 8009726:	4b15      	ldr	r3, [pc, #84]	; (800977c <NotifyButton+0x188>)
 8009728:	601a      	str	r2, [r3, #0]
			convertFlag1 = 0;
			convertFlag2 = 0;
			LED0 = !LED0;
		}
	}
}
 800972a:	e018      	b.n	800975e <NotifyButton+0x16a>
		else if(convertFlag3 == 1){
 800972c:	4b12      	ldr	r3, [pc, #72]	; (8009778 <NotifyButton+0x184>)
 800972e:	781b      	ldrb	r3, [r3, #0]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d114      	bne.n	800975e <NotifyButton+0x16a>
			tSys.mode = waitMeasure;
 8009734:	4b0e      	ldr	r3, [pc, #56]	; (8009770 <NotifyButton+0x17c>)
 8009736:	2200      	movs	r2, #0
 8009738:	801a      	strh	r2, [r3, #0]
			convertFlag3 = 0;
 800973a:	4b0f      	ldr	r3, [pc, #60]	; (8009778 <NotifyButton+0x184>)
 800973c:	2200      	movs	r2, #0
 800973e:	701a      	strb	r2, [r3, #0]
			convertFlag1 = 0;
 8009740:	4b0a      	ldr	r3, [pc, #40]	; (800976c <NotifyButton+0x178>)
 8009742:	2200      	movs	r2, #0
 8009744:	701a      	strb	r2, [r3, #0]
			convertFlag2 = 0;
 8009746:	4b0b      	ldr	r3, [pc, #44]	; (8009774 <NotifyButton+0x180>)
 8009748:	2200      	movs	r2, #0
 800974a:	701a      	strb	r2, [r3, #0]
			LED0 = !LED0;
 800974c:	4b0b      	ldr	r3, [pc, #44]	; (800977c <NotifyButton+0x188>)
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2b00      	cmp	r3, #0
 8009752:	bf0c      	ite	eq
 8009754:	2301      	moveq	r3, #1
 8009756:	2300      	movne	r3, #0
 8009758:	b2da      	uxtb	r2, r3
 800975a:	4b08      	ldr	r3, [pc, #32]	; (800977c <NotifyButton+0x188>)
 800975c:	601a      	str	r2, [r3, #0]
}
 800975e:	bf00      	nop
 8009760:	3714      	adds	r7, #20
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
 800976a:	bf00      	nop
 800976c:	200045fc 	.word	0x200045fc
 8009770:	20002208 	.word	0x20002208
 8009774:	200045fd 	.word	0x200045fd
 8009778:	200045fe 	.word	0x200045fe
 800977c:	424302b4 	.word	0x424302b4

08009780 <NotifyText>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param str 
 */
void NotifyText(uint16 screen_id, uint16 control_id, uint8 *str,void* userdata)
{ 
 8009780:	b480      	push	{r7}
 8009782:	b085      	sub	sp, #20
 8009784:	af00      	add	r7, sp, #0
 8009786:	60ba      	str	r2, [r7, #8]
 8009788:	607b      	str	r3, [r7, #4]
 800978a:	4603      	mov	r3, r0
 800978c:	81fb      	strh	r3, [r7, #14]
 800978e:	460b      	mov	r3, r1
 8009790:	81bb      	strh	r3, [r7, #12]

}
 8009792:	bf00      	nop
 8009794:	3714      	adds	r7, #20
 8009796:	46bd      	mov	sp, r7
 8009798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979c:	4770      	bx	lr

0800979e <NotifyProgress>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyProgress(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 800979e:	b480      	push	{r7}
 80097a0:	b085      	sub	sp, #20
 80097a2:	af00      	add	r7, sp, #0
 80097a4:	60ba      	str	r2, [r7, #8]
 80097a6:	607b      	str	r3, [r7, #4]
 80097a8:	4603      	mov	r3, r0
 80097aa:	81fb      	strh	r3, [r7, #14]
 80097ac:	460b      	mov	r3, r1
 80097ae:	81bb      	strh	r3, [r7, #12]
	
}
 80097b0:	bf00      	nop
 80097b2:	3714      	adds	r7, #20
 80097b4:	46bd      	mov	sp, r7
 80097b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ba:	4770      	bx	lr

080097bc <NotifySlider>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifySlider(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 80097bc:	b480      	push	{r7}
 80097be:	b085      	sub	sp, #20
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	60ba      	str	r2, [r7, #8]
 80097c4:	607b      	str	r3, [r7, #4]
 80097c6:	4603      	mov	r3, r0
 80097c8:	81fb      	strh	r3, [r7, #14]
 80097ca:	460b      	mov	r3, r1
 80097cc:	81bb      	strh	r3, [r7, #12]
	
}
 80097ce:	bf00      	nop
 80097d0:	3714      	adds	r7, #20
 80097d2:	46bd      	mov	sp, r7
 80097d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d8:	4770      	bx	lr

080097da <NotifyMeter>:
 *  \param screen_id ID
 *  \param control_id ID
 *  \param value 
 */
void NotifyMeter(uint16 screen_id, uint16 control_id, uint32 value,void* userdata)
{
 80097da:	b480      	push	{r7}
 80097dc:	b085      	sub	sp, #20
 80097de:	af00      	add	r7, sp, #0
 80097e0:	60ba      	str	r2, [r7, #8]
 80097e2:	607b      	str	r3, [r7, #4]
 80097e4:	4603      	mov	r3, r0
 80097e6:	81fb      	strh	r3, [r7, #14]
 80097e8:	460b      	mov	r3, r1
 80097ea:	81bb      	strh	r3, [r7, #12]
	
}
 80097ec:	bf00      	nop
 80097ee:	3714      	adds	r7, #20
 80097f0:	46bd      	mov	sp, r7
 80097f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097f6:	4770      	bx	lr

080097f8 <NotifyMenu>:
 *  \param control_id ID
 *  \param item 
 *  \param state 01
 */
void NotifyMenu(uint16 screen_id, uint16 control_id, uint8  item, uint8  state,void* userdata)
{
 80097f8:	b490      	push	{r4, r7}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
 80097fe:	4604      	mov	r4, r0
 8009800:	4608      	mov	r0, r1
 8009802:	4611      	mov	r1, r2
 8009804:	461a      	mov	r2, r3
 8009806:	4623      	mov	r3, r4
 8009808:	80fb      	strh	r3, [r7, #6]
 800980a:	4603      	mov	r3, r0
 800980c:	80bb      	strh	r3, [r7, #4]
 800980e:	460b      	mov	r3, r1
 8009810:	70fb      	strb	r3, [r7, #3]
 8009812:	4613      	mov	r3, r2
 8009814:	70bb      	strb	r3, [r7, #2]
	
}
 8009816:	bf00      	nop
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bc90      	pop	{r4, r7}
 800981e:	4770      	bx	lr

08009820 <NotifySelector>:
 *  \param control_id ID
 *  \param item 
 */

void NotifySelector(uint16 screen_id, uint16 control_id, uint8  item,void* userdata)
{
 8009820:	b480      	push	{r7}
 8009822:	b085      	sub	sp, #20
 8009824:	af00      	add	r7, sp, #0
 8009826:	607b      	str	r3, [r7, #4]
 8009828:	4603      	mov	r3, r0
 800982a:	81fb      	strh	r3, [r7, #14]
 800982c:	460b      	mov	r3, r1
 800982e:	81bb      	strh	r3, [r7, #12]
 8009830:	4613      	mov	r3, r2
 8009832:	72fb      	strb	r3, [r7, #11]

}
 8009834:	bf00      	nop
 8009836:	3714      	adds	r7, #20
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <NotifyTimer>:
 *  \brief  
 *  \param screen_id ID
 *  \param control_id ID
 */
void NotifyTimer(uint16 screen_id, uint16 control_id,void* userdata)
{
 8009840:	b480      	push	{r7}
 8009842:	b083      	sub	sp, #12
 8009844:	af00      	add	r7, sp, #0
 8009846:	4603      	mov	r3, r0
 8009848:	603a      	str	r2, [r7, #0]
 800984a:	80fb      	strh	r3, [r7, #6]
 800984c:	460b      	mov	r3, r1
 800984e:	80bb      	strh	r3, [r7, #4]
	
}
 8009850:	bf00      	nop
 8009852:	370c      	adds	r7, #12
 8009854:	46bd      	mov	sp, r7
 8009856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800985a:	4770      	bx	lr

0800985c <NotifyReadFlash>:
 *  \param status 01
 *  \param _data 
 *  \param length 
 */
void NotifyReadFlash(uint8 status,uint8 *_data,uint16 length,void* userdata)
{
 800985c:	b480      	push	{r7}
 800985e:	b085      	sub	sp, #20
 8009860:	af00      	add	r7, sp, #0
 8009862:	60b9      	str	r1, [r7, #8]
 8009864:	607b      	str	r3, [r7, #4]
 8009866:	4603      	mov	r3, r0
 8009868:	73fb      	strb	r3, [r7, #15]
 800986a:	4613      	mov	r3, r2
 800986c:	81bb      	strh	r3, [r7, #12]
	
}
 800986e:	bf00      	nop
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr

0800987a <NotifyWriteFlash>:
/*! 
 *  \brief  FLASH
 *  \param status 01
 */
void NotifyWriteFlash(uint8 status,void* userdata)
{
 800987a:	b480      	push	{r7}
 800987c:	b083      	sub	sp, #12
 800987e:	af00      	add	r7, sp, #0
 8009880:	4603      	mov	r3, r0
 8009882:	6039      	str	r1, [r7, #0]
 8009884:	71fb      	strb	r3, [r7, #7]
	
}
 8009886:	bf00      	nop
 8009888:	370c      	adds	r7, #12
 800988a:	46bd      	mov	sp, r7
 800988c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009890:	4770      	bx	lr

08009892 <NotifyReadRTC>:
 *  \param hour BCD
 *  \param minute BCD
 *  \param second BCD
 */
void NotifyReadRTC(uint8 year,uint8 month,uint8 week,uint8 day,uint8 hour,uint8 minute,uint8 second,void* userdata)
{
 8009892:	b490      	push	{r4, r7}
 8009894:	b082      	sub	sp, #8
 8009896:	af00      	add	r7, sp, #0
 8009898:	4604      	mov	r4, r0
 800989a:	4608      	mov	r0, r1
 800989c:	4611      	mov	r1, r2
 800989e:	461a      	mov	r2, r3
 80098a0:	4623      	mov	r3, r4
 80098a2:	71fb      	strb	r3, [r7, #7]
 80098a4:	4603      	mov	r3, r0
 80098a6:	71bb      	strb	r3, [r7, #6]
 80098a8:	460b      	mov	r3, r1
 80098aa:	717b      	strb	r3, [r7, #5]
 80098ac:	4613      	mov	r3, r2
 80098ae:	713b      	strb	r3, [r7, #4]
    
}
 80098b0:	bf00      	nop
 80098b2:	3708      	adds	r7, #8
 80098b4:	46bd      	mov	sp, r7
 80098b6:	bc90      	pop	{r4, r7}
 80098b8:	4770      	bx	lr
	...

080098bc <queue_reset>:
QUEUE que = {0,0,0};   //
static uint32 cmd_state = 0;  //
static qsize cmd_pos = 0;  //

void queue_reset()
{
 80098bc:	b480      	push	{r7}
 80098be:	af00      	add	r7, sp, #0
	que._head = que._tail = 0;
 80098c0:	4b08      	ldr	r3, [pc, #32]	; (80098e4 <queue_reset+0x28>)
 80098c2:	2200      	movs	r2, #0
 80098c4:	805a      	strh	r2, [r3, #2]
 80098c6:	4b07      	ldr	r3, [pc, #28]	; (80098e4 <queue_reset+0x28>)
 80098c8:	885a      	ldrh	r2, [r3, #2]
 80098ca:	4b06      	ldr	r3, [pc, #24]	; (80098e4 <queue_reset+0x28>)
 80098cc:	801a      	strh	r2, [r3, #0]
	cmd_pos = cmd_state = 0;
 80098ce:	4b06      	ldr	r3, [pc, #24]	; (80098e8 <queue_reset+0x2c>)
 80098d0:	2200      	movs	r2, #0
 80098d2:	601a      	str	r2, [r3, #0]
 80098d4:	4b05      	ldr	r3, [pc, #20]	; (80098ec <queue_reset+0x30>)
 80098d6:	2200      	movs	r2, #0
 80098d8:	801a      	strh	r2, [r3, #0]
}
 80098da:	bf00      	nop
 80098dc:	46bd      	mov	sp, r7
 80098de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e2:	4770      	bx	lr
 80098e4:	2000461c 	.word	0x2000461c
 80098e8:	20004820 	.word	0x20004820
 80098ec:	20004824 	.word	0x20004824

080098f0 <queue_push>:

void queue_push(qdata _data)
{
 80098f0:	b480      	push	{r7}
 80098f2:	b085      	sub	sp, #20
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	4603      	mov	r3, r0
 80098f8:	71fb      	strb	r3, [r7, #7]
	qsize pos = (que._head+1)%QUEUE_MAX_SIZE;
 80098fa:	4b10      	ldr	r3, [pc, #64]	; (800993c <queue_push+0x4c>)
 80098fc:	881b      	ldrh	r3, [r3, #0]
 80098fe:	3301      	adds	r3, #1
 8009900:	425a      	negs	r2, r3
 8009902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009906:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800990a:	bf58      	it	pl
 800990c:	4253      	negpl	r3, r2
 800990e:	81fb      	strh	r3, [r7, #14]
	if(pos!=que._tail)//
 8009910:	4b0a      	ldr	r3, [pc, #40]	; (800993c <queue_push+0x4c>)
 8009912:	885b      	ldrh	r3, [r3, #2]
 8009914:	89fa      	ldrh	r2, [r7, #14]
 8009916:	429a      	cmp	r2, r3
 8009918:	d009      	beq.n	800992e <queue_push+0x3e>
	{
		que._data[que._head] = _data;
 800991a:	4b08      	ldr	r3, [pc, #32]	; (800993c <queue_push+0x4c>)
 800991c:	881b      	ldrh	r3, [r3, #0]
 800991e:	461a      	mov	r2, r3
 8009920:	4b06      	ldr	r3, [pc, #24]	; (800993c <queue_push+0x4c>)
 8009922:	4413      	add	r3, r2
 8009924:	79fa      	ldrb	r2, [r7, #7]
 8009926:	711a      	strb	r2, [r3, #4]
		que._head = pos;
 8009928:	4a04      	ldr	r2, [pc, #16]	; (800993c <queue_push+0x4c>)
 800992a:	89fb      	ldrh	r3, [r7, #14]
 800992c:	8013      	strh	r3, [r2, #0]
	}
}
 800992e:	bf00      	nop
 8009930:	3714      	adds	r7, #20
 8009932:	46bd      	mov	sp, r7
 8009934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009938:	4770      	bx	lr
 800993a:	bf00      	nop
 800993c:	2000461c 	.word	0x2000461c

08009940 <queue_pop>:

//
static void queue_pop(qdata* _data)
{
 8009940:	b480      	push	{r7}
 8009942:	b083      	sub	sp, #12
 8009944:	af00      	add	r7, sp, #0
 8009946:	6078      	str	r0, [r7, #4]
	if(que._tail!=que._head)//
 8009948:	4b10      	ldr	r3, [pc, #64]	; (800998c <queue_pop+0x4c>)
 800994a:	885a      	ldrh	r2, [r3, #2]
 800994c:	4b0f      	ldr	r3, [pc, #60]	; (800998c <queue_pop+0x4c>)
 800994e:	881b      	ldrh	r3, [r3, #0]
 8009950:	429a      	cmp	r2, r3
 8009952:	d014      	beq.n	800997e <queue_pop+0x3e>
	{
		*_data = que._data[que._tail];
 8009954:	4b0d      	ldr	r3, [pc, #52]	; (800998c <queue_pop+0x4c>)
 8009956:	885b      	ldrh	r3, [r3, #2]
 8009958:	461a      	mov	r2, r3
 800995a:	4b0c      	ldr	r3, [pc, #48]	; (800998c <queue_pop+0x4c>)
 800995c:	4413      	add	r3, r2
 800995e:	791a      	ldrb	r2, [r3, #4]
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	701a      	strb	r2, [r3, #0]
		que._tail = (que._tail+1)%QUEUE_MAX_SIZE;
 8009964:	4b09      	ldr	r3, [pc, #36]	; (800998c <queue_pop+0x4c>)
 8009966:	885b      	ldrh	r3, [r3, #2]
 8009968:	3301      	adds	r3, #1
 800996a:	425a      	negs	r2, r3
 800996c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009970:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009974:	bf58      	it	pl
 8009976:	4253      	negpl	r3, r2
 8009978:	b29a      	uxth	r2, r3
 800997a:	4b04      	ldr	r3, [pc, #16]	; (800998c <queue_pop+0x4c>)
 800997c:	805a      	strh	r2, [r3, #2]
	}
}
 800997e:	bf00      	nop
 8009980:	370c      	adds	r7, #12
 8009982:	46bd      	mov	sp, r7
 8009984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009988:	4770      	bx	lr
 800998a:	bf00      	nop
 800998c:	2000461c 	.word	0x2000461c

08009990 <queue_size>:

//,                    ,
static qsize queue_size()
{
 8009990:	b480      	push	{r7}
 8009992:	af00      	add	r7, sp, #0
	return ((que._head+QUEUE_MAX_SIZE-que._tail)%QUEUE_MAX_SIZE);
 8009994:	4b09      	ldr	r3, [pc, #36]	; (80099bc <queue_size+0x2c>)
 8009996:	881b      	ldrh	r3, [r3, #0]
 8009998:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800999c:	4a07      	ldr	r2, [pc, #28]	; (80099bc <queue_size+0x2c>)
 800999e:	8852      	ldrh	r2, [r2, #2]
 80099a0:	1a9b      	subs	r3, r3, r2
 80099a2:	425a      	negs	r2, r3
 80099a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099ac:	bf58      	it	pl
 80099ae:	4253      	negpl	r3, r2
 80099b0:	b29b      	uxth	r3, r3
}
 80099b2:	4618      	mov	r0, r3
 80099b4:	46bd      	mov	sp, r7
 80099b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ba:	4770      	bx	lr
 80099bc:	2000461c 	.word	0x2000461c

080099c0 <queue_find_cmd>:

qsize queue_find_cmd(qdata *buffer,qsize buf_len)
{
 80099c0:	b580      	push	{r7, lr}
 80099c2:	b084      	sub	sp, #16
 80099c4:	af00      	add	r7, sp, #0
 80099c6:	6078      	str	r0, [r7, #4]
 80099c8:	460b      	mov	r3, r1
 80099ca:	807b      	strh	r3, [r7, #2]
	qsize cmd_size = 0;
 80099cc:	2300      	movs	r3, #0
 80099ce:	81fb      	strh	r3, [r7, #14]
	qdata _data = 0;
 80099d0:	2300      	movs	r3, #0
 80099d2:	737b      	strb	r3, [r7, #13]
	while(queue_size()>0)
 80099d4:	e034      	b.n	8009a40 <queue_find_cmd+0x80>
	{
		//
		queue_pop(&_data);
 80099d6:	f107 030d 	add.w	r3, r7, #13
 80099da:	4618      	mov	r0, r3
 80099dc:	f7ff ffb0 	bl	8009940 <queue_pop>

		if(cmd_pos==0&&_data!=CMD_HEAD)//
 80099e0:	4b1c      	ldr	r3, [pc, #112]	; (8009a54 <queue_find_cmd+0x94>)
 80099e2:	881b      	ldrh	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d103      	bne.n	80099f0 <queue_find_cmd+0x30>
 80099e8:	7b7b      	ldrb	r3, [r7, #13]
 80099ea:	2bee      	cmp	r3, #238	; 0xee
 80099ec:	d000      	beq.n	80099f0 <queue_find_cmd+0x30>
		    continue;
 80099ee:	e027      	b.n	8009a40 <queue_find_cmd+0x80>

		if(cmd_pos<buf_len)//
 80099f0:	4b18      	ldr	r3, [pc, #96]	; (8009a54 <queue_find_cmd+0x94>)
 80099f2:	881b      	ldrh	r3, [r3, #0]
 80099f4:	887a      	ldrh	r2, [r7, #2]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	d90a      	bls.n	8009a10 <queue_find_cmd+0x50>
			buffer[cmd_pos++] = _data;
 80099fa:	4b16      	ldr	r3, [pc, #88]	; (8009a54 <queue_find_cmd+0x94>)
 80099fc:	881b      	ldrh	r3, [r3, #0]
 80099fe:	1c5a      	adds	r2, r3, #1
 8009a00:	b291      	uxth	r1, r2
 8009a02:	4a14      	ldr	r2, [pc, #80]	; (8009a54 <queue_find_cmd+0x94>)
 8009a04:	8011      	strh	r1, [r2, #0]
 8009a06:	461a      	mov	r2, r3
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	4413      	add	r3, r2
 8009a0c:	7b7a      	ldrb	r2, [r7, #13]
 8009a0e:	701a      	strb	r2, [r3, #0]

		cmd_state = ((cmd_state<<8)|_data);//432
 8009a10:	4b11      	ldr	r3, [pc, #68]	; (8009a58 <queue_find_cmd+0x98>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	021b      	lsls	r3, r3, #8
 8009a16:	7b7a      	ldrb	r2, [r7, #13]
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	4a0f      	ldr	r2, [pc, #60]	; (8009a58 <queue_find_cmd+0x98>)
 8009a1c:	6013      	str	r3, [r2, #0]

		//4
		if(cmd_state==CMD_TAIL)
 8009a1e:	4b0e      	ldr	r3, [pc, #56]	; (8009a58 <queue_find_cmd+0x98>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	f46f 3240 	mvn.w	r2, #196608	; 0x30000
 8009a26:	4293      	cmp	r3, r2
 8009a28:	d10a      	bne.n	8009a40 <queue_find_cmd+0x80>
		{
			cmd_size = cmd_pos; //
 8009a2a:	4b0a      	ldr	r3, [pc, #40]	; (8009a54 <queue_find_cmd+0x94>)
 8009a2c:	881b      	ldrh	r3, [r3, #0]
 8009a2e:	81fb      	strh	r3, [r7, #14]
			cmd_state = 0;  //
 8009a30:	4b09      	ldr	r3, [pc, #36]	; (8009a58 <queue_find_cmd+0x98>)
 8009a32:	2200      	movs	r2, #0
 8009a34:	601a      	str	r2, [r3, #0]
			cmd_pos = 0; //
 8009a36:	4b07      	ldr	r3, [pc, #28]	; (8009a54 <queue_find_cmd+0x94>)
 8009a38:	2200      	movs	r2, #0
 8009a3a:	801a      	strh	r2, [r3, #0]
				return 0;

			cmd_size -= 2;//CRC162
#endif

			return cmd_size;
 8009a3c:	89fb      	ldrh	r3, [r7, #14]
 8009a3e:	e005      	b.n	8009a4c <queue_find_cmd+0x8c>
	while(queue_size()>0)
 8009a40:	f7ff ffa6 	bl	8009990 <queue_size>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d1c5      	bne.n	80099d6 <queue_find_cmd+0x16>
		}
	}

	return 0;//
 8009a4a:	2300      	movs	r3, #0
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3710      	adds	r7, #16
 8009a50:	46bd      	mov	sp, r7
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	20004824 	.word	0x20004824
 8009a58:	20004820 	.word	0x20004820

08009a5c <SendStrings>:
	for(i = n;i>0;i--)
		for(j=1000;j>0;j--) ; 
}

void SendStrings(uchar *str)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
	while(*str)
 8009a64:	e007      	b.n	8009a76 <SendStrings+0x1a>
	{
		TX_8(*str);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	781b      	ldrb	r3, [r3, #0]
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f000 f89a 	bl	8009ba4 <SendChar>
		str++;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	3301      	adds	r3, #1
 8009a74:	607b      	str	r3, [r7, #4]
	while(*str)
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d1f3      	bne.n	8009a66 <SendStrings+0xa>
	}
}
 8009a7e:	bf00      	nop
 8009a80:	bf00      	nop
 8009a82:	3708      	adds	r7, #8
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}

08009a88 <SetTextValue>:
	TX_8(state);
	END_CMD();
}

void SetTextValue(uint16 screen_id,uint16 control_id,uchar *str)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b082      	sub	sp, #8
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	4603      	mov	r3, r0
 8009a90:	603a      	str	r2, [r7, #0]
 8009a92:	80fb      	strh	r3, [r7, #6]
 8009a94:	460b      	mov	r3, r1
 8009a96:	80bb      	strh	r3, [r7, #4]
	BEGIN_CMD();
 8009a98:	20ee      	movs	r0, #238	; 0xee
 8009a9a:	f000 f883 	bl	8009ba4 <SendChar>
	TX_8(0xB1);
 8009a9e:	20b1      	movs	r0, #177	; 0xb1
 8009aa0:	f000 f880 	bl	8009ba4 <SendChar>
	TX_8(0x10);
 8009aa4:	2010      	movs	r0, #16
 8009aa6:	f000 f87d 	bl	8009ba4 <SendChar>
	TX_16(screen_id);
 8009aaa:	88fb      	ldrh	r3, [r7, #6]
 8009aac:	0a1b      	lsrs	r3, r3, #8
 8009aae:	b29b      	uxth	r3, r3
 8009ab0:	b2db      	uxtb	r3, r3
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f000 f876 	bl	8009ba4 <SendChar>
 8009ab8:	88fb      	ldrh	r3, [r7, #6]
 8009aba:	b2db      	uxtb	r3, r3
 8009abc:	4618      	mov	r0, r3
 8009abe:	f000 f871 	bl	8009ba4 <SendChar>
	TX_16(control_id);
 8009ac2:	88bb      	ldrh	r3, [r7, #4]
 8009ac4:	0a1b      	lsrs	r3, r3, #8
 8009ac6:	b29b      	uxth	r3, r3
 8009ac8:	b2db      	uxtb	r3, r3
 8009aca:	4618      	mov	r0, r3
 8009acc:	f000 f86a 	bl	8009ba4 <SendChar>
 8009ad0:	88bb      	ldrh	r3, [r7, #4]
 8009ad2:	b2db      	uxtb	r3, r3
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f000 f865 	bl	8009ba4 <SendChar>
	SendStrings(str);
 8009ada:	6838      	ldr	r0, [r7, #0]
 8009adc:	f7ff ffbe 	bl	8009a5c <SendStrings>
	END_CMD();
 8009ae0:	20ff      	movs	r0, #255	; 0xff
 8009ae2:	f000 f85f 	bl	8009ba4 <SendChar>
 8009ae6:	20fc      	movs	r0, #252	; 0xfc
 8009ae8:	f000 f85c 	bl	8009ba4 <SendChar>
 8009aec:	20ff      	movs	r0, #255	; 0xff
 8009aee:	f000 f859 	bl	8009ba4 <SendChar>
 8009af2:	20ff      	movs	r0, #255	; 0xff
 8009af4:	f000 f856 	bl	8009ba4 <SendChar>
}
 8009af8:	bf00      	nop
 8009afa:	3708      	adds	r7, #8
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <TFT_Init>:
#define R_UART_	USART2

unsigned char buffer[1];

void TFT_Init(void)
{
 8009b00:	b580      	push	{r7, lr}
 8009b02:	af00      	add	r7, sp, #0
    HAL_UART_Receive_IT(&R_UART, buffer,sizeof(buffer));//
 8009b04:	2201      	movs	r2, #1
 8009b06:	4904      	ldr	r1, [pc, #16]	; (8009b18 <TFT_Init+0x18>)
 8009b08:	4804      	ldr	r0, [pc, #16]	; (8009b1c <TFT_Init+0x1c>)
 8009b0a:	f7fe f9cc 	bl	8007ea6 <HAL_UART_Receive_IT>
    queue_reset();
 8009b0e:	f7ff fed5 	bl	80098bc <queue_reset>
}
 8009b12:	bf00      	nop
 8009b14:	bd80      	pop	{r7, pc}
 8009b16:	bf00      	nop
 8009b18:	20004828 	.word	0x20004828
 8009b1c:	20003484 	.word	0x20003484

08009b20 <Param_Update>:
void Param_Update(void) //
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
	qsize size;
    size = queue_find_cmd(cmd_buffer,CMD_MAX_SIZE);
 8009b26:	2119      	movs	r1, #25
 8009b28:	4808      	ldr	r0, [pc, #32]	; (8009b4c <Param_Update+0x2c>)
 8009b2a:	f7ff ff49 	bl	80099c0 <queue_find_cmd>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	80fb      	strh	r3, [r7, #6]
    if(size)
 8009b32:	88fb      	ldrh	r3, [r7, #6]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d004      	beq.n	8009b42 <Param_Update+0x22>
    {
        ProcessMessage((PCTRL_MSG)cmd_buffer, size);//
 8009b38:	88fb      	ldrh	r3, [r7, #6]
 8009b3a:	4619      	mov	r1, r3
 8009b3c:	4803      	ldr	r0, [pc, #12]	; (8009b4c <Param_Update+0x2c>)
 8009b3e:	f7ff fbc1 	bl	80092c4 <ProcessMessage>
    }
}
 8009b42:	bf00      	nop
 8009b44:	3708      	adds	r7, #8
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20004600 	.word	0x20004600

08009b50 <USART2_IRQHandler>:

void USART2_IRQHandler()
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8009b54:	4804      	ldr	r0, [pc, #16]	; (8009b68 <USART2_IRQHandler+0x18>)
 8009b56:	f7fe fa85 	bl	8008064 <HAL_UART_IRQHandler>
	HAL_UART_Receive_IT(&huart2, buffer,sizeof(buffer));  //
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	4903      	ldr	r1, [pc, #12]	; (8009b6c <USART2_IRQHandler+0x1c>)
 8009b5e:	4802      	ldr	r0, [pc, #8]	; (8009b68 <USART2_IRQHandler+0x18>)
 8009b60:	f7fe f9a1 	bl	8007ea6 <HAL_UART_Receive_IT>
}
 8009b64:	bf00      	nop
 8009b66:	bd80      	pop	{r7, pc}
 8009b68:	20003484 	.word	0x20003484
 8009b6c:	20004828 	.word	0x20004828

08009b70 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)   //
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b084      	sub	sp, #16
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
	u8 rec;
	if(huart->Instance==USART2)
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	4a08      	ldr	r2, [pc, #32]	; (8009ba0 <HAL_UART_RxCpltCallback+0x30>)
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d10a      	bne.n	8009b98 <HAL_UART_RxCpltCallback+0x28>
	{
		rec=*((huart->pRxBuffPtr)-1); //
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b86:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009b8a:	73fb      	strb	r3, [r7, #15]
		queue_push(rec);//
 8009b8c:	7bfb      	ldrb	r3, [r7, #15]
 8009b8e:	4618      	mov	r0, r3
 8009b90:	f7ff feae 	bl	80098f0 <queue_push>
        Param_Update();//
 8009b94:	f7ff ffc4 	bl	8009b20 <Param_Update>
	}
}
 8009b98:	bf00      	nop
 8009b9a:	3710      	adds	r7, #16
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}
 8009ba0:	40004400 	.word	0x40004400

08009ba4 <SendChar>:
*      1
*  t  
*  
 *****************************************************************/
void  SendChar(uchar t)
{
 8009ba4:	b580      	push	{r7, lr}
 8009ba6:	b082      	sub	sp, #8
 8009ba8:	af00      	add	r7, sp, #0
 8009baa:	4603      	mov	r3, r0
 8009bac:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart2,&t,1,1000);
 8009bae:	1df9      	adds	r1, r7, #7
 8009bb0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009bb4:	2201      	movs	r2, #1
 8009bb6:	4803      	ldr	r0, [pc, #12]	; (8009bc4 <SendChar+0x20>)
 8009bb8:	f7fe f8e3 	bl	8007d82 <HAL_UART_Transmit>
}
 8009bbc:	bf00      	nop
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}
 8009bc4:	20003484 	.word	0x20003484

08009bc8 <arm_fill_f32>:
 8009bc8:	b410      	push	{r4}
 8009bca:	088c      	lsrs	r4, r1, #2
 8009bcc:	d010      	beq.n	8009bf0 <arm_fill_f32+0x28>
 8009bce:	f100 0310 	add.w	r3, r0, #16
 8009bd2:	4622      	mov	r2, r4
 8009bd4:	3a01      	subs	r2, #1
 8009bd6:	ed03 0a04 	vstr	s0, [r3, #-16]
 8009bda:	ed03 0a03 	vstr	s0, [r3, #-12]
 8009bde:	ed03 0a02 	vstr	s0, [r3, #-8]
 8009be2:	ed03 0a01 	vstr	s0, [r3, #-4]
 8009be6:	f103 0310 	add.w	r3, r3, #16
 8009bea:	d1f3      	bne.n	8009bd4 <arm_fill_f32+0xc>
 8009bec:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8009bf0:	f011 0103 	ands.w	r1, r1, #3
 8009bf4:	d009      	beq.n	8009c0a <arm_fill_f32+0x42>
 8009bf6:	3901      	subs	r1, #1
 8009bf8:	ed80 0a00 	vstr	s0, [r0]
 8009bfc:	d005      	beq.n	8009c0a <arm_fill_f32+0x42>
 8009bfe:	2901      	cmp	r1, #1
 8009c00:	ed80 0a01 	vstr	s0, [r0, #4]
 8009c04:	bf18      	it	ne
 8009c06:	ed80 0a02 	vstrne	s0, [r0, #8]
 8009c0a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c0e:	4770      	bx	lr

08009c10 <arm_rfft_32_fast_init_f32>:
 8009c10:	b178      	cbz	r0, 8009c32 <arm_rfft_32_fast_init_f32+0x22>
 8009c12:	b430      	push	{r4, r5}
 8009c14:	4908      	ldr	r1, [pc, #32]	; (8009c38 <arm_rfft_32_fast_init_f32+0x28>)
 8009c16:	4a09      	ldr	r2, [pc, #36]	; (8009c3c <arm_rfft_32_fast_init_f32+0x2c>)
 8009c18:	2310      	movs	r3, #16
 8009c1a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009c1e:	8003      	strh	r3, [r0, #0]
 8009c20:	2520      	movs	r5, #32
 8009c22:	2414      	movs	r4, #20
 8009c24:	4b06      	ldr	r3, [pc, #24]	; (8009c40 <arm_rfft_32_fast_init_f32+0x30>)
 8009c26:	8205      	strh	r5, [r0, #16]
 8009c28:	8184      	strh	r4, [r0, #12]
 8009c2a:	6143      	str	r3, [r0, #20]
 8009c2c:	bc30      	pop	{r4, r5}
 8009c2e:	2000      	movs	r0, #0
 8009c30:	4770      	bx	lr
 8009c32:	f04f 30ff 	mov.w	r0, #4294967295
 8009c36:	4770      	bx	lr
 8009c38:	08010ae8 	.word	0x08010ae8
 8009c3c:	08015420 	.word	0x08015420
 8009c40:	0801e1a0 	.word	0x0801e1a0

08009c44 <arm_rfft_64_fast_init_f32>:
 8009c44:	b178      	cbz	r0, 8009c66 <arm_rfft_64_fast_init_f32+0x22>
 8009c46:	b430      	push	{r4, r5}
 8009c48:	4908      	ldr	r1, [pc, #32]	; (8009c6c <arm_rfft_64_fast_init_f32+0x28>)
 8009c4a:	4a09      	ldr	r2, [pc, #36]	; (8009c70 <arm_rfft_64_fast_init_f32+0x2c>)
 8009c4c:	2320      	movs	r3, #32
 8009c4e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009c52:	8003      	strh	r3, [r0, #0]
 8009c54:	2540      	movs	r5, #64	; 0x40
 8009c56:	2430      	movs	r4, #48	; 0x30
 8009c58:	4b06      	ldr	r3, [pc, #24]	; (8009c74 <arm_rfft_64_fast_init_f32+0x30>)
 8009c5a:	8205      	strh	r5, [r0, #16]
 8009c5c:	8184      	strh	r4, [r0, #12]
 8009c5e:	6143      	str	r3, [r0, #20]
 8009c60:	bc30      	pop	{r4, r5}
 8009c62:	2000      	movs	r0, #0
 8009c64:	4770      	bx	lr
 8009c66:	f04f 30ff 	mov.w	r0, #4294967295
 8009c6a:	4770      	bx	lr
 8009c6c:	08012c40 	.word	0x08012c40
 8009c70:	08019ca0 	.word	0x08019ca0
 8009c74:	08022a20 	.word	0x08022a20

08009c78 <arm_rfft_256_fast_init_f32>:
 8009c78:	b180      	cbz	r0, 8009c9c <arm_rfft_256_fast_init_f32+0x24>
 8009c7a:	b430      	push	{r4, r5}
 8009c7c:	4909      	ldr	r1, [pc, #36]	; (8009ca4 <arm_rfft_256_fast_init_f32+0x2c>)
 8009c7e:	4a0a      	ldr	r2, [pc, #40]	; (8009ca8 <arm_rfft_256_fast_init_f32+0x30>)
 8009c80:	2380      	movs	r3, #128	; 0x80
 8009c82:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009c86:	8003      	strh	r3, [r0, #0]
 8009c88:	f44f 7580 	mov.w	r5, #256	; 0x100
 8009c8c:	24d0      	movs	r4, #208	; 0xd0
 8009c8e:	4b07      	ldr	r3, [pc, #28]	; (8009cac <arm_rfft_256_fast_init_f32+0x34>)
 8009c90:	8205      	strh	r5, [r0, #16]
 8009c92:	8184      	strh	r4, [r0, #12]
 8009c94:	6143      	str	r3, [r0, #20]
 8009c96:	bc30      	pop	{r4, r5}
 8009c98:	2000      	movs	r0, #0
 8009c9a:	4770      	bx	lr
 8009c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8009ca0:	4770      	bx	lr
 8009ca2:	bf00      	nop
 8009ca4:	08010948 	.word	0x08010948
 8009ca8:	08015020 	.word	0x08015020
 8009cac:	0801dda0 	.word	0x0801dda0

08009cb0 <arm_rfft_512_fast_init_f32>:
 8009cb0:	b190      	cbz	r0, 8009cd8 <arm_rfft_512_fast_init_f32+0x28>
 8009cb2:	b430      	push	{r4, r5}
 8009cb4:	490a      	ldr	r1, [pc, #40]	; (8009ce0 <arm_rfft_512_fast_init_f32+0x30>)
 8009cb6:	4a0b      	ldr	r2, [pc, #44]	; (8009ce4 <arm_rfft_512_fast_init_f32+0x34>)
 8009cb8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009cbc:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009cc0:	8003      	strh	r3, [r0, #0]
 8009cc2:	f44f 7500 	mov.w	r5, #512	; 0x200
 8009cc6:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8009cca:	4b07      	ldr	r3, [pc, #28]	; (8009ce8 <arm_rfft_512_fast_init_f32+0x38>)
 8009ccc:	8205      	strh	r5, [r0, #16]
 8009cce:	8184      	strh	r4, [r0, #12]
 8009cd0:	6143      	str	r3, [r0, #20]
 8009cd2:	bc30      	pop	{r4, r5}
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	4770      	bx	lr
 8009cd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009cdc:	4770      	bx	lr
 8009cde:	bf00      	nop
 8009ce0:	080128d0 	.word	0x080128d0
 8009ce4:	080194a0 	.word	0x080194a0
 8009ce8:	08022220 	.word	0x08022220

08009cec <arm_rfft_1024_fast_init_f32>:
 8009cec:	b190      	cbz	r0, 8009d14 <arm_rfft_1024_fast_init_f32+0x28>
 8009cee:	b430      	push	{r4, r5}
 8009cf0:	490a      	ldr	r1, [pc, #40]	; (8009d1c <arm_rfft_1024_fast_init_f32+0x30>)
 8009cf2:	4a0b      	ldr	r2, [pc, #44]	; (8009d20 <arm_rfft_1024_fast_init_f32+0x34>)
 8009cf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cf8:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009cfc:	8003      	strh	r3, [r0, #0]
 8009cfe:	f44f 6580 	mov.w	r5, #1024	; 0x400
 8009d02:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8009d06:	4b07      	ldr	r3, [pc, #28]	; (8009d24 <arm_rfft_1024_fast_init_f32+0x38>)
 8009d08:	8205      	strh	r5, [r0, #16]
 8009d0a:	8184      	strh	r4, [r0, #12]
 8009d0c:	6143      	str	r3, [r0, #20]
 8009d0e:	bc30      	pop	{r4, r5}
 8009d10:	2000      	movs	r0, #0
 8009d12:	4770      	bx	lr
 8009d14:	f04f 30ff 	mov.w	r0, #4294967295
 8009d18:	4770      	bx	lr
 8009d1a:	bf00      	nop
 8009d1c:	08012ca0 	.word	0x08012ca0
 8009d20:	08019da0 	.word	0x08019da0
 8009d24:	0801ada0 	.word	0x0801ada0

08009d28 <arm_rfft_2048_fast_init_f32>:
 8009d28:	b190      	cbz	r0, 8009d50 <arm_rfft_2048_fast_init_f32+0x28>
 8009d2a:	b430      	push	{r4, r5}
 8009d2c:	490a      	ldr	r1, [pc, #40]	; (8009d58 <arm_rfft_2048_fast_init_f32+0x30>)
 8009d2e:	4a0b      	ldr	r2, [pc, #44]	; (8009d5c <arm_rfft_2048_fast_init_f32+0x34>)
 8009d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d34:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009d38:	8003      	strh	r3, [r0, #0]
 8009d3a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8009d3e:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8009d42:	4b07      	ldr	r3, [pc, #28]	; (8009d60 <arm_rfft_2048_fast_init_f32+0x38>)
 8009d44:	8205      	strh	r5, [r0, #16]
 8009d46:	8184      	strh	r4, [r0, #12]
 8009d48:	6143      	str	r3, [r0, #20]
 8009d4a:	bc30      	pop	{r4, r5}
 8009d4c:	2000      	movs	r0, #0
 8009d4e:	4770      	bx	lr
 8009d50:	f04f 30ff 	mov.w	r0, #4294967295
 8009d54:	4770      	bx	lr
 8009d56:	bf00      	nop
 8009d58:	0800fb38 	.word	0x0800fb38
 8009d5c:	08013020 	.word	0x08013020
 8009d60:	0801bda0 	.word	0x0801bda0

08009d64 <arm_rfft_4096_fast_init_f32>:
 8009d64:	b190      	cbz	r0, 8009d8c <arm_rfft_4096_fast_init_f32+0x28>
 8009d66:	b430      	push	{r4, r5}
 8009d68:	490a      	ldr	r1, [pc, #40]	; (8009d94 <arm_rfft_4096_fast_init_f32+0x30>)
 8009d6a:	4a0b      	ldr	r2, [pc, #44]	; (8009d98 <arm_rfft_4096_fast_init_f32+0x34>)
 8009d6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009d70:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8009d74:	8003      	strh	r3, [r0, #0]
 8009d76:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 8009d7a:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8009d7e:	4b07      	ldr	r3, [pc, #28]	; (8009d9c <arm_rfft_4096_fast_init_f32+0x38>)
 8009d80:	8205      	strh	r5, [r0, #16]
 8009d82:	8184      	strh	r4, [r0, #12]
 8009d84:	6143      	str	r3, [r0, #20]
 8009d86:	bc30      	pop	{r4, r5}
 8009d88:	2000      	movs	r0, #0
 8009d8a:	4770      	bx	lr
 8009d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d90:	4770      	bx	lr
 8009d92:	bf00      	nop
 8009d94:	08010b10 	.word	0x08010b10
 8009d98:	080154a0 	.word	0x080154a0
 8009d9c:	0801e220 	.word	0x0801e220

08009da0 <arm_rfft_fast_init_f32>:
 8009da0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009da4:	d01f      	beq.n	8009de6 <arm_rfft_fast_init_f32+0x46>
 8009da6:	d90b      	bls.n	8009dc0 <arm_rfft_fast_init_f32+0x20>
 8009da8:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8009dac:	d019      	beq.n	8009de2 <arm_rfft_fast_init_f32+0x42>
 8009dae:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009db2:	d012      	beq.n	8009dda <arm_rfft_fast_init_f32+0x3a>
 8009db4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009db8:	d00d      	beq.n	8009dd6 <arm_rfft_fast_init_f32+0x36>
 8009dba:	f04f 30ff 	mov.w	r0, #4294967295
 8009dbe:	4770      	bx	lr
 8009dc0:	2940      	cmp	r1, #64	; 0x40
 8009dc2:	d00c      	beq.n	8009dde <arm_rfft_fast_init_f32+0x3e>
 8009dc4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009dc8:	d003      	beq.n	8009dd2 <arm_rfft_fast_init_f32+0x32>
 8009dca:	2920      	cmp	r1, #32
 8009dcc:	d1f5      	bne.n	8009dba <arm_rfft_fast_init_f32+0x1a>
 8009dce:	4b07      	ldr	r3, [pc, #28]	; (8009dec <arm_rfft_fast_init_f32+0x4c>)
 8009dd0:	4718      	bx	r3
 8009dd2:	4b07      	ldr	r3, [pc, #28]	; (8009df0 <arm_rfft_fast_init_f32+0x50>)
 8009dd4:	4718      	bx	r3
 8009dd6:	4b07      	ldr	r3, [pc, #28]	; (8009df4 <arm_rfft_fast_init_f32+0x54>)
 8009dd8:	4718      	bx	r3
 8009dda:	4b07      	ldr	r3, [pc, #28]	; (8009df8 <arm_rfft_fast_init_f32+0x58>)
 8009ddc:	4718      	bx	r3
 8009dde:	4b07      	ldr	r3, [pc, #28]	; (8009dfc <arm_rfft_fast_init_f32+0x5c>)
 8009de0:	e7f6      	b.n	8009dd0 <arm_rfft_fast_init_f32+0x30>
 8009de2:	4b07      	ldr	r3, [pc, #28]	; (8009e00 <arm_rfft_fast_init_f32+0x60>)
 8009de4:	e7f4      	b.n	8009dd0 <arm_rfft_fast_init_f32+0x30>
 8009de6:	4b07      	ldr	r3, [pc, #28]	; (8009e04 <arm_rfft_fast_init_f32+0x64>)
 8009de8:	e7f2      	b.n	8009dd0 <arm_rfft_fast_init_f32+0x30>
 8009dea:	bf00      	nop
 8009dec:	08009c11 	.word	0x08009c11
 8009df0:	08009c79 	.word	0x08009c79
 8009df4:	08009ced 	.word	0x08009ced
 8009df8:	08009d65 	.word	0x08009d65
 8009dfc:	08009c45 	.word	0x08009c45
 8009e00:	08009d29 	.word	0x08009d29
 8009e04:	08009cb1 	.word	0x08009cb1

08009e08 <stage_rfft_f32>:
 8009e08:	b410      	push	{r4}
 8009e0a:	edd1 7a00 	vldr	s15, [r1]
 8009e0e:	ed91 7a01 	vldr	s14, [r1, #4]
 8009e12:	8804      	ldrh	r4, [r0, #0]
 8009e14:	6940      	ldr	r0, [r0, #20]
 8009e16:	ee37 7a07 	vadd.f32	s14, s14, s14
 8009e1a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8009e1e:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009e22:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009e26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009e2a:	3c01      	subs	r4, #1
 8009e2c:	ee26 7a84 	vmul.f32	s14, s13, s8
 8009e30:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009e34:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 8009e38:	ed82 7a00 	vstr	s14, [r2]
 8009e3c:	edc2 7a01 	vstr	s15, [r2, #4]
 8009e40:	3010      	adds	r0, #16
 8009e42:	3210      	adds	r2, #16
 8009e44:	3b08      	subs	r3, #8
 8009e46:	3110      	adds	r1, #16
 8009e48:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009e4c:	ed93 7a02 	vldr	s14, [r3, #8]
 8009e50:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009e54:	edd3 4a03 	vldr	s9, [r3, #12]
 8009e58:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009e5c:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009e60:	ee77 5a45 	vsub.f32	s11, s14, s10
 8009e64:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009e68:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009e6c:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009e70:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009e74:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009e78:	ee37 7a23 	vadd.f32	s14, s14, s7
 8009e7c:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009e80:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009e84:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009e88:	ee37 7a06 	vadd.f32	s14, s14, s12
 8009e8c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009e90:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009e94:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009e98:	3c01      	subs	r4, #1
 8009e9a:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009e9e:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009ea2:	f1a3 0308 	sub.w	r3, r3, #8
 8009ea6:	f101 0108 	add.w	r1, r1, #8
 8009eaa:	f100 0008 	add.w	r0, r0, #8
 8009eae:	f102 0208 	add.w	r2, r2, #8
 8009eb2:	d1c9      	bne.n	8009e48 <stage_rfft_f32+0x40>
 8009eb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop

08009ebc <merge_rfft_f32>:
 8009ebc:	b410      	push	{r4}
 8009ebe:	edd1 7a00 	vldr	s15, [r1]
 8009ec2:	edd1 6a01 	vldr	s13, [r1, #4]
 8009ec6:	8804      	ldrh	r4, [r0, #0]
 8009ec8:	6940      	ldr	r0, [r0, #20]
 8009eca:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8009ece:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009ed2:	eeb6 4a00 	vmov.f32	s8, #96	; 0x3f000000  0.5
 8009ed6:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009eda:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009ede:	3c01      	subs	r4, #1
 8009ee0:	ed82 7a00 	vstr	s14, [r2]
 8009ee4:	edc2 7a01 	vstr	s15, [r2, #4]
 8009ee8:	b3dc      	cbz	r4, 8009f62 <merge_rfft_f32+0xa6>
 8009eea:	00e3      	lsls	r3, r4, #3
 8009eec:	3b08      	subs	r3, #8
 8009eee:	440b      	add	r3, r1
 8009ef0:	3010      	adds	r0, #16
 8009ef2:	3210      	adds	r2, #16
 8009ef4:	3110      	adds	r1, #16
 8009ef6:	ed11 5a02 	vldr	s10, [r1, #-8]
 8009efa:	ed93 7a02 	vldr	s14, [r3, #8]
 8009efe:	ed50 6a02 	vldr	s13, [r0, #-8]
 8009f02:	edd3 4a03 	vldr	s9, [r3, #12]
 8009f06:	ed51 7a01 	vldr	s15, [r1, #-4]
 8009f0a:	ed10 6a01 	vldr	s12, [r0, #-4]
 8009f0e:	ee75 5a47 	vsub.f32	s11, s10, s14
 8009f12:	ee37 7a05 	vadd.f32	s14, s14, s10
 8009f16:	ee66 3aa5 	vmul.f32	s7, s13, s11
 8009f1a:	ee34 5aa7 	vadd.f32	s10, s9, s15
 8009f1e:	ee66 5a25 	vmul.f32	s11, s12, s11
 8009f22:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8009f26:	ee37 7a63 	vsub.f32	s14, s14, s7
 8009f2a:	ee66 6a85 	vmul.f32	s13, s13, s10
 8009f2e:	ee26 6a05 	vmul.f32	s12, s12, s10
 8009f32:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8009f36:	ee37 7a46 	vsub.f32	s14, s14, s12
 8009f3a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009f3e:	ee27 7a04 	vmul.f32	s14, s14, s8
 8009f42:	ee67 7a84 	vmul.f32	s15, s15, s8
 8009f46:	3c01      	subs	r4, #1
 8009f48:	ed02 7a02 	vstr	s14, [r2, #-8]
 8009f4c:	ed42 7a01 	vstr	s15, [r2, #-4]
 8009f50:	f1a3 0308 	sub.w	r3, r3, #8
 8009f54:	f101 0108 	add.w	r1, r1, #8
 8009f58:	f100 0008 	add.w	r0, r0, #8
 8009f5c:	f102 0208 	add.w	r2, r2, #8
 8009f60:	d1c9      	bne.n	8009ef6 <merge_rfft_f32+0x3a>
 8009f62:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <arm_rfft_fast_f32>:
 8009f68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f6c:	8a05      	ldrh	r5, [r0, #16]
 8009f6e:	086d      	lsrs	r5, r5, #1
 8009f70:	8005      	strh	r5, [r0, #0]
 8009f72:	4604      	mov	r4, r0
 8009f74:	4616      	mov	r6, r2
 8009f76:	461d      	mov	r5, r3
 8009f78:	b14b      	cbz	r3, 8009f8e <arm_rfft_fast_f32+0x26>
 8009f7a:	f7ff ff9f 	bl	8009ebc <merge_rfft_f32>
 8009f7e:	462a      	mov	r2, r5
 8009f80:	4631      	mov	r1, r6
 8009f82:	4620      	mov	r0, r4
 8009f84:	2301      	movs	r3, #1
 8009f86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f8a:	f000 bb33 	b.w	800a5f4 <arm_cfft_f32>
 8009f8e:	460f      	mov	r7, r1
 8009f90:	461a      	mov	r2, r3
 8009f92:	2301      	movs	r3, #1
 8009f94:	f000 fb2e 	bl	800a5f4 <arm_cfft_f32>
 8009f98:	4632      	mov	r2, r6
 8009f9a:	4639      	mov	r1, r7
 8009f9c:	4620      	mov	r0, r4
 8009f9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa2:	f7ff bf31 	b.w	8009e08 <stage_rfft_f32>
 8009fa6:	bf00      	nop

08009fa8 <arm_cfft_radix8by2_f32>:
 8009fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fac:	ed2d 8b08 	vpush	{d8-d11}
 8009fb0:	4607      	mov	r7, r0
 8009fb2:	4608      	mov	r0, r1
 8009fb4:	f8b7 c000 	ldrh.w	ip, [r7]
 8009fb8:	687a      	ldr	r2, [r7, #4]
 8009fba:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8009fbe:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8009fc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8009fc6:	f000 80b0 	beq.w	800a12a <arm_cfft_radix8by2_f32+0x182>
 8009fca:	008c      	lsls	r4, r1, #2
 8009fcc:	3410      	adds	r4, #16
 8009fce:	f100 0310 	add.w	r3, r0, #16
 8009fd2:	1906      	adds	r6, r0, r4
 8009fd4:	3210      	adds	r2, #16
 8009fd6:	4444      	add	r4, r8
 8009fd8:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8009fdc:	f108 0510 	add.w	r5, r8, #16
 8009fe0:	ed15 2a04 	vldr	s4, [r5, #-16]
 8009fe4:	ed55 2a03 	vldr	s5, [r5, #-12]
 8009fe8:	ed54 4a04 	vldr	s9, [r4, #-16]
 8009fec:	ed14 4a03 	vldr	s8, [r4, #-12]
 8009ff0:	ed14 6a02 	vldr	s12, [r4, #-8]
 8009ff4:	ed54 5a01 	vldr	s11, [r4, #-4]
 8009ff8:	ed53 3a04 	vldr	s7, [r3, #-16]
 8009ffc:	ed15 0a02 	vldr	s0, [r5, #-8]
 800a000:	ed55 0a01 	vldr	s1, [r5, #-4]
 800a004:	ed56 6a04 	vldr	s13, [r6, #-16]
 800a008:	ed16 3a03 	vldr	s6, [r6, #-12]
 800a00c:	ed13 7a03 	vldr	s14, [r3, #-12]
 800a010:	ed13 5a02 	vldr	s10, [r3, #-8]
 800a014:	ed53 7a01 	vldr	s15, [r3, #-4]
 800a018:	ed16 1a02 	vldr	s2, [r6, #-8]
 800a01c:	ed56 1a01 	vldr	s3, [r6, #-4]
 800a020:	ee73 ba82 	vadd.f32	s23, s7, s4
 800a024:	ee37 ba22 	vadd.f32	s22, s14, s5
 800a028:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800a02c:	ee33 9a04 	vadd.f32	s18, s6, s8
 800a030:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800a034:	ee75 aa00 	vadd.f32	s21, s10, s0
 800a038:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800a03c:	ee71 8a06 	vadd.f32	s17, s2, s12
 800a040:	ed43 ba04 	vstr	s23, [r3, #-16]
 800a044:	ed03 ba03 	vstr	s22, [r3, #-12]
 800a048:	ed43 aa02 	vstr	s21, [r3, #-8]
 800a04c:	ed03 aa01 	vstr	s20, [r3, #-4]
 800a050:	ed06 8a01 	vstr	s16, [r6, #-4]
 800a054:	ed46 9a04 	vstr	s19, [r6, #-16]
 800a058:	ed06 9a03 	vstr	s18, [r6, #-12]
 800a05c:	ed46 8a02 	vstr	s17, [r6, #-8]
 800a060:	ee37 7a62 	vsub.f32	s14, s14, s5
 800a064:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800a068:	ee34 4a43 	vsub.f32	s8, s8, s6
 800a06c:	ed52 6a03 	vldr	s13, [r2, #-12]
 800a070:	ed12 3a04 	vldr	s6, [r2, #-16]
 800a074:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800a078:	ee27 8a26 	vmul.f32	s16, s14, s13
 800a07c:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800a080:	ee23 2a83 	vmul.f32	s4, s7, s6
 800a084:	ee64 4a83 	vmul.f32	s9, s9, s6
 800a088:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800a08c:	ee27 7a03 	vmul.f32	s14, s14, s6
 800a090:	ee64 6a26 	vmul.f32	s13, s8, s13
 800a094:	ee24 4a03 	vmul.f32	s8, s8, s6
 800a098:	ee37 7a63 	vsub.f32	s14, s14, s7
 800a09c:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a0a0:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800a0a4:	ee32 3a08 	vadd.f32	s6, s4, s16
 800a0a8:	ed05 7a03 	vstr	s14, [r5, #-12]
 800a0ac:	ed05 3a04 	vstr	s6, [r5, #-16]
 800a0b0:	ed04 4a04 	vstr	s8, [r4, #-16]
 800a0b4:	ed44 6a03 	vstr	s13, [r4, #-12]
 800a0b8:	ed12 7a01 	vldr	s14, [r2, #-4]
 800a0bc:	ee76 6a41 	vsub.f32	s13, s12, s2
 800a0c0:	ee35 5a40 	vsub.f32	s10, s10, s0
 800a0c4:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800a0c8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800a0cc:	ed52 5a02 	vldr	s11, [r2, #-8]
 800a0d0:	ee67 3a87 	vmul.f32	s7, s15, s14
 800a0d4:	ee66 4a87 	vmul.f32	s9, s13, s14
 800a0d8:	ee25 4a25 	vmul.f32	s8, s10, s11
 800a0dc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a0e0:	ee25 5a07 	vmul.f32	s10, s10, s14
 800a0e4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800a0e8:	ee26 7a07 	vmul.f32	s14, s12, s14
 800a0ec:	ee26 6a25 	vmul.f32	s12, s12, s11
 800a0f0:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800a0f4:	ee74 5a23 	vadd.f32	s11, s8, s7
 800a0f8:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800a0fc:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a100:	3310      	adds	r3, #16
 800a102:	4563      	cmp	r3, ip
 800a104:	ed45 5a02 	vstr	s11, [r5, #-8]
 800a108:	f106 0610 	add.w	r6, r6, #16
 800a10c:	ed45 7a01 	vstr	s15, [r5, #-4]
 800a110:	f102 0210 	add.w	r2, r2, #16
 800a114:	ed04 6a02 	vstr	s12, [r4, #-8]
 800a118:	ed04 7a01 	vstr	s14, [r4, #-4]
 800a11c:	f105 0510 	add.w	r5, r5, #16
 800a120:	f104 0410 	add.w	r4, r4, #16
 800a124:	f47f af5c 	bne.w	8009fe0 <arm_cfft_radix8by2_f32+0x38>
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	b28c      	uxth	r4, r1
 800a12c:	4621      	mov	r1, r4
 800a12e:	2302      	movs	r3, #2
 800a130:	f000 fc60 	bl	800a9f4 <arm_radix8_butterfly_f32>
 800a134:	ecbd 8b08 	vpop	{d8-d11}
 800a138:	4621      	mov	r1, r4
 800a13a:	687a      	ldr	r2, [r7, #4]
 800a13c:	4640      	mov	r0, r8
 800a13e:	2302      	movs	r3, #2
 800a140:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a144:	f000 bc56 	b.w	800a9f4 <arm_radix8_butterfly_f32>

0800a148 <arm_cfft_radix8by4_f32>:
 800a148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a14c:	ed2d 8b0a 	vpush	{d8-d12}
 800a150:	b08d      	sub	sp, #52	; 0x34
 800a152:	460d      	mov	r5, r1
 800a154:	910b      	str	r1, [sp, #44]	; 0x2c
 800a156:	8801      	ldrh	r1, [r0, #0]
 800a158:	6842      	ldr	r2, [r0, #4]
 800a15a:	900a      	str	r0, [sp, #40]	; 0x28
 800a15c:	0849      	lsrs	r1, r1, #1
 800a15e:	008b      	lsls	r3, r1, #2
 800a160:	18ee      	adds	r6, r5, r3
 800a162:	18f0      	adds	r0, r6, r3
 800a164:	edd0 5a00 	vldr	s11, [r0]
 800a168:	edd5 7a00 	vldr	s15, [r5]
 800a16c:	ed96 7a00 	vldr	s14, [r6]
 800a170:	edd0 3a01 	vldr	s7, [r0, #4]
 800a174:	ed96 4a01 	vldr	s8, [r6, #4]
 800a178:	ed95 5a01 	vldr	s10, [r5, #4]
 800a17c:	9008      	str	r0, [sp, #32]
 800a17e:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800a182:	18c7      	adds	r7, r0, r3
 800a184:	edd7 4a00 	vldr	s9, [r7]
 800a188:	ed97 3a01 	vldr	s6, [r7, #4]
 800a18c:	9701      	str	r7, [sp, #4]
 800a18e:	ee77 6a06 	vadd.f32	s13, s14, s12
 800a192:	462c      	mov	r4, r5
 800a194:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800a198:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800a19c:	ee16 ca90 	vmov	ip, s13
 800a1a0:	f844 cb08 	str.w	ip, [r4], #8
 800a1a4:	ee75 6a23 	vadd.f32	s13, s10, s7
 800a1a8:	edd6 5a01 	vldr	s11, [r6, #4]
 800a1ac:	edd7 2a01 	vldr	s5, [r7, #4]
 800a1b0:	9404      	str	r4, [sp, #16]
 800a1b2:	ee35 5a63 	vsub.f32	s10, s10, s7
 800a1b6:	ee74 3a27 	vadd.f32	s7, s8, s15
 800a1ba:	ee36 6a47 	vsub.f32	s12, s12, s14
 800a1be:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800a1c2:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800a1c6:	0849      	lsrs	r1, r1, #1
 800a1c8:	f102 0e08 	add.w	lr, r2, #8
 800a1cc:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800a1d0:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800a1d4:	9109      	str	r1, [sp, #36]	; 0x24
 800a1d6:	ee35 4a47 	vsub.f32	s8, s10, s14
 800a1da:	f1a1 0902 	sub.w	r9, r1, #2
 800a1de:	f8cd e00c 	str.w	lr, [sp, #12]
 800a1e2:	4631      	mov	r1, r6
 800a1e4:	ee13 ea90 	vmov	lr, s7
 800a1e8:	ee36 6a64 	vsub.f32	s12, s12, s9
 800a1ec:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800a1f0:	4604      	mov	r4, r0
 800a1f2:	edc5 5a01 	vstr	s11, [r5, #4]
 800a1f6:	ee37 7a05 	vadd.f32	s14, s14, s10
 800a1fa:	f841 eb08 	str.w	lr, [r1], #8
 800a1fe:	ee34 5a24 	vadd.f32	s10, s8, s9
 800a202:	ee16 ea10 	vmov	lr, s12
 800a206:	ed86 5a01 	vstr	s10, [r6, #4]
 800a20a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800a20e:	f844 eb08 	str.w	lr, [r4], #8
 800a212:	ee77 7a83 	vadd.f32	s15, s15, s6
 800a216:	edc0 6a01 	vstr	s13, [r0, #4]
 800a21a:	9405      	str	r4, [sp, #20]
 800a21c:	4604      	mov	r4, r0
 800a21e:	ee17 0a90 	vmov	r0, s15
 800a222:	9106      	str	r1, [sp, #24]
 800a224:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a228:	f102 0110 	add.w	r1, r2, #16
 800a22c:	46bc      	mov	ip, r7
 800a22e:	9100      	str	r1, [sp, #0]
 800a230:	f847 0b08 	str.w	r0, [r7], #8
 800a234:	f102 0118 	add.w	r1, r2, #24
 800a238:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800a23c:	9102      	str	r1, [sp, #8]
 800a23e:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a242:	9007      	str	r0, [sp, #28]
 800a244:	f000 8134 	beq.w	800a4b0 <arm_cfft_radix8by4_f32+0x368>
 800a248:	f102 0920 	add.w	r9, r2, #32
 800a24c:	f102 0830 	add.w	r8, r2, #48	; 0x30
 800a250:	9a01      	ldr	r2, [sp, #4]
 800a252:	f8dd a000 	ldr.w	sl, [sp]
 800a256:	3b0c      	subs	r3, #12
 800a258:	4683      	mov	fp, r0
 800a25a:	4463      	add	r3, ip
 800a25c:	f105 0e10 	add.w	lr, r5, #16
 800a260:	f1a4 010c 	sub.w	r1, r4, #12
 800a264:	f104 0510 	add.w	r5, r4, #16
 800a268:	f1a6 0c0c 	sub.w	ip, r6, #12
 800a26c:	f1a2 040c 	sub.w	r4, r2, #12
 800a270:	f106 0010 	add.w	r0, r6, #16
 800a274:	3210      	adds	r2, #16
 800a276:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800a27a:	ed55 5a02 	vldr	s11, [r5, #-8]
 800a27e:	ed50 7a02 	vldr	s15, [r0, #-8]
 800a282:	ed52 1a02 	vldr	s3, [r2, #-8]
 800a286:	ed55 6a01 	vldr	s13, [r5, #-4]
 800a28a:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800a28e:	ed12 1a01 	vldr	s2, [r2, #-4]
 800a292:	ed10 8a01 	vldr	s16, [r0, #-4]
 800a296:	ee35 4a25 	vadd.f32	s8, s10, s11
 800a29a:	ee30 6a26 	vadd.f32	s12, s0, s13
 800a29e:	ee37 7a84 	vadd.f32	s14, s15, s8
 800a2a2:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a2a6:	ee37 7a21 	vadd.f32	s14, s14, s3
 800a2aa:	ee75 5a65 	vsub.f32	s11, s10, s11
 800a2ae:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800a2b2:	ed10 7a01 	vldr	s14, [r0, #-4]
 800a2b6:	ed52 6a01 	vldr	s13, [r2, #-4]
 800a2ba:	ee36 7a07 	vadd.f32	s14, s12, s14
 800a2be:	ee78 aa25 	vadd.f32	s21, s16, s11
 800a2c2:	ee37 7a26 	vadd.f32	s14, s14, s13
 800a2c6:	ee70 3a67 	vsub.f32	s7, s0, s15
 800a2ca:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800a2ce:	ed94 7a02 	vldr	s14, [r4, #8]
 800a2d2:	ed9c 2a02 	vldr	s4, [ip, #8]
 800a2d6:	ed91 ba02 	vldr	s22, [r1, #8]
 800a2da:	edd3 9a02 	vldr	s19, [r3, #8]
 800a2de:	edd4 2a01 	vldr	s5, [r4, #4]
 800a2e2:	ed9c 9a01 	vldr	s18, [ip, #4]
 800a2e6:	ed93 5a01 	vldr	s10, [r3, #4]
 800a2ea:	edd1 0a01 	vldr	s1, [r1, #4]
 800a2ee:	ee72 6a07 	vadd.f32	s13, s4, s14
 800a2f2:	ee32 2a47 	vsub.f32	s4, s4, s14
 800a2f6:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800a2fa:	ee79 4a22 	vadd.f32	s9, s18, s5
 800a2fe:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800a302:	ee79 2a62 	vsub.f32	s5, s18, s5
 800a306:	ed8c 7a02 	vstr	s14, [ip, #8]
 800a30a:	ed91 7a01 	vldr	s14, [r1, #4]
 800a30e:	edd3 8a01 	vldr	s17, [r3, #4]
 800a312:	ee34 7a87 	vadd.f32	s14, s9, s14
 800a316:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800a31a:	ee37 7a28 	vadd.f32	s14, s14, s17
 800a31e:	ee32 9a60 	vsub.f32	s18, s4, s1
 800a322:	ed8c 7a01 	vstr	s14, [ip, #4]
 800a326:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800a32a:	ed1a aa02 	vldr	s20, [sl, #-8]
 800a32e:	ee73 8a22 	vadd.f32	s17, s6, s5
 800a332:	ee39 9a05 	vadd.f32	s18, s18, s10
 800a336:	ee7a aac1 	vsub.f32	s21, s21, s2
 800a33a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800a33e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800a342:	ee69 ba07 	vmul.f32	s23, s18, s14
 800a346:	ee6a aa87 	vmul.f32	s21, s21, s14
 800a34a:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800a34e:	ee63 ca87 	vmul.f32	s25, s7, s14
 800a352:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800a356:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800a35a:	ee68 8a87 	vmul.f32	s17, s17, s14
 800a35e:	ee73 3aea 	vsub.f32	s7, s7, s21
 800a362:	ee78 8a89 	vadd.f32	s17, s17, s18
 800a366:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800a36a:	ee3b aaca 	vsub.f32	s20, s23, s20
 800a36e:	ee34 4a67 	vsub.f32	s8, s8, s15
 800a372:	ee76 6acb 	vsub.f32	s13, s13, s22
 800a376:	ee36 6a48 	vsub.f32	s12, s12, s16
 800a37a:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800a37e:	ed00 7a02 	vstr	s14, [r0, #-8]
 800a382:	ed40 3a01 	vstr	s7, [r0, #-4]
 800a386:	edc1 8a01 	vstr	s17, [r1, #4]
 800a38a:	ed81 aa02 	vstr	s20, [r1, #8]
 800a38e:	ed59 3a04 	vldr	s7, [r9, #-16]
 800a392:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800a396:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800a39a:	ed59 6a03 	vldr	s13, [r9, #-12]
 800a39e:	ee34 4a61 	vsub.f32	s8, s8, s3
 800a3a2:	ee36 6a41 	vsub.f32	s12, s12, s2
 800a3a6:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800a3aa:	ee66 9a26 	vmul.f32	s19, s12, s13
 800a3ae:	ee24 9a23 	vmul.f32	s18, s8, s7
 800a3b2:	ee26 6a23 	vmul.f32	s12, s12, s7
 800a3b6:	ee24 4a26 	vmul.f32	s8, s8, s13
 800a3ba:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a3be:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800a3c2:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800a3c6:	ee36 6a44 	vsub.f32	s12, s12, s8
 800a3ca:	ee37 7a64 	vsub.f32	s14, s14, s9
 800a3ce:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800a3d2:	ee79 3a29 	vadd.f32	s7, s18, s19
 800a3d6:	ee75 6a60 	vsub.f32	s13, s10, s1
 800a3da:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800a3de:	ee77 7a80 	vadd.f32	s15, s15, s0
 800a3e2:	ed45 3a02 	vstr	s7, [r5, #-8]
 800a3e6:	ed05 6a01 	vstr	s12, [r5, #-4]
 800a3ea:	ed84 7a01 	vstr	s14, [r4, #4]
 800a3ee:	ed84 4a02 	vstr	s8, [r4, #8]
 800a3f2:	ee35 6a81 	vadd.f32	s12, s11, s2
 800a3f6:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800a3fa:	ed58 5a06 	vldr	s11, [r8, #-24]	; 0xffffffe8
 800a3fe:	ed58 6a05 	vldr	s13, [r8, #-20]	; 0xffffffec
 800a402:	ee33 3a62 	vsub.f32	s6, s6, s5
 800a406:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800a40a:	ee67 2a26 	vmul.f32	s5, s14, s13
 800a40e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800a412:	ee26 5a25 	vmul.f32	s10, s12, s11
 800a416:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a41a:	ee26 6a26 	vmul.f32	s12, s12, s13
 800a41e:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a422:	ee63 6a26 	vmul.f32	s13, s6, s13
 800a426:	ee23 3a25 	vmul.f32	s6, s6, s11
 800a42a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800a42e:	ee75 5a24 	vadd.f32	s11, s10, s9
 800a432:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800a436:	ee36 7a87 	vadd.f32	s14, s13, s14
 800a43a:	f1bb 0b01 	subs.w	fp, fp, #1
 800a43e:	ed42 5a02 	vstr	s11, [r2, #-8]
 800a442:	ed42 7a01 	vstr	s15, [r2, #-4]
 800a446:	f10e 0e08 	add.w	lr, lr, #8
 800a44a:	ed83 3a02 	vstr	s6, [r3, #8]
 800a44e:	ed83 7a01 	vstr	s14, [r3, #4]
 800a452:	f1ac 0c08 	sub.w	ip, ip, #8
 800a456:	f10a 0a08 	add.w	sl, sl, #8
 800a45a:	f100 0008 	add.w	r0, r0, #8
 800a45e:	f1a1 0108 	sub.w	r1, r1, #8
 800a462:	f109 0910 	add.w	r9, r9, #16
 800a466:	f105 0508 	add.w	r5, r5, #8
 800a46a:	f1a4 0408 	sub.w	r4, r4, #8
 800a46e:	f108 0818 	add.w	r8, r8, #24
 800a472:	f102 0208 	add.w	r2, r2, #8
 800a476:	f1a3 0308 	sub.w	r3, r3, #8
 800a47a:	f47f aefc 	bne.w	800a276 <arm_cfft_radix8by4_f32+0x12e>
 800a47e:	9907      	ldr	r1, [sp, #28]
 800a480:	9800      	ldr	r0, [sp, #0]
 800a482:	00cb      	lsls	r3, r1, #3
 800a484:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800a488:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800a48c:	9100      	str	r1, [sp, #0]
 800a48e:	9904      	ldr	r1, [sp, #16]
 800a490:	4419      	add	r1, r3
 800a492:	9104      	str	r1, [sp, #16]
 800a494:	9903      	ldr	r1, [sp, #12]
 800a496:	4419      	add	r1, r3
 800a498:	9103      	str	r1, [sp, #12]
 800a49a:	9906      	ldr	r1, [sp, #24]
 800a49c:	4419      	add	r1, r3
 800a49e:	9106      	str	r1, [sp, #24]
 800a4a0:	9905      	ldr	r1, [sp, #20]
 800a4a2:	441f      	add	r7, r3
 800a4a4:	4419      	add	r1, r3
 800a4a6:	9b02      	ldr	r3, [sp, #8]
 800a4a8:	9105      	str	r1, [sp, #20]
 800a4aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a4ae:	9302      	str	r3, [sp, #8]
 800a4b0:	9904      	ldr	r1, [sp, #16]
 800a4b2:	9805      	ldr	r0, [sp, #20]
 800a4b4:	ed91 4a00 	vldr	s8, [r1]
 800a4b8:	edd0 6a00 	vldr	s13, [r0]
 800a4bc:	9b06      	ldr	r3, [sp, #24]
 800a4be:	ed97 3a00 	vldr	s6, [r7]
 800a4c2:	edd3 7a00 	vldr	s15, [r3]
 800a4c6:	edd0 4a01 	vldr	s9, [r0, #4]
 800a4ca:	edd1 3a01 	vldr	s7, [r1, #4]
 800a4ce:	ed97 2a01 	vldr	s4, [r7, #4]
 800a4d2:	ed93 7a01 	vldr	s14, [r3, #4]
 800a4d6:	9a03      	ldr	r2, [sp, #12]
 800a4d8:	f8bd 4024 	ldrh.w	r4, [sp, #36]	; 0x24
 800a4dc:	ee34 6a26 	vadd.f32	s12, s8, s13
 800a4e0:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800a4e4:	ee37 5a86 	vadd.f32	s10, s15, s12
 800a4e8:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800a4ec:	ee35 5a03 	vadd.f32	s10, s10, s6
 800a4f0:	ee74 6a66 	vsub.f32	s13, s8, s13
 800a4f4:	ed81 5a00 	vstr	s10, [r1]
 800a4f8:	ed93 5a01 	vldr	s10, [r3, #4]
 800a4fc:	edd7 4a01 	vldr	s9, [r7, #4]
 800a500:	ee35 5a85 	vadd.f32	s10, s11, s10
 800a504:	ee37 4a26 	vadd.f32	s8, s14, s13
 800a508:	ee35 5a24 	vadd.f32	s10, s10, s9
 800a50c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800a510:	ed81 5a01 	vstr	s10, [r1, #4]
 800a514:	edd2 1a00 	vldr	s3, [r2]
 800a518:	edd2 2a01 	vldr	s5, [r2, #4]
 800a51c:	ee34 5a83 	vadd.f32	s10, s9, s6
 800a520:	ee34 4a42 	vsub.f32	s8, s8, s4
 800a524:	ee36 6a67 	vsub.f32	s12, s12, s15
 800a528:	ee64 4a21 	vmul.f32	s9, s8, s3
 800a52c:	ee24 4a22 	vmul.f32	s8, s8, s5
 800a530:	ee65 2a22 	vmul.f32	s5, s10, s5
 800a534:	ee25 5a21 	vmul.f32	s10, s10, s3
 800a538:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800a53c:	ee35 5a44 	vsub.f32	s10, s10, s8
 800a540:	edc3 2a00 	vstr	s5, [r3]
 800a544:	ed83 5a01 	vstr	s10, [r3, #4]
 800a548:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800a54c:	9b00      	ldr	r3, [sp, #0]
 800a54e:	ee36 6a43 	vsub.f32	s12, s12, s6
 800a552:	ed93 4a01 	vldr	s8, [r3, #4]
 800a556:	ed93 5a00 	vldr	s10, [r3]
 800a55a:	9b02      	ldr	r3, [sp, #8]
 800a55c:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800a560:	ee66 4a05 	vmul.f32	s9, s12, s10
 800a564:	ee25 5a85 	vmul.f32	s10, s11, s10
 800a568:	ee26 6a04 	vmul.f32	s12, s12, s8
 800a56c:	ee65 5a84 	vmul.f32	s11, s11, s8
 800a570:	ee35 6a46 	vsub.f32	s12, s10, s12
 800a574:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800a578:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800a57c:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a580:	ed80 6a01 	vstr	s12, [r0, #4]
 800a584:	edc0 5a00 	vstr	s11, [r0]
 800a588:	edd3 5a01 	vldr	s11, [r3, #4]
 800a58c:	edd3 6a00 	vldr	s13, [r3]
 800a590:	ee37 7a02 	vadd.f32	s14, s14, s4
 800a594:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800a598:	ee27 6a26 	vmul.f32	s12, s14, s13
 800a59c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800a5a0:	ee27 7a25 	vmul.f32	s14, s14, s11
 800a5a4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800a5a8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800a5ac:	ee76 7a27 	vadd.f32	s15, s12, s15
 800a5b0:	ed87 7a01 	vstr	s14, [r7, #4]
 800a5b4:	edc7 7a00 	vstr	s15, [r7]
 800a5b8:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	; 0x28
 800a5bc:	4621      	mov	r1, r4
 800a5be:	686a      	ldr	r2, [r5, #4]
 800a5c0:	2304      	movs	r3, #4
 800a5c2:	f000 fa17 	bl	800a9f4 <arm_radix8_butterfly_f32>
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	4621      	mov	r1, r4
 800a5ca:	686a      	ldr	r2, [r5, #4]
 800a5cc:	2304      	movs	r3, #4
 800a5ce:	f000 fa11 	bl	800a9f4 <arm_radix8_butterfly_f32>
 800a5d2:	9808      	ldr	r0, [sp, #32]
 800a5d4:	686a      	ldr	r2, [r5, #4]
 800a5d6:	4621      	mov	r1, r4
 800a5d8:	2304      	movs	r3, #4
 800a5da:	f000 fa0b 	bl	800a9f4 <arm_radix8_butterfly_f32>
 800a5de:	686a      	ldr	r2, [r5, #4]
 800a5e0:	9801      	ldr	r0, [sp, #4]
 800a5e2:	4621      	mov	r1, r4
 800a5e4:	2304      	movs	r3, #4
 800a5e6:	b00d      	add	sp, #52	; 0x34
 800a5e8:	ecbd 8b0a 	vpop	{d8-d12}
 800a5ec:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5f0:	f000 ba00 	b.w	800a9f4 <arm_radix8_butterfly_f32>

0800a5f4 <arm_cfft_f32>:
 800a5f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f8:	2a01      	cmp	r2, #1
 800a5fa:	4606      	mov	r6, r0
 800a5fc:	4617      	mov	r7, r2
 800a5fe:	460c      	mov	r4, r1
 800a600:	4698      	mov	r8, r3
 800a602:	8805      	ldrh	r5, [r0, #0]
 800a604:	d056      	beq.n	800a6b4 <arm_cfft_f32+0xc0>
 800a606:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800a60a:	d063      	beq.n	800a6d4 <arm_cfft_f32+0xe0>
 800a60c:	d916      	bls.n	800a63c <arm_cfft_f32+0x48>
 800a60e:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800a612:	d01a      	beq.n	800a64a <arm_cfft_f32+0x56>
 800a614:	d947      	bls.n	800a6a6 <arm_cfft_f32+0xb2>
 800a616:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800a61a:	d05b      	beq.n	800a6d4 <arm_cfft_f32+0xe0>
 800a61c:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800a620:	d105      	bne.n	800a62e <arm_cfft_f32+0x3a>
 800a622:	2301      	movs	r3, #1
 800a624:	6872      	ldr	r2, [r6, #4]
 800a626:	4629      	mov	r1, r5
 800a628:	4620      	mov	r0, r4
 800a62a:	f000 f9e3 	bl	800a9f4 <arm_radix8_butterfly_f32>
 800a62e:	f1b8 0f00 	cmp.w	r8, #0
 800a632:	d111      	bne.n	800a658 <arm_cfft_f32+0x64>
 800a634:	2f01      	cmp	r7, #1
 800a636:	d016      	beq.n	800a666 <arm_cfft_f32+0x72>
 800a638:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a63c:	2d20      	cmp	r5, #32
 800a63e:	d049      	beq.n	800a6d4 <arm_cfft_f32+0xe0>
 800a640:	d935      	bls.n	800a6ae <arm_cfft_f32+0xba>
 800a642:	2d40      	cmp	r5, #64	; 0x40
 800a644:	d0ed      	beq.n	800a622 <arm_cfft_f32+0x2e>
 800a646:	2d80      	cmp	r5, #128	; 0x80
 800a648:	d1f1      	bne.n	800a62e <arm_cfft_f32+0x3a>
 800a64a:	4621      	mov	r1, r4
 800a64c:	4630      	mov	r0, r6
 800a64e:	f7ff fcab 	bl	8009fa8 <arm_cfft_radix8by2_f32>
 800a652:	f1b8 0f00 	cmp.w	r8, #0
 800a656:	d0ed      	beq.n	800a634 <arm_cfft_f32+0x40>
 800a658:	68b2      	ldr	r2, [r6, #8]
 800a65a:	89b1      	ldrh	r1, [r6, #12]
 800a65c:	4620      	mov	r0, r4
 800a65e:	f000 f841 	bl	800a6e4 <arm_bitreversal_32>
 800a662:	2f01      	cmp	r7, #1
 800a664:	d1e8      	bne.n	800a638 <arm_cfft_f32+0x44>
 800a666:	ee07 5a90 	vmov	s15, r5
 800a66a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a66e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a672:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800a676:	2d00      	cmp	r5, #0
 800a678:	d0de      	beq.n	800a638 <arm_cfft_f32+0x44>
 800a67a:	f104 0108 	add.w	r1, r4, #8
 800a67e:	2300      	movs	r3, #0
 800a680:	3301      	adds	r3, #1
 800a682:	429d      	cmp	r5, r3
 800a684:	f101 0108 	add.w	r1, r1, #8
 800a688:	ed11 7a04 	vldr	s14, [r1, #-16]
 800a68c:	ed51 7a03 	vldr	s15, [r1, #-12]
 800a690:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a694:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a698:	ed01 7a04 	vstr	s14, [r1, #-16]
 800a69c:	ed41 7a03 	vstr	s15, [r1, #-12]
 800a6a0:	d1ee      	bne.n	800a680 <arm_cfft_f32+0x8c>
 800a6a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6a6:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800a6aa:	d0ba      	beq.n	800a622 <arm_cfft_f32+0x2e>
 800a6ac:	e7bf      	b.n	800a62e <arm_cfft_f32+0x3a>
 800a6ae:	2d10      	cmp	r5, #16
 800a6b0:	d0cb      	beq.n	800a64a <arm_cfft_f32+0x56>
 800a6b2:	e7bc      	b.n	800a62e <arm_cfft_f32+0x3a>
 800a6b4:	b19d      	cbz	r5, 800a6de <arm_cfft_f32+0xea>
 800a6b6:	f101 030c 	add.w	r3, r1, #12
 800a6ba:	2200      	movs	r2, #0
 800a6bc:	ed53 7a02 	vldr	s15, [r3, #-8]
 800a6c0:	3201      	adds	r2, #1
 800a6c2:	eef1 7a67 	vneg.f32	s15, s15
 800a6c6:	4295      	cmp	r5, r2
 800a6c8:	ed43 7a02 	vstr	s15, [r3, #-8]
 800a6cc:	f103 0308 	add.w	r3, r3, #8
 800a6d0:	d1f4      	bne.n	800a6bc <arm_cfft_f32+0xc8>
 800a6d2:	e798      	b.n	800a606 <arm_cfft_f32+0x12>
 800a6d4:	4621      	mov	r1, r4
 800a6d6:	4630      	mov	r0, r6
 800a6d8:	f7ff fd36 	bl	800a148 <arm_cfft_radix8by4_f32>
 800a6dc:	e7a7      	b.n	800a62e <arm_cfft_f32+0x3a>
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d0aa      	beq.n	800a638 <arm_cfft_f32+0x44>
 800a6e2:	e7b9      	b.n	800a658 <arm_cfft_f32+0x64>

0800a6e4 <arm_bitreversal_32>:
 800a6e4:	b1e9      	cbz	r1, 800a722 <arm_bitreversal_32+0x3e>
 800a6e6:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6e8:	2500      	movs	r5, #0
 800a6ea:	f102 0e02 	add.w	lr, r2, #2
 800a6ee:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800a6f2:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800a6f6:	08a4      	lsrs	r4, r4, #2
 800a6f8:	089b      	lsrs	r3, r3, #2
 800a6fa:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800a6fe:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800a702:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800a706:	00a6      	lsls	r6, r4, #2
 800a708:	009b      	lsls	r3, r3, #2
 800a70a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800a70e:	3304      	adds	r3, #4
 800a710:	1d34      	adds	r4, r6, #4
 800a712:	3502      	adds	r5, #2
 800a714:	58c6      	ldr	r6, [r0, r3]
 800a716:	5907      	ldr	r7, [r0, r4]
 800a718:	50c7      	str	r7, [r0, r3]
 800a71a:	428d      	cmp	r5, r1
 800a71c:	5106      	str	r6, [r0, r4]
 800a71e:	d3e6      	bcc.n	800a6ee <arm_bitreversal_32+0xa>
 800a720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a722:	4770      	bx	lr

0800a724 <arm_cmplx_mag_f32>:
 800a724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a728:	ed2d 8b02 	vpush	{d8}
 800a72c:	0897      	lsrs	r7, r2, #2
 800a72e:	b084      	sub	sp, #16
 800a730:	d077      	beq.n	800a822 <arm_cmplx_mag_f32+0xfe>
 800a732:	f04f 0800 	mov.w	r8, #0
 800a736:	f100 0420 	add.w	r4, r0, #32
 800a73a:	f101 0510 	add.w	r5, r1, #16
 800a73e:	463e      	mov	r6, r7
 800a740:	ed14 0a08 	vldr	s0, [r4, #-32]	; 0xffffffe0
 800a744:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 800a748:	ee20 0a00 	vmul.f32	s0, s0, s0
 800a74c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800a750:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a754:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a75c:	f2c0 80c5 	blt.w	800a8ea <arm_cmplx_mag_f32+0x1c6>
 800a760:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a768:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800a76c:	f100 80cb 	bmi.w	800a906 <arm_cmplx_mag_f32+0x1e2>
 800a770:	ed05 8a04 	vstr	s16, [r5, #-16]
 800a774:	ed14 0a06 	vldr	s0, [r4, #-24]	; 0xffffffe8
 800a778:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800a77c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800a780:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800a784:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a788:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a78c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a790:	f2c0 80a8 	blt.w	800a8e4 <arm_cmplx_mag_f32+0x1c0>
 800a794:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a79c:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800a7a0:	f100 80a8 	bmi.w	800a8f4 <arm_cmplx_mag_f32+0x1d0>
 800a7a4:	ed05 8a03 	vstr	s16, [r5, #-12]
 800a7a8:	ed14 0a04 	vldr	s0, [r4, #-16]
 800a7ac:	ed54 7a03 	vldr	s15, [r4, #-12]
 800a7b0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800a7b4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800a7b8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a7bc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a7c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7c4:	f2c0 808b 	blt.w	800a8de <arm_cmplx_mag_f32+0x1ba>
 800a7c8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a7cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7d0:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800a7d4:	f100 80a9 	bmi.w	800a92a <arm_cmplx_mag_f32+0x206>
 800a7d8:	ed05 8a02 	vstr	s16, [r5, #-8]
 800a7dc:	ed14 0a02 	vldr	s0, [r4, #-8]
 800a7e0:	ed54 7a01 	vldr	s15, [r4, #-4]
 800a7e4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800a7e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800a7ec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a7f0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a7f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a7f8:	db6e      	blt.n	800a8d8 <arm_cmplx_mag_f32+0x1b4>
 800a7fa:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a802:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800a806:	f100 8087 	bmi.w	800a918 <arm_cmplx_mag_f32+0x1f4>
 800a80a:	ed05 8a01 	vstr	s16, [r5, #-4]
 800a80e:	3e01      	subs	r6, #1
 800a810:	f104 0420 	add.w	r4, r4, #32
 800a814:	f105 0510 	add.w	r5, r5, #16
 800a818:	d192      	bne.n	800a740 <arm_cmplx_mag_f32+0x1c>
 800a81a:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800a81e:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800a822:	f012 0203 	ands.w	r2, r2, #3
 800a826:	d052      	beq.n	800a8ce <arm_cmplx_mag_f32+0x1aa>
 800a828:	ed90 0a00 	vldr	s0, [r0]
 800a82c:	edd0 7a01 	vldr	s15, [r0, #4]
 800a830:	ee20 0a00 	vmul.f32	s0, s0, s0
 800a834:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800a838:	2300      	movs	r3, #0
 800a83a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a83e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a846:	bfb8      	it	lt
 800a848:	600b      	strlt	r3, [r1, #0]
 800a84a:	db08      	blt.n	800a85e <arm_cmplx_mag_f32+0x13a>
 800a84c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a854:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800a858:	d479      	bmi.n	800a94e <arm_cmplx_mag_f32+0x22a>
 800a85a:	ed81 8a00 	vstr	s16, [r1]
 800a85e:	3a01      	subs	r2, #1
 800a860:	d035      	beq.n	800a8ce <arm_cmplx_mag_f32+0x1aa>
 800a862:	ed90 0a02 	vldr	s0, [r0, #8]
 800a866:	edd0 7a03 	vldr	s15, [r0, #12]
 800a86a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800a86e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800a872:	2300      	movs	r3, #0
 800a874:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a878:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a880:	bfb8      	it	lt
 800a882:	604b      	strlt	r3, [r1, #4]
 800a884:	db08      	blt.n	800a898 <arm_cmplx_mag_f32+0x174>
 800a886:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a88e:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800a892:	d453      	bmi.n	800a93c <arm_cmplx_mag_f32+0x218>
 800a894:	ed81 8a01 	vstr	s16, [r1, #4]
 800a898:	2a01      	cmp	r2, #1
 800a89a:	d018      	beq.n	800a8ce <arm_cmplx_mag_f32+0x1aa>
 800a89c:	ed90 0a04 	vldr	s0, [r0, #16]
 800a8a0:	edd0 7a05 	vldr	s15, [r0, #20]
 800a8a4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800a8a8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a8b2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a8b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8ba:	db19      	blt.n	800a8f0 <arm_cmplx_mag_f32+0x1cc>
 800a8bc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800a8c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a8c4:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800a8c8:	d44a      	bmi.n	800a960 <arm_cmplx_mag_f32+0x23c>
 800a8ca:	ed81 8a02 	vstr	s16, [r1, #8]
 800a8ce:	b004      	add	sp, #16
 800a8d0:	ecbd 8b02 	vpop	{d8}
 800a8d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a8d8:	f845 8c04 	str.w	r8, [r5, #-4]
 800a8dc:	e797      	b.n	800a80e <arm_cmplx_mag_f32+0xea>
 800a8de:	f845 8c08 	str.w	r8, [r5, #-8]
 800a8e2:	e77b      	b.n	800a7dc <arm_cmplx_mag_f32+0xb8>
 800a8e4:	f845 8c0c 	str.w	r8, [r5, #-12]
 800a8e8:	e75e      	b.n	800a7a8 <arm_cmplx_mag_f32+0x84>
 800a8ea:	f845 8c10 	str.w	r8, [r5, #-16]
 800a8ee:	e741      	b.n	800a774 <arm_cmplx_mag_f32+0x50>
 800a8f0:	608b      	str	r3, [r1, #8]
 800a8f2:	e7ec      	b.n	800a8ce <arm_cmplx_mag_f32+0x1aa>
 800a8f4:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a8f8:	9001      	str	r0, [sp, #4]
 800a8fa:	f005 f831 	bl	800f960 <sqrtf>
 800a8fe:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a902:	9801      	ldr	r0, [sp, #4]
 800a904:	e74e      	b.n	800a7a4 <arm_cmplx_mag_f32+0x80>
 800a906:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a90a:	9001      	str	r0, [sp, #4]
 800a90c:	f005 f828 	bl	800f960 <sqrtf>
 800a910:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a914:	9801      	ldr	r0, [sp, #4]
 800a916:	e72b      	b.n	800a770 <arm_cmplx_mag_f32+0x4c>
 800a918:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a91c:	9001      	str	r0, [sp, #4]
 800a91e:	f005 f81f 	bl	800f960 <sqrtf>
 800a922:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a926:	9801      	ldr	r0, [sp, #4]
 800a928:	e76f      	b.n	800a80a <arm_cmplx_mag_f32+0xe6>
 800a92a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800a92e:	9001      	str	r0, [sp, #4]
 800a930:	f005 f816 	bl	800f960 <sqrtf>
 800a934:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800a938:	9801      	ldr	r0, [sp, #4]
 800a93a:	e74d      	b.n	800a7d8 <arm_cmplx_mag_f32+0xb4>
 800a93c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a940:	9201      	str	r2, [sp, #4]
 800a942:	f005 f80d 	bl	800f960 <sqrtf>
 800a946:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800a94a:	9903      	ldr	r1, [sp, #12]
 800a94c:	e7a2      	b.n	800a894 <arm_cmplx_mag_f32+0x170>
 800a94e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a952:	9201      	str	r2, [sp, #4]
 800a954:	f005 f804 	bl	800f960 <sqrtf>
 800a958:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800a95c:	9903      	ldr	r1, [sp, #12]
 800a95e:	e77c      	b.n	800a85a <arm_cmplx_mag_f32+0x136>
 800a960:	9101      	str	r1, [sp, #4]
 800a962:	f004 fffd 	bl	800f960 <sqrtf>
 800a966:	9901      	ldr	r1, [sp, #4]
 800a968:	e7af      	b.n	800a8ca <arm_cmplx_mag_f32+0x1a6>
 800a96a:	bf00      	nop

0800a96c <arm_scale_f32>:
 800a96c:	b470      	push	{r4, r5, r6}
 800a96e:	0896      	lsrs	r6, r2, #2
 800a970:	d025      	beq.n	800a9be <arm_scale_f32+0x52>
 800a972:	f100 0410 	add.w	r4, r0, #16
 800a976:	f101 0310 	add.w	r3, r1, #16
 800a97a:	4635      	mov	r5, r6
 800a97c:	ed54 7a04 	vldr	s15, [r4, #-16]
 800a980:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a984:	3d01      	subs	r5, #1
 800a986:	ed43 7a04 	vstr	s15, [r3, #-16]
 800a98a:	ed54 7a03 	vldr	s15, [r4, #-12]
 800a98e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a992:	f104 0410 	add.w	r4, r4, #16
 800a996:	ed43 7a03 	vstr	s15, [r3, #-12]
 800a99a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800a99e:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a9a2:	f103 0310 	add.w	r3, r3, #16
 800a9a6:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 800a9aa:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 800a9ae:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a9b2:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 800a9b6:	d1e1      	bne.n	800a97c <arm_scale_f32+0x10>
 800a9b8:	0136      	lsls	r6, r6, #4
 800a9ba:	4430      	add	r0, r6
 800a9bc:	4431      	add	r1, r6
 800a9be:	f012 0203 	ands.w	r2, r2, #3
 800a9c2:	d015      	beq.n	800a9f0 <arm_scale_f32+0x84>
 800a9c4:	edd0 7a00 	vldr	s15, [r0]
 800a9c8:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a9cc:	3a01      	subs	r2, #1
 800a9ce:	edc1 7a00 	vstr	s15, [r1]
 800a9d2:	d00d      	beq.n	800a9f0 <arm_scale_f32+0x84>
 800a9d4:	edd0 7a01 	vldr	s15, [r0, #4]
 800a9d8:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a9dc:	2a01      	cmp	r2, #1
 800a9de:	edc1 7a01 	vstr	s15, [r1, #4]
 800a9e2:	d005      	beq.n	800a9f0 <arm_scale_f32+0x84>
 800a9e4:	edd0 7a02 	vldr	s15, [r0, #8]
 800a9e8:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a9ec:	ed81 0a02 	vstr	s0, [r1, #8]
 800a9f0:	bc70      	pop	{r4, r5, r6}
 800a9f2:	4770      	bx	lr

0800a9f4 <arm_radix8_butterfly_f32>:
 800a9f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f8:	ed2d 8b10 	vpush	{d8-d15}
 800a9fc:	b095      	sub	sp, #84	; 0x54
 800a9fe:	e9cd 3210 	strd	r3, r2, [sp, #64]	; 0x40
 800aa02:	4603      	mov	r3, r0
 800aa04:	3304      	adds	r3, #4
 800aa06:	ed9f bab9 	vldr	s22, [pc, #740]	; 800acec <arm_radix8_butterfly_f32+0x2f8>
 800aa0a:	9012      	str	r0, [sp, #72]	; 0x48
 800aa0c:	468b      	mov	fp, r1
 800aa0e:	9313      	str	r3, [sp, #76]	; 0x4c
 800aa10:	4689      	mov	r9, r1
 800aa12:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800aa16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aa18:	960f      	str	r6, [sp, #60]	; 0x3c
 800aa1a:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800aa1e:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800aa22:	eb03 0508 	add.w	r5, r3, r8
 800aa26:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800aa2a:	eb05 040e 	add.w	r4, r5, lr
 800aa2e:	0137      	lsls	r7, r6, #4
 800aa30:	eba6 030a 	sub.w	r3, r6, sl
 800aa34:	eb04 000e 	add.w	r0, r4, lr
 800aa38:	44b2      	add	sl, r6
 800aa3a:	1d3a      	adds	r2, r7, #4
 800aa3c:	9702      	str	r7, [sp, #8]
 800aa3e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800aa42:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800aa46:	ebae 0c06 	sub.w	ip, lr, r6
 800aa4a:	9703      	str	r7, [sp, #12]
 800aa4c:	eb03 0708 	add.w	r7, r3, r8
 800aa50:	9701      	str	r7, [sp, #4]
 800aa52:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800aa56:	9706      	str	r7, [sp, #24]
 800aa58:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800aa5a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800aa5e:	f10e 0104 	add.w	r1, lr, #4
 800aa62:	4439      	add	r1, r7
 800aa64:	443a      	add	r2, r7
 800aa66:	0137      	lsls	r7, r6, #4
 800aa68:	00f6      	lsls	r6, r6, #3
 800aa6a:	9704      	str	r7, [sp, #16]
 800aa6c:	9605      	str	r6, [sp, #20]
 800aa6e:	9f01      	ldr	r7, [sp, #4]
 800aa70:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800aa72:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800aa76:	f04f 0c00 	mov.w	ip, #0
 800aa7a:	edd4 6a00 	vldr	s13, [r4]
 800aa7e:	edd7 1a00 	vldr	s3, [r7]
 800aa82:	ed16 aa01 	vldr	s20, [r6, #-4]
 800aa86:	edd5 5a00 	vldr	s11, [r5]
 800aa8a:	ed52 9a01 	vldr	s19, [r2, #-4]
 800aa8e:	ed90 6a00 	vldr	s12, [r0]
 800aa92:	ed51 7a01 	vldr	s15, [r1, #-4]
 800aa96:	ed93 3a00 	vldr	s6, [r3]
 800aa9a:	ee39 0a86 	vadd.f32	s0, s19, s12
 800aa9e:	ee33 2a21 	vadd.f32	s4, s6, s3
 800aaa2:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800aaa6:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800aaaa:	ee35 7a02 	vadd.f32	s14, s10, s4
 800aaae:	ee34 4a80 	vadd.f32	s8, s9, s0
 800aab2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800aab6:	ee74 6a07 	vadd.f32	s13, s8, s14
 800aaba:	ee34 4a47 	vsub.f32	s8, s8, s14
 800aabe:	ed46 6a01 	vstr	s13, [r6, #-4]
 800aac2:	ed85 4a00 	vstr	s8, [r5]
 800aac6:	edd1 6a00 	vldr	s13, [r1]
 800aaca:	ed94 9a01 	vldr	s18, [r4, #4]
 800aace:	edd3 2a01 	vldr	s5, [r3, #4]
 800aad2:	edd7 8a01 	vldr	s17, [r7, #4]
 800aad6:	edd6 0a00 	vldr	s1, [r6]
 800aada:	edd5 3a01 	vldr	s7, [r5, #4]
 800aade:	ed90 8a01 	vldr	s16, [r0, #4]
 800aae2:	ed92 7a00 	vldr	s14, [r2]
 800aae6:	ee33 3a61 	vsub.f32	s6, s6, s3
 800aaea:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800aaee:	ee72 aae8 	vsub.f32	s21, s5, s17
 800aaf2:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800aaf6:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800aafa:	ee77 7a83 	vadd.f32	s15, s15, s6
 800aafe:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800ab02:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800ab06:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800ab0a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800ab0e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800ab12:	ee77 0a08 	vadd.f32	s1, s14, s16
 800ab16:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800ab1a:	ee37 7a48 	vsub.f32	s14, s14, s16
 800ab1e:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800ab22:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800ab26:	ee76 6a89 	vadd.f32	s13, s13, s18
 800ab2a:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800ab2e:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800ab32:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800ab36:	ee35 5a42 	vsub.f32	s10, s10, s4
 800ab3a:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800ab3e:	ee33 2a20 	vadd.f32	s4, s6, s1
 800ab42:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800ab46:	ee33 3a60 	vsub.f32	s6, s6, s1
 800ab4a:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800ab4e:	ee77 0a01 	vadd.f32	s1, s14, s2
 800ab52:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800ab56:	ee37 7a41 	vsub.f32	s14, s14, s2
 800ab5a:	ee73 1a84 	vadd.f32	s3, s7, s8
 800ab5e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800ab62:	ee76 3a27 	vadd.f32	s7, s12, s15
 800ab66:	ee76 7a67 	vsub.f32	s15, s12, s15
 800ab6a:	ee32 8a00 	vadd.f32	s16, s4, s0
 800ab6e:	ee33 1a45 	vsub.f32	s2, s6, s10
 800ab72:	ee32 2a40 	vsub.f32	s4, s4, s0
 800ab76:	ee35 5a03 	vadd.f32	s10, s10, s6
 800ab7a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800ab7e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800ab82:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800ab86:	ee34 6a67 	vsub.f32	s12, s8, s15
 800ab8a:	ee75 4a87 	vadd.f32	s9, s11, s14
 800ab8e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800ab92:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800ab96:	ee77 7a84 	vadd.f32	s15, s15, s8
 800ab9a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800ab9e:	44dc      	add	ip, fp
 800aba0:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800aba4:	45e1      	cmp	r9, ip
 800aba6:	ed86 8a00 	vstr	s16, [r6]
 800abaa:	ed85 2a01 	vstr	s4, [r5, #4]
 800abae:	4456      	add	r6, sl
 800abb0:	ed02 0a01 	vstr	s0, [r2, #-4]
 800abb4:	4455      	add	r5, sl
 800abb6:	edc0 6a00 	vstr	s13, [r0]
 800abba:	ed82 1a00 	vstr	s2, [r2]
 800abbe:	ed80 5a01 	vstr	s10, [r0, #4]
 800abc2:	4452      	add	r2, sl
 800abc4:	ed01 3a01 	vstr	s6, [r1, #-4]
 800abc8:	4450      	add	r0, sl
 800abca:	edc7 2a00 	vstr	s5, [r7]
 800abce:	edc4 4a00 	vstr	s9, [r4]
 800abd2:	ed83 7a00 	vstr	s14, [r3]
 800abd6:	edc1 5a00 	vstr	s11, [r1]
 800abda:	edc7 3a01 	vstr	s7, [r7, #4]
 800abde:	4451      	add	r1, sl
 800abe0:	ed84 6a01 	vstr	s12, [r4, #4]
 800abe4:	4457      	add	r7, sl
 800abe6:	edc3 7a01 	vstr	s15, [r3, #4]
 800abea:	4454      	add	r4, sl
 800abec:	4453      	add	r3, sl
 800abee:	f63f af44 	bhi.w	800aa7a <arm_radix8_butterfly_f32+0x86>
 800abf2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abf4:	2b07      	cmp	r3, #7
 800abf6:	f240 81b7 	bls.w	800af68 <arm_radix8_butterfly_f32+0x574>
 800abfa:	9b06      	ldr	r3, [sp, #24]
 800abfc:	9903      	ldr	r1, [sp, #12]
 800abfe:	9812      	ldr	r0, [sp, #72]	; 0x48
 800ac00:	9e05      	ldr	r6, [sp, #20]
 800ac02:	9a04      	ldr	r2, [sp, #16]
 800ac04:	f103 0c08 	add.w	ip, r3, #8
 800ac08:	9b02      	ldr	r3, [sp, #8]
 800ac0a:	3108      	adds	r1, #8
 800ac0c:	f108 0808 	add.w	r8, r8, #8
 800ac10:	1841      	adds	r1, r0, r1
 800ac12:	3608      	adds	r6, #8
 800ac14:	330c      	adds	r3, #12
 800ac16:	4604      	mov	r4, r0
 800ac18:	4444      	add	r4, r8
 800ac1a:	18c3      	adds	r3, r0, r3
 800ac1c:	9109      	str	r1, [sp, #36]	; 0x24
 800ac1e:	1981      	adds	r1, r0, r6
 800ac20:	f10e 0e08 	add.w	lr, lr, #8
 800ac24:	3208      	adds	r2, #8
 800ac26:	940b      	str	r4, [sp, #44]	; 0x2c
 800ac28:	9107      	str	r1, [sp, #28]
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	4601      	mov	r1, r0
 800ac2e:	9304      	str	r3, [sp, #16]
 800ac30:	f100 030c 	add.w	r3, r0, #12
 800ac34:	4474      	add	r4, lr
 800ac36:	f04f 0801 	mov.w	r8, #1
 800ac3a:	1882      	adds	r2, r0, r2
 800ac3c:	4461      	add	r1, ip
 800ac3e:	9305      	str	r3, [sp, #20]
 800ac40:	464b      	mov	r3, r9
 800ac42:	940a      	str	r4, [sp, #40]	; 0x28
 800ac44:	46c1      	mov	r9, r8
 800ac46:	9208      	str	r2, [sp, #32]
 800ac48:	46d8      	mov	r8, fp
 800ac4a:	9106      	str	r1, [sp, #24]
 800ac4c:	f04f 0e00 	mov.w	lr, #0
 800ac50:	469b      	mov	fp, r3
 800ac52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac54:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ac56:	449e      	add	lr, r3
 800ac58:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800ac5c:	441a      	add	r2, r3
 800ac5e:	920e      	str	r2, [sp, #56]	; 0x38
 800ac60:	441a      	add	r2, r3
 800ac62:	18d4      	adds	r4, r2, r3
 800ac64:	18e5      	adds	r5, r4, r3
 800ac66:	18ee      	adds	r6, r5, r3
 800ac68:	18f7      	adds	r7, r6, r3
 800ac6a:	eb07 0c03 	add.w	ip, r7, r3
 800ac6e:	920d      	str	r2, [sp, #52]	; 0x34
 800ac70:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800ac74:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800ac78:	910c      	str	r1, [sp, #48]	; 0x30
 800ac7a:	4419      	add	r1, r3
 800ac7c:	9103      	str	r1, [sp, #12]
 800ac7e:	4419      	add	r1, r3
 800ac80:	18ca      	adds	r2, r1, r3
 800ac82:	9202      	str	r2, [sp, #8]
 800ac84:	441a      	add	r2, r3
 800ac86:	18d0      	adds	r0, r2, r3
 800ac88:	ed92 ea01 	vldr	s28, [r2, #4]
 800ac8c:	9a02      	ldr	r2, [sp, #8]
 800ac8e:	edd4 7a00 	vldr	s15, [r4]
 800ac92:	edd2 da01 	vldr	s27, [r2, #4]
 800ac96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ac98:	ed91 da01 	vldr	s26, [r1, #4]
 800ac9c:	ed92 ca01 	vldr	s24, [r2, #4]
 800aca0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aca2:	9903      	ldr	r1, [sp, #12]
 800aca4:	edcd 7a03 	vstr	s15, [sp, #12]
 800aca8:	edd2 7a00 	vldr	s15, [r2]
 800acac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800acae:	edcd 7a02 	vstr	s15, [sp, #8]
 800acb2:	edd2 7a00 	vldr	s15, [r2]
 800acb6:	edd0 ea01 	vldr	s29, [r0, #4]
 800acba:	edd1 ca01 	vldr	s25, [r1, #4]
 800acbe:	eddc ba00 	vldr	s23, [ip]
 800acc2:	edd7 aa00 	vldr	s21, [r7]
 800acc6:	ed96 aa00 	vldr	s20, [r6]
 800acca:	edd5 9a00 	vldr	s19, [r5]
 800acce:	edcd 7a01 	vstr	s15, [sp, #4]
 800acd2:	4403      	add	r3, r0
 800acd4:	ed93 fa01 	vldr	s30, [r3, #4]
 800acd8:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800acdc:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800ace0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ace4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ace8:	46cc      	mov	ip, r9
 800acea:	e001      	b.n	800acf0 <arm_radix8_butterfly_f32+0x2fc>
 800acec:	3f3504f3 	.word	0x3f3504f3
 800acf0:	ed91 6a00 	vldr	s12, [r1]
 800acf4:	ed93 5a00 	vldr	s10, [r3]
 800acf8:	edd0 fa00 	vldr	s31, [r0]
 800acfc:	edd4 7a00 	vldr	s15, [r4]
 800ad00:	ed95 7a00 	vldr	s14, [r5]
 800ad04:	ed56 3a01 	vldr	s7, [r6, #-4]
 800ad08:	ed17 3a01 	vldr	s6, [r7, #-4]
 800ad0c:	ed92 2a00 	vldr	s4, [r2]
 800ad10:	ed96 0a00 	vldr	s0, [r6]
 800ad14:	ee33 8a85 	vadd.f32	s16, s7, s10
 800ad18:	ee32 1a06 	vadd.f32	s2, s4, s12
 800ad1c:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800ad20:	ee77 4a87 	vadd.f32	s9, s15, s14
 800ad24:	ee78 1a04 	vadd.f32	s3, s16, s8
 800ad28:	ee71 6a24 	vadd.f32	s13, s2, s9
 800ad2c:	ee32 2a46 	vsub.f32	s4, s4, s12
 800ad30:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800ad34:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ad38:	ed06 6a01 	vstr	s12, [r6, #-4]
 800ad3c:	edd4 8a01 	vldr	s17, [r4, #4]
 800ad40:	ed92 9a01 	vldr	s18, [r2, #4]
 800ad44:	edd7 0a00 	vldr	s1, [r7]
 800ad48:	edd1 2a01 	vldr	s5, [r1, #4]
 800ad4c:	ed95 7a01 	vldr	s14, [r5, #4]
 800ad50:	ed93 6a01 	vldr	s12, [r3, #4]
 800ad54:	edd0 5a01 	vldr	s11, [r0, #4]
 800ad58:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800ad5c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800ad60:	ee39 5a62 	vsub.f32	s10, s18, s5
 800ad64:	ee78 fac7 	vsub.f32	s31, s17, s14
 800ad68:	ee38 4a44 	vsub.f32	s8, s16, s8
 800ad6c:	ee38 7a87 	vadd.f32	s14, s17, s14
 800ad70:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800ad74:	ee79 2a22 	vadd.f32	s5, s18, s5
 800ad78:	ee32 9a27 	vadd.f32	s18, s4, s15
 800ad7c:	ee72 7a67 	vsub.f32	s15, s4, s15
 800ad80:	ee30 2a06 	vadd.f32	s4, s0, s12
 800ad84:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800ad88:	ee71 4a64 	vsub.f32	s9, s2, s9
 800ad8c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800ad90:	ee32 1a08 	vadd.f32	s2, s4, s16
 800ad94:	ee72 fa87 	vadd.f32	s31, s5, s14
 800ad98:	ee32 2a48 	vsub.f32	s4, s4, s16
 800ad9c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800ada0:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800ada4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800ada8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800adac:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800adb0:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800adb4:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800adb8:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800adbc:	ee30 6a46 	vsub.f32	s12, s0, s12
 800adc0:	ee74 0a22 	vadd.f32	s1, s8, s5
 800adc4:	ee36 0a28 	vadd.f32	s0, s12, s17
 800adc8:	ee74 2a62 	vsub.f32	s5, s8, s5
 800adcc:	ee36 6a68 	vsub.f32	s12, s12, s17
 800add0:	ee32 4a64 	vsub.f32	s8, s4, s9
 800add4:	ee73 8a09 	vadd.f32	s17, s6, s18
 800add8:	ee74 4a82 	vadd.f32	s9, s9, s4
 800addc:	ee33 9a49 	vsub.f32	s18, s6, s18
 800ade0:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800ade4:	ee35 3a85 	vadd.f32	s6, s11, s10
 800ade8:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800adec:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800adf0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800adf4:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800adf8:	ee30 7a68 	vsub.f32	s14, s0, s17
 800adfc:	ee35 8a03 	vadd.f32	s16, s10, s6
 800ae00:	ee38 0a80 	vadd.f32	s0, s17, s0
 800ae04:	ee73 3a82 	vadd.f32	s7, s7, s4
 800ae08:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800ae0c:	ed9d 2a01 	vldr	s4, [sp, #4]
 800ae10:	eddd 1a02 	vldr	s3, [sp, #8]
 800ae14:	ee35 5a43 	vsub.f32	s10, s10, s6
 800ae18:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800ae1c:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800ae20:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800ae24:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800ae28:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800ae2c:	ee76 5a49 	vsub.f32	s11, s12, s18
 800ae30:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800ae34:	ee39 6a06 	vadd.f32	s12, s18, s12
 800ae38:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800ae3c:	ee21 4a84 	vmul.f32	s8, s3, s8
 800ae40:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800ae44:	ee22 7a07 	vmul.f32	s14, s4, s14
 800ae48:	ee22 2a08 	vmul.f32	s4, s4, s16
 800ae4c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800ae50:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800ae54:	ee31 1a09 	vadd.f32	s2, s2, s18
 800ae58:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800ae5c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800ae60:	ee74 0a60 	vsub.f32	s1, s8, s1
 800ae64:	ee37 7a48 	vsub.f32	s14, s14, s16
 800ae68:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800ae6c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800ae70:	ee72 1a21 	vadd.f32	s3, s4, s3
 800ae74:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800ae78:	ee38 2a89 	vadd.f32	s4, s17, s18
 800ae7c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800ae80:	ee38 8a04 	vadd.f32	s16, s16, s8
 800ae84:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800ae88:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800ae8c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800ae90:	eddd 5a03 	vldr	s11, [sp, #12]
 800ae94:	edc6 fa00 	vstr	s31, [r6]
 800ae98:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800ae9c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800aea0:	ee30 0a45 	vsub.f32	s0, s0, s10
 800aea4:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800aea8:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800aeac:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800aeb0:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800aeb4:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800aeb8:	ee25 6a86 	vmul.f32	s12, s11, s12
 800aebc:	ee74 4a89 	vadd.f32	s9, s9, s18
 800aec0:	ee34 3a43 	vsub.f32	s6, s8, s6
 800aec4:	ee78 8a85 	vadd.f32	s17, s17, s10
 800aec8:	ee36 6a67 	vsub.f32	s12, s12, s15
 800aecc:	44c4      	add	ip, r8
 800aece:	45e3      	cmp	fp, ip
 800aed0:	edc3 3a00 	vstr	s7, [r3]
 800aed4:	edc3 6a01 	vstr	s13, [r3, #4]
 800aed8:	4456      	add	r6, sl
 800aeda:	ed07 1a01 	vstr	s2, [r7, #-4]
 800aede:	edc7 0a00 	vstr	s1, [r7]
 800aee2:	4453      	add	r3, sl
 800aee4:	ed80 2a00 	vstr	s4, [r0]
 800aee8:	edc0 2a01 	vstr	s5, [r0, #4]
 800aeec:	4457      	add	r7, sl
 800aeee:	edc2 1a00 	vstr	s3, [r2]
 800aef2:	ed82 7a01 	vstr	s14, [r2, #4]
 800aef6:	4450      	add	r0, sl
 800aef8:	ed85 8a00 	vstr	s16, [r5]
 800aefc:	ed85 0a01 	vstr	s0, [r5, #4]
 800af00:	4452      	add	r2, sl
 800af02:	edc1 4a00 	vstr	s9, [r1]
 800af06:	4455      	add	r5, sl
 800af08:	ed81 3a01 	vstr	s6, [r1, #4]
 800af0c:	edc4 8a00 	vstr	s17, [r4]
 800af10:	ed84 6a01 	vstr	s12, [r4, #4]
 800af14:	4451      	add	r1, sl
 800af16:	4454      	add	r4, sl
 800af18:	f63f aeea 	bhi.w	800acf0 <arm_radix8_butterfly_f32+0x2fc>
 800af1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800af1e:	3308      	adds	r3, #8
 800af20:	930b      	str	r3, [sp, #44]	; 0x2c
 800af22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af24:	3308      	adds	r3, #8
 800af26:	930a      	str	r3, [sp, #40]	; 0x28
 800af28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800af2a:	3308      	adds	r3, #8
 800af2c:	9309      	str	r3, [sp, #36]	; 0x24
 800af2e:	9b08      	ldr	r3, [sp, #32]
 800af30:	3308      	adds	r3, #8
 800af32:	9308      	str	r3, [sp, #32]
 800af34:	9b07      	ldr	r3, [sp, #28]
 800af36:	3308      	adds	r3, #8
 800af38:	9307      	str	r3, [sp, #28]
 800af3a:	9b06      	ldr	r3, [sp, #24]
 800af3c:	3308      	adds	r3, #8
 800af3e:	9306      	str	r3, [sp, #24]
 800af40:	9b05      	ldr	r3, [sp, #20]
 800af42:	3308      	adds	r3, #8
 800af44:	9305      	str	r3, [sp, #20]
 800af46:	9b04      	ldr	r3, [sp, #16]
 800af48:	3308      	adds	r3, #8
 800af4a:	9304      	str	r3, [sp, #16]
 800af4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af4e:	f109 0901 	add.w	r9, r9, #1
 800af52:	454b      	cmp	r3, r9
 800af54:	f47f ae7d 	bne.w	800ac52 <arm_radix8_butterfly_f32+0x25e>
 800af58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800af5a:	00db      	lsls	r3, r3, #3
 800af5c:	b29b      	uxth	r3, r3
 800af5e:	46d9      	mov	r9, fp
 800af60:	9310      	str	r3, [sp, #64]	; 0x40
 800af62:	f8dd b03c 	ldr.w	fp, [sp, #60]	; 0x3c
 800af66:	e554      	b.n	800aa12 <arm_radix8_butterfly_f32+0x1e>
 800af68:	b015      	add	sp, #84	; 0x54
 800af6a:	ecbd 8b10 	vpop	{d8-d15}
 800af6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af72:	bf00      	nop

0800af74 <__errno>:
 800af74:	4b01      	ldr	r3, [pc, #4]	; (800af7c <__errno+0x8>)
 800af76:	6818      	ldr	r0, [r3, #0]
 800af78:	4770      	bx	lr
 800af7a:	bf00      	nop
 800af7c:	2000000c 	.word	0x2000000c

0800af80 <__libc_init_array>:
 800af80:	b570      	push	{r4, r5, r6, lr}
 800af82:	4d0d      	ldr	r5, [pc, #52]	; (800afb8 <__libc_init_array+0x38>)
 800af84:	4c0d      	ldr	r4, [pc, #52]	; (800afbc <__libc_init_array+0x3c>)
 800af86:	1b64      	subs	r4, r4, r5
 800af88:	10a4      	asrs	r4, r4, #2
 800af8a:	2600      	movs	r6, #0
 800af8c:	42a6      	cmp	r6, r4
 800af8e:	d109      	bne.n	800afa4 <__libc_init_array+0x24>
 800af90:	4d0b      	ldr	r5, [pc, #44]	; (800afc0 <__libc_init_array+0x40>)
 800af92:	4c0c      	ldr	r4, [pc, #48]	; (800afc4 <__libc_init_array+0x44>)
 800af94:	f004 fd06 	bl	800f9a4 <_init>
 800af98:	1b64      	subs	r4, r4, r5
 800af9a:	10a4      	asrs	r4, r4, #2
 800af9c:	2600      	movs	r6, #0
 800af9e:	42a6      	cmp	r6, r4
 800afa0:	d105      	bne.n	800afae <__libc_init_array+0x2e>
 800afa2:	bd70      	pop	{r4, r5, r6, pc}
 800afa4:	f855 3b04 	ldr.w	r3, [r5], #4
 800afa8:	4798      	blx	r3
 800afaa:	3601      	adds	r6, #1
 800afac:	e7ee      	b.n	800af8c <__libc_init_array+0xc>
 800afae:	f855 3b04 	ldr.w	r3, [r5], #4
 800afb2:	4798      	blx	r3
 800afb4:	3601      	adds	r6, #1
 800afb6:	e7f2      	b.n	800af9e <__libc_init_array+0x1e>
 800afb8:	08022fcc 	.word	0x08022fcc
 800afbc:	08022fcc 	.word	0x08022fcc
 800afc0:	08022fcc 	.word	0x08022fcc
 800afc4:	08022fd0 	.word	0x08022fd0

0800afc8 <memset>:
 800afc8:	4402      	add	r2, r0
 800afca:	4603      	mov	r3, r0
 800afcc:	4293      	cmp	r3, r2
 800afce:	d100      	bne.n	800afd2 <memset+0xa>
 800afd0:	4770      	bx	lr
 800afd2:	f803 1b01 	strb.w	r1, [r3], #1
 800afd6:	e7f9      	b.n	800afcc <memset+0x4>

0800afd8 <__cvt>:
 800afd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afdc:	ec55 4b10 	vmov	r4, r5, d0
 800afe0:	2d00      	cmp	r5, #0
 800afe2:	460e      	mov	r6, r1
 800afe4:	4619      	mov	r1, r3
 800afe6:	462b      	mov	r3, r5
 800afe8:	bfbb      	ittet	lt
 800afea:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800afee:	461d      	movlt	r5, r3
 800aff0:	2300      	movge	r3, #0
 800aff2:	232d      	movlt	r3, #45	; 0x2d
 800aff4:	700b      	strb	r3, [r1, #0]
 800aff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aff8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800affc:	4691      	mov	r9, r2
 800affe:	f023 0820 	bic.w	r8, r3, #32
 800b002:	bfbc      	itt	lt
 800b004:	4622      	movlt	r2, r4
 800b006:	4614      	movlt	r4, r2
 800b008:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b00c:	d005      	beq.n	800b01a <__cvt+0x42>
 800b00e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b012:	d100      	bne.n	800b016 <__cvt+0x3e>
 800b014:	3601      	adds	r6, #1
 800b016:	2102      	movs	r1, #2
 800b018:	e000      	b.n	800b01c <__cvt+0x44>
 800b01a:	2103      	movs	r1, #3
 800b01c:	ab03      	add	r3, sp, #12
 800b01e:	9301      	str	r3, [sp, #4]
 800b020:	ab02      	add	r3, sp, #8
 800b022:	9300      	str	r3, [sp, #0]
 800b024:	ec45 4b10 	vmov	d0, r4, r5
 800b028:	4653      	mov	r3, sl
 800b02a:	4632      	mov	r2, r6
 800b02c:	f001 fe00 	bl	800cc30 <_dtoa_r>
 800b030:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b034:	4607      	mov	r7, r0
 800b036:	d102      	bne.n	800b03e <__cvt+0x66>
 800b038:	f019 0f01 	tst.w	r9, #1
 800b03c:	d022      	beq.n	800b084 <__cvt+0xac>
 800b03e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b042:	eb07 0906 	add.w	r9, r7, r6
 800b046:	d110      	bne.n	800b06a <__cvt+0x92>
 800b048:	783b      	ldrb	r3, [r7, #0]
 800b04a:	2b30      	cmp	r3, #48	; 0x30
 800b04c:	d10a      	bne.n	800b064 <__cvt+0x8c>
 800b04e:	2200      	movs	r2, #0
 800b050:	2300      	movs	r3, #0
 800b052:	4620      	mov	r0, r4
 800b054:	4629      	mov	r1, r5
 800b056:	f7f5 fd37 	bl	8000ac8 <__aeabi_dcmpeq>
 800b05a:	b918      	cbnz	r0, 800b064 <__cvt+0x8c>
 800b05c:	f1c6 0601 	rsb	r6, r6, #1
 800b060:	f8ca 6000 	str.w	r6, [sl]
 800b064:	f8da 3000 	ldr.w	r3, [sl]
 800b068:	4499      	add	r9, r3
 800b06a:	2200      	movs	r2, #0
 800b06c:	2300      	movs	r3, #0
 800b06e:	4620      	mov	r0, r4
 800b070:	4629      	mov	r1, r5
 800b072:	f7f5 fd29 	bl	8000ac8 <__aeabi_dcmpeq>
 800b076:	b108      	cbz	r0, 800b07c <__cvt+0xa4>
 800b078:	f8cd 900c 	str.w	r9, [sp, #12]
 800b07c:	2230      	movs	r2, #48	; 0x30
 800b07e:	9b03      	ldr	r3, [sp, #12]
 800b080:	454b      	cmp	r3, r9
 800b082:	d307      	bcc.n	800b094 <__cvt+0xbc>
 800b084:	9b03      	ldr	r3, [sp, #12]
 800b086:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b088:	1bdb      	subs	r3, r3, r7
 800b08a:	4638      	mov	r0, r7
 800b08c:	6013      	str	r3, [r2, #0]
 800b08e:	b004      	add	sp, #16
 800b090:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b094:	1c59      	adds	r1, r3, #1
 800b096:	9103      	str	r1, [sp, #12]
 800b098:	701a      	strb	r2, [r3, #0]
 800b09a:	e7f0      	b.n	800b07e <__cvt+0xa6>

0800b09c <__exponent>:
 800b09c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b09e:	4603      	mov	r3, r0
 800b0a0:	2900      	cmp	r1, #0
 800b0a2:	bfb8      	it	lt
 800b0a4:	4249      	neglt	r1, r1
 800b0a6:	f803 2b02 	strb.w	r2, [r3], #2
 800b0aa:	bfb4      	ite	lt
 800b0ac:	222d      	movlt	r2, #45	; 0x2d
 800b0ae:	222b      	movge	r2, #43	; 0x2b
 800b0b0:	2909      	cmp	r1, #9
 800b0b2:	7042      	strb	r2, [r0, #1]
 800b0b4:	dd2a      	ble.n	800b10c <__exponent+0x70>
 800b0b6:	f10d 0407 	add.w	r4, sp, #7
 800b0ba:	46a4      	mov	ip, r4
 800b0bc:	270a      	movs	r7, #10
 800b0be:	46a6      	mov	lr, r4
 800b0c0:	460a      	mov	r2, r1
 800b0c2:	fb91 f6f7 	sdiv	r6, r1, r7
 800b0c6:	fb07 1516 	mls	r5, r7, r6, r1
 800b0ca:	3530      	adds	r5, #48	; 0x30
 800b0cc:	2a63      	cmp	r2, #99	; 0x63
 800b0ce:	f104 34ff 	add.w	r4, r4, #4294967295
 800b0d2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b0d6:	4631      	mov	r1, r6
 800b0d8:	dcf1      	bgt.n	800b0be <__exponent+0x22>
 800b0da:	3130      	adds	r1, #48	; 0x30
 800b0dc:	f1ae 0502 	sub.w	r5, lr, #2
 800b0e0:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b0e4:	1c44      	adds	r4, r0, #1
 800b0e6:	4629      	mov	r1, r5
 800b0e8:	4561      	cmp	r1, ip
 800b0ea:	d30a      	bcc.n	800b102 <__exponent+0x66>
 800b0ec:	f10d 0209 	add.w	r2, sp, #9
 800b0f0:	eba2 020e 	sub.w	r2, r2, lr
 800b0f4:	4565      	cmp	r5, ip
 800b0f6:	bf88      	it	hi
 800b0f8:	2200      	movhi	r2, #0
 800b0fa:	4413      	add	r3, r2
 800b0fc:	1a18      	subs	r0, r3, r0
 800b0fe:	b003      	add	sp, #12
 800b100:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b102:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b106:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b10a:	e7ed      	b.n	800b0e8 <__exponent+0x4c>
 800b10c:	2330      	movs	r3, #48	; 0x30
 800b10e:	3130      	adds	r1, #48	; 0x30
 800b110:	7083      	strb	r3, [r0, #2]
 800b112:	70c1      	strb	r1, [r0, #3]
 800b114:	1d03      	adds	r3, r0, #4
 800b116:	e7f1      	b.n	800b0fc <__exponent+0x60>

0800b118 <_printf_float>:
 800b118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b11c:	ed2d 8b02 	vpush	{d8}
 800b120:	b08d      	sub	sp, #52	; 0x34
 800b122:	460c      	mov	r4, r1
 800b124:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b128:	4616      	mov	r6, r2
 800b12a:	461f      	mov	r7, r3
 800b12c:	4605      	mov	r5, r0
 800b12e:	f002 fedd 	bl	800deec <_localeconv_r>
 800b132:	f8d0 a000 	ldr.w	sl, [r0]
 800b136:	4650      	mov	r0, sl
 800b138:	f7f5 f84a 	bl	80001d0 <strlen>
 800b13c:	2300      	movs	r3, #0
 800b13e:	930a      	str	r3, [sp, #40]	; 0x28
 800b140:	6823      	ldr	r3, [r4, #0]
 800b142:	9305      	str	r3, [sp, #20]
 800b144:	f8d8 3000 	ldr.w	r3, [r8]
 800b148:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b14c:	3307      	adds	r3, #7
 800b14e:	f023 0307 	bic.w	r3, r3, #7
 800b152:	f103 0208 	add.w	r2, r3, #8
 800b156:	f8c8 2000 	str.w	r2, [r8]
 800b15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b15e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b162:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b166:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b16a:	9307      	str	r3, [sp, #28]
 800b16c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b170:	ee08 0a10 	vmov	s16, r0
 800b174:	4b9f      	ldr	r3, [pc, #636]	; (800b3f4 <_printf_float+0x2dc>)
 800b176:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b17a:	f04f 32ff 	mov.w	r2, #4294967295
 800b17e:	f7f5 fcd5 	bl	8000b2c <__aeabi_dcmpun>
 800b182:	bb88      	cbnz	r0, 800b1e8 <_printf_float+0xd0>
 800b184:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b188:	4b9a      	ldr	r3, [pc, #616]	; (800b3f4 <_printf_float+0x2dc>)
 800b18a:	f04f 32ff 	mov.w	r2, #4294967295
 800b18e:	f7f5 fcaf 	bl	8000af0 <__aeabi_dcmple>
 800b192:	bb48      	cbnz	r0, 800b1e8 <_printf_float+0xd0>
 800b194:	2200      	movs	r2, #0
 800b196:	2300      	movs	r3, #0
 800b198:	4640      	mov	r0, r8
 800b19a:	4649      	mov	r1, r9
 800b19c:	f7f5 fc9e 	bl	8000adc <__aeabi_dcmplt>
 800b1a0:	b110      	cbz	r0, 800b1a8 <_printf_float+0x90>
 800b1a2:	232d      	movs	r3, #45	; 0x2d
 800b1a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1a8:	4b93      	ldr	r3, [pc, #588]	; (800b3f8 <_printf_float+0x2e0>)
 800b1aa:	4894      	ldr	r0, [pc, #592]	; (800b3fc <_printf_float+0x2e4>)
 800b1ac:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b1b0:	bf94      	ite	ls
 800b1b2:	4698      	movls	r8, r3
 800b1b4:	4680      	movhi	r8, r0
 800b1b6:	2303      	movs	r3, #3
 800b1b8:	6123      	str	r3, [r4, #16]
 800b1ba:	9b05      	ldr	r3, [sp, #20]
 800b1bc:	f023 0204 	bic.w	r2, r3, #4
 800b1c0:	6022      	str	r2, [r4, #0]
 800b1c2:	f04f 0900 	mov.w	r9, #0
 800b1c6:	9700      	str	r7, [sp, #0]
 800b1c8:	4633      	mov	r3, r6
 800b1ca:	aa0b      	add	r2, sp, #44	; 0x2c
 800b1cc:	4621      	mov	r1, r4
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	f000 f9d8 	bl	800b584 <_printf_common>
 800b1d4:	3001      	adds	r0, #1
 800b1d6:	f040 8090 	bne.w	800b2fa <_printf_float+0x1e2>
 800b1da:	f04f 30ff 	mov.w	r0, #4294967295
 800b1de:	b00d      	add	sp, #52	; 0x34
 800b1e0:	ecbd 8b02 	vpop	{d8}
 800b1e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1e8:	4642      	mov	r2, r8
 800b1ea:	464b      	mov	r3, r9
 800b1ec:	4640      	mov	r0, r8
 800b1ee:	4649      	mov	r1, r9
 800b1f0:	f7f5 fc9c 	bl	8000b2c <__aeabi_dcmpun>
 800b1f4:	b140      	cbz	r0, 800b208 <_printf_float+0xf0>
 800b1f6:	464b      	mov	r3, r9
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	bfbc      	itt	lt
 800b1fc:	232d      	movlt	r3, #45	; 0x2d
 800b1fe:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b202:	487f      	ldr	r0, [pc, #508]	; (800b400 <_printf_float+0x2e8>)
 800b204:	4b7f      	ldr	r3, [pc, #508]	; (800b404 <_printf_float+0x2ec>)
 800b206:	e7d1      	b.n	800b1ac <_printf_float+0x94>
 800b208:	6863      	ldr	r3, [r4, #4]
 800b20a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b20e:	9206      	str	r2, [sp, #24]
 800b210:	1c5a      	adds	r2, r3, #1
 800b212:	d13f      	bne.n	800b294 <_printf_float+0x17c>
 800b214:	2306      	movs	r3, #6
 800b216:	6063      	str	r3, [r4, #4]
 800b218:	9b05      	ldr	r3, [sp, #20]
 800b21a:	6861      	ldr	r1, [r4, #4]
 800b21c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b220:	2300      	movs	r3, #0
 800b222:	9303      	str	r3, [sp, #12]
 800b224:	ab0a      	add	r3, sp, #40	; 0x28
 800b226:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b22a:	ab09      	add	r3, sp, #36	; 0x24
 800b22c:	ec49 8b10 	vmov	d0, r8, r9
 800b230:	9300      	str	r3, [sp, #0]
 800b232:	6022      	str	r2, [r4, #0]
 800b234:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b238:	4628      	mov	r0, r5
 800b23a:	f7ff fecd 	bl	800afd8 <__cvt>
 800b23e:	9b06      	ldr	r3, [sp, #24]
 800b240:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b242:	2b47      	cmp	r3, #71	; 0x47
 800b244:	4680      	mov	r8, r0
 800b246:	d108      	bne.n	800b25a <_printf_float+0x142>
 800b248:	1cc8      	adds	r0, r1, #3
 800b24a:	db02      	blt.n	800b252 <_printf_float+0x13a>
 800b24c:	6863      	ldr	r3, [r4, #4]
 800b24e:	4299      	cmp	r1, r3
 800b250:	dd41      	ble.n	800b2d6 <_printf_float+0x1be>
 800b252:	f1ab 0b02 	sub.w	fp, fp, #2
 800b256:	fa5f fb8b 	uxtb.w	fp, fp
 800b25a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b25e:	d820      	bhi.n	800b2a2 <_printf_float+0x18a>
 800b260:	3901      	subs	r1, #1
 800b262:	465a      	mov	r2, fp
 800b264:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b268:	9109      	str	r1, [sp, #36]	; 0x24
 800b26a:	f7ff ff17 	bl	800b09c <__exponent>
 800b26e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b270:	1813      	adds	r3, r2, r0
 800b272:	2a01      	cmp	r2, #1
 800b274:	4681      	mov	r9, r0
 800b276:	6123      	str	r3, [r4, #16]
 800b278:	dc02      	bgt.n	800b280 <_printf_float+0x168>
 800b27a:	6822      	ldr	r2, [r4, #0]
 800b27c:	07d2      	lsls	r2, r2, #31
 800b27e:	d501      	bpl.n	800b284 <_printf_float+0x16c>
 800b280:	3301      	adds	r3, #1
 800b282:	6123      	str	r3, [r4, #16]
 800b284:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d09c      	beq.n	800b1c6 <_printf_float+0xae>
 800b28c:	232d      	movs	r3, #45	; 0x2d
 800b28e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b292:	e798      	b.n	800b1c6 <_printf_float+0xae>
 800b294:	9a06      	ldr	r2, [sp, #24]
 800b296:	2a47      	cmp	r2, #71	; 0x47
 800b298:	d1be      	bne.n	800b218 <_printf_float+0x100>
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1bc      	bne.n	800b218 <_printf_float+0x100>
 800b29e:	2301      	movs	r3, #1
 800b2a0:	e7b9      	b.n	800b216 <_printf_float+0xfe>
 800b2a2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b2a6:	d118      	bne.n	800b2da <_printf_float+0x1c2>
 800b2a8:	2900      	cmp	r1, #0
 800b2aa:	6863      	ldr	r3, [r4, #4]
 800b2ac:	dd0b      	ble.n	800b2c6 <_printf_float+0x1ae>
 800b2ae:	6121      	str	r1, [r4, #16]
 800b2b0:	b913      	cbnz	r3, 800b2b8 <_printf_float+0x1a0>
 800b2b2:	6822      	ldr	r2, [r4, #0]
 800b2b4:	07d0      	lsls	r0, r2, #31
 800b2b6:	d502      	bpl.n	800b2be <_printf_float+0x1a6>
 800b2b8:	3301      	adds	r3, #1
 800b2ba:	440b      	add	r3, r1
 800b2bc:	6123      	str	r3, [r4, #16]
 800b2be:	65a1      	str	r1, [r4, #88]	; 0x58
 800b2c0:	f04f 0900 	mov.w	r9, #0
 800b2c4:	e7de      	b.n	800b284 <_printf_float+0x16c>
 800b2c6:	b913      	cbnz	r3, 800b2ce <_printf_float+0x1b6>
 800b2c8:	6822      	ldr	r2, [r4, #0]
 800b2ca:	07d2      	lsls	r2, r2, #31
 800b2cc:	d501      	bpl.n	800b2d2 <_printf_float+0x1ba>
 800b2ce:	3302      	adds	r3, #2
 800b2d0:	e7f4      	b.n	800b2bc <_printf_float+0x1a4>
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e7f2      	b.n	800b2bc <_printf_float+0x1a4>
 800b2d6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b2da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2dc:	4299      	cmp	r1, r3
 800b2de:	db05      	blt.n	800b2ec <_printf_float+0x1d4>
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	6121      	str	r1, [r4, #16]
 800b2e4:	07d8      	lsls	r0, r3, #31
 800b2e6:	d5ea      	bpl.n	800b2be <_printf_float+0x1a6>
 800b2e8:	1c4b      	adds	r3, r1, #1
 800b2ea:	e7e7      	b.n	800b2bc <_printf_float+0x1a4>
 800b2ec:	2900      	cmp	r1, #0
 800b2ee:	bfd4      	ite	le
 800b2f0:	f1c1 0202 	rsble	r2, r1, #2
 800b2f4:	2201      	movgt	r2, #1
 800b2f6:	4413      	add	r3, r2
 800b2f8:	e7e0      	b.n	800b2bc <_printf_float+0x1a4>
 800b2fa:	6823      	ldr	r3, [r4, #0]
 800b2fc:	055a      	lsls	r2, r3, #21
 800b2fe:	d407      	bmi.n	800b310 <_printf_float+0x1f8>
 800b300:	6923      	ldr	r3, [r4, #16]
 800b302:	4642      	mov	r2, r8
 800b304:	4631      	mov	r1, r6
 800b306:	4628      	mov	r0, r5
 800b308:	47b8      	blx	r7
 800b30a:	3001      	adds	r0, #1
 800b30c:	d12c      	bne.n	800b368 <_printf_float+0x250>
 800b30e:	e764      	b.n	800b1da <_printf_float+0xc2>
 800b310:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b314:	f240 80e0 	bls.w	800b4d8 <_printf_float+0x3c0>
 800b318:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b31c:	2200      	movs	r2, #0
 800b31e:	2300      	movs	r3, #0
 800b320:	f7f5 fbd2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b324:	2800      	cmp	r0, #0
 800b326:	d034      	beq.n	800b392 <_printf_float+0x27a>
 800b328:	4a37      	ldr	r2, [pc, #220]	; (800b408 <_printf_float+0x2f0>)
 800b32a:	2301      	movs	r3, #1
 800b32c:	4631      	mov	r1, r6
 800b32e:	4628      	mov	r0, r5
 800b330:	47b8      	blx	r7
 800b332:	3001      	adds	r0, #1
 800b334:	f43f af51 	beq.w	800b1da <_printf_float+0xc2>
 800b338:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b33c:	429a      	cmp	r2, r3
 800b33e:	db02      	blt.n	800b346 <_printf_float+0x22e>
 800b340:	6823      	ldr	r3, [r4, #0]
 800b342:	07d8      	lsls	r0, r3, #31
 800b344:	d510      	bpl.n	800b368 <_printf_float+0x250>
 800b346:	ee18 3a10 	vmov	r3, s16
 800b34a:	4652      	mov	r2, sl
 800b34c:	4631      	mov	r1, r6
 800b34e:	4628      	mov	r0, r5
 800b350:	47b8      	blx	r7
 800b352:	3001      	adds	r0, #1
 800b354:	f43f af41 	beq.w	800b1da <_printf_float+0xc2>
 800b358:	f04f 0800 	mov.w	r8, #0
 800b35c:	f104 091a 	add.w	r9, r4, #26
 800b360:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b362:	3b01      	subs	r3, #1
 800b364:	4543      	cmp	r3, r8
 800b366:	dc09      	bgt.n	800b37c <_printf_float+0x264>
 800b368:	6823      	ldr	r3, [r4, #0]
 800b36a:	079b      	lsls	r3, r3, #30
 800b36c:	f100 8105 	bmi.w	800b57a <_printf_float+0x462>
 800b370:	68e0      	ldr	r0, [r4, #12]
 800b372:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b374:	4298      	cmp	r0, r3
 800b376:	bfb8      	it	lt
 800b378:	4618      	movlt	r0, r3
 800b37a:	e730      	b.n	800b1de <_printf_float+0xc6>
 800b37c:	2301      	movs	r3, #1
 800b37e:	464a      	mov	r2, r9
 800b380:	4631      	mov	r1, r6
 800b382:	4628      	mov	r0, r5
 800b384:	47b8      	blx	r7
 800b386:	3001      	adds	r0, #1
 800b388:	f43f af27 	beq.w	800b1da <_printf_float+0xc2>
 800b38c:	f108 0801 	add.w	r8, r8, #1
 800b390:	e7e6      	b.n	800b360 <_printf_float+0x248>
 800b392:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b394:	2b00      	cmp	r3, #0
 800b396:	dc39      	bgt.n	800b40c <_printf_float+0x2f4>
 800b398:	4a1b      	ldr	r2, [pc, #108]	; (800b408 <_printf_float+0x2f0>)
 800b39a:	2301      	movs	r3, #1
 800b39c:	4631      	mov	r1, r6
 800b39e:	4628      	mov	r0, r5
 800b3a0:	47b8      	blx	r7
 800b3a2:	3001      	adds	r0, #1
 800b3a4:	f43f af19 	beq.w	800b1da <_printf_float+0xc2>
 800b3a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3ac:	4313      	orrs	r3, r2
 800b3ae:	d102      	bne.n	800b3b6 <_printf_float+0x29e>
 800b3b0:	6823      	ldr	r3, [r4, #0]
 800b3b2:	07d9      	lsls	r1, r3, #31
 800b3b4:	d5d8      	bpl.n	800b368 <_printf_float+0x250>
 800b3b6:	ee18 3a10 	vmov	r3, s16
 800b3ba:	4652      	mov	r2, sl
 800b3bc:	4631      	mov	r1, r6
 800b3be:	4628      	mov	r0, r5
 800b3c0:	47b8      	blx	r7
 800b3c2:	3001      	adds	r0, #1
 800b3c4:	f43f af09 	beq.w	800b1da <_printf_float+0xc2>
 800b3c8:	f04f 0900 	mov.w	r9, #0
 800b3cc:	f104 0a1a 	add.w	sl, r4, #26
 800b3d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b3d2:	425b      	negs	r3, r3
 800b3d4:	454b      	cmp	r3, r9
 800b3d6:	dc01      	bgt.n	800b3dc <_printf_float+0x2c4>
 800b3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3da:	e792      	b.n	800b302 <_printf_float+0x1ea>
 800b3dc:	2301      	movs	r3, #1
 800b3de:	4652      	mov	r2, sl
 800b3e0:	4631      	mov	r1, r6
 800b3e2:	4628      	mov	r0, r5
 800b3e4:	47b8      	blx	r7
 800b3e6:	3001      	adds	r0, #1
 800b3e8:	f43f aef7 	beq.w	800b1da <_printf_float+0xc2>
 800b3ec:	f109 0901 	add.w	r9, r9, #1
 800b3f0:	e7ee      	b.n	800b3d0 <_printf_float+0x2b8>
 800b3f2:	bf00      	nop
 800b3f4:	7fefffff 	.word	0x7fefffff
 800b3f8:	08022b24 	.word	0x08022b24
 800b3fc:	08022b28 	.word	0x08022b28
 800b400:	08022b30 	.word	0x08022b30
 800b404:	08022b2c 	.word	0x08022b2c
 800b408:	08022b34 	.word	0x08022b34
 800b40c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b40e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b410:	429a      	cmp	r2, r3
 800b412:	bfa8      	it	ge
 800b414:	461a      	movge	r2, r3
 800b416:	2a00      	cmp	r2, #0
 800b418:	4691      	mov	r9, r2
 800b41a:	dc37      	bgt.n	800b48c <_printf_float+0x374>
 800b41c:	f04f 0b00 	mov.w	fp, #0
 800b420:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b424:	f104 021a 	add.w	r2, r4, #26
 800b428:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b42a:	9305      	str	r3, [sp, #20]
 800b42c:	eba3 0309 	sub.w	r3, r3, r9
 800b430:	455b      	cmp	r3, fp
 800b432:	dc33      	bgt.n	800b49c <_printf_float+0x384>
 800b434:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b438:	429a      	cmp	r2, r3
 800b43a:	db3b      	blt.n	800b4b4 <_printf_float+0x39c>
 800b43c:	6823      	ldr	r3, [r4, #0]
 800b43e:	07da      	lsls	r2, r3, #31
 800b440:	d438      	bmi.n	800b4b4 <_printf_float+0x39c>
 800b442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b444:	9a05      	ldr	r2, [sp, #20]
 800b446:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b448:	1a9a      	subs	r2, r3, r2
 800b44a:	eba3 0901 	sub.w	r9, r3, r1
 800b44e:	4591      	cmp	r9, r2
 800b450:	bfa8      	it	ge
 800b452:	4691      	movge	r9, r2
 800b454:	f1b9 0f00 	cmp.w	r9, #0
 800b458:	dc35      	bgt.n	800b4c6 <_printf_float+0x3ae>
 800b45a:	f04f 0800 	mov.w	r8, #0
 800b45e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b462:	f104 0a1a 	add.w	sl, r4, #26
 800b466:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b46a:	1a9b      	subs	r3, r3, r2
 800b46c:	eba3 0309 	sub.w	r3, r3, r9
 800b470:	4543      	cmp	r3, r8
 800b472:	f77f af79 	ble.w	800b368 <_printf_float+0x250>
 800b476:	2301      	movs	r3, #1
 800b478:	4652      	mov	r2, sl
 800b47a:	4631      	mov	r1, r6
 800b47c:	4628      	mov	r0, r5
 800b47e:	47b8      	blx	r7
 800b480:	3001      	adds	r0, #1
 800b482:	f43f aeaa 	beq.w	800b1da <_printf_float+0xc2>
 800b486:	f108 0801 	add.w	r8, r8, #1
 800b48a:	e7ec      	b.n	800b466 <_printf_float+0x34e>
 800b48c:	4613      	mov	r3, r2
 800b48e:	4631      	mov	r1, r6
 800b490:	4642      	mov	r2, r8
 800b492:	4628      	mov	r0, r5
 800b494:	47b8      	blx	r7
 800b496:	3001      	adds	r0, #1
 800b498:	d1c0      	bne.n	800b41c <_printf_float+0x304>
 800b49a:	e69e      	b.n	800b1da <_printf_float+0xc2>
 800b49c:	2301      	movs	r3, #1
 800b49e:	4631      	mov	r1, r6
 800b4a0:	4628      	mov	r0, r5
 800b4a2:	9205      	str	r2, [sp, #20]
 800b4a4:	47b8      	blx	r7
 800b4a6:	3001      	adds	r0, #1
 800b4a8:	f43f ae97 	beq.w	800b1da <_printf_float+0xc2>
 800b4ac:	9a05      	ldr	r2, [sp, #20]
 800b4ae:	f10b 0b01 	add.w	fp, fp, #1
 800b4b2:	e7b9      	b.n	800b428 <_printf_float+0x310>
 800b4b4:	ee18 3a10 	vmov	r3, s16
 800b4b8:	4652      	mov	r2, sl
 800b4ba:	4631      	mov	r1, r6
 800b4bc:	4628      	mov	r0, r5
 800b4be:	47b8      	blx	r7
 800b4c0:	3001      	adds	r0, #1
 800b4c2:	d1be      	bne.n	800b442 <_printf_float+0x32a>
 800b4c4:	e689      	b.n	800b1da <_printf_float+0xc2>
 800b4c6:	9a05      	ldr	r2, [sp, #20]
 800b4c8:	464b      	mov	r3, r9
 800b4ca:	4442      	add	r2, r8
 800b4cc:	4631      	mov	r1, r6
 800b4ce:	4628      	mov	r0, r5
 800b4d0:	47b8      	blx	r7
 800b4d2:	3001      	adds	r0, #1
 800b4d4:	d1c1      	bne.n	800b45a <_printf_float+0x342>
 800b4d6:	e680      	b.n	800b1da <_printf_float+0xc2>
 800b4d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b4da:	2a01      	cmp	r2, #1
 800b4dc:	dc01      	bgt.n	800b4e2 <_printf_float+0x3ca>
 800b4de:	07db      	lsls	r3, r3, #31
 800b4e0:	d538      	bpl.n	800b554 <_printf_float+0x43c>
 800b4e2:	2301      	movs	r3, #1
 800b4e4:	4642      	mov	r2, r8
 800b4e6:	4631      	mov	r1, r6
 800b4e8:	4628      	mov	r0, r5
 800b4ea:	47b8      	blx	r7
 800b4ec:	3001      	adds	r0, #1
 800b4ee:	f43f ae74 	beq.w	800b1da <_printf_float+0xc2>
 800b4f2:	ee18 3a10 	vmov	r3, s16
 800b4f6:	4652      	mov	r2, sl
 800b4f8:	4631      	mov	r1, r6
 800b4fa:	4628      	mov	r0, r5
 800b4fc:	47b8      	blx	r7
 800b4fe:	3001      	adds	r0, #1
 800b500:	f43f ae6b 	beq.w	800b1da <_printf_float+0xc2>
 800b504:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b508:	2200      	movs	r2, #0
 800b50a:	2300      	movs	r3, #0
 800b50c:	f7f5 fadc 	bl	8000ac8 <__aeabi_dcmpeq>
 800b510:	b9d8      	cbnz	r0, 800b54a <_printf_float+0x432>
 800b512:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b514:	f108 0201 	add.w	r2, r8, #1
 800b518:	3b01      	subs	r3, #1
 800b51a:	4631      	mov	r1, r6
 800b51c:	4628      	mov	r0, r5
 800b51e:	47b8      	blx	r7
 800b520:	3001      	adds	r0, #1
 800b522:	d10e      	bne.n	800b542 <_printf_float+0x42a>
 800b524:	e659      	b.n	800b1da <_printf_float+0xc2>
 800b526:	2301      	movs	r3, #1
 800b528:	4652      	mov	r2, sl
 800b52a:	4631      	mov	r1, r6
 800b52c:	4628      	mov	r0, r5
 800b52e:	47b8      	blx	r7
 800b530:	3001      	adds	r0, #1
 800b532:	f43f ae52 	beq.w	800b1da <_printf_float+0xc2>
 800b536:	f108 0801 	add.w	r8, r8, #1
 800b53a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b53c:	3b01      	subs	r3, #1
 800b53e:	4543      	cmp	r3, r8
 800b540:	dcf1      	bgt.n	800b526 <_printf_float+0x40e>
 800b542:	464b      	mov	r3, r9
 800b544:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b548:	e6dc      	b.n	800b304 <_printf_float+0x1ec>
 800b54a:	f04f 0800 	mov.w	r8, #0
 800b54e:	f104 0a1a 	add.w	sl, r4, #26
 800b552:	e7f2      	b.n	800b53a <_printf_float+0x422>
 800b554:	2301      	movs	r3, #1
 800b556:	4642      	mov	r2, r8
 800b558:	e7df      	b.n	800b51a <_printf_float+0x402>
 800b55a:	2301      	movs	r3, #1
 800b55c:	464a      	mov	r2, r9
 800b55e:	4631      	mov	r1, r6
 800b560:	4628      	mov	r0, r5
 800b562:	47b8      	blx	r7
 800b564:	3001      	adds	r0, #1
 800b566:	f43f ae38 	beq.w	800b1da <_printf_float+0xc2>
 800b56a:	f108 0801 	add.w	r8, r8, #1
 800b56e:	68e3      	ldr	r3, [r4, #12]
 800b570:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b572:	1a5b      	subs	r3, r3, r1
 800b574:	4543      	cmp	r3, r8
 800b576:	dcf0      	bgt.n	800b55a <_printf_float+0x442>
 800b578:	e6fa      	b.n	800b370 <_printf_float+0x258>
 800b57a:	f04f 0800 	mov.w	r8, #0
 800b57e:	f104 0919 	add.w	r9, r4, #25
 800b582:	e7f4      	b.n	800b56e <_printf_float+0x456>

0800b584 <_printf_common>:
 800b584:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b588:	4616      	mov	r6, r2
 800b58a:	4699      	mov	r9, r3
 800b58c:	688a      	ldr	r2, [r1, #8]
 800b58e:	690b      	ldr	r3, [r1, #16]
 800b590:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b594:	4293      	cmp	r3, r2
 800b596:	bfb8      	it	lt
 800b598:	4613      	movlt	r3, r2
 800b59a:	6033      	str	r3, [r6, #0]
 800b59c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b5a0:	4607      	mov	r7, r0
 800b5a2:	460c      	mov	r4, r1
 800b5a4:	b10a      	cbz	r2, 800b5aa <_printf_common+0x26>
 800b5a6:	3301      	adds	r3, #1
 800b5a8:	6033      	str	r3, [r6, #0]
 800b5aa:	6823      	ldr	r3, [r4, #0]
 800b5ac:	0699      	lsls	r1, r3, #26
 800b5ae:	bf42      	ittt	mi
 800b5b0:	6833      	ldrmi	r3, [r6, #0]
 800b5b2:	3302      	addmi	r3, #2
 800b5b4:	6033      	strmi	r3, [r6, #0]
 800b5b6:	6825      	ldr	r5, [r4, #0]
 800b5b8:	f015 0506 	ands.w	r5, r5, #6
 800b5bc:	d106      	bne.n	800b5cc <_printf_common+0x48>
 800b5be:	f104 0a19 	add.w	sl, r4, #25
 800b5c2:	68e3      	ldr	r3, [r4, #12]
 800b5c4:	6832      	ldr	r2, [r6, #0]
 800b5c6:	1a9b      	subs	r3, r3, r2
 800b5c8:	42ab      	cmp	r3, r5
 800b5ca:	dc26      	bgt.n	800b61a <_printf_common+0x96>
 800b5cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b5d0:	1e13      	subs	r3, r2, #0
 800b5d2:	6822      	ldr	r2, [r4, #0]
 800b5d4:	bf18      	it	ne
 800b5d6:	2301      	movne	r3, #1
 800b5d8:	0692      	lsls	r2, r2, #26
 800b5da:	d42b      	bmi.n	800b634 <_printf_common+0xb0>
 800b5dc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b5e0:	4649      	mov	r1, r9
 800b5e2:	4638      	mov	r0, r7
 800b5e4:	47c0      	blx	r8
 800b5e6:	3001      	adds	r0, #1
 800b5e8:	d01e      	beq.n	800b628 <_printf_common+0xa4>
 800b5ea:	6823      	ldr	r3, [r4, #0]
 800b5ec:	68e5      	ldr	r5, [r4, #12]
 800b5ee:	6832      	ldr	r2, [r6, #0]
 800b5f0:	f003 0306 	and.w	r3, r3, #6
 800b5f4:	2b04      	cmp	r3, #4
 800b5f6:	bf08      	it	eq
 800b5f8:	1aad      	subeq	r5, r5, r2
 800b5fa:	68a3      	ldr	r3, [r4, #8]
 800b5fc:	6922      	ldr	r2, [r4, #16]
 800b5fe:	bf0c      	ite	eq
 800b600:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b604:	2500      	movne	r5, #0
 800b606:	4293      	cmp	r3, r2
 800b608:	bfc4      	itt	gt
 800b60a:	1a9b      	subgt	r3, r3, r2
 800b60c:	18ed      	addgt	r5, r5, r3
 800b60e:	2600      	movs	r6, #0
 800b610:	341a      	adds	r4, #26
 800b612:	42b5      	cmp	r5, r6
 800b614:	d11a      	bne.n	800b64c <_printf_common+0xc8>
 800b616:	2000      	movs	r0, #0
 800b618:	e008      	b.n	800b62c <_printf_common+0xa8>
 800b61a:	2301      	movs	r3, #1
 800b61c:	4652      	mov	r2, sl
 800b61e:	4649      	mov	r1, r9
 800b620:	4638      	mov	r0, r7
 800b622:	47c0      	blx	r8
 800b624:	3001      	adds	r0, #1
 800b626:	d103      	bne.n	800b630 <_printf_common+0xac>
 800b628:	f04f 30ff 	mov.w	r0, #4294967295
 800b62c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b630:	3501      	adds	r5, #1
 800b632:	e7c6      	b.n	800b5c2 <_printf_common+0x3e>
 800b634:	18e1      	adds	r1, r4, r3
 800b636:	1c5a      	adds	r2, r3, #1
 800b638:	2030      	movs	r0, #48	; 0x30
 800b63a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b63e:	4422      	add	r2, r4
 800b640:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b644:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b648:	3302      	adds	r3, #2
 800b64a:	e7c7      	b.n	800b5dc <_printf_common+0x58>
 800b64c:	2301      	movs	r3, #1
 800b64e:	4622      	mov	r2, r4
 800b650:	4649      	mov	r1, r9
 800b652:	4638      	mov	r0, r7
 800b654:	47c0      	blx	r8
 800b656:	3001      	adds	r0, #1
 800b658:	d0e6      	beq.n	800b628 <_printf_common+0xa4>
 800b65a:	3601      	adds	r6, #1
 800b65c:	e7d9      	b.n	800b612 <_printf_common+0x8e>
	...

0800b660 <_printf_i>:
 800b660:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b664:	7e0f      	ldrb	r7, [r1, #24]
 800b666:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b668:	2f78      	cmp	r7, #120	; 0x78
 800b66a:	4691      	mov	r9, r2
 800b66c:	4680      	mov	r8, r0
 800b66e:	460c      	mov	r4, r1
 800b670:	469a      	mov	sl, r3
 800b672:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b676:	d807      	bhi.n	800b688 <_printf_i+0x28>
 800b678:	2f62      	cmp	r7, #98	; 0x62
 800b67a:	d80a      	bhi.n	800b692 <_printf_i+0x32>
 800b67c:	2f00      	cmp	r7, #0
 800b67e:	f000 80d8 	beq.w	800b832 <_printf_i+0x1d2>
 800b682:	2f58      	cmp	r7, #88	; 0x58
 800b684:	f000 80a3 	beq.w	800b7ce <_printf_i+0x16e>
 800b688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b68c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b690:	e03a      	b.n	800b708 <_printf_i+0xa8>
 800b692:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b696:	2b15      	cmp	r3, #21
 800b698:	d8f6      	bhi.n	800b688 <_printf_i+0x28>
 800b69a:	a101      	add	r1, pc, #4	; (adr r1, 800b6a0 <_printf_i+0x40>)
 800b69c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b6a0:	0800b6f9 	.word	0x0800b6f9
 800b6a4:	0800b70d 	.word	0x0800b70d
 800b6a8:	0800b689 	.word	0x0800b689
 800b6ac:	0800b689 	.word	0x0800b689
 800b6b0:	0800b689 	.word	0x0800b689
 800b6b4:	0800b689 	.word	0x0800b689
 800b6b8:	0800b70d 	.word	0x0800b70d
 800b6bc:	0800b689 	.word	0x0800b689
 800b6c0:	0800b689 	.word	0x0800b689
 800b6c4:	0800b689 	.word	0x0800b689
 800b6c8:	0800b689 	.word	0x0800b689
 800b6cc:	0800b819 	.word	0x0800b819
 800b6d0:	0800b73d 	.word	0x0800b73d
 800b6d4:	0800b7fb 	.word	0x0800b7fb
 800b6d8:	0800b689 	.word	0x0800b689
 800b6dc:	0800b689 	.word	0x0800b689
 800b6e0:	0800b83b 	.word	0x0800b83b
 800b6e4:	0800b689 	.word	0x0800b689
 800b6e8:	0800b73d 	.word	0x0800b73d
 800b6ec:	0800b689 	.word	0x0800b689
 800b6f0:	0800b689 	.word	0x0800b689
 800b6f4:	0800b803 	.word	0x0800b803
 800b6f8:	682b      	ldr	r3, [r5, #0]
 800b6fa:	1d1a      	adds	r2, r3, #4
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	602a      	str	r2, [r5, #0]
 800b700:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b704:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b708:	2301      	movs	r3, #1
 800b70a:	e0a3      	b.n	800b854 <_printf_i+0x1f4>
 800b70c:	6820      	ldr	r0, [r4, #0]
 800b70e:	6829      	ldr	r1, [r5, #0]
 800b710:	0606      	lsls	r6, r0, #24
 800b712:	f101 0304 	add.w	r3, r1, #4
 800b716:	d50a      	bpl.n	800b72e <_printf_i+0xce>
 800b718:	680e      	ldr	r6, [r1, #0]
 800b71a:	602b      	str	r3, [r5, #0]
 800b71c:	2e00      	cmp	r6, #0
 800b71e:	da03      	bge.n	800b728 <_printf_i+0xc8>
 800b720:	232d      	movs	r3, #45	; 0x2d
 800b722:	4276      	negs	r6, r6
 800b724:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b728:	485e      	ldr	r0, [pc, #376]	; (800b8a4 <_printf_i+0x244>)
 800b72a:	230a      	movs	r3, #10
 800b72c:	e019      	b.n	800b762 <_printf_i+0x102>
 800b72e:	680e      	ldr	r6, [r1, #0]
 800b730:	602b      	str	r3, [r5, #0]
 800b732:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b736:	bf18      	it	ne
 800b738:	b236      	sxthne	r6, r6
 800b73a:	e7ef      	b.n	800b71c <_printf_i+0xbc>
 800b73c:	682b      	ldr	r3, [r5, #0]
 800b73e:	6820      	ldr	r0, [r4, #0]
 800b740:	1d19      	adds	r1, r3, #4
 800b742:	6029      	str	r1, [r5, #0]
 800b744:	0601      	lsls	r1, r0, #24
 800b746:	d501      	bpl.n	800b74c <_printf_i+0xec>
 800b748:	681e      	ldr	r6, [r3, #0]
 800b74a:	e002      	b.n	800b752 <_printf_i+0xf2>
 800b74c:	0646      	lsls	r6, r0, #25
 800b74e:	d5fb      	bpl.n	800b748 <_printf_i+0xe8>
 800b750:	881e      	ldrh	r6, [r3, #0]
 800b752:	4854      	ldr	r0, [pc, #336]	; (800b8a4 <_printf_i+0x244>)
 800b754:	2f6f      	cmp	r7, #111	; 0x6f
 800b756:	bf0c      	ite	eq
 800b758:	2308      	moveq	r3, #8
 800b75a:	230a      	movne	r3, #10
 800b75c:	2100      	movs	r1, #0
 800b75e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b762:	6865      	ldr	r5, [r4, #4]
 800b764:	60a5      	str	r5, [r4, #8]
 800b766:	2d00      	cmp	r5, #0
 800b768:	bfa2      	ittt	ge
 800b76a:	6821      	ldrge	r1, [r4, #0]
 800b76c:	f021 0104 	bicge.w	r1, r1, #4
 800b770:	6021      	strge	r1, [r4, #0]
 800b772:	b90e      	cbnz	r6, 800b778 <_printf_i+0x118>
 800b774:	2d00      	cmp	r5, #0
 800b776:	d04d      	beq.n	800b814 <_printf_i+0x1b4>
 800b778:	4615      	mov	r5, r2
 800b77a:	fbb6 f1f3 	udiv	r1, r6, r3
 800b77e:	fb03 6711 	mls	r7, r3, r1, r6
 800b782:	5dc7      	ldrb	r7, [r0, r7]
 800b784:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b788:	4637      	mov	r7, r6
 800b78a:	42bb      	cmp	r3, r7
 800b78c:	460e      	mov	r6, r1
 800b78e:	d9f4      	bls.n	800b77a <_printf_i+0x11a>
 800b790:	2b08      	cmp	r3, #8
 800b792:	d10b      	bne.n	800b7ac <_printf_i+0x14c>
 800b794:	6823      	ldr	r3, [r4, #0]
 800b796:	07de      	lsls	r6, r3, #31
 800b798:	d508      	bpl.n	800b7ac <_printf_i+0x14c>
 800b79a:	6923      	ldr	r3, [r4, #16]
 800b79c:	6861      	ldr	r1, [r4, #4]
 800b79e:	4299      	cmp	r1, r3
 800b7a0:	bfde      	ittt	le
 800b7a2:	2330      	movle	r3, #48	; 0x30
 800b7a4:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b7a8:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b7ac:	1b52      	subs	r2, r2, r5
 800b7ae:	6122      	str	r2, [r4, #16]
 800b7b0:	f8cd a000 	str.w	sl, [sp]
 800b7b4:	464b      	mov	r3, r9
 800b7b6:	aa03      	add	r2, sp, #12
 800b7b8:	4621      	mov	r1, r4
 800b7ba:	4640      	mov	r0, r8
 800b7bc:	f7ff fee2 	bl	800b584 <_printf_common>
 800b7c0:	3001      	adds	r0, #1
 800b7c2:	d14c      	bne.n	800b85e <_printf_i+0x1fe>
 800b7c4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7c8:	b004      	add	sp, #16
 800b7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7ce:	4835      	ldr	r0, [pc, #212]	; (800b8a4 <_printf_i+0x244>)
 800b7d0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b7d4:	6829      	ldr	r1, [r5, #0]
 800b7d6:	6823      	ldr	r3, [r4, #0]
 800b7d8:	f851 6b04 	ldr.w	r6, [r1], #4
 800b7dc:	6029      	str	r1, [r5, #0]
 800b7de:	061d      	lsls	r5, r3, #24
 800b7e0:	d514      	bpl.n	800b80c <_printf_i+0x1ac>
 800b7e2:	07df      	lsls	r7, r3, #31
 800b7e4:	bf44      	itt	mi
 800b7e6:	f043 0320 	orrmi.w	r3, r3, #32
 800b7ea:	6023      	strmi	r3, [r4, #0]
 800b7ec:	b91e      	cbnz	r6, 800b7f6 <_printf_i+0x196>
 800b7ee:	6823      	ldr	r3, [r4, #0]
 800b7f0:	f023 0320 	bic.w	r3, r3, #32
 800b7f4:	6023      	str	r3, [r4, #0]
 800b7f6:	2310      	movs	r3, #16
 800b7f8:	e7b0      	b.n	800b75c <_printf_i+0xfc>
 800b7fa:	6823      	ldr	r3, [r4, #0]
 800b7fc:	f043 0320 	orr.w	r3, r3, #32
 800b800:	6023      	str	r3, [r4, #0]
 800b802:	2378      	movs	r3, #120	; 0x78
 800b804:	4828      	ldr	r0, [pc, #160]	; (800b8a8 <_printf_i+0x248>)
 800b806:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b80a:	e7e3      	b.n	800b7d4 <_printf_i+0x174>
 800b80c:	0659      	lsls	r1, r3, #25
 800b80e:	bf48      	it	mi
 800b810:	b2b6      	uxthmi	r6, r6
 800b812:	e7e6      	b.n	800b7e2 <_printf_i+0x182>
 800b814:	4615      	mov	r5, r2
 800b816:	e7bb      	b.n	800b790 <_printf_i+0x130>
 800b818:	682b      	ldr	r3, [r5, #0]
 800b81a:	6826      	ldr	r6, [r4, #0]
 800b81c:	6961      	ldr	r1, [r4, #20]
 800b81e:	1d18      	adds	r0, r3, #4
 800b820:	6028      	str	r0, [r5, #0]
 800b822:	0635      	lsls	r5, r6, #24
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	d501      	bpl.n	800b82c <_printf_i+0x1cc>
 800b828:	6019      	str	r1, [r3, #0]
 800b82a:	e002      	b.n	800b832 <_printf_i+0x1d2>
 800b82c:	0670      	lsls	r0, r6, #25
 800b82e:	d5fb      	bpl.n	800b828 <_printf_i+0x1c8>
 800b830:	8019      	strh	r1, [r3, #0]
 800b832:	2300      	movs	r3, #0
 800b834:	6123      	str	r3, [r4, #16]
 800b836:	4615      	mov	r5, r2
 800b838:	e7ba      	b.n	800b7b0 <_printf_i+0x150>
 800b83a:	682b      	ldr	r3, [r5, #0]
 800b83c:	1d1a      	adds	r2, r3, #4
 800b83e:	602a      	str	r2, [r5, #0]
 800b840:	681d      	ldr	r5, [r3, #0]
 800b842:	6862      	ldr	r2, [r4, #4]
 800b844:	2100      	movs	r1, #0
 800b846:	4628      	mov	r0, r5
 800b848:	f7f4 fcca 	bl	80001e0 <memchr>
 800b84c:	b108      	cbz	r0, 800b852 <_printf_i+0x1f2>
 800b84e:	1b40      	subs	r0, r0, r5
 800b850:	6060      	str	r0, [r4, #4]
 800b852:	6863      	ldr	r3, [r4, #4]
 800b854:	6123      	str	r3, [r4, #16]
 800b856:	2300      	movs	r3, #0
 800b858:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b85c:	e7a8      	b.n	800b7b0 <_printf_i+0x150>
 800b85e:	6923      	ldr	r3, [r4, #16]
 800b860:	462a      	mov	r2, r5
 800b862:	4649      	mov	r1, r9
 800b864:	4640      	mov	r0, r8
 800b866:	47d0      	blx	sl
 800b868:	3001      	adds	r0, #1
 800b86a:	d0ab      	beq.n	800b7c4 <_printf_i+0x164>
 800b86c:	6823      	ldr	r3, [r4, #0]
 800b86e:	079b      	lsls	r3, r3, #30
 800b870:	d413      	bmi.n	800b89a <_printf_i+0x23a>
 800b872:	68e0      	ldr	r0, [r4, #12]
 800b874:	9b03      	ldr	r3, [sp, #12]
 800b876:	4298      	cmp	r0, r3
 800b878:	bfb8      	it	lt
 800b87a:	4618      	movlt	r0, r3
 800b87c:	e7a4      	b.n	800b7c8 <_printf_i+0x168>
 800b87e:	2301      	movs	r3, #1
 800b880:	4632      	mov	r2, r6
 800b882:	4649      	mov	r1, r9
 800b884:	4640      	mov	r0, r8
 800b886:	47d0      	blx	sl
 800b888:	3001      	adds	r0, #1
 800b88a:	d09b      	beq.n	800b7c4 <_printf_i+0x164>
 800b88c:	3501      	adds	r5, #1
 800b88e:	68e3      	ldr	r3, [r4, #12]
 800b890:	9903      	ldr	r1, [sp, #12]
 800b892:	1a5b      	subs	r3, r3, r1
 800b894:	42ab      	cmp	r3, r5
 800b896:	dcf2      	bgt.n	800b87e <_printf_i+0x21e>
 800b898:	e7eb      	b.n	800b872 <_printf_i+0x212>
 800b89a:	2500      	movs	r5, #0
 800b89c:	f104 0619 	add.w	r6, r4, #25
 800b8a0:	e7f5      	b.n	800b88e <_printf_i+0x22e>
 800b8a2:	bf00      	nop
 800b8a4:	08022b36 	.word	0x08022b36
 800b8a8:	08022b47 	.word	0x08022b47

0800b8ac <_scanf_float>:
 800b8ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b8b0:	b087      	sub	sp, #28
 800b8b2:	4617      	mov	r7, r2
 800b8b4:	9303      	str	r3, [sp, #12]
 800b8b6:	688b      	ldr	r3, [r1, #8]
 800b8b8:	1e5a      	subs	r2, r3, #1
 800b8ba:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b8be:	bf83      	ittte	hi
 800b8c0:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b8c4:	195b      	addhi	r3, r3, r5
 800b8c6:	9302      	strhi	r3, [sp, #8]
 800b8c8:	2300      	movls	r3, #0
 800b8ca:	bf86      	itte	hi
 800b8cc:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b8d0:	608b      	strhi	r3, [r1, #8]
 800b8d2:	9302      	strls	r3, [sp, #8]
 800b8d4:	680b      	ldr	r3, [r1, #0]
 800b8d6:	468b      	mov	fp, r1
 800b8d8:	2500      	movs	r5, #0
 800b8da:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b8de:	f84b 3b1c 	str.w	r3, [fp], #28
 800b8e2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b8e6:	4680      	mov	r8, r0
 800b8e8:	460c      	mov	r4, r1
 800b8ea:	465e      	mov	r6, fp
 800b8ec:	46aa      	mov	sl, r5
 800b8ee:	46a9      	mov	r9, r5
 800b8f0:	9501      	str	r5, [sp, #4]
 800b8f2:	68a2      	ldr	r2, [r4, #8]
 800b8f4:	b152      	cbz	r2, 800b90c <_scanf_float+0x60>
 800b8f6:	683b      	ldr	r3, [r7, #0]
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	2b4e      	cmp	r3, #78	; 0x4e
 800b8fc:	d864      	bhi.n	800b9c8 <_scanf_float+0x11c>
 800b8fe:	2b40      	cmp	r3, #64	; 0x40
 800b900:	d83c      	bhi.n	800b97c <_scanf_float+0xd0>
 800b902:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800b906:	b2c8      	uxtb	r0, r1
 800b908:	280e      	cmp	r0, #14
 800b90a:	d93a      	bls.n	800b982 <_scanf_float+0xd6>
 800b90c:	f1b9 0f00 	cmp.w	r9, #0
 800b910:	d003      	beq.n	800b91a <_scanf_float+0x6e>
 800b912:	6823      	ldr	r3, [r4, #0]
 800b914:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b918:	6023      	str	r3, [r4, #0]
 800b91a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b91e:	f1ba 0f01 	cmp.w	sl, #1
 800b922:	f200 8113 	bhi.w	800bb4c <_scanf_float+0x2a0>
 800b926:	455e      	cmp	r6, fp
 800b928:	f200 8105 	bhi.w	800bb36 <_scanf_float+0x28a>
 800b92c:	2501      	movs	r5, #1
 800b92e:	4628      	mov	r0, r5
 800b930:	b007      	add	sp, #28
 800b932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b936:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800b93a:	2a0d      	cmp	r2, #13
 800b93c:	d8e6      	bhi.n	800b90c <_scanf_float+0x60>
 800b93e:	a101      	add	r1, pc, #4	; (adr r1, 800b944 <_scanf_float+0x98>)
 800b940:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b944:	0800ba83 	.word	0x0800ba83
 800b948:	0800b90d 	.word	0x0800b90d
 800b94c:	0800b90d 	.word	0x0800b90d
 800b950:	0800b90d 	.word	0x0800b90d
 800b954:	0800bae3 	.word	0x0800bae3
 800b958:	0800babb 	.word	0x0800babb
 800b95c:	0800b90d 	.word	0x0800b90d
 800b960:	0800b90d 	.word	0x0800b90d
 800b964:	0800ba91 	.word	0x0800ba91
 800b968:	0800b90d 	.word	0x0800b90d
 800b96c:	0800b90d 	.word	0x0800b90d
 800b970:	0800b90d 	.word	0x0800b90d
 800b974:	0800b90d 	.word	0x0800b90d
 800b978:	0800ba49 	.word	0x0800ba49
 800b97c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800b980:	e7db      	b.n	800b93a <_scanf_float+0x8e>
 800b982:	290e      	cmp	r1, #14
 800b984:	d8c2      	bhi.n	800b90c <_scanf_float+0x60>
 800b986:	a001      	add	r0, pc, #4	; (adr r0, 800b98c <_scanf_float+0xe0>)
 800b988:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b98c:	0800ba3b 	.word	0x0800ba3b
 800b990:	0800b90d 	.word	0x0800b90d
 800b994:	0800ba3b 	.word	0x0800ba3b
 800b998:	0800bacf 	.word	0x0800bacf
 800b99c:	0800b90d 	.word	0x0800b90d
 800b9a0:	0800b9e9 	.word	0x0800b9e9
 800b9a4:	0800ba25 	.word	0x0800ba25
 800b9a8:	0800ba25 	.word	0x0800ba25
 800b9ac:	0800ba25 	.word	0x0800ba25
 800b9b0:	0800ba25 	.word	0x0800ba25
 800b9b4:	0800ba25 	.word	0x0800ba25
 800b9b8:	0800ba25 	.word	0x0800ba25
 800b9bc:	0800ba25 	.word	0x0800ba25
 800b9c0:	0800ba25 	.word	0x0800ba25
 800b9c4:	0800ba25 	.word	0x0800ba25
 800b9c8:	2b6e      	cmp	r3, #110	; 0x6e
 800b9ca:	d809      	bhi.n	800b9e0 <_scanf_float+0x134>
 800b9cc:	2b60      	cmp	r3, #96	; 0x60
 800b9ce:	d8b2      	bhi.n	800b936 <_scanf_float+0x8a>
 800b9d0:	2b54      	cmp	r3, #84	; 0x54
 800b9d2:	d077      	beq.n	800bac4 <_scanf_float+0x218>
 800b9d4:	2b59      	cmp	r3, #89	; 0x59
 800b9d6:	d199      	bne.n	800b90c <_scanf_float+0x60>
 800b9d8:	2d07      	cmp	r5, #7
 800b9da:	d197      	bne.n	800b90c <_scanf_float+0x60>
 800b9dc:	2508      	movs	r5, #8
 800b9de:	e029      	b.n	800ba34 <_scanf_float+0x188>
 800b9e0:	2b74      	cmp	r3, #116	; 0x74
 800b9e2:	d06f      	beq.n	800bac4 <_scanf_float+0x218>
 800b9e4:	2b79      	cmp	r3, #121	; 0x79
 800b9e6:	e7f6      	b.n	800b9d6 <_scanf_float+0x12a>
 800b9e8:	6821      	ldr	r1, [r4, #0]
 800b9ea:	05c8      	lsls	r0, r1, #23
 800b9ec:	d51a      	bpl.n	800ba24 <_scanf_float+0x178>
 800b9ee:	9b02      	ldr	r3, [sp, #8]
 800b9f0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b9f4:	6021      	str	r1, [r4, #0]
 800b9f6:	f109 0901 	add.w	r9, r9, #1
 800b9fa:	b11b      	cbz	r3, 800ba04 <_scanf_float+0x158>
 800b9fc:	3b01      	subs	r3, #1
 800b9fe:	3201      	adds	r2, #1
 800ba00:	9302      	str	r3, [sp, #8]
 800ba02:	60a2      	str	r2, [r4, #8]
 800ba04:	68a3      	ldr	r3, [r4, #8]
 800ba06:	3b01      	subs	r3, #1
 800ba08:	60a3      	str	r3, [r4, #8]
 800ba0a:	6923      	ldr	r3, [r4, #16]
 800ba0c:	3301      	adds	r3, #1
 800ba0e:	6123      	str	r3, [r4, #16]
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	3b01      	subs	r3, #1
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	607b      	str	r3, [r7, #4]
 800ba18:	f340 8084 	ble.w	800bb24 <_scanf_float+0x278>
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	3301      	adds	r3, #1
 800ba20:	603b      	str	r3, [r7, #0]
 800ba22:	e766      	b.n	800b8f2 <_scanf_float+0x46>
 800ba24:	eb1a 0f05 	cmn.w	sl, r5
 800ba28:	f47f af70 	bne.w	800b90c <_scanf_float+0x60>
 800ba2c:	6822      	ldr	r2, [r4, #0]
 800ba2e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800ba32:	6022      	str	r2, [r4, #0]
 800ba34:	f806 3b01 	strb.w	r3, [r6], #1
 800ba38:	e7e4      	b.n	800ba04 <_scanf_float+0x158>
 800ba3a:	6822      	ldr	r2, [r4, #0]
 800ba3c:	0610      	lsls	r0, r2, #24
 800ba3e:	f57f af65 	bpl.w	800b90c <_scanf_float+0x60>
 800ba42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ba46:	e7f4      	b.n	800ba32 <_scanf_float+0x186>
 800ba48:	f1ba 0f00 	cmp.w	sl, #0
 800ba4c:	d10e      	bne.n	800ba6c <_scanf_float+0x1c0>
 800ba4e:	f1b9 0f00 	cmp.w	r9, #0
 800ba52:	d10e      	bne.n	800ba72 <_scanf_float+0x1c6>
 800ba54:	6822      	ldr	r2, [r4, #0]
 800ba56:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ba5a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ba5e:	d108      	bne.n	800ba72 <_scanf_float+0x1c6>
 800ba60:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ba64:	6022      	str	r2, [r4, #0]
 800ba66:	f04f 0a01 	mov.w	sl, #1
 800ba6a:	e7e3      	b.n	800ba34 <_scanf_float+0x188>
 800ba6c:	f1ba 0f02 	cmp.w	sl, #2
 800ba70:	d055      	beq.n	800bb1e <_scanf_float+0x272>
 800ba72:	2d01      	cmp	r5, #1
 800ba74:	d002      	beq.n	800ba7c <_scanf_float+0x1d0>
 800ba76:	2d04      	cmp	r5, #4
 800ba78:	f47f af48 	bne.w	800b90c <_scanf_float+0x60>
 800ba7c:	3501      	adds	r5, #1
 800ba7e:	b2ed      	uxtb	r5, r5
 800ba80:	e7d8      	b.n	800ba34 <_scanf_float+0x188>
 800ba82:	f1ba 0f01 	cmp.w	sl, #1
 800ba86:	f47f af41 	bne.w	800b90c <_scanf_float+0x60>
 800ba8a:	f04f 0a02 	mov.w	sl, #2
 800ba8e:	e7d1      	b.n	800ba34 <_scanf_float+0x188>
 800ba90:	b97d      	cbnz	r5, 800bab2 <_scanf_float+0x206>
 800ba92:	f1b9 0f00 	cmp.w	r9, #0
 800ba96:	f47f af3c 	bne.w	800b912 <_scanf_float+0x66>
 800ba9a:	6822      	ldr	r2, [r4, #0]
 800ba9c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800baa0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800baa4:	f47f af39 	bne.w	800b91a <_scanf_float+0x6e>
 800baa8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800baac:	6022      	str	r2, [r4, #0]
 800baae:	2501      	movs	r5, #1
 800bab0:	e7c0      	b.n	800ba34 <_scanf_float+0x188>
 800bab2:	2d03      	cmp	r5, #3
 800bab4:	d0e2      	beq.n	800ba7c <_scanf_float+0x1d0>
 800bab6:	2d05      	cmp	r5, #5
 800bab8:	e7de      	b.n	800ba78 <_scanf_float+0x1cc>
 800baba:	2d02      	cmp	r5, #2
 800babc:	f47f af26 	bne.w	800b90c <_scanf_float+0x60>
 800bac0:	2503      	movs	r5, #3
 800bac2:	e7b7      	b.n	800ba34 <_scanf_float+0x188>
 800bac4:	2d06      	cmp	r5, #6
 800bac6:	f47f af21 	bne.w	800b90c <_scanf_float+0x60>
 800baca:	2507      	movs	r5, #7
 800bacc:	e7b2      	b.n	800ba34 <_scanf_float+0x188>
 800bace:	6822      	ldr	r2, [r4, #0]
 800bad0:	0591      	lsls	r1, r2, #22
 800bad2:	f57f af1b 	bpl.w	800b90c <_scanf_float+0x60>
 800bad6:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800bada:	6022      	str	r2, [r4, #0]
 800badc:	f8cd 9004 	str.w	r9, [sp, #4]
 800bae0:	e7a8      	b.n	800ba34 <_scanf_float+0x188>
 800bae2:	6822      	ldr	r2, [r4, #0]
 800bae4:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800bae8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800baec:	d006      	beq.n	800bafc <_scanf_float+0x250>
 800baee:	0550      	lsls	r0, r2, #21
 800baf0:	f57f af0c 	bpl.w	800b90c <_scanf_float+0x60>
 800baf4:	f1b9 0f00 	cmp.w	r9, #0
 800baf8:	f43f af0f 	beq.w	800b91a <_scanf_float+0x6e>
 800bafc:	0591      	lsls	r1, r2, #22
 800bafe:	bf58      	it	pl
 800bb00:	9901      	ldrpl	r1, [sp, #4]
 800bb02:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800bb06:	bf58      	it	pl
 800bb08:	eba9 0101 	subpl.w	r1, r9, r1
 800bb0c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800bb10:	bf58      	it	pl
 800bb12:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800bb16:	6022      	str	r2, [r4, #0]
 800bb18:	f04f 0900 	mov.w	r9, #0
 800bb1c:	e78a      	b.n	800ba34 <_scanf_float+0x188>
 800bb1e:	f04f 0a03 	mov.w	sl, #3
 800bb22:	e787      	b.n	800ba34 <_scanf_float+0x188>
 800bb24:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800bb28:	4639      	mov	r1, r7
 800bb2a:	4640      	mov	r0, r8
 800bb2c:	4798      	blx	r3
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	f43f aedf 	beq.w	800b8f2 <_scanf_float+0x46>
 800bb34:	e6ea      	b.n	800b90c <_scanf_float+0x60>
 800bb36:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb3a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb3e:	463a      	mov	r2, r7
 800bb40:	4640      	mov	r0, r8
 800bb42:	4798      	blx	r3
 800bb44:	6923      	ldr	r3, [r4, #16]
 800bb46:	3b01      	subs	r3, #1
 800bb48:	6123      	str	r3, [r4, #16]
 800bb4a:	e6ec      	b.n	800b926 <_scanf_float+0x7a>
 800bb4c:	1e6b      	subs	r3, r5, #1
 800bb4e:	2b06      	cmp	r3, #6
 800bb50:	d825      	bhi.n	800bb9e <_scanf_float+0x2f2>
 800bb52:	2d02      	cmp	r5, #2
 800bb54:	d836      	bhi.n	800bbc4 <_scanf_float+0x318>
 800bb56:	455e      	cmp	r6, fp
 800bb58:	f67f aee8 	bls.w	800b92c <_scanf_float+0x80>
 800bb5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb60:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bb64:	463a      	mov	r2, r7
 800bb66:	4640      	mov	r0, r8
 800bb68:	4798      	blx	r3
 800bb6a:	6923      	ldr	r3, [r4, #16]
 800bb6c:	3b01      	subs	r3, #1
 800bb6e:	6123      	str	r3, [r4, #16]
 800bb70:	e7f1      	b.n	800bb56 <_scanf_float+0x2aa>
 800bb72:	9802      	ldr	r0, [sp, #8]
 800bb74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bb78:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800bb7c:	9002      	str	r0, [sp, #8]
 800bb7e:	463a      	mov	r2, r7
 800bb80:	4640      	mov	r0, r8
 800bb82:	4798      	blx	r3
 800bb84:	6923      	ldr	r3, [r4, #16]
 800bb86:	3b01      	subs	r3, #1
 800bb88:	6123      	str	r3, [r4, #16]
 800bb8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800bb8e:	fa5f fa8a 	uxtb.w	sl, sl
 800bb92:	f1ba 0f02 	cmp.w	sl, #2
 800bb96:	d1ec      	bne.n	800bb72 <_scanf_float+0x2c6>
 800bb98:	3d03      	subs	r5, #3
 800bb9a:	b2ed      	uxtb	r5, r5
 800bb9c:	1b76      	subs	r6, r6, r5
 800bb9e:	6823      	ldr	r3, [r4, #0]
 800bba0:	05da      	lsls	r2, r3, #23
 800bba2:	d52f      	bpl.n	800bc04 <_scanf_float+0x358>
 800bba4:	055b      	lsls	r3, r3, #21
 800bba6:	d510      	bpl.n	800bbca <_scanf_float+0x31e>
 800bba8:	455e      	cmp	r6, fp
 800bbaa:	f67f aebf 	bls.w	800b92c <_scanf_float+0x80>
 800bbae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bbb2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800bbb6:	463a      	mov	r2, r7
 800bbb8:	4640      	mov	r0, r8
 800bbba:	4798      	blx	r3
 800bbbc:	6923      	ldr	r3, [r4, #16]
 800bbbe:	3b01      	subs	r3, #1
 800bbc0:	6123      	str	r3, [r4, #16]
 800bbc2:	e7f1      	b.n	800bba8 <_scanf_float+0x2fc>
 800bbc4:	46aa      	mov	sl, r5
 800bbc6:	9602      	str	r6, [sp, #8]
 800bbc8:	e7df      	b.n	800bb8a <_scanf_float+0x2de>
 800bbca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800bbce:	6923      	ldr	r3, [r4, #16]
 800bbd0:	2965      	cmp	r1, #101	; 0x65
 800bbd2:	f103 33ff 	add.w	r3, r3, #4294967295
 800bbd6:	f106 35ff 	add.w	r5, r6, #4294967295
 800bbda:	6123      	str	r3, [r4, #16]
 800bbdc:	d00c      	beq.n	800bbf8 <_scanf_float+0x34c>
 800bbde:	2945      	cmp	r1, #69	; 0x45
 800bbe0:	d00a      	beq.n	800bbf8 <_scanf_float+0x34c>
 800bbe2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bbe6:	463a      	mov	r2, r7
 800bbe8:	4640      	mov	r0, r8
 800bbea:	4798      	blx	r3
 800bbec:	6923      	ldr	r3, [r4, #16]
 800bbee:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800bbf2:	3b01      	subs	r3, #1
 800bbf4:	1eb5      	subs	r5, r6, #2
 800bbf6:	6123      	str	r3, [r4, #16]
 800bbf8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800bbfc:	463a      	mov	r2, r7
 800bbfe:	4640      	mov	r0, r8
 800bc00:	4798      	blx	r3
 800bc02:	462e      	mov	r6, r5
 800bc04:	6825      	ldr	r5, [r4, #0]
 800bc06:	f015 0510 	ands.w	r5, r5, #16
 800bc0a:	d159      	bne.n	800bcc0 <_scanf_float+0x414>
 800bc0c:	7035      	strb	r5, [r6, #0]
 800bc0e:	6823      	ldr	r3, [r4, #0]
 800bc10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800bc14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bc18:	d11b      	bne.n	800bc52 <_scanf_float+0x3a6>
 800bc1a:	9b01      	ldr	r3, [sp, #4]
 800bc1c:	454b      	cmp	r3, r9
 800bc1e:	eba3 0209 	sub.w	r2, r3, r9
 800bc22:	d123      	bne.n	800bc6c <_scanf_float+0x3c0>
 800bc24:	2200      	movs	r2, #0
 800bc26:	4659      	mov	r1, fp
 800bc28:	4640      	mov	r0, r8
 800bc2a:	f000 fecb 	bl	800c9c4 <_strtod_r>
 800bc2e:	6822      	ldr	r2, [r4, #0]
 800bc30:	9b03      	ldr	r3, [sp, #12]
 800bc32:	f012 0f02 	tst.w	r2, #2
 800bc36:	ec57 6b10 	vmov	r6, r7, d0
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	d021      	beq.n	800bc82 <_scanf_float+0x3d6>
 800bc3e:	9903      	ldr	r1, [sp, #12]
 800bc40:	1d1a      	adds	r2, r3, #4
 800bc42:	600a      	str	r2, [r1, #0]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	e9c3 6700 	strd	r6, r7, [r3]
 800bc4a:	68e3      	ldr	r3, [r4, #12]
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	60e3      	str	r3, [r4, #12]
 800bc50:	e66d      	b.n	800b92e <_scanf_float+0x82>
 800bc52:	9b04      	ldr	r3, [sp, #16]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d0e5      	beq.n	800bc24 <_scanf_float+0x378>
 800bc58:	9905      	ldr	r1, [sp, #20]
 800bc5a:	230a      	movs	r3, #10
 800bc5c:	462a      	mov	r2, r5
 800bc5e:	3101      	adds	r1, #1
 800bc60:	4640      	mov	r0, r8
 800bc62:	f000 ff37 	bl	800cad4 <_strtol_r>
 800bc66:	9b04      	ldr	r3, [sp, #16]
 800bc68:	9e05      	ldr	r6, [sp, #20]
 800bc6a:	1ac2      	subs	r2, r0, r3
 800bc6c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800bc70:	429e      	cmp	r6, r3
 800bc72:	bf28      	it	cs
 800bc74:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800bc78:	4912      	ldr	r1, [pc, #72]	; (800bcc4 <_scanf_float+0x418>)
 800bc7a:	4630      	mov	r0, r6
 800bc7c:	f000 f860 	bl	800bd40 <siprintf>
 800bc80:	e7d0      	b.n	800bc24 <_scanf_float+0x378>
 800bc82:	9903      	ldr	r1, [sp, #12]
 800bc84:	f012 0f04 	tst.w	r2, #4
 800bc88:	f103 0204 	add.w	r2, r3, #4
 800bc8c:	600a      	str	r2, [r1, #0]
 800bc8e:	d1d9      	bne.n	800bc44 <_scanf_float+0x398>
 800bc90:	f8d3 8000 	ldr.w	r8, [r3]
 800bc94:	ee10 2a10 	vmov	r2, s0
 800bc98:	ee10 0a10 	vmov	r0, s0
 800bc9c:	463b      	mov	r3, r7
 800bc9e:	4639      	mov	r1, r7
 800bca0:	f7f4 ff44 	bl	8000b2c <__aeabi_dcmpun>
 800bca4:	b128      	cbz	r0, 800bcb2 <_scanf_float+0x406>
 800bca6:	4808      	ldr	r0, [pc, #32]	; (800bcc8 <_scanf_float+0x41c>)
 800bca8:	f000 f810 	bl	800bccc <nanf>
 800bcac:	ed88 0a00 	vstr	s0, [r8]
 800bcb0:	e7cb      	b.n	800bc4a <_scanf_float+0x39e>
 800bcb2:	4630      	mov	r0, r6
 800bcb4:	4639      	mov	r1, r7
 800bcb6:	f7f4 ff97 	bl	8000be8 <__aeabi_d2f>
 800bcba:	f8c8 0000 	str.w	r0, [r8]
 800bcbe:	e7c4      	b.n	800bc4a <_scanf_float+0x39e>
 800bcc0:	2500      	movs	r5, #0
 800bcc2:	e634      	b.n	800b92e <_scanf_float+0x82>
 800bcc4:	08022b58 	.word	0x08022b58
 800bcc8:	08022f60 	.word	0x08022f60

0800bccc <nanf>:
 800bccc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bcd4 <nanf+0x8>
 800bcd0:	4770      	bx	lr
 800bcd2:	bf00      	nop
 800bcd4:	7fc00000 	.word	0x7fc00000

0800bcd8 <sniprintf>:
 800bcd8:	b40c      	push	{r2, r3}
 800bcda:	b530      	push	{r4, r5, lr}
 800bcdc:	4b17      	ldr	r3, [pc, #92]	; (800bd3c <sniprintf+0x64>)
 800bcde:	1e0c      	subs	r4, r1, #0
 800bce0:	681d      	ldr	r5, [r3, #0]
 800bce2:	b09d      	sub	sp, #116	; 0x74
 800bce4:	da08      	bge.n	800bcf8 <sniprintf+0x20>
 800bce6:	238b      	movs	r3, #139	; 0x8b
 800bce8:	602b      	str	r3, [r5, #0]
 800bcea:	f04f 30ff 	mov.w	r0, #4294967295
 800bcee:	b01d      	add	sp, #116	; 0x74
 800bcf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bcf4:	b002      	add	sp, #8
 800bcf6:	4770      	bx	lr
 800bcf8:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bcfc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800bd00:	bf14      	ite	ne
 800bd02:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bd06:	4623      	moveq	r3, r4
 800bd08:	9304      	str	r3, [sp, #16]
 800bd0a:	9307      	str	r3, [sp, #28]
 800bd0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bd10:	9002      	str	r0, [sp, #8]
 800bd12:	9006      	str	r0, [sp, #24]
 800bd14:	f8ad 3016 	strh.w	r3, [sp, #22]
 800bd18:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800bd1a:	ab21      	add	r3, sp, #132	; 0x84
 800bd1c:	a902      	add	r1, sp, #8
 800bd1e:	4628      	mov	r0, r5
 800bd20:	9301      	str	r3, [sp, #4]
 800bd22:	f002 ff23 	bl	800eb6c <_svfiprintf_r>
 800bd26:	1c43      	adds	r3, r0, #1
 800bd28:	bfbc      	itt	lt
 800bd2a:	238b      	movlt	r3, #139	; 0x8b
 800bd2c:	602b      	strlt	r3, [r5, #0]
 800bd2e:	2c00      	cmp	r4, #0
 800bd30:	d0dd      	beq.n	800bcee <sniprintf+0x16>
 800bd32:	9b02      	ldr	r3, [sp, #8]
 800bd34:	2200      	movs	r2, #0
 800bd36:	701a      	strb	r2, [r3, #0]
 800bd38:	e7d9      	b.n	800bcee <sniprintf+0x16>
 800bd3a:	bf00      	nop
 800bd3c:	2000000c 	.word	0x2000000c

0800bd40 <siprintf>:
 800bd40:	b40e      	push	{r1, r2, r3}
 800bd42:	b500      	push	{lr}
 800bd44:	b09c      	sub	sp, #112	; 0x70
 800bd46:	ab1d      	add	r3, sp, #116	; 0x74
 800bd48:	9002      	str	r0, [sp, #8]
 800bd4a:	9006      	str	r0, [sp, #24]
 800bd4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bd50:	4809      	ldr	r0, [pc, #36]	; (800bd78 <siprintf+0x38>)
 800bd52:	9107      	str	r1, [sp, #28]
 800bd54:	9104      	str	r1, [sp, #16]
 800bd56:	4909      	ldr	r1, [pc, #36]	; (800bd7c <siprintf+0x3c>)
 800bd58:	f853 2b04 	ldr.w	r2, [r3], #4
 800bd5c:	9105      	str	r1, [sp, #20]
 800bd5e:	6800      	ldr	r0, [r0, #0]
 800bd60:	9301      	str	r3, [sp, #4]
 800bd62:	a902      	add	r1, sp, #8
 800bd64:	f002 ff02 	bl	800eb6c <_svfiprintf_r>
 800bd68:	9b02      	ldr	r3, [sp, #8]
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	701a      	strb	r2, [r3, #0]
 800bd6e:	b01c      	add	sp, #112	; 0x70
 800bd70:	f85d eb04 	ldr.w	lr, [sp], #4
 800bd74:	b003      	add	sp, #12
 800bd76:	4770      	bx	lr
 800bd78:	2000000c 	.word	0x2000000c
 800bd7c:	ffff0208 	.word	0xffff0208

0800bd80 <sulp>:
 800bd80:	b570      	push	{r4, r5, r6, lr}
 800bd82:	4604      	mov	r4, r0
 800bd84:	460d      	mov	r5, r1
 800bd86:	ec45 4b10 	vmov	d0, r4, r5
 800bd8a:	4616      	mov	r6, r2
 800bd8c:	f002 fc4c 	bl	800e628 <__ulp>
 800bd90:	ec51 0b10 	vmov	r0, r1, d0
 800bd94:	b17e      	cbz	r6, 800bdb6 <sulp+0x36>
 800bd96:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bd9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	dd09      	ble.n	800bdb6 <sulp+0x36>
 800bda2:	051b      	lsls	r3, r3, #20
 800bda4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bda8:	2400      	movs	r4, #0
 800bdaa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bdae:	4622      	mov	r2, r4
 800bdb0:	462b      	mov	r3, r5
 800bdb2:	f7f4 fc21 	bl	80005f8 <__aeabi_dmul>
 800bdb6:	bd70      	pop	{r4, r5, r6, pc}

0800bdb8 <_strtod_l>:
 800bdb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bdbc:	ed2d 8b02 	vpush	{d8}
 800bdc0:	b09d      	sub	sp, #116	; 0x74
 800bdc2:	461f      	mov	r7, r3
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	9318      	str	r3, [sp, #96]	; 0x60
 800bdc8:	4ba2      	ldr	r3, [pc, #648]	; (800c054 <_strtod_l+0x29c>)
 800bdca:	9213      	str	r2, [sp, #76]	; 0x4c
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	9305      	str	r3, [sp, #20]
 800bdd0:	4604      	mov	r4, r0
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	4688      	mov	r8, r1
 800bdd6:	f7f4 f9fb 	bl	80001d0 <strlen>
 800bdda:	f04f 0a00 	mov.w	sl, #0
 800bdde:	4605      	mov	r5, r0
 800bde0:	f04f 0b00 	mov.w	fp, #0
 800bde4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bde8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bdea:	781a      	ldrb	r2, [r3, #0]
 800bdec:	2a2b      	cmp	r2, #43	; 0x2b
 800bdee:	d04e      	beq.n	800be8e <_strtod_l+0xd6>
 800bdf0:	d83b      	bhi.n	800be6a <_strtod_l+0xb2>
 800bdf2:	2a0d      	cmp	r2, #13
 800bdf4:	d834      	bhi.n	800be60 <_strtod_l+0xa8>
 800bdf6:	2a08      	cmp	r2, #8
 800bdf8:	d834      	bhi.n	800be64 <_strtod_l+0xac>
 800bdfa:	2a00      	cmp	r2, #0
 800bdfc:	d03e      	beq.n	800be7c <_strtod_l+0xc4>
 800bdfe:	2300      	movs	r3, #0
 800be00:	930a      	str	r3, [sp, #40]	; 0x28
 800be02:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800be04:	7833      	ldrb	r3, [r6, #0]
 800be06:	2b30      	cmp	r3, #48	; 0x30
 800be08:	f040 80b0 	bne.w	800bf6c <_strtod_l+0x1b4>
 800be0c:	7873      	ldrb	r3, [r6, #1]
 800be0e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800be12:	2b58      	cmp	r3, #88	; 0x58
 800be14:	d168      	bne.n	800bee8 <_strtod_l+0x130>
 800be16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be18:	9301      	str	r3, [sp, #4]
 800be1a:	ab18      	add	r3, sp, #96	; 0x60
 800be1c:	9702      	str	r7, [sp, #8]
 800be1e:	9300      	str	r3, [sp, #0]
 800be20:	4a8d      	ldr	r2, [pc, #564]	; (800c058 <_strtod_l+0x2a0>)
 800be22:	ab19      	add	r3, sp, #100	; 0x64
 800be24:	a917      	add	r1, sp, #92	; 0x5c
 800be26:	4620      	mov	r0, r4
 800be28:	f001 fd58 	bl	800d8dc <__gethex>
 800be2c:	f010 0707 	ands.w	r7, r0, #7
 800be30:	4605      	mov	r5, r0
 800be32:	d005      	beq.n	800be40 <_strtod_l+0x88>
 800be34:	2f06      	cmp	r7, #6
 800be36:	d12c      	bne.n	800be92 <_strtod_l+0xda>
 800be38:	3601      	adds	r6, #1
 800be3a:	2300      	movs	r3, #0
 800be3c:	9617      	str	r6, [sp, #92]	; 0x5c
 800be3e:	930a      	str	r3, [sp, #40]	; 0x28
 800be40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be42:	2b00      	cmp	r3, #0
 800be44:	f040 8590 	bne.w	800c968 <_strtod_l+0xbb0>
 800be48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800be4a:	b1eb      	cbz	r3, 800be88 <_strtod_l+0xd0>
 800be4c:	4652      	mov	r2, sl
 800be4e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800be52:	ec43 2b10 	vmov	d0, r2, r3
 800be56:	b01d      	add	sp, #116	; 0x74
 800be58:	ecbd 8b02 	vpop	{d8}
 800be5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be60:	2a20      	cmp	r2, #32
 800be62:	d1cc      	bne.n	800bdfe <_strtod_l+0x46>
 800be64:	3301      	adds	r3, #1
 800be66:	9317      	str	r3, [sp, #92]	; 0x5c
 800be68:	e7be      	b.n	800bde8 <_strtod_l+0x30>
 800be6a:	2a2d      	cmp	r2, #45	; 0x2d
 800be6c:	d1c7      	bne.n	800bdfe <_strtod_l+0x46>
 800be6e:	2201      	movs	r2, #1
 800be70:	920a      	str	r2, [sp, #40]	; 0x28
 800be72:	1c5a      	adds	r2, r3, #1
 800be74:	9217      	str	r2, [sp, #92]	; 0x5c
 800be76:	785b      	ldrb	r3, [r3, #1]
 800be78:	2b00      	cmp	r3, #0
 800be7a:	d1c2      	bne.n	800be02 <_strtod_l+0x4a>
 800be7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800be7e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800be82:	2b00      	cmp	r3, #0
 800be84:	f040 856e 	bne.w	800c964 <_strtod_l+0xbac>
 800be88:	4652      	mov	r2, sl
 800be8a:	465b      	mov	r3, fp
 800be8c:	e7e1      	b.n	800be52 <_strtod_l+0x9a>
 800be8e:	2200      	movs	r2, #0
 800be90:	e7ee      	b.n	800be70 <_strtod_l+0xb8>
 800be92:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800be94:	b13a      	cbz	r2, 800bea6 <_strtod_l+0xee>
 800be96:	2135      	movs	r1, #53	; 0x35
 800be98:	a81a      	add	r0, sp, #104	; 0x68
 800be9a:	f002 fcd0 	bl	800e83e <__copybits>
 800be9e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800bea0:	4620      	mov	r0, r4
 800bea2:	f002 f88f 	bl	800dfc4 <_Bfree>
 800bea6:	3f01      	subs	r7, #1
 800bea8:	2f04      	cmp	r7, #4
 800beaa:	d806      	bhi.n	800beba <_strtod_l+0x102>
 800beac:	e8df f007 	tbb	[pc, r7]
 800beb0:	1714030a 	.word	0x1714030a
 800beb4:	0a          	.byte	0x0a
 800beb5:	00          	.byte	0x00
 800beb6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800beba:	0728      	lsls	r0, r5, #28
 800bebc:	d5c0      	bpl.n	800be40 <_strtod_l+0x88>
 800bebe:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bec2:	e7bd      	b.n	800be40 <_strtod_l+0x88>
 800bec4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800bec8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800beca:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bece:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bed2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bed6:	e7f0      	b.n	800beba <_strtod_l+0x102>
 800bed8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800c05c <_strtod_l+0x2a4>
 800bedc:	e7ed      	b.n	800beba <_strtod_l+0x102>
 800bede:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800bee2:	f04f 3aff 	mov.w	sl, #4294967295
 800bee6:	e7e8      	b.n	800beba <_strtod_l+0x102>
 800bee8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800beea:	1c5a      	adds	r2, r3, #1
 800beec:	9217      	str	r2, [sp, #92]	; 0x5c
 800beee:	785b      	ldrb	r3, [r3, #1]
 800bef0:	2b30      	cmp	r3, #48	; 0x30
 800bef2:	d0f9      	beq.n	800bee8 <_strtod_l+0x130>
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	d0a3      	beq.n	800be40 <_strtod_l+0x88>
 800bef8:	2301      	movs	r3, #1
 800befa:	f04f 0900 	mov.w	r9, #0
 800befe:	9304      	str	r3, [sp, #16]
 800bf00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf02:	9308      	str	r3, [sp, #32]
 800bf04:	f8cd 901c 	str.w	r9, [sp, #28]
 800bf08:	464f      	mov	r7, r9
 800bf0a:	220a      	movs	r2, #10
 800bf0c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800bf0e:	7806      	ldrb	r6, [r0, #0]
 800bf10:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800bf14:	b2d9      	uxtb	r1, r3
 800bf16:	2909      	cmp	r1, #9
 800bf18:	d92a      	bls.n	800bf70 <_strtod_l+0x1b8>
 800bf1a:	9905      	ldr	r1, [sp, #20]
 800bf1c:	462a      	mov	r2, r5
 800bf1e:	f002 ff3f 	bl	800eda0 <strncmp>
 800bf22:	b398      	cbz	r0, 800bf8c <_strtod_l+0x1d4>
 800bf24:	2000      	movs	r0, #0
 800bf26:	4632      	mov	r2, r6
 800bf28:	463d      	mov	r5, r7
 800bf2a:	9005      	str	r0, [sp, #20]
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	2a65      	cmp	r2, #101	; 0x65
 800bf30:	d001      	beq.n	800bf36 <_strtod_l+0x17e>
 800bf32:	2a45      	cmp	r2, #69	; 0x45
 800bf34:	d118      	bne.n	800bf68 <_strtod_l+0x1b0>
 800bf36:	b91d      	cbnz	r5, 800bf40 <_strtod_l+0x188>
 800bf38:	9a04      	ldr	r2, [sp, #16]
 800bf3a:	4302      	orrs	r2, r0
 800bf3c:	d09e      	beq.n	800be7c <_strtod_l+0xc4>
 800bf3e:	2500      	movs	r5, #0
 800bf40:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800bf44:	f108 0201 	add.w	r2, r8, #1
 800bf48:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf4a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800bf4e:	2a2b      	cmp	r2, #43	; 0x2b
 800bf50:	d075      	beq.n	800c03e <_strtod_l+0x286>
 800bf52:	2a2d      	cmp	r2, #45	; 0x2d
 800bf54:	d07b      	beq.n	800c04e <_strtod_l+0x296>
 800bf56:	f04f 0c00 	mov.w	ip, #0
 800bf5a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800bf5e:	2909      	cmp	r1, #9
 800bf60:	f240 8082 	bls.w	800c068 <_strtod_l+0x2b0>
 800bf64:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800bf68:	2600      	movs	r6, #0
 800bf6a:	e09d      	b.n	800c0a8 <_strtod_l+0x2f0>
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	e7c4      	b.n	800befa <_strtod_l+0x142>
 800bf70:	2f08      	cmp	r7, #8
 800bf72:	bfd8      	it	le
 800bf74:	9907      	ldrle	r1, [sp, #28]
 800bf76:	f100 0001 	add.w	r0, r0, #1
 800bf7a:	bfda      	itte	le
 800bf7c:	fb02 3301 	mlale	r3, r2, r1, r3
 800bf80:	9307      	strle	r3, [sp, #28]
 800bf82:	fb02 3909 	mlagt	r9, r2, r9, r3
 800bf86:	3701      	adds	r7, #1
 800bf88:	9017      	str	r0, [sp, #92]	; 0x5c
 800bf8a:	e7bf      	b.n	800bf0c <_strtod_l+0x154>
 800bf8c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bf8e:	195a      	adds	r2, r3, r5
 800bf90:	9217      	str	r2, [sp, #92]	; 0x5c
 800bf92:	5d5a      	ldrb	r2, [r3, r5]
 800bf94:	2f00      	cmp	r7, #0
 800bf96:	d037      	beq.n	800c008 <_strtod_l+0x250>
 800bf98:	9005      	str	r0, [sp, #20]
 800bf9a:	463d      	mov	r5, r7
 800bf9c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800bfa0:	2b09      	cmp	r3, #9
 800bfa2:	d912      	bls.n	800bfca <_strtod_l+0x212>
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e7c2      	b.n	800bf2e <_strtod_l+0x176>
 800bfa8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bfaa:	1c5a      	adds	r2, r3, #1
 800bfac:	9217      	str	r2, [sp, #92]	; 0x5c
 800bfae:	785a      	ldrb	r2, [r3, #1]
 800bfb0:	3001      	adds	r0, #1
 800bfb2:	2a30      	cmp	r2, #48	; 0x30
 800bfb4:	d0f8      	beq.n	800bfa8 <_strtod_l+0x1f0>
 800bfb6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800bfba:	2b08      	cmp	r3, #8
 800bfbc:	f200 84d9 	bhi.w	800c972 <_strtod_l+0xbba>
 800bfc0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bfc2:	9005      	str	r0, [sp, #20]
 800bfc4:	2000      	movs	r0, #0
 800bfc6:	9308      	str	r3, [sp, #32]
 800bfc8:	4605      	mov	r5, r0
 800bfca:	3a30      	subs	r2, #48	; 0x30
 800bfcc:	f100 0301 	add.w	r3, r0, #1
 800bfd0:	d014      	beq.n	800bffc <_strtod_l+0x244>
 800bfd2:	9905      	ldr	r1, [sp, #20]
 800bfd4:	4419      	add	r1, r3
 800bfd6:	9105      	str	r1, [sp, #20]
 800bfd8:	462b      	mov	r3, r5
 800bfda:	eb00 0e05 	add.w	lr, r0, r5
 800bfde:	210a      	movs	r1, #10
 800bfe0:	4573      	cmp	r3, lr
 800bfe2:	d113      	bne.n	800c00c <_strtod_l+0x254>
 800bfe4:	182b      	adds	r3, r5, r0
 800bfe6:	2b08      	cmp	r3, #8
 800bfe8:	f105 0501 	add.w	r5, r5, #1
 800bfec:	4405      	add	r5, r0
 800bfee:	dc1c      	bgt.n	800c02a <_strtod_l+0x272>
 800bff0:	9907      	ldr	r1, [sp, #28]
 800bff2:	230a      	movs	r3, #10
 800bff4:	fb03 2301 	mla	r3, r3, r1, r2
 800bff8:	9307      	str	r3, [sp, #28]
 800bffa:	2300      	movs	r3, #0
 800bffc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bffe:	1c51      	adds	r1, r2, #1
 800c000:	9117      	str	r1, [sp, #92]	; 0x5c
 800c002:	7852      	ldrb	r2, [r2, #1]
 800c004:	4618      	mov	r0, r3
 800c006:	e7c9      	b.n	800bf9c <_strtod_l+0x1e4>
 800c008:	4638      	mov	r0, r7
 800c00a:	e7d2      	b.n	800bfb2 <_strtod_l+0x1fa>
 800c00c:	2b08      	cmp	r3, #8
 800c00e:	dc04      	bgt.n	800c01a <_strtod_l+0x262>
 800c010:	9e07      	ldr	r6, [sp, #28]
 800c012:	434e      	muls	r6, r1
 800c014:	9607      	str	r6, [sp, #28]
 800c016:	3301      	adds	r3, #1
 800c018:	e7e2      	b.n	800bfe0 <_strtod_l+0x228>
 800c01a:	f103 0c01 	add.w	ip, r3, #1
 800c01e:	f1bc 0f10 	cmp.w	ip, #16
 800c022:	bfd8      	it	le
 800c024:	fb01 f909 	mulle.w	r9, r1, r9
 800c028:	e7f5      	b.n	800c016 <_strtod_l+0x25e>
 800c02a:	2d10      	cmp	r5, #16
 800c02c:	bfdc      	itt	le
 800c02e:	230a      	movle	r3, #10
 800c030:	fb03 2909 	mlale	r9, r3, r9, r2
 800c034:	e7e1      	b.n	800bffa <_strtod_l+0x242>
 800c036:	2300      	movs	r3, #0
 800c038:	9305      	str	r3, [sp, #20]
 800c03a:	2301      	movs	r3, #1
 800c03c:	e77c      	b.n	800bf38 <_strtod_l+0x180>
 800c03e:	f04f 0c00 	mov.w	ip, #0
 800c042:	f108 0202 	add.w	r2, r8, #2
 800c046:	9217      	str	r2, [sp, #92]	; 0x5c
 800c048:	f898 2002 	ldrb.w	r2, [r8, #2]
 800c04c:	e785      	b.n	800bf5a <_strtod_l+0x1a2>
 800c04e:	f04f 0c01 	mov.w	ip, #1
 800c052:	e7f6      	b.n	800c042 <_strtod_l+0x28a>
 800c054:	08022da8 	.word	0x08022da8
 800c058:	08022b60 	.word	0x08022b60
 800c05c:	7ff00000 	.word	0x7ff00000
 800c060:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c062:	1c51      	adds	r1, r2, #1
 800c064:	9117      	str	r1, [sp, #92]	; 0x5c
 800c066:	7852      	ldrb	r2, [r2, #1]
 800c068:	2a30      	cmp	r2, #48	; 0x30
 800c06a:	d0f9      	beq.n	800c060 <_strtod_l+0x2a8>
 800c06c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c070:	2908      	cmp	r1, #8
 800c072:	f63f af79 	bhi.w	800bf68 <_strtod_l+0x1b0>
 800c076:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c07a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c07c:	9206      	str	r2, [sp, #24]
 800c07e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c080:	1c51      	adds	r1, r2, #1
 800c082:	9117      	str	r1, [sp, #92]	; 0x5c
 800c084:	7852      	ldrb	r2, [r2, #1]
 800c086:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800c08a:	2e09      	cmp	r6, #9
 800c08c:	d937      	bls.n	800c0fe <_strtod_l+0x346>
 800c08e:	9e06      	ldr	r6, [sp, #24]
 800c090:	1b89      	subs	r1, r1, r6
 800c092:	2908      	cmp	r1, #8
 800c094:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800c098:	dc02      	bgt.n	800c0a0 <_strtod_l+0x2e8>
 800c09a:	4576      	cmp	r6, lr
 800c09c:	bfa8      	it	ge
 800c09e:	4676      	movge	r6, lr
 800c0a0:	f1bc 0f00 	cmp.w	ip, #0
 800c0a4:	d000      	beq.n	800c0a8 <_strtod_l+0x2f0>
 800c0a6:	4276      	negs	r6, r6
 800c0a8:	2d00      	cmp	r5, #0
 800c0aa:	d14d      	bne.n	800c148 <_strtod_l+0x390>
 800c0ac:	9904      	ldr	r1, [sp, #16]
 800c0ae:	4301      	orrs	r1, r0
 800c0b0:	f47f aec6 	bne.w	800be40 <_strtod_l+0x88>
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	f47f aee1 	bne.w	800be7c <_strtod_l+0xc4>
 800c0ba:	2a69      	cmp	r2, #105	; 0x69
 800c0bc:	d027      	beq.n	800c10e <_strtod_l+0x356>
 800c0be:	dc24      	bgt.n	800c10a <_strtod_l+0x352>
 800c0c0:	2a49      	cmp	r2, #73	; 0x49
 800c0c2:	d024      	beq.n	800c10e <_strtod_l+0x356>
 800c0c4:	2a4e      	cmp	r2, #78	; 0x4e
 800c0c6:	f47f aed9 	bne.w	800be7c <_strtod_l+0xc4>
 800c0ca:	499f      	ldr	r1, [pc, #636]	; (800c348 <_strtod_l+0x590>)
 800c0cc:	a817      	add	r0, sp, #92	; 0x5c
 800c0ce:	f001 fe5d 	bl	800dd8c <__match>
 800c0d2:	2800      	cmp	r0, #0
 800c0d4:	f43f aed2 	beq.w	800be7c <_strtod_l+0xc4>
 800c0d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c0da:	781b      	ldrb	r3, [r3, #0]
 800c0dc:	2b28      	cmp	r3, #40	; 0x28
 800c0de:	d12d      	bne.n	800c13c <_strtod_l+0x384>
 800c0e0:	499a      	ldr	r1, [pc, #616]	; (800c34c <_strtod_l+0x594>)
 800c0e2:	aa1a      	add	r2, sp, #104	; 0x68
 800c0e4:	a817      	add	r0, sp, #92	; 0x5c
 800c0e6:	f001 fe65 	bl	800ddb4 <__hexnan>
 800c0ea:	2805      	cmp	r0, #5
 800c0ec:	d126      	bne.n	800c13c <_strtod_l+0x384>
 800c0ee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c0f0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800c0f4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c0f8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c0fc:	e6a0      	b.n	800be40 <_strtod_l+0x88>
 800c0fe:	210a      	movs	r1, #10
 800c100:	fb01 2e0e 	mla	lr, r1, lr, r2
 800c104:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800c108:	e7b9      	b.n	800c07e <_strtod_l+0x2c6>
 800c10a:	2a6e      	cmp	r2, #110	; 0x6e
 800c10c:	e7db      	b.n	800c0c6 <_strtod_l+0x30e>
 800c10e:	4990      	ldr	r1, [pc, #576]	; (800c350 <_strtod_l+0x598>)
 800c110:	a817      	add	r0, sp, #92	; 0x5c
 800c112:	f001 fe3b 	bl	800dd8c <__match>
 800c116:	2800      	cmp	r0, #0
 800c118:	f43f aeb0 	beq.w	800be7c <_strtod_l+0xc4>
 800c11c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c11e:	498d      	ldr	r1, [pc, #564]	; (800c354 <_strtod_l+0x59c>)
 800c120:	3b01      	subs	r3, #1
 800c122:	a817      	add	r0, sp, #92	; 0x5c
 800c124:	9317      	str	r3, [sp, #92]	; 0x5c
 800c126:	f001 fe31 	bl	800dd8c <__match>
 800c12a:	b910      	cbnz	r0, 800c132 <_strtod_l+0x37a>
 800c12c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c12e:	3301      	adds	r3, #1
 800c130:	9317      	str	r3, [sp, #92]	; 0x5c
 800c132:	f8df b230 	ldr.w	fp, [pc, #560]	; 800c364 <_strtod_l+0x5ac>
 800c136:	f04f 0a00 	mov.w	sl, #0
 800c13a:	e681      	b.n	800be40 <_strtod_l+0x88>
 800c13c:	4886      	ldr	r0, [pc, #536]	; (800c358 <_strtod_l+0x5a0>)
 800c13e:	f002 fe17 	bl	800ed70 <nan>
 800c142:	ec5b ab10 	vmov	sl, fp, d0
 800c146:	e67b      	b.n	800be40 <_strtod_l+0x88>
 800c148:	9b05      	ldr	r3, [sp, #20]
 800c14a:	9807      	ldr	r0, [sp, #28]
 800c14c:	1af3      	subs	r3, r6, r3
 800c14e:	2f00      	cmp	r7, #0
 800c150:	bf08      	it	eq
 800c152:	462f      	moveq	r7, r5
 800c154:	2d10      	cmp	r5, #16
 800c156:	9306      	str	r3, [sp, #24]
 800c158:	46a8      	mov	r8, r5
 800c15a:	bfa8      	it	ge
 800c15c:	f04f 0810 	movge.w	r8, #16
 800c160:	f7f4 f9d0 	bl	8000504 <__aeabi_ui2d>
 800c164:	2d09      	cmp	r5, #9
 800c166:	4682      	mov	sl, r0
 800c168:	468b      	mov	fp, r1
 800c16a:	dd13      	ble.n	800c194 <_strtod_l+0x3dc>
 800c16c:	4b7b      	ldr	r3, [pc, #492]	; (800c35c <_strtod_l+0x5a4>)
 800c16e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c172:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c176:	f7f4 fa3f 	bl	80005f8 <__aeabi_dmul>
 800c17a:	4682      	mov	sl, r0
 800c17c:	4648      	mov	r0, r9
 800c17e:	468b      	mov	fp, r1
 800c180:	f7f4 f9c0 	bl	8000504 <__aeabi_ui2d>
 800c184:	4602      	mov	r2, r0
 800c186:	460b      	mov	r3, r1
 800c188:	4650      	mov	r0, sl
 800c18a:	4659      	mov	r1, fp
 800c18c:	f7f4 f87e 	bl	800028c <__adddf3>
 800c190:	4682      	mov	sl, r0
 800c192:	468b      	mov	fp, r1
 800c194:	2d0f      	cmp	r5, #15
 800c196:	dc38      	bgt.n	800c20a <_strtod_l+0x452>
 800c198:	9b06      	ldr	r3, [sp, #24]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	f43f ae50 	beq.w	800be40 <_strtod_l+0x88>
 800c1a0:	dd24      	ble.n	800c1ec <_strtod_l+0x434>
 800c1a2:	2b16      	cmp	r3, #22
 800c1a4:	dc0b      	bgt.n	800c1be <_strtod_l+0x406>
 800c1a6:	496d      	ldr	r1, [pc, #436]	; (800c35c <_strtod_l+0x5a4>)
 800c1a8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c1ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1b0:	4652      	mov	r2, sl
 800c1b2:	465b      	mov	r3, fp
 800c1b4:	f7f4 fa20 	bl	80005f8 <__aeabi_dmul>
 800c1b8:	4682      	mov	sl, r0
 800c1ba:	468b      	mov	fp, r1
 800c1bc:	e640      	b.n	800be40 <_strtod_l+0x88>
 800c1be:	9a06      	ldr	r2, [sp, #24]
 800c1c0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800c1c4:	4293      	cmp	r3, r2
 800c1c6:	db20      	blt.n	800c20a <_strtod_l+0x452>
 800c1c8:	4c64      	ldr	r4, [pc, #400]	; (800c35c <_strtod_l+0x5a4>)
 800c1ca:	f1c5 050f 	rsb	r5, r5, #15
 800c1ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c1d2:	4652      	mov	r2, sl
 800c1d4:	465b      	mov	r3, fp
 800c1d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c1da:	f7f4 fa0d 	bl	80005f8 <__aeabi_dmul>
 800c1de:	9b06      	ldr	r3, [sp, #24]
 800c1e0:	1b5d      	subs	r5, r3, r5
 800c1e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c1e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c1ea:	e7e3      	b.n	800c1b4 <_strtod_l+0x3fc>
 800c1ec:	9b06      	ldr	r3, [sp, #24]
 800c1ee:	3316      	adds	r3, #22
 800c1f0:	db0b      	blt.n	800c20a <_strtod_l+0x452>
 800c1f2:	9b05      	ldr	r3, [sp, #20]
 800c1f4:	1b9e      	subs	r6, r3, r6
 800c1f6:	4b59      	ldr	r3, [pc, #356]	; (800c35c <_strtod_l+0x5a4>)
 800c1f8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800c1fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c200:	4650      	mov	r0, sl
 800c202:	4659      	mov	r1, fp
 800c204:	f7f4 fb22 	bl	800084c <__aeabi_ddiv>
 800c208:	e7d6      	b.n	800c1b8 <_strtod_l+0x400>
 800c20a:	9b06      	ldr	r3, [sp, #24]
 800c20c:	eba5 0808 	sub.w	r8, r5, r8
 800c210:	4498      	add	r8, r3
 800c212:	f1b8 0f00 	cmp.w	r8, #0
 800c216:	dd74      	ble.n	800c302 <_strtod_l+0x54a>
 800c218:	f018 030f 	ands.w	r3, r8, #15
 800c21c:	d00a      	beq.n	800c234 <_strtod_l+0x47c>
 800c21e:	494f      	ldr	r1, [pc, #316]	; (800c35c <_strtod_l+0x5a4>)
 800c220:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c224:	4652      	mov	r2, sl
 800c226:	465b      	mov	r3, fp
 800c228:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c22c:	f7f4 f9e4 	bl	80005f8 <__aeabi_dmul>
 800c230:	4682      	mov	sl, r0
 800c232:	468b      	mov	fp, r1
 800c234:	f038 080f 	bics.w	r8, r8, #15
 800c238:	d04f      	beq.n	800c2da <_strtod_l+0x522>
 800c23a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c23e:	dd22      	ble.n	800c286 <_strtod_l+0x4ce>
 800c240:	2500      	movs	r5, #0
 800c242:	462e      	mov	r6, r5
 800c244:	9507      	str	r5, [sp, #28]
 800c246:	9505      	str	r5, [sp, #20]
 800c248:	2322      	movs	r3, #34	; 0x22
 800c24a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800c364 <_strtod_l+0x5ac>
 800c24e:	6023      	str	r3, [r4, #0]
 800c250:	f04f 0a00 	mov.w	sl, #0
 800c254:	9b07      	ldr	r3, [sp, #28]
 800c256:	2b00      	cmp	r3, #0
 800c258:	f43f adf2 	beq.w	800be40 <_strtod_l+0x88>
 800c25c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c25e:	4620      	mov	r0, r4
 800c260:	f001 feb0 	bl	800dfc4 <_Bfree>
 800c264:	9905      	ldr	r1, [sp, #20]
 800c266:	4620      	mov	r0, r4
 800c268:	f001 feac 	bl	800dfc4 <_Bfree>
 800c26c:	4631      	mov	r1, r6
 800c26e:	4620      	mov	r0, r4
 800c270:	f001 fea8 	bl	800dfc4 <_Bfree>
 800c274:	9907      	ldr	r1, [sp, #28]
 800c276:	4620      	mov	r0, r4
 800c278:	f001 fea4 	bl	800dfc4 <_Bfree>
 800c27c:	4629      	mov	r1, r5
 800c27e:	4620      	mov	r0, r4
 800c280:	f001 fea0 	bl	800dfc4 <_Bfree>
 800c284:	e5dc      	b.n	800be40 <_strtod_l+0x88>
 800c286:	4b36      	ldr	r3, [pc, #216]	; (800c360 <_strtod_l+0x5a8>)
 800c288:	9304      	str	r3, [sp, #16]
 800c28a:	2300      	movs	r3, #0
 800c28c:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c290:	4650      	mov	r0, sl
 800c292:	4659      	mov	r1, fp
 800c294:	4699      	mov	r9, r3
 800c296:	f1b8 0f01 	cmp.w	r8, #1
 800c29a:	dc21      	bgt.n	800c2e0 <_strtod_l+0x528>
 800c29c:	b10b      	cbz	r3, 800c2a2 <_strtod_l+0x4ea>
 800c29e:	4682      	mov	sl, r0
 800c2a0:	468b      	mov	fp, r1
 800c2a2:	4b2f      	ldr	r3, [pc, #188]	; (800c360 <_strtod_l+0x5a8>)
 800c2a4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c2a8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800c2ac:	4652      	mov	r2, sl
 800c2ae:	465b      	mov	r3, fp
 800c2b0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800c2b4:	f7f4 f9a0 	bl	80005f8 <__aeabi_dmul>
 800c2b8:	4b2a      	ldr	r3, [pc, #168]	; (800c364 <_strtod_l+0x5ac>)
 800c2ba:	460a      	mov	r2, r1
 800c2bc:	400b      	ands	r3, r1
 800c2be:	492a      	ldr	r1, [pc, #168]	; (800c368 <_strtod_l+0x5b0>)
 800c2c0:	428b      	cmp	r3, r1
 800c2c2:	4682      	mov	sl, r0
 800c2c4:	d8bc      	bhi.n	800c240 <_strtod_l+0x488>
 800c2c6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c2ca:	428b      	cmp	r3, r1
 800c2cc:	bf86      	itte	hi
 800c2ce:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800c36c <_strtod_l+0x5b4>
 800c2d2:	f04f 3aff 	movhi.w	sl, #4294967295
 800c2d6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c2da:	2300      	movs	r3, #0
 800c2dc:	9304      	str	r3, [sp, #16]
 800c2de:	e084      	b.n	800c3ea <_strtod_l+0x632>
 800c2e0:	f018 0f01 	tst.w	r8, #1
 800c2e4:	d005      	beq.n	800c2f2 <_strtod_l+0x53a>
 800c2e6:	9b04      	ldr	r3, [sp, #16]
 800c2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ec:	f7f4 f984 	bl	80005f8 <__aeabi_dmul>
 800c2f0:	2301      	movs	r3, #1
 800c2f2:	9a04      	ldr	r2, [sp, #16]
 800c2f4:	3208      	adds	r2, #8
 800c2f6:	f109 0901 	add.w	r9, r9, #1
 800c2fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c2fe:	9204      	str	r2, [sp, #16]
 800c300:	e7c9      	b.n	800c296 <_strtod_l+0x4de>
 800c302:	d0ea      	beq.n	800c2da <_strtod_l+0x522>
 800c304:	f1c8 0800 	rsb	r8, r8, #0
 800c308:	f018 020f 	ands.w	r2, r8, #15
 800c30c:	d00a      	beq.n	800c324 <_strtod_l+0x56c>
 800c30e:	4b13      	ldr	r3, [pc, #76]	; (800c35c <_strtod_l+0x5a4>)
 800c310:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c314:	4650      	mov	r0, sl
 800c316:	4659      	mov	r1, fp
 800c318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31c:	f7f4 fa96 	bl	800084c <__aeabi_ddiv>
 800c320:	4682      	mov	sl, r0
 800c322:	468b      	mov	fp, r1
 800c324:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c328:	d0d7      	beq.n	800c2da <_strtod_l+0x522>
 800c32a:	f1b8 0f1f 	cmp.w	r8, #31
 800c32e:	dd1f      	ble.n	800c370 <_strtod_l+0x5b8>
 800c330:	2500      	movs	r5, #0
 800c332:	462e      	mov	r6, r5
 800c334:	9507      	str	r5, [sp, #28]
 800c336:	9505      	str	r5, [sp, #20]
 800c338:	2322      	movs	r3, #34	; 0x22
 800c33a:	f04f 0a00 	mov.w	sl, #0
 800c33e:	f04f 0b00 	mov.w	fp, #0
 800c342:	6023      	str	r3, [r4, #0]
 800c344:	e786      	b.n	800c254 <_strtod_l+0x49c>
 800c346:	bf00      	nop
 800c348:	08022b31 	.word	0x08022b31
 800c34c:	08022b74 	.word	0x08022b74
 800c350:	08022b29 	.word	0x08022b29
 800c354:	08022cb4 	.word	0x08022cb4
 800c358:	08022f60 	.word	0x08022f60
 800c35c:	08022e40 	.word	0x08022e40
 800c360:	08022e18 	.word	0x08022e18
 800c364:	7ff00000 	.word	0x7ff00000
 800c368:	7ca00000 	.word	0x7ca00000
 800c36c:	7fefffff 	.word	0x7fefffff
 800c370:	f018 0310 	ands.w	r3, r8, #16
 800c374:	bf18      	it	ne
 800c376:	236a      	movne	r3, #106	; 0x6a
 800c378:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800c728 <_strtod_l+0x970>
 800c37c:	9304      	str	r3, [sp, #16]
 800c37e:	4650      	mov	r0, sl
 800c380:	4659      	mov	r1, fp
 800c382:	2300      	movs	r3, #0
 800c384:	f018 0f01 	tst.w	r8, #1
 800c388:	d004      	beq.n	800c394 <_strtod_l+0x5dc>
 800c38a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c38e:	f7f4 f933 	bl	80005f8 <__aeabi_dmul>
 800c392:	2301      	movs	r3, #1
 800c394:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c398:	f109 0908 	add.w	r9, r9, #8
 800c39c:	d1f2      	bne.n	800c384 <_strtod_l+0x5cc>
 800c39e:	b10b      	cbz	r3, 800c3a4 <_strtod_l+0x5ec>
 800c3a0:	4682      	mov	sl, r0
 800c3a2:	468b      	mov	fp, r1
 800c3a4:	9b04      	ldr	r3, [sp, #16]
 800c3a6:	b1c3      	cbz	r3, 800c3da <_strtod_l+0x622>
 800c3a8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c3ac:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	4659      	mov	r1, fp
 800c3b4:	dd11      	ble.n	800c3da <_strtod_l+0x622>
 800c3b6:	2b1f      	cmp	r3, #31
 800c3b8:	f340 8124 	ble.w	800c604 <_strtod_l+0x84c>
 800c3bc:	2b34      	cmp	r3, #52	; 0x34
 800c3be:	bfde      	ittt	le
 800c3c0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c3c4:	f04f 33ff 	movle.w	r3, #4294967295
 800c3c8:	fa03 f202 	lslle.w	r2, r3, r2
 800c3cc:	f04f 0a00 	mov.w	sl, #0
 800c3d0:	bfcc      	ite	gt
 800c3d2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c3d6:	ea02 0b01 	andle.w	fp, r2, r1
 800c3da:	2200      	movs	r2, #0
 800c3dc:	2300      	movs	r3, #0
 800c3de:	4650      	mov	r0, sl
 800c3e0:	4659      	mov	r1, fp
 800c3e2:	f7f4 fb71 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3e6:	2800      	cmp	r0, #0
 800c3e8:	d1a2      	bne.n	800c330 <_strtod_l+0x578>
 800c3ea:	9b07      	ldr	r3, [sp, #28]
 800c3ec:	9300      	str	r3, [sp, #0]
 800c3ee:	9908      	ldr	r1, [sp, #32]
 800c3f0:	462b      	mov	r3, r5
 800c3f2:	463a      	mov	r2, r7
 800c3f4:	4620      	mov	r0, r4
 800c3f6:	f001 fe4d 	bl	800e094 <__s2b>
 800c3fa:	9007      	str	r0, [sp, #28]
 800c3fc:	2800      	cmp	r0, #0
 800c3fe:	f43f af1f 	beq.w	800c240 <_strtod_l+0x488>
 800c402:	9b05      	ldr	r3, [sp, #20]
 800c404:	1b9e      	subs	r6, r3, r6
 800c406:	9b06      	ldr	r3, [sp, #24]
 800c408:	2b00      	cmp	r3, #0
 800c40a:	bfb4      	ite	lt
 800c40c:	4633      	movlt	r3, r6
 800c40e:	2300      	movge	r3, #0
 800c410:	930c      	str	r3, [sp, #48]	; 0x30
 800c412:	9b06      	ldr	r3, [sp, #24]
 800c414:	2500      	movs	r5, #0
 800c416:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c41a:	9312      	str	r3, [sp, #72]	; 0x48
 800c41c:	462e      	mov	r6, r5
 800c41e:	9b07      	ldr	r3, [sp, #28]
 800c420:	4620      	mov	r0, r4
 800c422:	6859      	ldr	r1, [r3, #4]
 800c424:	f001 fd8e 	bl	800df44 <_Balloc>
 800c428:	9005      	str	r0, [sp, #20]
 800c42a:	2800      	cmp	r0, #0
 800c42c:	f43f af0c 	beq.w	800c248 <_strtod_l+0x490>
 800c430:	9b07      	ldr	r3, [sp, #28]
 800c432:	691a      	ldr	r2, [r3, #16]
 800c434:	3202      	adds	r2, #2
 800c436:	f103 010c 	add.w	r1, r3, #12
 800c43a:	0092      	lsls	r2, r2, #2
 800c43c:	300c      	adds	r0, #12
 800c43e:	f001 fd73 	bl	800df28 <memcpy>
 800c442:	ec4b ab10 	vmov	d0, sl, fp
 800c446:	aa1a      	add	r2, sp, #104	; 0x68
 800c448:	a919      	add	r1, sp, #100	; 0x64
 800c44a:	4620      	mov	r0, r4
 800c44c:	f002 f968 	bl	800e720 <__d2b>
 800c450:	ec4b ab18 	vmov	d8, sl, fp
 800c454:	9018      	str	r0, [sp, #96]	; 0x60
 800c456:	2800      	cmp	r0, #0
 800c458:	f43f aef6 	beq.w	800c248 <_strtod_l+0x490>
 800c45c:	2101      	movs	r1, #1
 800c45e:	4620      	mov	r0, r4
 800c460:	f001 feb2 	bl	800e1c8 <__i2b>
 800c464:	4606      	mov	r6, r0
 800c466:	2800      	cmp	r0, #0
 800c468:	f43f aeee 	beq.w	800c248 <_strtod_l+0x490>
 800c46c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c46e:	9904      	ldr	r1, [sp, #16]
 800c470:	2b00      	cmp	r3, #0
 800c472:	bfab      	itete	ge
 800c474:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800c476:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800c478:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c47a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800c47e:	bfac      	ite	ge
 800c480:	eb03 0902 	addge.w	r9, r3, r2
 800c484:	1ad7      	sublt	r7, r2, r3
 800c486:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800c488:	eba3 0801 	sub.w	r8, r3, r1
 800c48c:	4490      	add	r8, r2
 800c48e:	4ba1      	ldr	r3, [pc, #644]	; (800c714 <_strtod_l+0x95c>)
 800c490:	f108 38ff 	add.w	r8, r8, #4294967295
 800c494:	4598      	cmp	r8, r3
 800c496:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c49a:	f280 80c7 	bge.w	800c62c <_strtod_l+0x874>
 800c49e:	eba3 0308 	sub.w	r3, r3, r8
 800c4a2:	2b1f      	cmp	r3, #31
 800c4a4:	eba2 0203 	sub.w	r2, r2, r3
 800c4a8:	f04f 0101 	mov.w	r1, #1
 800c4ac:	f300 80b1 	bgt.w	800c612 <_strtod_l+0x85a>
 800c4b0:	fa01 f303 	lsl.w	r3, r1, r3
 800c4b4:	930d      	str	r3, [sp, #52]	; 0x34
 800c4b6:	2300      	movs	r3, #0
 800c4b8:	9308      	str	r3, [sp, #32]
 800c4ba:	eb09 0802 	add.w	r8, r9, r2
 800c4be:	9b04      	ldr	r3, [sp, #16]
 800c4c0:	45c1      	cmp	r9, r8
 800c4c2:	4417      	add	r7, r2
 800c4c4:	441f      	add	r7, r3
 800c4c6:	464b      	mov	r3, r9
 800c4c8:	bfa8      	it	ge
 800c4ca:	4643      	movge	r3, r8
 800c4cc:	42bb      	cmp	r3, r7
 800c4ce:	bfa8      	it	ge
 800c4d0:	463b      	movge	r3, r7
 800c4d2:	2b00      	cmp	r3, #0
 800c4d4:	bfc2      	ittt	gt
 800c4d6:	eba8 0803 	subgt.w	r8, r8, r3
 800c4da:	1aff      	subgt	r7, r7, r3
 800c4dc:	eba9 0903 	subgt.w	r9, r9, r3
 800c4e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	dd17      	ble.n	800c516 <_strtod_l+0x75e>
 800c4e6:	4631      	mov	r1, r6
 800c4e8:	461a      	mov	r2, r3
 800c4ea:	4620      	mov	r0, r4
 800c4ec:	f001 ff2c 	bl	800e348 <__pow5mult>
 800c4f0:	4606      	mov	r6, r0
 800c4f2:	2800      	cmp	r0, #0
 800c4f4:	f43f aea8 	beq.w	800c248 <_strtod_l+0x490>
 800c4f8:	4601      	mov	r1, r0
 800c4fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c4fc:	4620      	mov	r0, r4
 800c4fe:	f001 fe79 	bl	800e1f4 <__multiply>
 800c502:	900b      	str	r0, [sp, #44]	; 0x2c
 800c504:	2800      	cmp	r0, #0
 800c506:	f43f ae9f 	beq.w	800c248 <_strtod_l+0x490>
 800c50a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c50c:	4620      	mov	r0, r4
 800c50e:	f001 fd59 	bl	800dfc4 <_Bfree>
 800c512:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c514:	9318      	str	r3, [sp, #96]	; 0x60
 800c516:	f1b8 0f00 	cmp.w	r8, #0
 800c51a:	f300 808c 	bgt.w	800c636 <_strtod_l+0x87e>
 800c51e:	9b06      	ldr	r3, [sp, #24]
 800c520:	2b00      	cmp	r3, #0
 800c522:	dd08      	ble.n	800c536 <_strtod_l+0x77e>
 800c524:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c526:	9905      	ldr	r1, [sp, #20]
 800c528:	4620      	mov	r0, r4
 800c52a:	f001 ff0d 	bl	800e348 <__pow5mult>
 800c52e:	9005      	str	r0, [sp, #20]
 800c530:	2800      	cmp	r0, #0
 800c532:	f43f ae89 	beq.w	800c248 <_strtod_l+0x490>
 800c536:	2f00      	cmp	r7, #0
 800c538:	dd08      	ble.n	800c54c <_strtod_l+0x794>
 800c53a:	9905      	ldr	r1, [sp, #20]
 800c53c:	463a      	mov	r2, r7
 800c53e:	4620      	mov	r0, r4
 800c540:	f001 ff5c 	bl	800e3fc <__lshift>
 800c544:	9005      	str	r0, [sp, #20]
 800c546:	2800      	cmp	r0, #0
 800c548:	f43f ae7e 	beq.w	800c248 <_strtod_l+0x490>
 800c54c:	f1b9 0f00 	cmp.w	r9, #0
 800c550:	dd08      	ble.n	800c564 <_strtod_l+0x7ac>
 800c552:	4631      	mov	r1, r6
 800c554:	464a      	mov	r2, r9
 800c556:	4620      	mov	r0, r4
 800c558:	f001 ff50 	bl	800e3fc <__lshift>
 800c55c:	4606      	mov	r6, r0
 800c55e:	2800      	cmp	r0, #0
 800c560:	f43f ae72 	beq.w	800c248 <_strtod_l+0x490>
 800c564:	9a05      	ldr	r2, [sp, #20]
 800c566:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c568:	4620      	mov	r0, r4
 800c56a:	f001 ffd3 	bl	800e514 <__mdiff>
 800c56e:	4605      	mov	r5, r0
 800c570:	2800      	cmp	r0, #0
 800c572:	f43f ae69 	beq.w	800c248 <_strtod_l+0x490>
 800c576:	68c3      	ldr	r3, [r0, #12]
 800c578:	930b      	str	r3, [sp, #44]	; 0x2c
 800c57a:	2300      	movs	r3, #0
 800c57c:	60c3      	str	r3, [r0, #12]
 800c57e:	4631      	mov	r1, r6
 800c580:	f001 ffac 	bl	800e4dc <__mcmp>
 800c584:	2800      	cmp	r0, #0
 800c586:	da60      	bge.n	800c64a <_strtod_l+0x892>
 800c588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c58a:	ea53 030a 	orrs.w	r3, r3, sl
 800c58e:	f040 8082 	bne.w	800c696 <_strtod_l+0x8de>
 800c592:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c596:	2b00      	cmp	r3, #0
 800c598:	d17d      	bne.n	800c696 <_strtod_l+0x8de>
 800c59a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c59e:	0d1b      	lsrs	r3, r3, #20
 800c5a0:	051b      	lsls	r3, r3, #20
 800c5a2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c5a6:	d976      	bls.n	800c696 <_strtod_l+0x8de>
 800c5a8:	696b      	ldr	r3, [r5, #20]
 800c5aa:	b913      	cbnz	r3, 800c5b2 <_strtod_l+0x7fa>
 800c5ac:	692b      	ldr	r3, [r5, #16]
 800c5ae:	2b01      	cmp	r3, #1
 800c5b0:	dd71      	ble.n	800c696 <_strtod_l+0x8de>
 800c5b2:	4629      	mov	r1, r5
 800c5b4:	2201      	movs	r2, #1
 800c5b6:	4620      	mov	r0, r4
 800c5b8:	f001 ff20 	bl	800e3fc <__lshift>
 800c5bc:	4631      	mov	r1, r6
 800c5be:	4605      	mov	r5, r0
 800c5c0:	f001 ff8c 	bl	800e4dc <__mcmp>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	dd66      	ble.n	800c696 <_strtod_l+0x8de>
 800c5c8:	9904      	ldr	r1, [sp, #16]
 800c5ca:	4a53      	ldr	r2, [pc, #332]	; (800c718 <_strtod_l+0x960>)
 800c5cc:	465b      	mov	r3, fp
 800c5ce:	2900      	cmp	r1, #0
 800c5d0:	f000 8081 	beq.w	800c6d6 <_strtod_l+0x91e>
 800c5d4:	ea02 010b 	and.w	r1, r2, fp
 800c5d8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c5dc:	dc7b      	bgt.n	800c6d6 <_strtod_l+0x91e>
 800c5de:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c5e2:	f77f aea9 	ble.w	800c338 <_strtod_l+0x580>
 800c5e6:	4b4d      	ldr	r3, [pc, #308]	; (800c71c <_strtod_l+0x964>)
 800c5e8:	4650      	mov	r0, sl
 800c5ea:	4659      	mov	r1, fp
 800c5ec:	2200      	movs	r2, #0
 800c5ee:	f7f4 f803 	bl	80005f8 <__aeabi_dmul>
 800c5f2:	460b      	mov	r3, r1
 800c5f4:	4303      	orrs	r3, r0
 800c5f6:	bf08      	it	eq
 800c5f8:	2322      	moveq	r3, #34	; 0x22
 800c5fa:	4682      	mov	sl, r0
 800c5fc:	468b      	mov	fp, r1
 800c5fe:	bf08      	it	eq
 800c600:	6023      	streq	r3, [r4, #0]
 800c602:	e62b      	b.n	800c25c <_strtod_l+0x4a4>
 800c604:	f04f 32ff 	mov.w	r2, #4294967295
 800c608:	fa02 f303 	lsl.w	r3, r2, r3
 800c60c:	ea03 0a0a 	and.w	sl, r3, sl
 800c610:	e6e3      	b.n	800c3da <_strtod_l+0x622>
 800c612:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800c616:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800c61a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800c61e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800c622:	fa01 f308 	lsl.w	r3, r1, r8
 800c626:	9308      	str	r3, [sp, #32]
 800c628:	910d      	str	r1, [sp, #52]	; 0x34
 800c62a:	e746      	b.n	800c4ba <_strtod_l+0x702>
 800c62c:	2300      	movs	r3, #0
 800c62e:	9308      	str	r3, [sp, #32]
 800c630:	2301      	movs	r3, #1
 800c632:	930d      	str	r3, [sp, #52]	; 0x34
 800c634:	e741      	b.n	800c4ba <_strtod_l+0x702>
 800c636:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c638:	4642      	mov	r2, r8
 800c63a:	4620      	mov	r0, r4
 800c63c:	f001 fede 	bl	800e3fc <__lshift>
 800c640:	9018      	str	r0, [sp, #96]	; 0x60
 800c642:	2800      	cmp	r0, #0
 800c644:	f47f af6b 	bne.w	800c51e <_strtod_l+0x766>
 800c648:	e5fe      	b.n	800c248 <_strtod_l+0x490>
 800c64a:	465f      	mov	r7, fp
 800c64c:	d16e      	bne.n	800c72c <_strtod_l+0x974>
 800c64e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c650:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c654:	b342      	cbz	r2, 800c6a8 <_strtod_l+0x8f0>
 800c656:	4a32      	ldr	r2, [pc, #200]	; (800c720 <_strtod_l+0x968>)
 800c658:	4293      	cmp	r3, r2
 800c65a:	d128      	bne.n	800c6ae <_strtod_l+0x8f6>
 800c65c:	9b04      	ldr	r3, [sp, #16]
 800c65e:	4651      	mov	r1, sl
 800c660:	b1eb      	cbz	r3, 800c69e <_strtod_l+0x8e6>
 800c662:	4b2d      	ldr	r3, [pc, #180]	; (800c718 <_strtod_l+0x960>)
 800c664:	403b      	ands	r3, r7
 800c666:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c66a:	f04f 32ff 	mov.w	r2, #4294967295
 800c66e:	d819      	bhi.n	800c6a4 <_strtod_l+0x8ec>
 800c670:	0d1b      	lsrs	r3, r3, #20
 800c672:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c676:	fa02 f303 	lsl.w	r3, r2, r3
 800c67a:	4299      	cmp	r1, r3
 800c67c:	d117      	bne.n	800c6ae <_strtod_l+0x8f6>
 800c67e:	4b29      	ldr	r3, [pc, #164]	; (800c724 <_strtod_l+0x96c>)
 800c680:	429f      	cmp	r7, r3
 800c682:	d102      	bne.n	800c68a <_strtod_l+0x8d2>
 800c684:	3101      	adds	r1, #1
 800c686:	f43f addf 	beq.w	800c248 <_strtod_l+0x490>
 800c68a:	4b23      	ldr	r3, [pc, #140]	; (800c718 <_strtod_l+0x960>)
 800c68c:	403b      	ands	r3, r7
 800c68e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c692:	f04f 0a00 	mov.w	sl, #0
 800c696:	9b04      	ldr	r3, [sp, #16]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d1a4      	bne.n	800c5e6 <_strtod_l+0x82e>
 800c69c:	e5de      	b.n	800c25c <_strtod_l+0x4a4>
 800c69e:	f04f 33ff 	mov.w	r3, #4294967295
 800c6a2:	e7ea      	b.n	800c67a <_strtod_l+0x8c2>
 800c6a4:	4613      	mov	r3, r2
 800c6a6:	e7e8      	b.n	800c67a <_strtod_l+0x8c2>
 800c6a8:	ea53 030a 	orrs.w	r3, r3, sl
 800c6ac:	d08c      	beq.n	800c5c8 <_strtod_l+0x810>
 800c6ae:	9b08      	ldr	r3, [sp, #32]
 800c6b0:	b1db      	cbz	r3, 800c6ea <_strtod_l+0x932>
 800c6b2:	423b      	tst	r3, r7
 800c6b4:	d0ef      	beq.n	800c696 <_strtod_l+0x8de>
 800c6b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c6b8:	9a04      	ldr	r2, [sp, #16]
 800c6ba:	4650      	mov	r0, sl
 800c6bc:	4659      	mov	r1, fp
 800c6be:	b1c3      	cbz	r3, 800c6f2 <_strtod_l+0x93a>
 800c6c0:	f7ff fb5e 	bl	800bd80 <sulp>
 800c6c4:	4602      	mov	r2, r0
 800c6c6:	460b      	mov	r3, r1
 800c6c8:	ec51 0b18 	vmov	r0, r1, d8
 800c6cc:	f7f3 fdde 	bl	800028c <__adddf3>
 800c6d0:	4682      	mov	sl, r0
 800c6d2:	468b      	mov	fp, r1
 800c6d4:	e7df      	b.n	800c696 <_strtod_l+0x8de>
 800c6d6:	4013      	ands	r3, r2
 800c6d8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c6dc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c6e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c6e4:	f04f 3aff 	mov.w	sl, #4294967295
 800c6e8:	e7d5      	b.n	800c696 <_strtod_l+0x8de>
 800c6ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c6ec:	ea13 0f0a 	tst.w	r3, sl
 800c6f0:	e7e0      	b.n	800c6b4 <_strtod_l+0x8fc>
 800c6f2:	f7ff fb45 	bl	800bd80 <sulp>
 800c6f6:	4602      	mov	r2, r0
 800c6f8:	460b      	mov	r3, r1
 800c6fa:	ec51 0b18 	vmov	r0, r1, d8
 800c6fe:	f7f3 fdc3 	bl	8000288 <__aeabi_dsub>
 800c702:	2200      	movs	r2, #0
 800c704:	2300      	movs	r3, #0
 800c706:	4682      	mov	sl, r0
 800c708:	468b      	mov	fp, r1
 800c70a:	f7f4 f9dd 	bl	8000ac8 <__aeabi_dcmpeq>
 800c70e:	2800      	cmp	r0, #0
 800c710:	d0c1      	beq.n	800c696 <_strtod_l+0x8de>
 800c712:	e611      	b.n	800c338 <_strtod_l+0x580>
 800c714:	fffffc02 	.word	0xfffffc02
 800c718:	7ff00000 	.word	0x7ff00000
 800c71c:	39500000 	.word	0x39500000
 800c720:	000fffff 	.word	0x000fffff
 800c724:	7fefffff 	.word	0x7fefffff
 800c728:	08022b88 	.word	0x08022b88
 800c72c:	4631      	mov	r1, r6
 800c72e:	4628      	mov	r0, r5
 800c730:	f002 f852 	bl	800e7d8 <__ratio>
 800c734:	ec59 8b10 	vmov	r8, r9, d0
 800c738:	ee10 0a10 	vmov	r0, s0
 800c73c:	2200      	movs	r2, #0
 800c73e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c742:	4649      	mov	r1, r9
 800c744:	f7f4 f9d4 	bl	8000af0 <__aeabi_dcmple>
 800c748:	2800      	cmp	r0, #0
 800c74a:	d07a      	beq.n	800c842 <_strtod_l+0xa8a>
 800c74c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c74e:	2b00      	cmp	r3, #0
 800c750:	d04a      	beq.n	800c7e8 <_strtod_l+0xa30>
 800c752:	4b95      	ldr	r3, [pc, #596]	; (800c9a8 <_strtod_l+0xbf0>)
 800c754:	2200      	movs	r2, #0
 800c756:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c75a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800c9a8 <_strtod_l+0xbf0>
 800c75e:	f04f 0800 	mov.w	r8, #0
 800c762:	4b92      	ldr	r3, [pc, #584]	; (800c9ac <_strtod_l+0xbf4>)
 800c764:	403b      	ands	r3, r7
 800c766:	930d      	str	r3, [sp, #52]	; 0x34
 800c768:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c76a:	4b91      	ldr	r3, [pc, #580]	; (800c9b0 <_strtod_l+0xbf8>)
 800c76c:	429a      	cmp	r2, r3
 800c76e:	f040 80b0 	bne.w	800c8d2 <_strtod_l+0xb1a>
 800c772:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c776:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800c77a:	ec4b ab10 	vmov	d0, sl, fp
 800c77e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c782:	f001 ff51 	bl	800e628 <__ulp>
 800c786:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c78a:	ec53 2b10 	vmov	r2, r3, d0
 800c78e:	f7f3 ff33 	bl	80005f8 <__aeabi_dmul>
 800c792:	4652      	mov	r2, sl
 800c794:	465b      	mov	r3, fp
 800c796:	f7f3 fd79 	bl	800028c <__adddf3>
 800c79a:	460b      	mov	r3, r1
 800c79c:	4983      	ldr	r1, [pc, #524]	; (800c9ac <_strtod_l+0xbf4>)
 800c79e:	4a85      	ldr	r2, [pc, #532]	; (800c9b4 <_strtod_l+0xbfc>)
 800c7a0:	4019      	ands	r1, r3
 800c7a2:	4291      	cmp	r1, r2
 800c7a4:	4682      	mov	sl, r0
 800c7a6:	d960      	bls.n	800c86a <_strtod_l+0xab2>
 800c7a8:	ee18 3a90 	vmov	r3, s17
 800c7ac:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c7b0:	4293      	cmp	r3, r2
 800c7b2:	d104      	bne.n	800c7be <_strtod_l+0xa06>
 800c7b4:	ee18 3a10 	vmov	r3, s16
 800c7b8:	3301      	adds	r3, #1
 800c7ba:	f43f ad45 	beq.w	800c248 <_strtod_l+0x490>
 800c7be:	f8df b200 	ldr.w	fp, [pc, #512]	; 800c9c0 <_strtod_l+0xc08>
 800c7c2:	f04f 3aff 	mov.w	sl, #4294967295
 800c7c6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c7c8:	4620      	mov	r0, r4
 800c7ca:	f001 fbfb 	bl	800dfc4 <_Bfree>
 800c7ce:	9905      	ldr	r1, [sp, #20]
 800c7d0:	4620      	mov	r0, r4
 800c7d2:	f001 fbf7 	bl	800dfc4 <_Bfree>
 800c7d6:	4631      	mov	r1, r6
 800c7d8:	4620      	mov	r0, r4
 800c7da:	f001 fbf3 	bl	800dfc4 <_Bfree>
 800c7de:	4629      	mov	r1, r5
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	f001 fbef 	bl	800dfc4 <_Bfree>
 800c7e6:	e61a      	b.n	800c41e <_strtod_l+0x666>
 800c7e8:	f1ba 0f00 	cmp.w	sl, #0
 800c7ec:	d11b      	bne.n	800c826 <_strtod_l+0xa6e>
 800c7ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c7f2:	b9f3      	cbnz	r3, 800c832 <_strtod_l+0xa7a>
 800c7f4:	4b6c      	ldr	r3, [pc, #432]	; (800c9a8 <_strtod_l+0xbf0>)
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	4640      	mov	r0, r8
 800c7fa:	4649      	mov	r1, r9
 800c7fc:	f7f4 f96e 	bl	8000adc <__aeabi_dcmplt>
 800c800:	b9d0      	cbnz	r0, 800c838 <_strtod_l+0xa80>
 800c802:	4640      	mov	r0, r8
 800c804:	4649      	mov	r1, r9
 800c806:	4b6c      	ldr	r3, [pc, #432]	; (800c9b8 <_strtod_l+0xc00>)
 800c808:	2200      	movs	r2, #0
 800c80a:	f7f3 fef5 	bl	80005f8 <__aeabi_dmul>
 800c80e:	4680      	mov	r8, r0
 800c810:	4689      	mov	r9, r1
 800c812:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c816:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800c81a:	9315      	str	r3, [sp, #84]	; 0x54
 800c81c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c820:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c824:	e79d      	b.n	800c762 <_strtod_l+0x9aa>
 800c826:	f1ba 0f01 	cmp.w	sl, #1
 800c82a:	d102      	bne.n	800c832 <_strtod_l+0xa7a>
 800c82c:	2f00      	cmp	r7, #0
 800c82e:	f43f ad83 	beq.w	800c338 <_strtod_l+0x580>
 800c832:	4b62      	ldr	r3, [pc, #392]	; (800c9bc <_strtod_l+0xc04>)
 800c834:	2200      	movs	r2, #0
 800c836:	e78e      	b.n	800c756 <_strtod_l+0x99e>
 800c838:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800c9b8 <_strtod_l+0xc00>
 800c83c:	f04f 0800 	mov.w	r8, #0
 800c840:	e7e7      	b.n	800c812 <_strtod_l+0xa5a>
 800c842:	4b5d      	ldr	r3, [pc, #372]	; (800c9b8 <_strtod_l+0xc00>)
 800c844:	4640      	mov	r0, r8
 800c846:	4649      	mov	r1, r9
 800c848:	2200      	movs	r2, #0
 800c84a:	f7f3 fed5 	bl	80005f8 <__aeabi_dmul>
 800c84e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c850:	4680      	mov	r8, r0
 800c852:	4689      	mov	r9, r1
 800c854:	b933      	cbnz	r3, 800c864 <_strtod_l+0xaac>
 800c856:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c85a:	900e      	str	r0, [sp, #56]	; 0x38
 800c85c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c85e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800c862:	e7dd      	b.n	800c820 <_strtod_l+0xa68>
 800c864:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800c868:	e7f9      	b.n	800c85e <_strtod_l+0xaa6>
 800c86a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c86e:	9b04      	ldr	r3, [sp, #16]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d1a8      	bne.n	800c7c6 <_strtod_l+0xa0e>
 800c874:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c878:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c87a:	0d1b      	lsrs	r3, r3, #20
 800c87c:	051b      	lsls	r3, r3, #20
 800c87e:	429a      	cmp	r2, r3
 800c880:	d1a1      	bne.n	800c7c6 <_strtod_l+0xa0e>
 800c882:	4640      	mov	r0, r8
 800c884:	4649      	mov	r1, r9
 800c886:	f7f4 fa17 	bl	8000cb8 <__aeabi_d2lz>
 800c88a:	f7f3 fe87 	bl	800059c <__aeabi_l2d>
 800c88e:	4602      	mov	r2, r0
 800c890:	460b      	mov	r3, r1
 800c892:	4640      	mov	r0, r8
 800c894:	4649      	mov	r1, r9
 800c896:	f7f3 fcf7 	bl	8000288 <__aeabi_dsub>
 800c89a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c89c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c8a0:	ea43 030a 	orr.w	r3, r3, sl
 800c8a4:	4313      	orrs	r3, r2
 800c8a6:	4680      	mov	r8, r0
 800c8a8:	4689      	mov	r9, r1
 800c8aa:	d055      	beq.n	800c958 <_strtod_l+0xba0>
 800c8ac:	a336      	add	r3, pc, #216	; (adr r3, 800c988 <_strtod_l+0xbd0>)
 800c8ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8b2:	f7f4 f913 	bl	8000adc <__aeabi_dcmplt>
 800c8b6:	2800      	cmp	r0, #0
 800c8b8:	f47f acd0 	bne.w	800c25c <_strtod_l+0x4a4>
 800c8bc:	a334      	add	r3, pc, #208	; (adr r3, 800c990 <_strtod_l+0xbd8>)
 800c8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8c2:	4640      	mov	r0, r8
 800c8c4:	4649      	mov	r1, r9
 800c8c6:	f7f4 f927 	bl	8000b18 <__aeabi_dcmpgt>
 800c8ca:	2800      	cmp	r0, #0
 800c8cc:	f43f af7b 	beq.w	800c7c6 <_strtod_l+0xa0e>
 800c8d0:	e4c4      	b.n	800c25c <_strtod_l+0x4a4>
 800c8d2:	9b04      	ldr	r3, [sp, #16]
 800c8d4:	b333      	cbz	r3, 800c924 <_strtod_l+0xb6c>
 800c8d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c8d8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c8dc:	d822      	bhi.n	800c924 <_strtod_l+0xb6c>
 800c8de:	a32e      	add	r3, pc, #184	; (adr r3, 800c998 <_strtod_l+0xbe0>)
 800c8e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8e4:	4640      	mov	r0, r8
 800c8e6:	4649      	mov	r1, r9
 800c8e8:	f7f4 f902 	bl	8000af0 <__aeabi_dcmple>
 800c8ec:	b1a0      	cbz	r0, 800c918 <_strtod_l+0xb60>
 800c8ee:	4649      	mov	r1, r9
 800c8f0:	4640      	mov	r0, r8
 800c8f2:	f7f4 f959 	bl	8000ba8 <__aeabi_d2uiz>
 800c8f6:	2801      	cmp	r0, #1
 800c8f8:	bf38      	it	cc
 800c8fa:	2001      	movcc	r0, #1
 800c8fc:	f7f3 fe02 	bl	8000504 <__aeabi_ui2d>
 800c900:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c902:	4680      	mov	r8, r0
 800c904:	4689      	mov	r9, r1
 800c906:	bb23      	cbnz	r3, 800c952 <_strtod_l+0xb9a>
 800c908:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c90c:	9010      	str	r0, [sp, #64]	; 0x40
 800c90e:	9311      	str	r3, [sp, #68]	; 0x44
 800c910:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c914:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c918:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c91a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c91c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c920:	1a9b      	subs	r3, r3, r2
 800c922:	9309      	str	r3, [sp, #36]	; 0x24
 800c924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c928:	eeb0 0a48 	vmov.f32	s0, s16
 800c92c:	eef0 0a68 	vmov.f32	s1, s17
 800c930:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c934:	f001 fe78 	bl	800e628 <__ulp>
 800c938:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c93c:	ec53 2b10 	vmov	r2, r3, d0
 800c940:	f7f3 fe5a 	bl	80005f8 <__aeabi_dmul>
 800c944:	ec53 2b18 	vmov	r2, r3, d8
 800c948:	f7f3 fca0 	bl	800028c <__adddf3>
 800c94c:	4682      	mov	sl, r0
 800c94e:	468b      	mov	fp, r1
 800c950:	e78d      	b.n	800c86e <_strtod_l+0xab6>
 800c952:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800c956:	e7db      	b.n	800c910 <_strtod_l+0xb58>
 800c958:	a311      	add	r3, pc, #68	; (adr r3, 800c9a0 <_strtod_l+0xbe8>)
 800c95a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95e:	f7f4 f8bd 	bl	8000adc <__aeabi_dcmplt>
 800c962:	e7b2      	b.n	800c8ca <_strtod_l+0xb12>
 800c964:	2300      	movs	r3, #0
 800c966:	930a      	str	r3, [sp, #40]	; 0x28
 800c968:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c96a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c96c:	6013      	str	r3, [r2, #0]
 800c96e:	f7ff ba6b 	b.w	800be48 <_strtod_l+0x90>
 800c972:	2a65      	cmp	r2, #101	; 0x65
 800c974:	f43f ab5f 	beq.w	800c036 <_strtod_l+0x27e>
 800c978:	2a45      	cmp	r2, #69	; 0x45
 800c97a:	f43f ab5c 	beq.w	800c036 <_strtod_l+0x27e>
 800c97e:	2301      	movs	r3, #1
 800c980:	f7ff bb94 	b.w	800c0ac <_strtod_l+0x2f4>
 800c984:	f3af 8000 	nop.w
 800c988:	94a03595 	.word	0x94a03595
 800c98c:	3fdfffff 	.word	0x3fdfffff
 800c990:	35afe535 	.word	0x35afe535
 800c994:	3fe00000 	.word	0x3fe00000
 800c998:	ffc00000 	.word	0xffc00000
 800c99c:	41dfffff 	.word	0x41dfffff
 800c9a0:	94a03595 	.word	0x94a03595
 800c9a4:	3fcfffff 	.word	0x3fcfffff
 800c9a8:	3ff00000 	.word	0x3ff00000
 800c9ac:	7ff00000 	.word	0x7ff00000
 800c9b0:	7fe00000 	.word	0x7fe00000
 800c9b4:	7c9fffff 	.word	0x7c9fffff
 800c9b8:	3fe00000 	.word	0x3fe00000
 800c9bc:	bff00000 	.word	0xbff00000
 800c9c0:	7fefffff 	.word	0x7fefffff

0800c9c4 <_strtod_r>:
 800c9c4:	4b01      	ldr	r3, [pc, #4]	; (800c9cc <_strtod_r+0x8>)
 800c9c6:	f7ff b9f7 	b.w	800bdb8 <_strtod_l>
 800c9ca:	bf00      	nop
 800c9cc:	20000074 	.word	0x20000074

0800c9d0 <_strtol_l.constprop.0>:
 800c9d0:	2b01      	cmp	r3, #1
 800c9d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9d6:	d001      	beq.n	800c9dc <_strtol_l.constprop.0+0xc>
 800c9d8:	2b24      	cmp	r3, #36	; 0x24
 800c9da:	d906      	bls.n	800c9ea <_strtol_l.constprop.0+0x1a>
 800c9dc:	f7fe faca 	bl	800af74 <__errno>
 800c9e0:	2316      	movs	r3, #22
 800c9e2:	6003      	str	r3, [r0, #0]
 800c9e4:	2000      	movs	r0, #0
 800c9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c9ea:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cad0 <_strtol_l.constprop.0+0x100>
 800c9ee:	460d      	mov	r5, r1
 800c9f0:	462e      	mov	r6, r5
 800c9f2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c9f6:	f814 700c 	ldrb.w	r7, [r4, ip]
 800c9fa:	f017 0708 	ands.w	r7, r7, #8
 800c9fe:	d1f7      	bne.n	800c9f0 <_strtol_l.constprop.0+0x20>
 800ca00:	2c2d      	cmp	r4, #45	; 0x2d
 800ca02:	d132      	bne.n	800ca6a <_strtol_l.constprop.0+0x9a>
 800ca04:	782c      	ldrb	r4, [r5, #0]
 800ca06:	2701      	movs	r7, #1
 800ca08:	1cb5      	adds	r5, r6, #2
 800ca0a:	2b00      	cmp	r3, #0
 800ca0c:	d05b      	beq.n	800cac6 <_strtol_l.constprop.0+0xf6>
 800ca0e:	2b10      	cmp	r3, #16
 800ca10:	d109      	bne.n	800ca26 <_strtol_l.constprop.0+0x56>
 800ca12:	2c30      	cmp	r4, #48	; 0x30
 800ca14:	d107      	bne.n	800ca26 <_strtol_l.constprop.0+0x56>
 800ca16:	782c      	ldrb	r4, [r5, #0]
 800ca18:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ca1c:	2c58      	cmp	r4, #88	; 0x58
 800ca1e:	d14d      	bne.n	800cabc <_strtol_l.constprop.0+0xec>
 800ca20:	786c      	ldrb	r4, [r5, #1]
 800ca22:	2310      	movs	r3, #16
 800ca24:	3502      	adds	r5, #2
 800ca26:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ca2a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca2e:	f04f 0c00 	mov.w	ip, #0
 800ca32:	fbb8 f9f3 	udiv	r9, r8, r3
 800ca36:	4666      	mov	r6, ip
 800ca38:	fb03 8a19 	mls	sl, r3, r9, r8
 800ca3c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800ca40:	f1be 0f09 	cmp.w	lr, #9
 800ca44:	d816      	bhi.n	800ca74 <_strtol_l.constprop.0+0xa4>
 800ca46:	4674      	mov	r4, lr
 800ca48:	42a3      	cmp	r3, r4
 800ca4a:	dd24      	ble.n	800ca96 <_strtol_l.constprop.0+0xc6>
 800ca4c:	f1bc 0f00 	cmp.w	ip, #0
 800ca50:	db1e      	blt.n	800ca90 <_strtol_l.constprop.0+0xc0>
 800ca52:	45b1      	cmp	r9, r6
 800ca54:	d31c      	bcc.n	800ca90 <_strtol_l.constprop.0+0xc0>
 800ca56:	d101      	bne.n	800ca5c <_strtol_l.constprop.0+0x8c>
 800ca58:	45a2      	cmp	sl, r4
 800ca5a:	db19      	blt.n	800ca90 <_strtol_l.constprop.0+0xc0>
 800ca5c:	fb06 4603 	mla	r6, r6, r3, r4
 800ca60:	f04f 0c01 	mov.w	ip, #1
 800ca64:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ca68:	e7e8      	b.n	800ca3c <_strtol_l.constprop.0+0x6c>
 800ca6a:	2c2b      	cmp	r4, #43	; 0x2b
 800ca6c:	bf04      	itt	eq
 800ca6e:	782c      	ldrbeq	r4, [r5, #0]
 800ca70:	1cb5      	addeq	r5, r6, #2
 800ca72:	e7ca      	b.n	800ca0a <_strtol_l.constprop.0+0x3a>
 800ca74:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800ca78:	f1be 0f19 	cmp.w	lr, #25
 800ca7c:	d801      	bhi.n	800ca82 <_strtol_l.constprop.0+0xb2>
 800ca7e:	3c37      	subs	r4, #55	; 0x37
 800ca80:	e7e2      	b.n	800ca48 <_strtol_l.constprop.0+0x78>
 800ca82:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ca86:	f1be 0f19 	cmp.w	lr, #25
 800ca8a:	d804      	bhi.n	800ca96 <_strtol_l.constprop.0+0xc6>
 800ca8c:	3c57      	subs	r4, #87	; 0x57
 800ca8e:	e7db      	b.n	800ca48 <_strtol_l.constprop.0+0x78>
 800ca90:	f04f 3cff 	mov.w	ip, #4294967295
 800ca94:	e7e6      	b.n	800ca64 <_strtol_l.constprop.0+0x94>
 800ca96:	f1bc 0f00 	cmp.w	ip, #0
 800ca9a:	da05      	bge.n	800caa8 <_strtol_l.constprop.0+0xd8>
 800ca9c:	2322      	movs	r3, #34	; 0x22
 800ca9e:	6003      	str	r3, [r0, #0]
 800caa0:	4646      	mov	r6, r8
 800caa2:	b942      	cbnz	r2, 800cab6 <_strtol_l.constprop.0+0xe6>
 800caa4:	4630      	mov	r0, r6
 800caa6:	e79e      	b.n	800c9e6 <_strtol_l.constprop.0+0x16>
 800caa8:	b107      	cbz	r7, 800caac <_strtol_l.constprop.0+0xdc>
 800caaa:	4276      	negs	r6, r6
 800caac:	2a00      	cmp	r2, #0
 800caae:	d0f9      	beq.n	800caa4 <_strtol_l.constprop.0+0xd4>
 800cab0:	f1bc 0f00 	cmp.w	ip, #0
 800cab4:	d000      	beq.n	800cab8 <_strtol_l.constprop.0+0xe8>
 800cab6:	1e69      	subs	r1, r5, #1
 800cab8:	6011      	str	r1, [r2, #0]
 800caba:	e7f3      	b.n	800caa4 <_strtol_l.constprop.0+0xd4>
 800cabc:	2430      	movs	r4, #48	; 0x30
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d1b1      	bne.n	800ca26 <_strtol_l.constprop.0+0x56>
 800cac2:	2308      	movs	r3, #8
 800cac4:	e7af      	b.n	800ca26 <_strtol_l.constprop.0+0x56>
 800cac6:	2c30      	cmp	r4, #48	; 0x30
 800cac8:	d0a5      	beq.n	800ca16 <_strtol_l.constprop.0+0x46>
 800caca:	230a      	movs	r3, #10
 800cacc:	e7ab      	b.n	800ca26 <_strtol_l.constprop.0+0x56>
 800cace:	bf00      	nop
 800cad0:	08022bb1 	.word	0x08022bb1

0800cad4 <_strtol_r>:
 800cad4:	f7ff bf7c 	b.w	800c9d0 <_strtol_l.constprop.0>

0800cad8 <_vsiprintf_r>:
 800cad8:	b500      	push	{lr}
 800cada:	b09b      	sub	sp, #108	; 0x6c
 800cadc:	9100      	str	r1, [sp, #0]
 800cade:	9104      	str	r1, [sp, #16]
 800cae0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cae4:	9105      	str	r1, [sp, #20]
 800cae6:	9102      	str	r1, [sp, #8]
 800cae8:	4905      	ldr	r1, [pc, #20]	; (800cb00 <_vsiprintf_r+0x28>)
 800caea:	9103      	str	r1, [sp, #12]
 800caec:	4669      	mov	r1, sp
 800caee:	f002 f83d 	bl	800eb6c <_svfiprintf_r>
 800caf2:	9b00      	ldr	r3, [sp, #0]
 800caf4:	2200      	movs	r2, #0
 800caf6:	701a      	strb	r2, [r3, #0]
 800caf8:	b01b      	add	sp, #108	; 0x6c
 800cafa:	f85d fb04 	ldr.w	pc, [sp], #4
 800cafe:	bf00      	nop
 800cb00:	ffff0208 	.word	0xffff0208

0800cb04 <vsiprintf>:
 800cb04:	4613      	mov	r3, r2
 800cb06:	460a      	mov	r2, r1
 800cb08:	4601      	mov	r1, r0
 800cb0a:	4802      	ldr	r0, [pc, #8]	; (800cb14 <vsiprintf+0x10>)
 800cb0c:	6800      	ldr	r0, [r0, #0]
 800cb0e:	f7ff bfe3 	b.w	800cad8 <_vsiprintf_r>
 800cb12:	bf00      	nop
 800cb14:	2000000c 	.word	0x2000000c

0800cb18 <quorem>:
 800cb18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb1c:	6903      	ldr	r3, [r0, #16]
 800cb1e:	690c      	ldr	r4, [r1, #16]
 800cb20:	42a3      	cmp	r3, r4
 800cb22:	4607      	mov	r7, r0
 800cb24:	f2c0 8081 	blt.w	800cc2a <quorem+0x112>
 800cb28:	3c01      	subs	r4, #1
 800cb2a:	f101 0814 	add.w	r8, r1, #20
 800cb2e:	f100 0514 	add.w	r5, r0, #20
 800cb32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb36:	9301      	str	r3, [sp, #4]
 800cb38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb40:	3301      	adds	r3, #1
 800cb42:	429a      	cmp	r2, r3
 800cb44:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cb48:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb4c:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb50:	d331      	bcc.n	800cbb6 <quorem+0x9e>
 800cb52:	f04f 0e00 	mov.w	lr, #0
 800cb56:	4640      	mov	r0, r8
 800cb58:	46ac      	mov	ip, r5
 800cb5a:	46f2      	mov	sl, lr
 800cb5c:	f850 2b04 	ldr.w	r2, [r0], #4
 800cb60:	b293      	uxth	r3, r2
 800cb62:	fb06 e303 	mla	r3, r6, r3, lr
 800cb66:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	ebaa 0303 	sub.w	r3, sl, r3
 800cb70:	f8dc a000 	ldr.w	sl, [ip]
 800cb74:	0c12      	lsrs	r2, r2, #16
 800cb76:	fa13 f38a 	uxtah	r3, r3, sl
 800cb7a:	fb06 e202 	mla	r2, r6, r2, lr
 800cb7e:	9300      	str	r3, [sp, #0]
 800cb80:	9b00      	ldr	r3, [sp, #0]
 800cb82:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cb86:	b292      	uxth	r2, r2
 800cb88:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800cb8c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cb90:	f8bd 3000 	ldrh.w	r3, [sp]
 800cb94:	4581      	cmp	r9, r0
 800cb96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb9a:	f84c 3b04 	str.w	r3, [ip], #4
 800cb9e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cba2:	d2db      	bcs.n	800cb5c <quorem+0x44>
 800cba4:	f855 300b 	ldr.w	r3, [r5, fp]
 800cba8:	b92b      	cbnz	r3, 800cbb6 <quorem+0x9e>
 800cbaa:	9b01      	ldr	r3, [sp, #4]
 800cbac:	3b04      	subs	r3, #4
 800cbae:	429d      	cmp	r5, r3
 800cbb0:	461a      	mov	r2, r3
 800cbb2:	d32e      	bcc.n	800cc12 <quorem+0xfa>
 800cbb4:	613c      	str	r4, [r7, #16]
 800cbb6:	4638      	mov	r0, r7
 800cbb8:	f001 fc90 	bl	800e4dc <__mcmp>
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	db24      	blt.n	800cc0a <quorem+0xf2>
 800cbc0:	3601      	adds	r6, #1
 800cbc2:	4628      	mov	r0, r5
 800cbc4:	f04f 0c00 	mov.w	ip, #0
 800cbc8:	f858 2b04 	ldr.w	r2, [r8], #4
 800cbcc:	f8d0 e000 	ldr.w	lr, [r0]
 800cbd0:	b293      	uxth	r3, r2
 800cbd2:	ebac 0303 	sub.w	r3, ip, r3
 800cbd6:	0c12      	lsrs	r2, r2, #16
 800cbd8:	fa13 f38e 	uxtah	r3, r3, lr
 800cbdc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cbe0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cbe4:	b29b      	uxth	r3, r3
 800cbe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbea:	45c1      	cmp	r9, r8
 800cbec:	f840 3b04 	str.w	r3, [r0], #4
 800cbf0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cbf4:	d2e8      	bcs.n	800cbc8 <quorem+0xb0>
 800cbf6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cbfa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cbfe:	b922      	cbnz	r2, 800cc0a <quorem+0xf2>
 800cc00:	3b04      	subs	r3, #4
 800cc02:	429d      	cmp	r5, r3
 800cc04:	461a      	mov	r2, r3
 800cc06:	d30a      	bcc.n	800cc1e <quorem+0x106>
 800cc08:	613c      	str	r4, [r7, #16]
 800cc0a:	4630      	mov	r0, r6
 800cc0c:	b003      	add	sp, #12
 800cc0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc12:	6812      	ldr	r2, [r2, #0]
 800cc14:	3b04      	subs	r3, #4
 800cc16:	2a00      	cmp	r2, #0
 800cc18:	d1cc      	bne.n	800cbb4 <quorem+0x9c>
 800cc1a:	3c01      	subs	r4, #1
 800cc1c:	e7c7      	b.n	800cbae <quorem+0x96>
 800cc1e:	6812      	ldr	r2, [r2, #0]
 800cc20:	3b04      	subs	r3, #4
 800cc22:	2a00      	cmp	r2, #0
 800cc24:	d1f0      	bne.n	800cc08 <quorem+0xf0>
 800cc26:	3c01      	subs	r4, #1
 800cc28:	e7eb      	b.n	800cc02 <quorem+0xea>
 800cc2a:	2000      	movs	r0, #0
 800cc2c:	e7ee      	b.n	800cc0c <quorem+0xf4>
	...

0800cc30 <_dtoa_r>:
 800cc30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc34:	ed2d 8b04 	vpush	{d8-d9}
 800cc38:	ec57 6b10 	vmov	r6, r7, d0
 800cc3c:	b093      	sub	sp, #76	; 0x4c
 800cc3e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cc40:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cc44:	9106      	str	r1, [sp, #24]
 800cc46:	ee10 aa10 	vmov	sl, s0
 800cc4a:	4604      	mov	r4, r0
 800cc4c:	9209      	str	r2, [sp, #36]	; 0x24
 800cc4e:	930c      	str	r3, [sp, #48]	; 0x30
 800cc50:	46bb      	mov	fp, r7
 800cc52:	b975      	cbnz	r5, 800cc72 <_dtoa_r+0x42>
 800cc54:	2010      	movs	r0, #16
 800cc56:	f001 f94d 	bl	800def4 <malloc>
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	6260      	str	r0, [r4, #36]	; 0x24
 800cc5e:	b920      	cbnz	r0, 800cc6a <_dtoa_r+0x3a>
 800cc60:	4ba7      	ldr	r3, [pc, #668]	; (800cf00 <_dtoa_r+0x2d0>)
 800cc62:	21ea      	movs	r1, #234	; 0xea
 800cc64:	48a7      	ldr	r0, [pc, #668]	; (800cf04 <_dtoa_r+0x2d4>)
 800cc66:	f002 f8bd 	bl	800ede4 <__assert_func>
 800cc6a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc6e:	6005      	str	r5, [r0, #0]
 800cc70:	60c5      	str	r5, [r0, #12]
 800cc72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc74:	6819      	ldr	r1, [r3, #0]
 800cc76:	b151      	cbz	r1, 800cc8e <_dtoa_r+0x5e>
 800cc78:	685a      	ldr	r2, [r3, #4]
 800cc7a:	604a      	str	r2, [r1, #4]
 800cc7c:	2301      	movs	r3, #1
 800cc7e:	4093      	lsls	r3, r2
 800cc80:	608b      	str	r3, [r1, #8]
 800cc82:	4620      	mov	r0, r4
 800cc84:	f001 f99e 	bl	800dfc4 <_Bfree>
 800cc88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	601a      	str	r2, [r3, #0]
 800cc8e:	1e3b      	subs	r3, r7, #0
 800cc90:	bfaa      	itet	ge
 800cc92:	2300      	movge	r3, #0
 800cc94:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800cc98:	f8c8 3000 	strge.w	r3, [r8]
 800cc9c:	4b9a      	ldr	r3, [pc, #616]	; (800cf08 <_dtoa_r+0x2d8>)
 800cc9e:	bfbc      	itt	lt
 800cca0:	2201      	movlt	r2, #1
 800cca2:	f8c8 2000 	strlt.w	r2, [r8]
 800cca6:	ea33 030b 	bics.w	r3, r3, fp
 800ccaa:	d11b      	bne.n	800cce4 <_dtoa_r+0xb4>
 800ccac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ccae:	f242 730f 	movw	r3, #9999	; 0x270f
 800ccb2:	6013      	str	r3, [r2, #0]
 800ccb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ccb8:	4333      	orrs	r3, r6
 800ccba:	f000 8592 	beq.w	800d7e2 <_dtoa_r+0xbb2>
 800ccbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccc0:	b963      	cbnz	r3, 800ccdc <_dtoa_r+0xac>
 800ccc2:	4b92      	ldr	r3, [pc, #584]	; (800cf0c <_dtoa_r+0x2dc>)
 800ccc4:	e022      	b.n	800cd0c <_dtoa_r+0xdc>
 800ccc6:	4b92      	ldr	r3, [pc, #584]	; (800cf10 <_dtoa_r+0x2e0>)
 800ccc8:	9301      	str	r3, [sp, #4]
 800ccca:	3308      	adds	r3, #8
 800cccc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ccce:	6013      	str	r3, [r2, #0]
 800ccd0:	9801      	ldr	r0, [sp, #4]
 800ccd2:	b013      	add	sp, #76	; 0x4c
 800ccd4:	ecbd 8b04 	vpop	{d8-d9}
 800ccd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccdc:	4b8b      	ldr	r3, [pc, #556]	; (800cf0c <_dtoa_r+0x2dc>)
 800ccde:	9301      	str	r3, [sp, #4]
 800cce0:	3303      	adds	r3, #3
 800cce2:	e7f3      	b.n	800cccc <_dtoa_r+0x9c>
 800cce4:	2200      	movs	r2, #0
 800cce6:	2300      	movs	r3, #0
 800cce8:	4650      	mov	r0, sl
 800ccea:	4659      	mov	r1, fp
 800ccec:	f7f3 feec 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccf0:	ec4b ab19 	vmov	d9, sl, fp
 800ccf4:	4680      	mov	r8, r0
 800ccf6:	b158      	cbz	r0, 800cd10 <_dtoa_r+0xe0>
 800ccf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ccfa:	2301      	movs	r3, #1
 800ccfc:	6013      	str	r3, [r2, #0]
 800ccfe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	f000 856b 	beq.w	800d7dc <_dtoa_r+0xbac>
 800cd06:	4883      	ldr	r0, [pc, #524]	; (800cf14 <_dtoa_r+0x2e4>)
 800cd08:	6018      	str	r0, [r3, #0]
 800cd0a:	1e43      	subs	r3, r0, #1
 800cd0c:	9301      	str	r3, [sp, #4]
 800cd0e:	e7df      	b.n	800ccd0 <_dtoa_r+0xa0>
 800cd10:	ec4b ab10 	vmov	d0, sl, fp
 800cd14:	aa10      	add	r2, sp, #64	; 0x40
 800cd16:	a911      	add	r1, sp, #68	; 0x44
 800cd18:	4620      	mov	r0, r4
 800cd1a:	f001 fd01 	bl	800e720 <__d2b>
 800cd1e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800cd22:	ee08 0a10 	vmov	s16, r0
 800cd26:	2d00      	cmp	r5, #0
 800cd28:	f000 8084 	beq.w	800ce34 <_dtoa_r+0x204>
 800cd2c:	ee19 3a90 	vmov	r3, s19
 800cd30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd34:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cd38:	4656      	mov	r6, sl
 800cd3a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cd3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd42:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800cd46:	4b74      	ldr	r3, [pc, #464]	; (800cf18 <_dtoa_r+0x2e8>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	4630      	mov	r0, r6
 800cd4c:	4639      	mov	r1, r7
 800cd4e:	f7f3 fa9b 	bl	8000288 <__aeabi_dsub>
 800cd52:	a365      	add	r3, pc, #404	; (adr r3, 800cee8 <_dtoa_r+0x2b8>)
 800cd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd58:	f7f3 fc4e 	bl	80005f8 <__aeabi_dmul>
 800cd5c:	a364      	add	r3, pc, #400	; (adr r3, 800cef0 <_dtoa_r+0x2c0>)
 800cd5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd62:	f7f3 fa93 	bl	800028c <__adddf3>
 800cd66:	4606      	mov	r6, r0
 800cd68:	4628      	mov	r0, r5
 800cd6a:	460f      	mov	r7, r1
 800cd6c:	f7f3 fbda 	bl	8000524 <__aeabi_i2d>
 800cd70:	a361      	add	r3, pc, #388	; (adr r3, 800cef8 <_dtoa_r+0x2c8>)
 800cd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd76:	f7f3 fc3f 	bl	80005f8 <__aeabi_dmul>
 800cd7a:	4602      	mov	r2, r0
 800cd7c:	460b      	mov	r3, r1
 800cd7e:	4630      	mov	r0, r6
 800cd80:	4639      	mov	r1, r7
 800cd82:	f7f3 fa83 	bl	800028c <__adddf3>
 800cd86:	4606      	mov	r6, r0
 800cd88:	460f      	mov	r7, r1
 800cd8a:	f7f3 fee5 	bl	8000b58 <__aeabi_d2iz>
 800cd8e:	2200      	movs	r2, #0
 800cd90:	9000      	str	r0, [sp, #0]
 800cd92:	2300      	movs	r3, #0
 800cd94:	4630      	mov	r0, r6
 800cd96:	4639      	mov	r1, r7
 800cd98:	f7f3 fea0 	bl	8000adc <__aeabi_dcmplt>
 800cd9c:	b150      	cbz	r0, 800cdb4 <_dtoa_r+0x184>
 800cd9e:	9800      	ldr	r0, [sp, #0]
 800cda0:	f7f3 fbc0 	bl	8000524 <__aeabi_i2d>
 800cda4:	4632      	mov	r2, r6
 800cda6:	463b      	mov	r3, r7
 800cda8:	f7f3 fe8e 	bl	8000ac8 <__aeabi_dcmpeq>
 800cdac:	b910      	cbnz	r0, 800cdb4 <_dtoa_r+0x184>
 800cdae:	9b00      	ldr	r3, [sp, #0]
 800cdb0:	3b01      	subs	r3, #1
 800cdb2:	9300      	str	r3, [sp, #0]
 800cdb4:	9b00      	ldr	r3, [sp, #0]
 800cdb6:	2b16      	cmp	r3, #22
 800cdb8:	d85a      	bhi.n	800ce70 <_dtoa_r+0x240>
 800cdba:	9a00      	ldr	r2, [sp, #0]
 800cdbc:	4b57      	ldr	r3, [pc, #348]	; (800cf1c <_dtoa_r+0x2ec>)
 800cdbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdc6:	ec51 0b19 	vmov	r0, r1, d9
 800cdca:	f7f3 fe87 	bl	8000adc <__aeabi_dcmplt>
 800cdce:	2800      	cmp	r0, #0
 800cdd0:	d050      	beq.n	800ce74 <_dtoa_r+0x244>
 800cdd2:	9b00      	ldr	r3, [sp, #0]
 800cdd4:	3b01      	subs	r3, #1
 800cdd6:	9300      	str	r3, [sp, #0]
 800cdd8:	2300      	movs	r3, #0
 800cdda:	930b      	str	r3, [sp, #44]	; 0x2c
 800cddc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cdde:	1b5d      	subs	r5, r3, r5
 800cde0:	1e6b      	subs	r3, r5, #1
 800cde2:	9305      	str	r3, [sp, #20]
 800cde4:	bf45      	ittet	mi
 800cde6:	f1c5 0301 	rsbmi	r3, r5, #1
 800cdea:	9304      	strmi	r3, [sp, #16]
 800cdec:	2300      	movpl	r3, #0
 800cdee:	2300      	movmi	r3, #0
 800cdf0:	bf4c      	ite	mi
 800cdf2:	9305      	strmi	r3, [sp, #20]
 800cdf4:	9304      	strpl	r3, [sp, #16]
 800cdf6:	9b00      	ldr	r3, [sp, #0]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	db3d      	blt.n	800ce78 <_dtoa_r+0x248>
 800cdfc:	9b05      	ldr	r3, [sp, #20]
 800cdfe:	9a00      	ldr	r2, [sp, #0]
 800ce00:	920a      	str	r2, [sp, #40]	; 0x28
 800ce02:	4413      	add	r3, r2
 800ce04:	9305      	str	r3, [sp, #20]
 800ce06:	2300      	movs	r3, #0
 800ce08:	9307      	str	r3, [sp, #28]
 800ce0a:	9b06      	ldr	r3, [sp, #24]
 800ce0c:	2b09      	cmp	r3, #9
 800ce0e:	f200 8089 	bhi.w	800cf24 <_dtoa_r+0x2f4>
 800ce12:	2b05      	cmp	r3, #5
 800ce14:	bfc4      	itt	gt
 800ce16:	3b04      	subgt	r3, #4
 800ce18:	9306      	strgt	r3, [sp, #24]
 800ce1a:	9b06      	ldr	r3, [sp, #24]
 800ce1c:	f1a3 0302 	sub.w	r3, r3, #2
 800ce20:	bfcc      	ite	gt
 800ce22:	2500      	movgt	r5, #0
 800ce24:	2501      	movle	r5, #1
 800ce26:	2b03      	cmp	r3, #3
 800ce28:	f200 8087 	bhi.w	800cf3a <_dtoa_r+0x30a>
 800ce2c:	e8df f003 	tbb	[pc, r3]
 800ce30:	59383a2d 	.word	0x59383a2d
 800ce34:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ce38:	441d      	add	r5, r3
 800ce3a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ce3e:	2b20      	cmp	r3, #32
 800ce40:	bfc1      	itttt	gt
 800ce42:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ce46:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ce4a:	fa0b f303 	lslgt.w	r3, fp, r3
 800ce4e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ce52:	bfda      	itte	le
 800ce54:	f1c3 0320 	rsble	r3, r3, #32
 800ce58:	fa06 f003 	lslle.w	r0, r6, r3
 800ce5c:	4318      	orrgt	r0, r3
 800ce5e:	f7f3 fb51 	bl	8000504 <__aeabi_ui2d>
 800ce62:	2301      	movs	r3, #1
 800ce64:	4606      	mov	r6, r0
 800ce66:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ce6a:	3d01      	subs	r5, #1
 800ce6c:	930e      	str	r3, [sp, #56]	; 0x38
 800ce6e:	e76a      	b.n	800cd46 <_dtoa_r+0x116>
 800ce70:	2301      	movs	r3, #1
 800ce72:	e7b2      	b.n	800cdda <_dtoa_r+0x1aa>
 800ce74:	900b      	str	r0, [sp, #44]	; 0x2c
 800ce76:	e7b1      	b.n	800cddc <_dtoa_r+0x1ac>
 800ce78:	9b04      	ldr	r3, [sp, #16]
 800ce7a:	9a00      	ldr	r2, [sp, #0]
 800ce7c:	1a9b      	subs	r3, r3, r2
 800ce7e:	9304      	str	r3, [sp, #16]
 800ce80:	4253      	negs	r3, r2
 800ce82:	9307      	str	r3, [sp, #28]
 800ce84:	2300      	movs	r3, #0
 800ce86:	930a      	str	r3, [sp, #40]	; 0x28
 800ce88:	e7bf      	b.n	800ce0a <_dtoa_r+0x1da>
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	9308      	str	r3, [sp, #32]
 800ce8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	dc55      	bgt.n	800cf40 <_dtoa_r+0x310>
 800ce94:	2301      	movs	r3, #1
 800ce96:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800ce9a:	461a      	mov	r2, r3
 800ce9c:	9209      	str	r2, [sp, #36]	; 0x24
 800ce9e:	e00c      	b.n	800ceba <_dtoa_r+0x28a>
 800cea0:	2301      	movs	r3, #1
 800cea2:	e7f3      	b.n	800ce8c <_dtoa_r+0x25c>
 800cea4:	2300      	movs	r3, #0
 800cea6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cea8:	9308      	str	r3, [sp, #32]
 800ceaa:	9b00      	ldr	r3, [sp, #0]
 800ceac:	4413      	add	r3, r2
 800ceae:	9302      	str	r3, [sp, #8]
 800ceb0:	3301      	adds	r3, #1
 800ceb2:	2b01      	cmp	r3, #1
 800ceb4:	9303      	str	r3, [sp, #12]
 800ceb6:	bfb8      	it	lt
 800ceb8:	2301      	movlt	r3, #1
 800ceba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cebc:	2200      	movs	r2, #0
 800cebe:	6042      	str	r2, [r0, #4]
 800cec0:	2204      	movs	r2, #4
 800cec2:	f102 0614 	add.w	r6, r2, #20
 800cec6:	429e      	cmp	r6, r3
 800cec8:	6841      	ldr	r1, [r0, #4]
 800ceca:	d93d      	bls.n	800cf48 <_dtoa_r+0x318>
 800cecc:	4620      	mov	r0, r4
 800cece:	f001 f839 	bl	800df44 <_Balloc>
 800ced2:	9001      	str	r0, [sp, #4]
 800ced4:	2800      	cmp	r0, #0
 800ced6:	d13b      	bne.n	800cf50 <_dtoa_r+0x320>
 800ced8:	4b11      	ldr	r3, [pc, #68]	; (800cf20 <_dtoa_r+0x2f0>)
 800ceda:	4602      	mov	r2, r0
 800cedc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cee0:	e6c0      	b.n	800cc64 <_dtoa_r+0x34>
 800cee2:	2301      	movs	r3, #1
 800cee4:	e7df      	b.n	800cea6 <_dtoa_r+0x276>
 800cee6:	bf00      	nop
 800cee8:	636f4361 	.word	0x636f4361
 800ceec:	3fd287a7 	.word	0x3fd287a7
 800cef0:	8b60c8b3 	.word	0x8b60c8b3
 800cef4:	3fc68a28 	.word	0x3fc68a28
 800cef8:	509f79fb 	.word	0x509f79fb
 800cefc:	3fd34413 	.word	0x3fd34413
 800cf00:	08022cbe 	.word	0x08022cbe
 800cf04:	08022cd5 	.word	0x08022cd5
 800cf08:	7ff00000 	.word	0x7ff00000
 800cf0c:	08022cba 	.word	0x08022cba
 800cf10:	08022cb1 	.word	0x08022cb1
 800cf14:	08022b35 	.word	0x08022b35
 800cf18:	3ff80000 	.word	0x3ff80000
 800cf1c:	08022e40 	.word	0x08022e40
 800cf20:	08022d30 	.word	0x08022d30
 800cf24:	2501      	movs	r5, #1
 800cf26:	2300      	movs	r3, #0
 800cf28:	9306      	str	r3, [sp, #24]
 800cf2a:	9508      	str	r5, [sp, #32]
 800cf2c:	f04f 33ff 	mov.w	r3, #4294967295
 800cf30:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cf34:	2200      	movs	r2, #0
 800cf36:	2312      	movs	r3, #18
 800cf38:	e7b0      	b.n	800ce9c <_dtoa_r+0x26c>
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	9308      	str	r3, [sp, #32]
 800cf3e:	e7f5      	b.n	800cf2c <_dtoa_r+0x2fc>
 800cf40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf42:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800cf46:	e7b8      	b.n	800ceba <_dtoa_r+0x28a>
 800cf48:	3101      	adds	r1, #1
 800cf4a:	6041      	str	r1, [r0, #4]
 800cf4c:	0052      	lsls	r2, r2, #1
 800cf4e:	e7b8      	b.n	800cec2 <_dtoa_r+0x292>
 800cf50:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf52:	9a01      	ldr	r2, [sp, #4]
 800cf54:	601a      	str	r2, [r3, #0]
 800cf56:	9b03      	ldr	r3, [sp, #12]
 800cf58:	2b0e      	cmp	r3, #14
 800cf5a:	f200 809d 	bhi.w	800d098 <_dtoa_r+0x468>
 800cf5e:	2d00      	cmp	r5, #0
 800cf60:	f000 809a 	beq.w	800d098 <_dtoa_r+0x468>
 800cf64:	9b00      	ldr	r3, [sp, #0]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	dd32      	ble.n	800cfd0 <_dtoa_r+0x3a0>
 800cf6a:	4ab7      	ldr	r2, [pc, #732]	; (800d248 <_dtoa_r+0x618>)
 800cf6c:	f003 030f 	and.w	r3, r3, #15
 800cf70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cf74:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cf78:	9b00      	ldr	r3, [sp, #0]
 800cf7a:	05d8      	lsls	r0, r3, #23
 800cf7c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800cf80:	d516      	bpl.n	800cfb0 <_dtoa_r+0x380>
 800cf82:	4bb2      	ldr	r3, [pc, #712]	; (800d24c <_dtoa_r+0x61c>)
 800cf84:	ec51 0b19 	vmov	r0, r1, d9
 800cf88:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf8c:	f7f3 fc5e 	bl	800084c <__aeabi_ddiv>
 800cf90:	f007 070f 	and.w	r7, r7, #15
 800cf94:	4682      	mov	sl, r0
 800cf96:	468b      	mov	fp, r1
 800cf98:	2503      	movs	r5, #3
 800cf9a:	4eac      	ldr	r6, [pc, #688]	; (800d24c <_dtoa_r+0x61c>)
 800cf9c:	b957      	cbnz	r7, 800cfb4 <_dtoa_r+0x384>
 800cf9e:	4642      	mov	r2, r8
 800cfa0:	464b      	mov	r3, r9
 800cfa2:	4650      	mov	r0, sl
 800cfa4:	4659      	mov	r1, fp
 800cfa6:	f7f3 fc51 	bl	800084c <__aeabi_ddiv>
 800cfaa:	4682      	mov	sl, r0
 800cfac:	468b      	mov	fp, r1
 800cfae:	e028      	b.n	800d002 <_dtoa_r+0x3d2>
 800cfb0:	2502      	movs	r5, #2
 800cfb2:	e7f2      	b.n	800cf9a <_dtoa_r+0x36a>
 800cfb4:	07f9      	lsls	r1, r7, #31
 800cfb6:	d508      	bpl.n	800cfca <_dtoa_r+0x39a>
 800cfb8:	4640      	mov	r0, r8
 800cfba:	4649      	mov	r1, r9
 800cfbc:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cfc0:	f7f3 fb1a 	bl	80005f8 <__aeabi_dmul>
 800cfc4:	3501      	adds	r5, #1
 800cfc6:	4680      	mov	r8, r0
 800cfc8:	4689      	mov	r9, r1
 800cfca:	107f      	asrs	r7, r7, #1
 800cfcc:	3608      	adds	r6, #8
 800cfce:	e7e5      	b.n	800cf9c <_dtoa_r+0x36c>
 800cfd0:	f000 809b 	beq.w	800d10a <_dtoa_r+0x4da>
 800cfd4:	9b00      	ldr	r3, [sp, #0]
 800cfd6:	4f9d      	ldr	r7, [pc, #628]	; (800d24c <_dtoa_r+0x61c>)
 800cfd8:	425e      	negs	r6, r3
 800cfda:	4b9b      	ldr	r3, [pc, #620]	; (800d248 <_dtoa_r+0x618>)
 800cfdc:	f006 020f 	and.w	r2, r6, #15
 800cfe0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cfe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe8:	ec51 0b19 	vmov	r0, r1, d9
 800cfec:	f7f3 fb04 	bl	80005f8 <__aeabi_dmul>
 800cff0:	1136      	asrs	r6, r6, #4
 800cff2:	4682      	mov	sl, r0
 800cff4:	468b      	mov	fp, r1
 800cff6:	2300      	movs	r3, #0
 800cff8:	2502      	movs	r5, #2
 800cffa:	2e00      	cmp	r6, #0
 800cffc:	d17a      	bne.n	800d0f4 <_dtoa_r+0x4c4>
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d1d3      	bne.n	800cfaa <_dtoa_r+0x37a>
 800d002:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d004:	2b00      	cmp	r3, #0
 800d006:	f000 8082 	beq.w	800d10e <_dtoa_r+0x4de>
 800d00a:	4b91      	ldr	r3, [pc, #580]	; (800d250 <_dtoa_r+0x620>)
 800d00c:	2200      	movs	r2, #0
 800d00e:	4650      	mov	r0, sl
 800d010:	4659      	mov	r1, fp
 800d012:	f7f3 fd63 	bl	8000adc <__aeabi_dcmplt>
 800d016:	2800      	cmp	r0, #0
 800d018:	d079      	beq.n	800d10e <_dtoa_r+0x4de>
 800d01a:	9b03      	ldr	r3, [sp, #12]
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d076      	beq.n	800d10e <_dtoa_r+0x4de>
 800d020:	9b02      	ldr	r3, [sp, #8]
 800d022:	2b00      	cmp	r3, #0
 800d024:	dd36      	ble.n	800d094 <_dtoa_r+0x464>
 800d026:	9b00      	ldr	r3, [sp, #0]
 800d028:	4650      	mov	r0, sl
 800d02a:	4659      	mov	r1, fp
 800d02c:	1e5f      	subs	r7, r3, #1
 800d02e:	2200      	movs	r2, #0
 800d030:	4b88      	ldr	r3, [pc, #544]	; (800d254 <_dtoa_r+0x624>)
 800d032:	f7f3 fae1 	bl	80005f8 <__aeabi_dmul>
 800d036:	9e02      	ldr	r6, [sp, #8]
 800d038:	4682      	mov	sl, r0
 800d03a:	468b      	mov	fp, r1
 800d03c:	3501      	adds	r5, #1
 800d03e:	4628      	mov	r0, r5
 800d040:	f7f3 fa70 	bl	8000524 <__aeabi_i2d>
 800d044:	4652      	mov	r2, sl
 800d046:	465b      	mov	r3, fp
 800d048:	f7f3 fad6 	bl	80005f8 <__aeabi_dmul>
 800d04c:	4b82      	ldr	r3, [pc, #520]	; (800d258 <_dtoa_r+0x628>)
 800d04e:	2200      	movs	r2, #0
 800d050:	f7f3 f91c 	bl	800028c <__adddf3>
 800d054:	46d0      	mov	r8, sl
 800d056:	46d9      	mov	r9, fp
 800d058:	4682      	mov	sl, r0
 800d05a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800d05e:	2e00      	cmp	r6, #0
 800d060:	d158      	bne.n	800d114 <_dtoa_r+0x4e4>
 800d062:	4b7e      	ldr	r3, [pc, #504]	; (800d25c <_dtoa_r+0x62c>)
 800d064:	2200      	movs	r2, #0
 800d066:	4640      	mov	r0, r8
 800d068:	4649      	mov	r1, r9
 800d06a:	f7f3 f90d 	bl	8000288 <__aeabi_dsub>
 800d06e:	4652      	mov	r2, sl
 800d070:	465b      	mov	r3, fp
 800d072:	4680      	mov	r8, r0
 800d074:	4689      	mov	r9, r1
 800d076:	f7f3 fd4f 	bl	8000b18 <__aeabi_dcmpgt>
 800d07a:	2800      	cmp	r0, #0
 800d07c:	f040 8295 	bne.w	800d5aa <_dtoa_r+0x97a>
 800d080:	4652      	mov	r2, sl
 800d082:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800d086:	4640      	mov	r0, r8
 800d088:	4649      	mov	r1, r9
 800d08a:	f7f3 fd27 	bl	8000adc <__aeabi_dcmplt>
 800d08e:	2800      	cmp	r0, #0
 800d090:	f040 8289 	bne.w	800d5a6 <_dtoa_r+0x976>
 800d094:	ec5b ab19 	vmov	sl, fp, d9
 800d098:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	f2c0 8148 	blt.w	800d330 <_dtoa_r+0x700>
 800d0a0:	9a00      	ldr	r2, [sp, #0]
 800d0a2:	2a0e      	cmp	r2, #14
 800d0a4:	f300 8144 	bgt.w	800d330 <_dtoa_r+0x700>
 800d0a8:	4b67      	ldr	r3, [pc, #412]	; (800d248 <_dtoa_r+0x618>)
 800d0aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d0ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d0b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	f280 80d5 	bge.w	800d264 <_dtoa_r+0x634>
 800d0ba:	9b03      	ldr	r3, [sp, #12]
 800d0bc:	2b00      	cmp	r3, #0
 800d0be:	f300 80d1 	bgt.w	800d264 <_dtoa_r+0x634>
 800d0c2:	f040 826f 	bne.w	800d5a4 <_dtoa_r+0x974>
 800d0c6:	4b65      	ldr	r3, [pc, #404]	; (800d25c <_dtoa_r+0x62c>)
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	4640      	mov	r0, r8
 800d0cc:	4649      	mov	r1, r9
 800d0ce:	f7f3 fa93 	bl	80005f8 <__aeabi_dmul>
 800d0d2:	4652      	mov	r2, sl
 800d0d4:	465b      	mov	r3, fp
 800d0d6:	f7f3 fd15 	bl	8000b04 <__aeabi_dcmpge>
 800d0da:	9e03      	ldr	r6, [sp, #12]
 800d0dc:	4637      	mov	r7, r6
 800d0de:	2800      	cmp	r0, #0
 800d0e0:	f040 8245 	bne.w	800d56e <_dtoa_r+0x93e>
 800d0e4:	9d01      	ldr	r5, [sp, #4]
 800d0e6:	2331      	movs	r3, #49	; 0x31
 800d0e8:	f805 3b01 	strb.w	r3, [r5], #1
 800d0ec:	9b00      	ldr	r3, [sp, #0]
 800d0ee:	3301      	adds	r3, #1
 800d0f0:	9300      	str	r3, [sp, #0]
 800d0f2:	e240      	b.n	800d576 <_dtoa_r+0x946>
 800d0f4:	07f2      	lsls	r2, r6, #31
 800d0f6:	d505      	bpl.n	800d104 <_dtoa_r+0x4d4>
 800d0f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d0fc:	f7f3 fa7c 	bl	80005f8 <__aeabi_dmul>
 800d100:	3501      	adds	r5, #1
 800d102:	2301      	movs	r3, #1
 800d104:	1076      	asrs	r6, r6, #1
 800d106:	3708      	adds	r7, #8
 800d108:	e777      	b.n	800cffa <_dtoa_r+0x3ca>
 800d10a:	2502      	movs	r5, #2
 800d10c:	e779      	b.n	800d002 <_dtoa_r+0x3d2>
 800d10e:	9f00      	ldr	r7, [sp, #0]
 800d110:	9e03      	ldr	r6, [sp, #12]
 800d112:	e794      	b.n	800d03e <_dtoa_r+0x40e>
 800d114:	9901      	ldr	r1, [sp, #4]
 800d116:	4b4c      	ldr	r3, [pc, #304]	; (800d248 <_dtoa_r+0x618>)
 800d118:	4431      	add	r1, r6
 800d11a:	910d      	str	r1, [sp, #52]	; 0x34
 800d11c:	9908      	ldr	r1, [sp, #32]
 800d11e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800d122:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d126:	2900      	cmp	r1, #0
 800d128:	d043      	beq.n	800d1b2 <_dtoa_r+0x582>
 800d12a:	494d      	ldr	r1, [pc, #308]	; (800d260 <_dtoa_r+0x630>)
 800d12c:	2000      	movs	r0, #0
 800d12e:	f7f3 fb8d 	bl	800084c <__aeabi_ddiv>
 800d132:	4652      	mov	r2, sl
 800d134:	465b      	mov	r3, fp
 800d136:	f7f3 f8a7 	bl	8000288 <__aeabi_dsub>
 800d13a:	9d01      	ldr	r5, [sp, #4]
 800d13c:	4682      	mov	sl, r0
 800d13e:	468b      	mov	fp, r1
 800d140:	4649      	mov	r1, r9
 800d142:	4640      	mov	r0, r8
 800d144:	f7f3 fd08 	bl	8000b58 <__aeabi_d2iz>
 800d148:	4606      	mov	r6, r0
 800d14a:	f7f3 f9eb 	bl	8000524 <__aeabi_i2d>
 800d14e:	4602      	mov	r2, r0
 800d150:	460b      	mov	r3, r1
 800d152:	4640      	mov	r0, r8
 800d154:	4649      	mov	r1, r9
 800d156:	f7f3 f897 	bl	8000288 <__aeabi_dsub>
 800d15a:	3630      	adds	r6, #48	; 0x30
 800d15c:	f805 6b01 	strb.w	r6, [r5], #1
 800d160:	4652      	mov	r2, sl
 800d162:	465b      	mov	r3, fp
 800d164:	4680      	mov	r8, r0
 800d166:	4689      	mov	r9, r1
 800d168:	f7f3 fcb8 	bl	8000adc <__aeabi_dcmplt>
 800d16c:	2800      	cmp	r0, #0
 800d16e:	d163      	bne.n	800d238 <_dtoa_r+0x608>
 800d170:	4642      	mov	r2, r8
 800d172:	464b      	mov	r3, r9
 800d174:	4936      	ldr	r1, [pc, #216]	; (800d250 <_dtoa_r+0x620>)
 800d176:	2000      	movs	r0, #0
 800d178:	f7f3 f886 	bl	8000288 <__aeabi_dsub>
 800d17c:	4652      	mov	r2, sl
 800d17e:	465b      	mov	r3, fp
 800d180:	f7f3 fcac 	bl	8000adc <__aeabi_dcmplt>
 800d184:	2800      	cmp	r0, #0
 800d186:	f040 80b5 	bne.w	800d2f4 <_dtoa_r+0x6c4>
 800d18a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d18c:	429d      	cmp	r5, r3
 800d18e:	d081      	beq.n	800d094 <_dtoa_r+0x464>
 800d190:	4b30      	ldr	r3, [pc, #192]	; (800d254 <_dtoa_r+0x624>)
 800d192:	2200      	movs	r2, #0
 800d194:	4650      	mov	r0, sl
 800d196:	4659      	mov	r1, fp
 800d198:	f7f3 fa2e 	bl	80005f8 <__aeabi_dmul>
 800d19c:	4b2d      	ldr	r3, [pc, #180]	; (800d254 <_dtoa_r+0x624>)
 800d19e:	4682      	mov	sl, r0
 800d1a0:	468b      	mov	fp, r1
 800d1a2:	4640      	mov	r0, r8
 800d1a4:	4649      	mov	r1, r9
 800d1a6:	2200      	movs	r2, #0
 800d1a8:	f7f3 fa26 	bl	80005f8 <__aeabi_dmul>
 800d1ac:	4680      	mov	r8, r0
 800d1ae:	4689      	mov	r9, r1
 800d1b0:	e7c6      	b.n	800d140 <_dtoa_r+0x510>
 800d1b2:	4650      	mov	r0, sl
 800d1b4:	4659      	mov	r1, fp
 800d1b6:	f7f3 fa1f 	bl	80005f8 <__aeabi_dmul>
 800d1ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d1bc:	9d01      	ldr	r5, [sp, #4]
 800d1be:	930f      	str	r3, [sp, #60]	; 0x3c
 800d1c0:	4682      	mov	sl, r0
 800d1c2:	468b      	mov	fp, r1
 800d1c4:	4649      	mov	r1, r9
 800d1c6:	4640      	mov	r0, r8
 800d1c8:	f7f3 fcc6 	bl	8000b58 <__aeabi_d2iz>
 800d1cc:	4606      	mov	r6, r0
 800d1ce:	f7f3 f9a9 	bl	8000524 <__aeabi_i2d>
 800d1d2:	3630      	adds	r6, #48	; 0x30
 800d1d4:	4602      	mov	r2, r0
 800d1d6:	460b      	mov	r3, r1
 800d1d8:	4640      	mov	r0, r8
 800d1da:	4649      	mov	r1, r9
 800d1dc:	f7f3 f854 	bl	8000288 <__aeabi_dsub>
 800d1e0:	f805 6b01 	strb.w	r6, [r5], #1
 800d1e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d1e6:	429d      	cmp	r5, r3
 800d1e8:	4680      	mov	r8, r0
 800d1ea:	4689      	mov	r9, r1
 800d1ec:	f04f 0200 	mov.w	r2, #0
 800d1f0:	d124      	bne.n	800d23c <_dtoa_r+0x60c>
 800d1f2:	4b1b      	ldr	r3, [pc, #108]	; (800d260 <_dtoa_r+0x630>)
 800d1f4:	4650      	mov	r0, sl
 800d1f6:	4659      	mov	r1, fp
 800d1f8:	f7f3 f848 	bl	800028c <__adddf3>
 800d1fc:	4602      	mov	r2, r0
 800d1fe:	460b      	mov	r3, r1
 800d200:	4640      	mov	r0, r8
 800d202:	4649      	mov	r1, r9
 800d204:	f7f3 fc88 	bl	8000b18 <__aeabi_dcmpgt>
 800d208:	2800      	cmp	r0, #0
 800d20a:	d173      	bne.n	800d2f4 <_dtoa_r+0x6c4>
 800d20c:	4652      	mov	r2, sl
 800d20e:	465b      	mov	r3, fp
 800d210:	4913      	ldr	r1, [pc, #76]	; (800d260 <_dtoa_r+0x630>)
 800d212:	2000      	movs	r0, #0
 800d214:	f7f3 f838 	bl	8000288 <__aeabi_dsub>
 800d218:	4602      	mov	r2, r0
 800d21a:	460b      	mov	r3, r1
 800d21c:	4640      	mov	r0, r8
 800d21e:	4649      	mov	r1, r9
 800d220:	f7f3 fc5c 	bl	8000adc <__aeabi_dcmplt>
 800d224:	2800      	cmp	r0, #0
 800d226:	f43f af35 	beq.w	800d094 <_dtoa_r+0x464>
 800d22a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800d22c:	1e6b      	subs	r3, r5, #1
 800d22e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d230:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d234:	2b30      	cmp	r3, #48	; 0x30
 800d236:	d0f8      	beq.n	800d22a <_dtoa_r+0x5fa>
 800d238:	9700      	str	r7, [sp, #0]
 800d23a:	e049      	b.n	800d2d0 <_dtoa_r+0x6a0>
 800d23c:	4b05      	ldr	r3, [pc, #20]	; (800d254 <_dtoa_r+0x624>)
 800d23e:	f7f3 f9db 	bl	80005f8 <__aeabi_dmul>
 800d242:	4680      	mov	r8, r0
 800d244:	4689      	mov	r9, r1
 800d246:	e7bd      	b.n	800d1c4 <_dtoa_r+0x594>
 800d248:	08022e40 	.word	0x08022e40
 800d24c:	08022e18 	.word	0x08022e18
 800d250:	3ff00000 	.word	0x3ff00000
 800d254:	40240000 	.word	0x40240000
 800d258:	401c0000 	.word	0x401c0000
 800d25c:	40140000 	.word	0x40140000
 800d260:	3fe00000 	.word	0x3fe00000
 800d264:	9d01      	ldr	r5, [sp, #4]
 800d266:	4656      	mov	r6, sl
 800d268:	465f      	mov	r7, fp
 800d26a:	4642      	mov	r2, r8
 800d26c:	464b      	mov	r3, r9
 800d26e:	4630      	mov	r0, r6
 800d270:	4639      	mov	r1, r7
 800d272:	f7f3 faeb 	bl	800084c <__aeabi_ddiv>
 800d276:	f7f3 fc6f 	bl	8000b58 <__aeabi_d2iz>
 800d27a:	4682      	mov	sl, r0
 800d27c:	f7f3 f952 	bl	8000524 <__aeabi_i2d>
 800d280:	4642      	mov	r2, r8
 800d282:	464b      	mov	r3, r9
 800d284:	f7f3 f9b8 	bl	80005f8 <__aeabi_dmul>
 800d288:	4602      	mov	r2, r0
 800d28a:	460b      	mov	r3, r1
 800d28c:	4630      	mov	r0, r6
 800d28e:	4639      	mov	r1, r7
 800d290:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800d294:	f7f2 fff8 	bl	8000288 <__aeabi_dsub>
 800d298:	f805 6b01 	strb.w	r6, [r5], #1
 800d29c:	9e01      	ldr	r6, [sp, #4]
 800d29e:	9f03      	ldr	r7, [sp, #12]
 800d2a0:	1bae      	subs	r6, r5, r6
 800d2a2:	42b7      	cmp	r7, r6
 800d2a4:	4602      	mov	r2, r0
 800d2a6:	460b      	mov	r3, r1
 800d2a8:	d135      	bne.n	800d316 <_dtoa_r+0x6e6>
 800d2aa:	f7f2 ffef 	bl	800028c <__adddf3>
 800d2ae:	4642      	mov	r2, r8
 800d2b0:	464b      	mov	r3, r9
 800d2b2:	4606      	mov	r6, r0
 800d2b4:	460f      	mov	r7, r1
 800d2b6:	f7f3 fc2f 	bl	8000b18 <__aeabi_dcmpgt>
 800d2ba:	b9d0      	cbnz	r0, 800d2f2 <_dtoa_r+0x6c2>
 800d2bc:	4642      	mov	r2, r8
 800d2be:	464b      	mov	r3, r9
 800d2c0:	4630      	mov	r0, r6
 800d2c2:	4639      	mov	r1, r7
 800d2c4:	f7f3 fc00 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2c8:	b110      	cbz	r0, 800d2d0 <_dtoa_r+0x6a0>
 800d2ca:	f01a 0f01 	tst.w	sl, #1
 800d2ce:	d110      	bne.n	800d2f2 <_dtoa_r+0x6c2>
 800d2d0:	4620      	mov	r0, r4
 800d2d2:	ee18 1a10 	vmov	r1, s16
 800d2d6:	f000 fe75 	bl	800dfc4 <_Bfree>
 800d2da:	2300      	movs	r3, #0
 800d2dc:	9800      	ldr	r0, [sp, #0]
 800d2de:	702b      	strb	r3, [r5, #0]
 800d2e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d2e2:	3001      	adds	r0, #1
 800d2e4:	6018      	str	r0, [r3, #0]
 800d2e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	f43f acf1 	beq.w	800ccd0 <_dtoa_r+0xa0>
 800d2ee:	601d      	str	r5, [r3, #0]
 800d2f0:	e4ee      	b.n	800ccd0 <_dtoa_r+0xa0>
 800d2f2:	9f00      	ldr	r7, [sp, #0]
 800d2f4:	462b      	mov	r3, r5
 800d2f6:	461d      	mov	r5, r3
 800d2f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d2fc:	2a39      	cmp	r2, #57	; 0x39
 800d2fe:	d106      	bne.n	800d30e <_dtoa_r+0x6de>
 800d300:	9a01      	ldr	r2, [sp, #4]
 800d302:	429a      	cmp	r2, r3
 800d304:	d1f7      	bne.n	800d2f6 <_dtoa_r+0x6c6>
 800d306:	9901      	ldr	r1, [sp, #4]
 800d308:	2230      	movs	r2, #48	; 0x30
 800d30a:	3701      	adds	r7, #1
 800d30c:	700a      	strb	r2, [r1, #0]
 800d30e:	781a      	ldrb	r2, [r3, #0]
 800d310:	3201      	adds	r2, #1
 800d312:	701a      	strb	r2, [r3, #0]
 800d314:	e790      	b.n	800d238 <_dtoa_r+0x608>
 800d316:	4ba6      	ldr	r3, [pc, #664]	; (800d5b0 <_dtoa_r+0x980>)
 800d318:	2200      	movs	r2, #0
 800d31a:	f7f3 f96d 	bl	80005f8 <__aeabi_dmul>
 800d31e:	2200      	movs	r2, #0
 800d320:	2300      	movs	r3, #0
 800d322:	4606      	mov	r6, r0
 800d324:	460f      	mov	r7, r1
 800d326:	f7f3 fbcf 	bl	8000ac8 <__aeabi_dcmpeq>
 800d32a:	2800      	cmp	r0, #0
 800d32c:	d09d      	beq.n	800d26a <_dtoa_r+0x63a>
 800d32e:	e7cf      	b.n	800d2d0 <_dtoa_r+0x6a0>
 800d330:	9a08      	ldr	r2, [sp, #32]
 800d332:	2a00      	cmp	r2, #0
 800d334:	f000 80d7 	beq.w	800d4e6 <_dtoa_r+0x8b6>
 800d338:	9a06      	ldr	r2, [sp, #24]
 800d33a:	2a01      	cmp	r2, #1
 800d33c:	f300 80ba 	bgt.w	800d4b4 <_dtoa_r+0x884>
 800d340:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d342:	2a00      	cmp	r2, #0
 800d344:	f000 80b2 	beq.w	800d4ac <_dtoa_r+0x87c>
 800d348:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d34c:	9e07      	ldr	r6, [sp, #28]
 800d34e:	9d04      	ldr	r5, [sp, #16]
 800d350:	9a04      	ldr	r2, [sp, #16]
 800d352:	441a      	add	r2, r3
 800d354:	9204      	str	r2, [sp, #16]
 800d356:	9a05      	ldr	r2, [sp, #20]
 800d358:	2101      	movs	r1, #1
 800d35a:	441a      	add	r2, r3
 800d35c:	4620      	mov	r0, r4
 800d35e:	9205      	str	r2, [sp, #20]
 800d360:	f000 ff32 	bl	800e1c8 <__i2b>
 800d364:	4607      	mov	r7, r0
 800d366:	2d00      	cmp	r5, #0
 800d368:	dd0c      	ble.n	800d384 <_dtoa_r+0x754>
 800d36a:	9b05      	ldr	r3, [sp, #20]
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	dd09      	ble.n	800d384 <_dtoa_r+0x754>
 800d370:	42ab      	cmp	r3, r5
 800d372:	9a04      	ldr	r2, [sp, #16]
 800d374:	bfa8      	it	ge
 800d376:	462b      	movge	r3, r5
 800d378:	1ad2      	subs	r2, r2, r3
 800d37a:	9204      	str	r2, [sp, #16]
 800d37c:	9a05      	ldr	r2, [sp, #20]
 800d37e:	1aed      	subs	r5, r5, r3
 800d380:	1ad3      	subs	r3, r2, r3
 800d382:	9305      	str	r3, [sp, #20]
 800d384:	9b07      	ldr	r3, [sp, #28]
 800d386:	b31b      	cbz	r3, 800d3d0 <_dtoa_r+0x7a0>
 800d388:	9b08      	ldr	r3, [sp, #32]
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	f000 80af 	beq.w	800d4ee <_dtoa_r+0x8be>
 800d390:	2e00      	cmp	r6, #0
 800d392:	dd13      	ble.n	800d3bc <_dtoa_r+0x78c>
 800d394:	4639      	mov	r1, r7
 800d396:	4632      	mov	r2, r6
 800d398:	4620      	mov	r0, r4
 800d39a:	f000 ffd5 	bl	800e348 <__pow5mult>
 800d39e:	ee18 2a10 	vmov	r2, s16
 800d3a2:	4601      	mov	r1, r0
 800d3a4:	4607      	mov	r7, r0
 800d3a6:	4620      	mov	r0, r4
 800d3a8:	f000 ff24 	bl	800e1f4 <__multiply>
 800d3ac:	ee18 1a10 	vmov	r1, s16
 800d3b0:	4680      	mov	r8, r0
 800d3b2:	4620      	mov	r0, r4
 800d3b4:	f000 fe06 	bl	800dfc4 <_Bfree>
 800d3b8:	ee08 8a10 	vmov	s16, r8
 800d3bc:	9b07      	ldr	r3, [sp, #28]
 800d3be:	1b9a      	subs	r2, r3, r6
 800d3c0:	d006      	beq.n	800d3d0 <_dtoa_r+0x7a0>
 800d3c2:	ee18 1a10 	vmov	r1, s16
 800d3c6:	4620      	mov	r0, r4
 800d3c8:	f000 ffbe 	bl	800e348 <__pow5mult>
 800d3cc:	ee08 0a10 	vmov	s16, r0
 800d3d0:	2101      	movs	r1, #1
 800d3d2:	4620      	mov	r0, r4
 800d3d4:	f000 fef8 	bl	800e1c8 <__i2b>
 800d3d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3da:	2b00      	cmp	r3, #0
 800d3dc:	4606      	mov	r6, r0
 800d3de:	f340 8088 	ble.w	800d4f2 <_dtoa_r+0x8c2>
 800d3e2:	461a      	mov	r2, r3
 800d3e4:	4601      	mov	r1, r0
 800d3e6:	4620      	mov	r0, r4
 800d3e8:	f000 ffae 	bl	800e348 <__pow5mult>
 800d3ec:	9b06      	ldr	r3, [sp, #24]
 800d3ee:	2b01      	cmp	r3, #1
 800d3f0:	4606      	mov	r6, r0
 800d3f2:	f340 8081 	ble.w	800d4f8 <_dtoa_r+0x8c8>
 800d3f6:	f04f 0800 	mov.w	r8, #0
 800d3fa:	6933      	ldr	r3, [r6, #16]
 800d3fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d400:	6918      	ldr	r0, [r3, #16]
 800d402:	f000 fe91 	bl	800e128 <__hi0bits>
 800d406:	f1c0 0020 	rsb	r0, r0, #32
 800d40a:	9b05      	ldr	r3, [sp, #20]
 800d40c:	4418      	add	r0, r3
 800d40e:	f010 001f 	ands.w	r0, r0, #31
 800d412:	f000 8092 	beq.w	800d53a <_dtoa_r+0x90a>
 800d416:	f1c0 0320 	rsb	r3, r0, #32
 800d41a:	2b04      	cmp	r3, #4
 800d41c:	f340 808a 	ble.w	800d534 <_dtoa_r+0x904>
 800d420:	f1c0 001c 	rsb	r0, r0, #28
 800d424:	9b04      	ldr	r3, [sp, #16]
 800d426:	4403      	add	r3, r0
 800d428:	9304      	str	r3, [sp, #16]
 800d42a:	9b05      	ldr	r3, [sp, #20]
 800d42c:	4403      	add	r3, r0
 800d42e:	4405      	add	r5, r0
 800d430:	9305      	str	r3, [sp, #20]
 800d432:	9b04      	ldr	r3, [sp, #16]
 800d434:	2b00      	cmp	r3, #0
 800d436:	dd07      	ble.n	800d448 <_dtoa_r+0x818>
 800d438:	ee18 1a10 	vmov	r1, s16
 800d43c:	461a      	mov	r2, r3
 800d43e:	4620      	mov	r0, r4
 800d440:	f000 ffdc 	bl	800e3fc <__lshift>
 800d444:	ee08 0a10 	vmov	s16, r0
 800d448:	9b05      	ldr	r3, [sp, #20]
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	dd05      	ble.n	800d45a <_dtoa_r+0x82a>
 800d44e:	4631      	mov	r1, r6
 800d450:	461a      	mov	r2, r3
 800d452:	4620      	mov	r0, r4
 800d454:	f000 ffd2 	bl	800e3fc <__lshift>
 800d458:	4606      	mov	r6, r0
 800d45a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d06e      	beq.n	800d53e <_dtoa_r+0x90e>
 800d460:	ee18 0a10 	vmov	r0, s16
 800d464:	4631      	mov	r1, r6
 800d466:	f001 f839 	bl	800e4dc <__mcmp>
 800d46a:	2800      	cmp	r0, #0
 800d46c:	da67      	bge.n	800d53e <_dtoa_r+0x90e>
 800d46e:	9b00      	ldr	r3, [sp, #0]
 800d470:	3b01      	subs	r3, #1
 800d472:	ee18 1a10 	vmov	r1, s16
 800d476:	9300      	str	r3, [sp, #0]
 800d478:	220a      	movs	r2, #10
 800d47a:	2300      	movs	r3, #0
 800d47c:	4620      	mov	r0, r4
 800d47e:	f000 fdc3 	bl	800e008 <__multadd>
 800d482:	9b08      	ldr	r3, [sp, #32]
 800d484:	ee08 0a10 	vmov	s16, r0
 800d488:	2b00      	cmp	r3, #0
 800d48a:	f000 81b1 	beq.w	800d7f0 <_dtoa_r+0xbc0>
 800d48e:	2300      	movs	r3, #0
 800d490:	4639      	mov	r1, r7
 800d492:	220a      	movs	r2, #10
 800d494:	4620      	mov	r0, r4
 800d496:	f000 fdb7 	bl	800e008 <__multadd>
 800d49a:	9b02      	ldr	r3, [sp, #8]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	4607      	mov	r7, r0
 800d4a0:	f300 808e 	bgt.w	800d5c0 <_dtoa_r+0x990>
 800d4a4:	9b06      	ldr	r3, [sp, #24]
 800d4a6:	2b02      	cmp	r3, #2
 800d4a8:	dc51      	bgt.n	800d54e <_dtoa_r+0x91e>
 800d4aa:	e089      	b.n	800d5c0 <_dtoa_r+0x990>
 800d4ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d4ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d4b2:	e74b      	b.n	800d34c <_dtoa_r+0x71c>
 800d4b4:	9b03      	ldr	r3, [sp, #12]
 800d4b6:	1e5e      	subs	r6, r3, #1
 800d4b8:	9b07      	ldr	r3, [sp, #28]
 800d4ba:	42b3      	cmp	r3, r6
 800d4bc:	bfbf      	itttt	lt
 800d4be:	9b07      	ldrlt	r3, [sp, #28]
 800d4c0:	9607      	strlt	r6, [sp, #28]
 800d4c2:	1af2      	sublt	r2, r6, r3
 800d4c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800d4c6:	bfb6      	itet	lt
 800d4c8:	189b      	addlt	r3, r3, r2
 800d4ca:	1b9e      	subge	r6, r3, r6
 800d4cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800d4ce:	9b03      	ldr	r3, [sp, #12]
 800d4d0:	bfb8      	it	lt
 800d4d2:	2600      	movlt	r6, #0
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	bfb7      	itett	lt
 800d4d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800d4dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800d4e0:	1a9d      	sublt	r5, r3, r2
 800d4e2:	2300      	movlt	r3, #0
 800d4e4:	e734      	b.n	800d350 <_dtoa_r+0x720>
 800d4e6:	9e07      	ldr	r6, [sp, #28]
 800d4e8:	9d04      	ldr	r5, [sp, #16]
 800d4ea:	9f08      	ldr	r7, [sp, #32]
 800d4ec:	e73b      	b.n	800d366 <_dtoa_r+0x736>
 800d4ee:	9a07      	ldr	r2, [sp, #28]
 800d4f0:	e767      	b.n	800d3c2 <_dtoa_r+0x792>
 800d4f2:	9b06      	ldr	r3, [sp, #24]
 800d4f4:	2b01      	cmp	r3, #1
 800d4f6:	dc18      	bgt.n	800d52a <_dtoa_r+0x8fa>
 800d4f8:	f1ba 0f00 	cmp.w	sl, #0
 800d4fc:	d115      	bne.n	800d52a <_dtoa_r+0x8fa>
 800d4fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d502:	b993      	cbnz	r3, 800d52a <_dtoa_r+0x8fa>
 800d504:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d508:	0d1b      	lsrs	r3, r3, #20
 800d50a:	051b      	lsls	r3, r3, #20
 800d50c:	b183      	cbz	r3, 800d530 <_dtoa_r+0x900>
 800d50e:	9b04      	ldr	r3, [sp, #16]
 800d510:	3301      	adds	r3, #1
 800d512:	9304      	str	r3, [sp, #16]
 800d514:	9b05      	ldr	r3, [sp, #20]
 800d516:	3301      	adds	r3, #1
 800d518:	9305      	str	r3, [sp, #20]
 800d51a:	f04f 0801 	mov.w	r8, #1
 800d51e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d520:	2b00      	cmp	r3, #0
 800d522:	f47f af6a 	bne.w	800d3fa <_dtoa_r+0x7ca>
 800d526:	2001      	movs	r0, #1
 800d528:	e76f      	b.n	800d40a <_dtoa_r+0x7da>
 800d52a:	f04f 0800 	mov.w	r8, #0
 800d52e:	e7f6      	b.n	800d51e <_dtoa_r+0x8ee>
 800d530:	4698      	mov	r8, r3
 800d532:	e7f4      	b.n	800d51e <_dtoa_r+0x8ee>
 800d534:	f43f af7d 	beq.w	800d432 <_dtoa_r+0x802>
 800d538:	4618      	mov	r0, r3
 800d53a:	301c      	adds	r0, #28
 800d53c:	e772      	b.n	800d424 <_dtoa_r+0x7f4>
 800d53e:	9b03      	ldr	r3, [sp, #12]
 800d540:	2b00      	cmp	r3, #0
 800d542:	dc37      	bgt.n	800d5b4 <_dtoa_r+0x984>
 800d544:	9b06      	ldr	r3, [sp, #24]
 800d546:	2b02      	cmp	r3, #2
 800d548:	dd34      	ble.n	800d5b4 <_dtoa_r+0x984>
 800d54a:	9b03      	ldr	r3, [sp, #12]
 800d54c:	9302      	str	r3, [sp, #8]
 800d54e:	9b02      	ldr	r3, [sp, #8]
 800d550:	b96b      	cbnz	r3, 800d56e <_dtoa_r+0x93e>
 800d552:	4631      	mov	r1, r6
 800d554:	2205      	movs	r2, #5
 800d556:	4620      	mov	r0, r4
 800d558:	f000 fd56 	bl	800e008 <__multadd>
 800d55c:	4601      	mov	r1, r0
 800d55e:	4606      	mov	r6, r0
 800d560:	ee18 0a10 	vmov	r0, s16
 800d564:	f000 ffba 	bl	800e4dc <__mcmp>
 800d568:	2800      	cmp	r0, #0
 800d56a:	f73f adbb 	bgt.w	800d0e4 <_dtoa_r+0x4b4>
 800d56e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d570:	9d01      	ldr	r5, [sp, #4]
 800d572:	43db      	mvns	r3, r3
 800d574:	9300      	str	r3, [sp, #0]
 800d576:	f04f 0800 	mov.w	r8, #0
 800d57a:	4631      	mov	r1, r6
 800d57c:	4620      	mov	r0, r4
 800d57e:	f000 fd21 	bl	800dfc4 <_Bfree>
 800d582:	2f00      	cmp	r7, #0
 800d584:	f43f aea4 	beq.w	800d2d0 <_dtoa_r+0x6a0>
 800d588:	f1b8 0f00 	cmp.w	r8, #0
 800d58c:	d005      	beq.n	800d59a <_dtoa_r+0x96a>
 800d58e:	45b8      	cmp	r8, r7
 800d590:	d003      	beq.n	800d59a <_dtoa_r+0x96a>
 800d592:	4641      	mov	r1, r8
 800d594:	4620      	mov	r0, r4
 800d596:	f000 fd15 	bl	800dfc4 <_Bfree>
 800d59a:	4639      	mov	r1, r7
 800d59c:	4620      	mov	r0, r4
 800d59e:	f000 fd11 	bl	800dfc4 <_Bfree>
 800d5a2:	e695      	b.n	800d2d0 <_dtoa_r+0x6a0>
 800d5a4:	2600      	movs	r6, #0
 800d5a6:	4637      	mov	r7, r6
 800d5a8:	e7e1      	b.n	800d56e <_dtoa_r+0x93e>
 800d5aa:	9700      	str	r7, [sp, #0]
 800d5ac:	4637      	mov	r7, r6
 800d5ae:	e599      	b.n	800d0e4 <_dtoa_r+0x4b4>
 800d5b0:	40240000 	.word	0x40240000
 800d5b4:	9b08      	ldr	r3, [sp, #32]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	f000 80ca 	beq.w	800d750 <_dtoa_r+0xb20>
 800d5bc:	9b03      	ldr	r3, [sp, #12]
 800d5be:	9302      	str	r3, [sp, #8]
 800d5c0:	2d00      	cmp	r5, #0
 800d5c2:	dd05      	ble.n	800d5d0 <_dtoa_r+0x9a0>
 800d5c4:	4639      	mov	r1, r7
 800d5c6:	462a      	mov	r2, r5
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	f000 ff17 	bl	800e3fc <__lshift>
 800d5ce:	4607      	mov	r7, r0
 800d5d0:	f1b8 0f00 	cmp.w	r8, #0
 800d5d4:	d05b      	beq.n	800d68e <_dtoa_r+0xa5e>
 800d5d6:	6879      	ldr	r1, [r7, #4]
 800d5d8:	4620      	mov	r0, r4
 800d5da:	f000 fcb3 	bl	800df44 <_Balloc>
 800d5de:	4605      	mov	r5, r0
 800d5e0:	b928      	cbnz	r0, 800d5ee <_dtoa_r+0x9be>
 800d5e2:	4b87      	ldr	r3, [pc, #540]	; (800d800 <_dtoa_r+0xbd0>)
 800d5e4:	4602      	mov	r2, r0
 800d5e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d5ea:	f7ff bb3b 	b.w	800cc64 <_dtoa_r+0x34>
 800d5ee:	693a      	ldr	r2, [r7, #16]
 800d5f0:	3202      	adds	r2, #2
 800d5f2:	0092      	lsls	r2, r2, #2
 800d5f4:	f107 010c 	add.w	r1, r7, #12
 800d5f8:	300c      	adds	r0, #12
 800d5fa:	f000 fc95 	bl	800df28 <memcpy>
 800d5fe:	2201      	movs	r2, #1
 800d600:	4629      	mov	r1, r5
 800d602:	4620      	mov	r0, r4
 800d604:	f000 fefa 	bl	800e3fc <__lshift>
 800d608:	9b01      	ldr	r3, [sp, #4]
 800d60a:	f103 0901 	add.w	r9, r3, #1
 800d60e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800d612:	4413      	add	r3, r2
 800d614:	9305      	str	r3, [sp, #20]
 800d616:	f00a 0301 	and.w	r3, sl, #1
 800d61a:	46b8      	mov	r8, r7
 800d61c:	9304      	str	r3, [sp, #16]
 800d61e:	4607      	mov	r7, r0
 800d620:	4631      	mov	r1, r6
 800d622:	ee18 0a10 	vmov	r0, s16
 800d626:	f7ff fa77 	bl	800cb18 <quorem>
 800d62a:	4641      	mov	r1, r8
 800d62c:	9002      	str	r0, [sp, #8]
 800d62e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d632:	ee18 0a10 	vmov	r0, s16
 800d636:	f000 ff51 	bl	800e4dc <__mcmp>
 800d63a:	463a      	mov	r2, r7
 800d63c:	9003      	str	r0, [sp, #12]
 800d63e:	4631      	mov	r1, r6
 800d640:	4620      	mov	r0, r4
 800d642:	f000 ff67 	bl	800e514 <__mdiff>
 800d646:	68c2      	ldr	r2, [r0, #12]
 800d648:	f109 3bff 	add.w	fp, r9, #4294967295
 800d64c:	4605      	mov	r5, r0
 800d64e:	bb02      	cbnz	r2, 800d692 <_dtoa_r+0xa62>
 800d650:	4601      	mov	r1, r0
 800d652:	ee18 0a10 	vmov	r0, s16
 800d656:	f000 ff41 	bl	800e4dc <__mcmp>
 800d65a:	4602      	mov	r2, r0
 800d65c:	4629      	mov	r1, r5
 800d65e:	4620      	mov	r0, r4
 800d660:	9207      	str	r2, [sp, #28]
 800d662:	f000 fcaf 	bl	800dfc4 <_Bfree>
 800d666:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800d66a:	ea43 0102 	orr.w	r1, r3, r2
 800d66e:	9b04      	ldr	r3, [sp, #16]
 800d670:	430b      	orrs	r3, r1
 800d672:	464d      	mov	r5, r9
 800d674:	d10f      	bne.n	800d696 <_dtoa_r+0xa66>
 800d676:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d67a:	d02a      	beq.n	800d6d2 <_dtoa_r+0xaa2>
 800d67c:	9b03      	ldr	r3, [sp, #12]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	dd02      	ble.n	800d688 <_dtoa_r+0xa58>
 800d682:	9b02      	ldr	r3, [sp, #8]
 800d684:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800d688:	f88b a000 	strb.w	sl, [fp]
 800d68c:	e775      	b.n	800d57a <_dtoa_r+0x94a>
 800d68e:	4638      	mov	r0, r7
 800d690:	e7ba      	b.n	800d608 <_dtoa_r+0x9d8>
 800d692:	2201      	movs	r2, #1
 800d694:	e7e2      	b.n	800d65c <_dtoa_r+0xa2c>
 800d696:	9b03      	ldr	r3, [sp, #12]
 800d698:	2b00      	cmp	r3, #0
 800d69a:	db04      	blt.n	800d6a6 <_dtoa_r+0xa76>
 800d69c:	9906      	ldr	r1, [sp, #24]
 800d69e:	430b      	orrs	r3, r1
 800d6a0:	9904      	ldr	r1, [sp, #16]
 800d6a2:	430b      	orrs	r3, r1
 800d6a4:	d122      	bne.n	800d6ec <_dtoa_r+0xabc>
 800d6a6:	2a00      	cmp	r2, #0
 800d6a8:	ddee      	ble.n	800d688 <_dtoa_r+0xa58>
 800d6aa:	ee18 1a10 	vmov	r1, s16
 800d6ae:	2201      	movs	r2, #1
 800d6b0:	4620      	mov	r0, r4
 800d6b2:	f000 fea3 	bl	800e3fc <__lshift>
 800d6b6:	4631      	mov	r1, r6
 800d6b8:	ee08 0a10 	vmov	s16, r0
 800d6bc:	f000 ff0e 	bl	800e4dc <__mcmp>
 800d6c0:	2800      	cmp	r0, #0
 800d6c2:	dc03      	bgt.n	800d6cc <_dtoa_r+0xa9c>
 800d6c4:	d1e0      	bne.n	800d688 <_dtoa_r+0xa58>
 800d6c6:	f01a 0f01 	tst.w	sl, #1
 800d6ca:	d0dd      	beq.n	800d688 <_dtoa_r+0xa58>
 800d6cc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d6d0:	d1d7      	bne.n	800d682 <_dtoa_r+0xa52>
 800d6d2:	2339      	movs	r3, #57	; 0x39
 800d6d4:	f88b 3000 	strb.w	r3, [fp]
 800d6d8:	462b      	mov	r3, r5
 800d6da:	461d      	mov	r5, r3
 800d6dc:	3b01      	subs	r3, #1
 800d6de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d6e2:	2a39      	cmp	r2, #57	; 0x39
 800d6e4:	d071      	beq.n	800d7ca <_dtoa_r+0xb9a>
 800d6e6:	3201      	adds	r2, #1
 800d6e8:	701a      	strb	r2, [r3, #0]
 800d6ea:	e746      	b.n	800d57a <_dtoa_r+0x94a>
 800d6ec:	2a00      	cmp	r2, #0
 800d6ee:	dd07      	ble.n	800d700 <_dtoa_r+0xad0>
 800d6f0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800d6f4:	d0ed      	beq.n	800d6d2 <_dtoa_r+0xaa2>
 800d6f6:	f10a 0301 	add.w	r3, sl, #1
 800d6fa:	f88b 3000 	strb.w	r3, [fp]
 800d6fe:	e73c      	b.n	800d57a <_dtoa_r+0x94a>
 800d700:	9b05      	ldr	r3, [sp, #20]
 800d702:	f809 ac01 	strb.w	sl, [r9, #-1]
 800d706:	4599      	cmp	r9, r3
 800d708:	d047      	beq.n	800d79a <_dtoa_r+0xb6a>
 800d70a:	ee18 1a10 	vmov	r1, s16
 800d70e:	2300      	movs	r3, #0
 800d710:	220a      	movs	r2, #10
 800d712:	4620      	mov	r0, r4
 800d714:	f000 fc78 	bl	800e008 <__multadd>
 800d718:	45b8      	cmp	r8, r7
 800d71a:	ee08 0a10 	vmov	s16, r0
 800d71e:	f04f 0300 	mov.w	r3, #0
 800d722:	f04f 020a 	mov.w	r2, #10
 800d726:	4641      	mov	r1, r8
 800d728:	4620      	mov	r0, r4
 800d72a:	d106      	bne.n	800d73a <_dtoa_r+0xb0a>
 800d72c:	f000 fc6c 	bl	800e008 <__multadd>
 800d730:	4680      	mov	r8, r0
 800d732:	4607      	mov	r7, r0
 800d734:	f109 0901 	add.w	r9, r9, #1
 800d738:	e772      	b.n	800d620 <_dtoa_r+0x9f0>
 800d73a:	f000 fc65 	bl	800e008 <__multadd>
 800d73e:	4639      	mov	r1, r7
 800d740:	4680      	mov	r8, r0
 800d742:	2300      	movs	r3, #0
 800d744:	220a      	movs	r2, #10
 800d746:	4620      	mov	r0, r4
 800d748:	f000 fc5e 	bl	800e008 <__multadd>
 800d74c:	4607      	mov	r7, r0
 800d74e:	e7f1      	b.n	800d734 <_dtoa_r+0xb04>
 800d750:	9b03      	ldr	r3, [sp, #12]
 800d752:	9302      	str	r3, [sp, #8]
 800d754:	9d01      	ldr	r5, [sp, #4]
 800d756:	ee18 0a10 	vmov	r0, s16
 800d75a:	4631      	mov	r1, r6
 800d75c:	f7ff f9dc 	bl	800cb18 <quorem>
 800d760:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800d764:	9b01      	ldr	r3, [sp, #4]
 800d766:	f805 ab01 	strb.w	sl, [r5], #1
 800d76a:	1aea      	subs	r2, r5, r3
 800d76c:	9b02      	ldr	r3, [sp, #8]
 800d76e:	4293      	cmp	r3, r2
 800d770:	dd09      	ble.n	800d786 <_dtoa_r+0xb56>
 800d772:	ee18 1a10 	vmov	r1, s16
 800d776:	2300      	movs	r3, #0
 800d778:	220a      	movs	r2, #10
 800d77a:	4620      	mov	r0, r4
 800d77c:	f000 fc44 	bl	800e008 <__multadd>
 800d780:	ee08 0a10 	vmov	s16, r0
 800d784:	e7e7      	b.n	800d756 <_dtoa_r+0xb26>
 800d786:	9b02      	ldr	r3, [sp, #8]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	bfc8      	it	gt
 800d78c:	461d      	movgt	r5, r3
 800d78e:	9b01      	ldr	r3, [sp, #4]
 800d790:	bfd8      	it	le
 800d792:	2501      	movle	r5, #1
 800d794:	441d      	add	r5, r3
 800d796:	f04f 0800 	mov.w	r8, #0
 800d79a:	ee18 1a10 	vmov	r1, s16
 800d79e:	2201      	movs	r2, #1
 800d7a0:	4620      	mov	r0, r4
 800d7a2:	f000 fe2b 	bl	800e3fc <__lshift>
 800d7a6:	4631      	mov	r1, r6
 800d7a8:	ee08 0a10 	vmov	s16, r0
 800d7ac:	f000 fe96 	bl	800e4dc <__mcmp>
 800d7b0:	2800      	cmp	r0, #0
 800d7b2:	dc91      	bgt.n	800d6d8 <_dtoa_r+0xaa8>
 800d7b4:	d102      	bne.n	800d7bc <_dtoa_r+0xb8c>
 800d7b6:	f01a 0f01 	tst.w	sl, #1
 800d7ba:	d18d      	bne.n	800d6d8 <_dtoa_r+0xaa8>
 800d7bc:	462b      	mov	r3, r5
 800d7be:	461d      	mov	r5, r3
 800d7c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7c4:	2a30      	cmp	r2, #48	; 0x30
 800d7c6:	d0fa      	beq.n	800d7be <_dtoa_r+0xb8e>
 800d7c8:	e6d7      	b.n	800d57a <_dtoa_r+0x94a>
 800d7ca:	9a01      	ldr	r2, [sp, #4]
 800d7cc:	429a      	cmp	r2, r3
 800d7ce:	d184      	bne.n	800d6da <_dtoa_r+0xaaa>
 800d7d0:	9b00      	ldr	r3, [sp, #0]
 800d7d2:	3301      	adds	r3, #1
 800d7d4:	9300      	str	r3, [sp, #0]
 800d7d6:	2331      	movs	r3, #49	; 0x31
 800d7d8:	7013      	strb	r3, [r2, #0]
 800d7da:	e6ce      	b.n	800d57a <_dtoa_r+0x94a>
 800d7dc:	4b09      	ldr	r3, [pc, #36]	; (800d804 <_dtoa_r+0xbd4>)
 800d7de:	f7ff ba95 	b.w	800cd0c <_dtoa_r+0xdc>
 800d7e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	f47f aa6e 	bne.w	800ccc6 <_dtoa_r+0x96>
 800d7ea:	4b07      	ldr	r3, [pc, #28]	; (800d808 <_dtoa_r+0xbd8>)
 800d7ec:	f7ff ba8e 	b.w	800cd0c <_dtoa_r+0xdc>
 800d7f0:	9b02      	ldr	r3, [sp, #8]
 800d7f2:	2b00      	cmp	r3, #0
 800d7f4:	dcae      	bgt.n	800d754 <_dtoa_r+0xb24>
 800d7f6:	9b06      	ldr	r3, [sp, #24]
 800d7f8:	2b02      	cmp	r3, #2
 800d7fa:	f73f aea8 	bgt.w	800d54e <_dtoa_r+0x91e>
 800d7fe:	e7a9      	b.n	800d754 <_dtoa_r+0xb24>
 800d800:	08022d30 	.word	0x08022d30
 800d804:	08022b34 	.word	0x08022b34
 800d808:	08022cb1 	.word	0x08022cb1

0800d80c <rshift>:
 800d80c:	6903      	ldr	r3, [r0, #16]
 800d80e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d812:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d816:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d81a:	f100 0414 	add.w	r4, r0, #20
 800d81e:	dd45      	ble.n	800d8ac <rshift+0xa0>
 800d820:	f011 011f 	ands.w	r1, r1, #31
 800d824:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d828:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d82c:	d10c      	bne.n	800d848 <rshift+0x3c>
 800d82e:	f100 0710 	add.w	r7, r0, #16
 800d832:	4629      	mov	r1, r5
 800d834:	42b1      	cmp	r1, r6
 800d836:	d334      	bcc.n	800d8a2 <rshift+0x96>
 800d838:	1a9b      	subs	r3, r3, r2
 800d83a:	009b      	lsls	r3, r3, #2
 800d83c:	1eea      	subs	r2, r5, #3
 800d83e:	4296      	cmp	r6, r2
 800d840:	bf38      	it	cc
 800d842:	2300      	movcc	r3, #0
 800d844:	4423      	add	r3, r4
 800d846:	e015      	b.n	800d874 <rshift+0x68>
 800d848:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d84c:	f1c1 0820 	rsb	r8, r1, #32
 800d850:	40cf      	lsrs	r7, r1
 800d852:	f105 0e04 	add.w	lr, r5, #4
 800d856:	46a1      	mov	r9, r4
 800d858:	4576      	cmp	r6, lr
 800d85a:	46f4      	mov	ip, lr
 800d85c:	d815      	bhi.n	800d88a <rshift+0x7e>
 800d85e:	1a9a      	subs	r2, r3, r2
 800d860:	0092      	lsls	r2, r2, #2
 800d862:	3a04      	subs	r2, #4
 800d864:	3501      	adds	r5, #1
 800d866:	42ae      	cmp	r6, r5
 800d868:	bf38      	it	cc
 800d86a:	2200      	movcc	r2, #0
 800d86c:	18a3      	adds	r3, r4, r2
 800d86e:	50a7      	str	r7, [r4, r2]
 800d870:	b107      	cbz	r7, 800d874 <rshift+0x68>
 800d872:	3304      	adds	r3, #4
 800d874:	1b1a      	subs	r2, r3, r4
 800d876:	42a3      	cmp	r3, r4
 800d878:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d87c:	bf08      	it	eq
 800d87e:	2300      	moveq	r3, #0
 800d880:	6102      	str	r2, [r0, #16]
 800d882:	bf08      	it	eq
 800d884:	6143      	streq	r3, [r0, #20]
 800d886:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d88a:	f8dc c000 	ldr.w	ip, [ip]
 800d88e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d892:	ea4c 0707 	orr.w	r7, ip, r7
 800d896:	f849 7b04 	str.w	r7, [r9], #4
 800d89a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d89e:	40cf      	lsrs	r7, r1
 800d8a0:	e7da      	b.n	800d858 <rshift+0x4c>
 800d8a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800d8a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800d8aa:	e7c3      	b.n	800d834 <rshift+0x28>
 800d8ac:	4623      	mov	r3, r4
 800d8ae:	e7e1      	b.n	800d874 <rshift+0x68>

0800d8b0 <__hexdig_fun>:
 800d8b0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d8b4:	2b09      	cmp	r3, #9
 800d8b6:	d802      	bhi.n	800d8be <__hexdig_fun+0xe>
 800d8b8:	3820      	subs	r0, #32
 800d8ba:	b2c0      	uxtb	r0, r0
 800d8bc:	4770      	bx	lr
 800d8be:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d8c2:	2b05      	cmp	r3, #5
 800d8c4:	d801      	bhi.n	800d8ca <__hexdig_fun+0x1a>
 800d8c6:	3847      	subs	r0, #71	; 0x47
 800d8c8:	e7f7      	b.n	800d8ba <__hexdig_fun+0xa>
 800d8ca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d8ce:	2b05      	cmp	r3, #5
 800d8d0:	d801      	bhi.n	800d8d6 <__hexdig_fun+0x26>
 800d8d2:	3827      	subs	r0, #39	; 0x27
 800d8d4:	e7f1      	b.n	800d8ba <__hexdig_fun+0xa>
 800d8d6:	2000      	movs	r0, #0
 800d8d8:	4770      	bx	lr
	...

0800d8dc <__gethex>:
 800d8dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8e0:	ed2d 8b02 	vpush	{d8}
 800d8e4:	b089      	sub	sp, #36	; 0x24
 800d8e6:	ee08 0a10 	vmov	s16, r0
 800d8ea:	9304      	str	r3, [sp, #16]
 800d8ec:	4bb4      	ldr	r3, [pc, #720]	; (800dbc0 <__gethex+0x2e4>)
 800d8ee:	681b      	ldr	r3, [r3, #0]
 800d8f0:	9301      	str	r3, [sp, #4]
 800d8f2:	4618      	mov	r0, r3
 800d8f4:	468b      	mov	fp, r1
 800d8f6:	4690      	mov	r8, r2
 800d8f8:	f7f2 fc6a 	bl	80001d0 <strlen>
 800d8fc:	9b01      	ldr	r3, [sp, #4]
 800d8fe:	f8db 2000 	ldr.w	r2, [fp]
 800d902:	4403      	add	r3, r0
 800d904:	4682      	mov	sl, r0
 800d906:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800d90a:	9305      	str	r3, [sp, #20]
 800d90c:	1c93      	adds	r3, r2, #2
 800d90e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d912:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d916:	32fe      	adds	r2, #254	; 0xfe
 800d918:	18d1      	adds	r1, r2, r3
 800d91a:	461f      	mov	r7, r3
 800d91c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800d920:	9100      	str	r1, [sp, #0]
 800d922:	2830      	cmp	r0, #48	; 0x30
 800d924:	d0f8      	beq.n	800d918 <__gethex+0x3c>
 800d926:	f7ff ffc3 	bl	800d8b0 <__hexdig_fun>
 800d92a:	4604      	mov	r4, r0
 800d92c:	2800      	cmp	r0, #0
 800d92e:	d13a      	bne.n	800d9a6 <__gethex+0xca>
 800d930:	9901      	ldr	r1, [sp, #4]
 800d932:	4652      	mov	r2, sl
 800d934:	4638      	mov	r0, r7
 800d936:	f001 fa33 	bl	800eda0 <strncmp>
 800d93a:	4605      	mov	r5, r0
 800d93c:	2800      	cmp	r0, #0
 800d93e:	d168      	bne.n	800da12 <__gethex+0x136>
 800d940:	f817 000a 	ldrb.w	r0, [r7, sl]
 800d944:	eb07 060a 	add.w	r6, r7, sl
 800d948:	f7ff ffb2 	bl	800d8b0 <__hexdig_fun>
 800d94c:	2800      	cmp	r0, #0
 800d94e:	d062      	beq.n	800da16 <__gethex+0x13a>
 800d950:	4633      	mov	r3, r6
 800d952:	7818      	ldrb	r0, [r3, #0]
 800d954:	2830      	cmp	r0, #48	; 0x30
 800d956:	461f      	mov	r7, r3
 800d958:	f103 0301 	add.w	r3, r3, #1
 800d95c:	d0f9      	beq.n	800d952 <__gethex+0x76>
 800d95e:	f7ff ffa7 	bl	800d8b0 <__hexdig_fun>
 800d962:	2301      	movs	r3, #1
 800d964:	fab0 f480 	clz	r4, r0
 800d968:	0964      	lsrs	r4, r4, #5
 800d96a:	4635      	mov	r5, r6
 800d96c:	9300      	str	r3, [sp, #0]
 800d96e:	463a      	mov	r2, r7
 800d970:	4616      	mov	r6, r2
 800d972:	3201      	adds	r2, #1
 800d974:	7830      	ldrb	r0, [r6, #0]
 800d976:	f7ff ff9b 	bl	800d8b0 <__hexdig_fun>
 800d97a:	2800      	cmp	r0, #0
 800d97c:	d1f8      	bne.n	800d970 <__gethex+0x94>
 800d97e:	9901      	ldr	r1, [sp, #4]
 800d980:	4652      	mov	r2, sl
 800d982:	4630      	mov	r0, r6
 800d984:	f001 fa0c 	bl	800eda0 <strncmp>
 800d988:	b980      	cbnz	r0, 800d9ac <__gethex+0xd0>
 800d98a:	b94d      	cbnz	r5, 800d9a0 <__gethex+0xc4>
 800d98c:	eb06 050a 	add.w	r5, r6, sl
 800d990:	462a      	mov	r2, r5
 800d992:	4616      	mov	r6, r2
 800d994:	3201      	adds	r2, #1
 800d996:	7830      	ldrb	r0, [r6, #0]
 800d998:	f7ff ff8a 	bl	800d8b0 <__hexdig_fun>
 800d99c:	2800      	cmp	r0, #0
 800d99e:	d1f8      	bne.n	800d992 <__gethex+0xb6>
 800d9a0:	1bad      	subs	r5, r5, r6
 800d9a2:	00ad      	lsls	r5, r5, #2
 800d9a4:	e004      	b.n	800d9b0 <__gethex+0xd4>
 800d9a6:	2400      	movs	r4, #0
 800d9a8:	4625      	mov	r5, r4
 800d9aa:	e7e0      	b.n	800d96e <__gethex+0x92>
 800d9ac:	2d00      	cmp	r5, #0
 800d9ae:	d1f7      	bne.n	800d9a0 <__gethex+0xc4>
 800d9b0:	7833      	ldrb	r3, [r6, #0]
 800d9b2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d9b6:	2b50      	cmp	r3, #80	; 0x50
 800d9b8:	d13b      	bne.n	800da32 <__gethex+0x156>
 800d9ba:	7873      	ldrb	r3, [r6, #1]
 800d9bc:	2b2b      	cmp	r3, #43	; 0x2b
 800d9be:	d02c      	beq.n	800da1a <__gethex+0x13e>
 800d9c0:	2b2d      	cmp	r3, #45	; 0x2d
 800d9c2:	d02e      	beq.n	800da22 <__gethex+0x146>
 800d9c4:	1c71      	adds	r1, r6, #1
 800d9c6:	f04f 0900 	mov.w	r9, #0
 800d9ca:	7808      	ldrb	r0, [r1, #0]
 800d9cc:	f7ff ff70 	bl	800d8b0 <__hexdig_fun>
 800d9d0:	1e43      	subs	r3, r0, #1
 800d9d2:	b2db      	uxtb	r3, r3
 800d9d4:	2b18      	cmp	r3, #24
 800d9d6:	d82c      	bhi.n	800da32 <__gethex+0x156>
 800d9d8:	f1a0 0210 	sub.w	r2, r0, #16
 800d9dc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d9e0:	f7ff ff66 	bl	800d8b0 <__hexdig_fun>
 800d9e4:	1e43      	subs	r3, r0, #1
 800d9e6:	b2db      	uxtb	r3, r3
 800d9e8:	2b18      	cmp	r3, #24
 800d9ea:	d91d      	bls.n	800da28 <__gethex+0x14c>
 800d9ec:	f1b9 0f00 	cmp.w	r9, #0
 800d9f0:	d000      	beq.n	800d9f4 <__gethex+0x118>
 800d9f2:	4252      	negs	r2, r2
 800d9f4:	4415      	add	r5, r2
 800d9f6:	f8cb 1000 	str.w	r1, [fp]
 800d9fa:	b1e4      	cbz	r4, 800da36 <__gethex+0x15a>
 800d9fc:	9b00      	ldr	r3, [sp, #0]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	bf14      	ite	ne
 800da02:	2700      	movne	r7, #0
 800da04:	2706      	moveq	r7, #6
 800da06:	4638      	mov	r0, r7
 800da08:	b009      	add	sp, #36	; 0x24
 800da0a:	ecbd 8b02 	vpop	{d8}
 800da0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da12:	463e      	mov	r6, r7
 800da14:	4625      	mov	r5, r4
 800da16:	2401      	movs	r4, #1
 800da18:	e7ca      	b.n	800d9b0 <__gethex+0xd4>
 800da1a:	f04f 0900 	mov.w	r9, #0
 800da1e:	1cb1      	adds	r1, r6, #2
 800da20:	e7d3      	b.n	800d9ca <__gethex+0xee>
 800da22:	f04f 0901 	mov.w	r9, #1
 800da26:	e7fa      	b.n	800da1e <__gethex+0x142>
 800da28:	230a      	movs	r3, #10
 800da2a:	fb03 0202 	mla	r2, r3, r2, r0
 800da2e:	3a10      	subs	r2, #16
 800da30:	e7d4      	b.n	800d9dc <__gethex+0x100>
 800da32:	4631      	mov	r1, r6
 800da34:	e7df      	b.n	800d9f6 <__gethex+0x11a>
 800da36:	1bf3      	subs	r3, r6, r7
 800da38:	3b01      	subs	r3, #1
 800da3a:	4621      	mov	r1, r4
 800da3c:	2b07      	cmp	r3, #7
 800da3e:	dc0b      	bgt.n	800da58 <__gethex+0x17c>
 800da40:	ee18 0a10 	vmov	r0, s16
 800da44:	f000 fa7e 	bl	800df44 <_Balloc>
 800da48:	4604      	mov	r4, r0
 800da4a:	b940      	cbnz	r0, 800da5e <__gethex+0x182>
 800da4c:	4b5d      	ldr	r3, [pc, #372]	; (800dbc4 <__gethex+0x2e8>)
 800da4e:	4602      	mov	r2, r0
 800da50:	21de      	movs	r1, #222	; 0xde
 800da52:	485d      	ldr	r0, [pc, #372]	; (800dbc8 <__gethex+0x2ec>)
 800da54:	f001 f9c6 	bl	800ede4 <__assert_func>
 800da58:	3101      	adds	r1, #1
 800da5a:	105b      	asrs	r3, r3, #1
 800da5c:	e7ee      	b.n	800da3c <__gethex+0x160>
 800da5e:	f100 0914 	add.w	r9, r0, #20
 800da62:	f04f 0b00 	mov.w	fp, #0
 800da66:	f1ca 0301 	rsb	r3, sl, #1
 800da6a:	f8cd 9008 	str.w	r9, [sp, #8]
 800da6e:	f8cd b000 	str.w	fp, [sp]
 800da72:	9306      	str	r3, [sp, #24]
 800da74:	42b7      	cmp	r7, r6
 800da76:	d340      	bcc.n	800dafa <__gethex+0x21e>
 800da78:	9802      	ldr	r0, [sp, #8]
 800da7a:	9b00      	ldr	r3, [sp, #0]
 800da7c:	f840 3b04 	str.w	r3, [r0], #4
 800da80:	eba0 0009 	sub.w	r0, r0, r9
 800da84:	1080      	asrs	r0, r0, #2
 800da86:	0146      	lsls	r6, r0, #5
 800da88:	6120      	str	r0, [r4, #16]
 800da8a:	4618      	mov	r0, r3
 800da8c:	f000 fb4c 	bl	800e128 <__hi0bits>
 800da90:	1a30      	subs	r0, r6, r0
 800da92:	f8d8 6000 	ldr.w	r6, [r8]
 800da96:	42b0      	cmp	r0, r6
 800da98:	dd63      	ble.n	800db62 <__gethex+0x286>
 800da9a:	1b87      	subs	r7, r0, r6
 800da9c:	4639      	mov	r1, r7
 800da9e:	4620      	mov	r0, r4
 800daa0:	f000 fef0 	bl	800e884 <__any_on>
 800daa4:	4682      	mov	sl, r0
 800daa6:	b1a8      	cbz	r0, 800dad4 <__gethex+0x1f8>
 800daa8:	1e7b      	subs	r3, r7, #1
 800daaa:	1159      	asrs	r1, r3, #5
 800daac:	f003 021f 	and.w	r2, r3, #31
 800dab0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dab4:	f04f 0a01 	mov.w	sl, #1
 800dab8:	fa0a f202 	lsl.w	r2, sl, r2
 800dabc:	420a      	tst	r2, r1
 800dabe:	d009      	beq.n	800dad4 <__gethex+0x1f8>
 800dac0:	4553      	cmp	r3, sl
 800dac2:	dd05      	ble.n	800dad0 <__gethex+0x1f4>
 800dac4:	1eb9      	subs	r1, r7, #2
 800dac6:	4620      	mov	r0, r4
 800dac8:	f000 fedc 	bl	800e884 <__any_on>
 800dacc:	2800      	cmp	r0, #0
 800dace:	d145      	bne.n	800db5c <__gethex+0x280>
 800dad0:	f04f 0a02 	mov.w	sl, #2
 800dad4:	4639      	mov	r1, r7
 800dad6:	4620      	mov	r0, r4
 800dad8:	f7ff fe98 	bl	800d80c <rshift>
 800dadc:	443d      	add	r5, r7
 800dade:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dae2:	42ab      	cmp	r3, r5
 800dae4:	da4c      	bge.n	800db80 <__gethex+0x2a4>
 800dae6:	ee18 0a10 	vmov	r0, s16
 800daea:	4621      	mov	r1, r4
 800daec:	f000 fa6a 	bl	800dfc4 <_Bfree>
 800daf0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800daf2:	2300      	movs	r3, #0
 800daf4:	6013      	str	r3, [r2, #0]
 800daf6:	27a3      	movs	r7, #163	; 0xa3
 800daf8:	e785      	b.n	800da06 <__gethex+0x12a>
 800dafa:	1e73      	subs	r3, r6, #1
 800dafc:	9a05      	ldr	r2, [sp, #20]
 800dafe:	9303      	str	r3, [sp, #12]
 800db00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800db04:	4293      	cmp	r3, r2
 800db06:	d019      	beq.n	800db3c <__gethex+0x260>
 800db08:	f1bb 0f20 	cmp.w	fp, #32
 800db0c:	d107      	bne.n	800db1e <__gethex+0x242>
 800db0e:	9b02      	ldr	r3, [sp, #8]
 800db10:	9a00      	ldr	r2, [sp, #0]
 800db12:	f843 2b04 	str.w	r2, [r3], #4
 800db16:	9302      	str	r3, [sp, #8]
 800db18:	2300      	movs	r3, #0
 800db1a:	9300      	str	r3, [sp, #0]
 800db1c:	469b      	mov	fp, r3
 800db1e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800db22:	f7ff fec5 	bl	800d8b0 <__hexdig_fun>
 800db26:	9b00      	ldr	r3, [sp, #0]
 800db28:	f000 000f 	and.w	r0, r0, #15
 800db2c:	fa00 f00b 	lsl.w	r0, r0, fp
 800db30:	4303      	orrs	r3, r0
 800db32:	9300      	str	r3, [sp, #0]
 800db34:	f10b 0b04 	add.w	fp, fp, #4
 800db38:	9b03      	ldr	r3, [sp, #12]
 800db3a:	e00d      	b.n	800db58 <__gethex+0x27c>
 800db3c:	9b03      	ldr	r3, [sp, #12]
 800db3e:	9a06      	ldr	r2, [sp, #24]
 800db40:	4413      	add	r3, r2
 800db42:	42bb      	cmp	r3, r7
 800db44:	d3e0      	bcc.n	800db08 <__gethex+0x22c>
 800db46:	4618      	mov	r0, r3
 800db48:	9901      	ldr	r1, [sp, #4]
 800db4a:	9307      	str	r3, [sp, #28]
 800db4c:	4652      	mov	r2, sl
 800db4e:	f001 f927 	bl	800eda0 <strncmp>
 800db52:	9b07      	ldr	r3, [sp, #28]
 800db54:	2800      	cmp	r0, #0
 800db56:	d1d7      	bne.n	800db08 <__gethex+0x22c>
 800db58:	461e      	mov	r6, r3
 800db5a:	e78b      	b.n	800da74 <__gethex+0x198>
 800db5c:	f04f 0a03 	mov.w	sl, #3
 800db60:	e7b8      	b.n	800dad4 <__gethex+0x1f8>
 800db62:	da0a      	bge.n	800db7a <__gethex+0x29e>
 800db64:	1a37      	subs	r7, r6, r0
 800db66:	4621      	mov	r1, r4
 800db68:	ee18 0a10 	vmov	r0, s16
 800db6c:	463a      	mov	r2, r7
 800db6e:	f000 fc45 	bl	800e3fc <__lshift>
 800db72:	1bed      	subs	r5, r5, r7
 800db74:	4604      	mov	r4, r0
 800db76:	f100 0914 	add.w	r9, r0, #20
 800db7a:	f04f 0a00 	mov.w	sl, #0
 800db7e:	e7ae      	b.n	800dade <__gethex+0x202>
 800db80:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800db84:	42a8      	cmp	r0, r5
 800db86:	dd72      	ble.n	800dc6e <__gethex+0x392>
 800db88:	1b45      	subs	r5, r0, r5
 800db8a:	42ae      	cmp	r6, r5
 800db8c:	dc36      	bgt.n	800dbfc <__gethex+0x320>
 800db8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800db92:	2b02      	cmp	r3, #2
 800db94:	d02a      	beq.n	800dbec <__gethex+0x310>
 800db96:	2b03      	cmp	r3, #3
 800db98:	d02c      	beq.n	800dbf4 <__gethex+0x318>
 800db9a:	2b01      	cmp	r3, #1
 800db9c:	d11c      	bne.n	800dbd8 <__gethex+0x2fc>
 800db9e:	42ae      	cmp	r6, r5
 800dba0:	d11a      	bne.n	800dbd8 <__gethex+0x2fc>
 800dba2:	2e01      	cmp	r6, #1
 800dba4:	d112      	bne.n	800dbcc <__gethex+0x2f0>
 800dba6:	9a04      	ldr	r2, [sp, #16]
 800dba8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800dbac:	6013      	str	r3, [r2, #0]
 800dbae:	2301      	movs	r3, #1
 800dbb0:	6123      	str	r3, [r4, #16]
 800dbb2:	f8c9 3000 	str.w	r3, [r9]
 800dbb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dbb8:	2762      	movs	r7, #98	; 0x62
 800dbba:	601c      	str	r4, [r3, #0]
 800dbbc:	e723      	b.n	800da06 <__gethex+0x12a>
 800dbbe:	bf00      	nop
 800dbc0:	08022da8 	.word	0x08022da8
 800dbc4:	08022d30 	.word	0x08022d30
 800dbc8:	08022d41 	.word	0x08022d41
 800dbcc:	1e71      	subs	r1, r6, #1
 800dbce:	4620      	mov	r0, r4
 800dbd0:	f000 fe58 	bl	800e884 <__any_on>
 800dbd4:	2800      	cmp	r0, #0
 800dbd6:	d1e6      	bne.n	800dba6 <__gethex+0x2ca>
 800dbd8:	ee18 0a10 	vmov	r0, s16
 800dbdc:	4621      	mov	r1, r4
 800dbde:	f000 f9f1 	bl	800dfc4 <_Bfree>
 800dbe2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dbe4:	2300      	movs	r3, #0
 800dbe6:	6013      	str	r3, [r2, #0]
 800dbe8:	2750      	movs	r7, #80	; 0x50
 800dbea:	e70c      	b.n	800da06 <__gethex+0x12a>
 800dbec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d1f2      	bne.n	800dbd8 <__gethex+0x2fc>
 800dbf2:	e7d8      	b.n	800dba6 <__gethex+0x2ca>
 800dbf4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d1d5      	bne.n	800dba6 <__gethex+0x2ca>
 800dbfa:	e7ed      	b.n	800dbd8 <__gethex+0x2fc>
 800dbfc:	1e6f      	subs	r7, r5, #1
 800dbfe:	f1ba 0f00 	cmp.w	sl, #0
 800dc02:	d131      	bne.n	800dc68 <__gethex+0x38c>
 800dc04:	b127      	cbz	r7, 800dc10 <__gethex+0x334>
 800dc06:	4639      	mov	r1, r7
 800dc08:	4620      	mov	r0, r4
 800dc0a:	f000 fe3b 	bl	800e884 <__any_on>
 800dc0e:	4682      	mov	sl, r0
 800dc10:	117b      	asrs	r3, r7, #5
 800dc12:	2101      	movs	r1, #1
 800dc14:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800dc18:	f007 071f 	and.w	r7, r7, #31
 800dc1c:	fa01 f707 	lsl.w	r7, r1, r7
 800dc20:	421f      	tst	r7, r3
 800dc22:	4629      	mov	r1, r5
 800dc24:	4620      	mov	r0, r4
 800dc26:	bf18      	it	ne
 800dc28:	f04a 0a02 	orrne.w	sl, sl, #2
 800dc2c:	1b76      	subs	r6, r6, r5
 800dc2e:	f7ff fded 	bl	800d80c <rshift>
 800dc32:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800dc36:	2702      	movs	r7, #2
 800dc38:	f1ba 0f00 	cmp.w	sl, #0
 800dc3c:	d048      	beq.n	800dcd0 <__gethex+0x3f4>
 800dc3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dc42:	2b02      	cmp	r3, #2
 800dc44:	d015      	beq.n	800dc72 <__gethex+0x396>
 800dc46:	2b03      	cmp	r3, #3
 800dc48:	d017      	beq.n	800dc7a <__gethex+0x39e>
 800dc4a:	2b01      	cmp	r3, #1
 800dc4c:	d109      	bne.n	800dc62 <__gethex+0x386>
 800dc4e:	f01a 0f02 	tst.w	sl, #2
 800dc52:	d006      	beq.n	800dc62 <__gethex+0x386>
 800dc54:	f8d9 0000 	ldr.w	r0, [r9]
 800dc58:	ea4a 0a00 	orr.w	sl, sl, r0
 800dc5c:	f01a 0f01 	tst.w	sl, #1
 800dc60:	d10e      	bne.n	800dc80 <__gethex+0x3a4>
 800dc62:	f047 0710 	orr.w	r7, r7, #16
 800dc66:	e033      	b.n	800dcd0 <__gethex+0x3f4>
 800dc68:	f04f 0a01 	mov.w	sl, #1
 800dc6c:	e7d0      	b.n	800dc10 <__gethex+0x334>
 800dc6e:	2701      	movs	r7, #1
 800dc70:	e7e2      	b.n	800dc38 <__gethex+0x35c>
 800dc72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc74:	f1c3 0301 	rsb	r3, r3, #1
 800dc78:	9315      	str	r3, [sp, #84]	; 0x54
 800dc7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	d0f0      	beq.n	800dc62 <__gethex+0x386>
 800dc80:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800dc84:	f104 0314 	add.w	r3, r4, #20
 800dc88:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800dc8c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800dc90:	f04f 0c00 	mov.w	ip, #0
 800dc94:	4618      	mov	r0, r3
 800dc96:	f853 2b04 	ldr.w	r2, [r3], #4
 800dc9a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800dc9e:	d01c      	beq.n	800dcda <__gethex+0x3fe>
 800dca0:	3201      	adds	r2, #1
 800dca2:	6002      	str	r2, [r0, #0]
 800dca4:	2f02      	cmp	r7, #2
 800dca6:	f104 0314 	add.w	r3, r4, #20
 800dcaa:	d13f      	bne.n	800dd2c <__gethex+0x450>
 800dcac:	f8d8 2000 	ldr.w	r2, [r8]
 800dcb0:	3a01      	subs	r2, #1
 800dcb2:	42b2      	cmp	r2, r6
 800dcb4:	d10a      	bne.n	800dccc <__gethex+0x3f0>
 800dcb6:	1171      	asrs	r1, r6, #5
 800dcb8:	2201      	movs	r2, #1
 800dcba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dcbe:	f006 061f 	and.w	r6, r6, #31
 800dcc2:	fa02 f606 	lsl.w	r6, r2, r6
 800dcc6:	421e      	tst	r6, r3
 800dcc8:	bf18      	it	ne
 800dcca:	4617      	movne	r7, r2
 800dccc:	f047 0720 	orr.w	r7, r7, #32
 800dcd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800dcd2:	601c      	str	r4, [r3, #0]
 800dcd4:	9b04      	ldr	r3, [sp, #16]
 800dcd6:	601d      	str	r5, [r3, #0]
 800dcd8:	e695      	b.n	800da06 <__gethex+0x12a>
 800dcda:	4299      	cmp	r1, r3
 800dcdc:	f843 cc04 	str.w	ip, [r3, #-4]
 800dce0:	d8d8      	bhi.n	800dc94 <__gethex+0x3b8>
 800dce2:	68a3      	ldr	r3, [r4, #8]
 800dce4:	459b      	cmp	fp, r3
 800dce6:	db19      	blt.n	800dd1c <__gethex+0x440>
 800dce8:	6861      	ldr	r1, [r4, #4]
 800dcea:	ee18 0a10 	vmov	r0, s16
 800dcee:	3101      	adds	r1, #1
 800dcf0:	f000 f928 	bl	800df44 <_Balloc>
 800dcf4:	4681      	mov	r9, r0
 800dcf6:	b918      	cbnz	r0, 800dd00 <__gethex+0x424>
 800dcf8:	4b1a      	ldr	r3, [pc, #104]	; (800dd64 <__gethex+0x488>)
 800dcfa:	4602      	mov	r2, r0
 800dcfc:	2184      	movs	r1, #132	; 0x84
 800dcfe:	e6a8      	b.n	800da52 <__gethex+0x176>
 800dd00:	6922      	ldr	r2, [r4, #16]
 800dd02:	3202      	adds	r2, #2
 800dd04:	f104 010c 	add.w	r1, r4, #12
 800dd08:	0092      	lsls	r2, r2, #2
 800dd0a:	300c      	adds	r0, #12
 800dd0c:	f000 f90c 	bl	800df28 <memcpy>
 800dd10:	4621      	mov	r1, r4
 800dd12:	ee18 0a10 	vmov	r0, s16
 800dd16:	f000 f955 	bl	800dfc4 <_Bfree>
 800dd1a:	464c      	mov	r4, r9
 800dd1c:	6923      	ldr	r3, [r4, #16]
 800dd1e:	1c5a      	adds	r2, r3, #1
 800dd20:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dd24:	6122      	str	r2, [r4, #16]
 800dd26:	2201      	movs	r2, #1
 800dd28:	615a      	str	r2, [r3, #20]
 800dd2a:	e7bb      	b.n	800dca4 <__gethex+0x3c8>
 800dd2c:	6922      	ldr	r2, [r4, #16]
 800dd2e:	455a      	cmp	r2, fp
 800dd30:	dd0b      	ble.n	800dd4a <__gethex+0x46e>
 800dd32:	2101      	movs	r1, #1
 800dd34:	4620      	mov	r0, r4
 800dd36:	f7ff fd69 	bl	800d80c <rshift>
 800dd3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dd3e:	3501      	adds	r5, #1
 800dd40:	42ab      	cmp	r3, r5
 800dd42:	f6ff aed0 	blt.w	800dae6 <__gethex+0x20a>
 800dd46:	2701      	movs	r7, #1
 800dd48:	e7c0      	b.n	800dccc <__gethex+0x3f0>
 800dd4a:	f016 061f 	ands.w	r6, r6, #31
 800dd4e:	d0fa      	beq.n	800dd46 <__gethex+0x46a>
 800dd50:	4453      	add	r3, sl
 800dd52:	f1c6 0620 	rsb	r6, r6, #32
 800dd56:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800dd5a:	f000 f9e5 	bl	800e128 <__hi0bits>
 800dd5e:	42b0      	cmp	r0, r6
 800dd60:	dbe7      	blt.n	800dd32 <__gethex+0x456>
 800dd62:	e7f0      	b.n	800dd46 <__gethex+0x46a>
 800dd64:	08022d30 	.word	0x08022d30

0800dd68 <L_shift>:
 800dd68:	f1c2 0208 	rsb	r2, r2, #8
 800dd6c:	0092      	lsls	r2, r2, #2
 800dd6e:	b570      	push	{r4, r5, r6, lr}
 800dd70:	f1c2 0620 	rsb	r6, r2, #32
 800dd74:	6843      	ldr	r3, [r0, #4]
 800dd76:	6804      	ldr	r4, [r0, #0]
 800dd78:	fa03 f506 	lsl.w	r5, r3, r6
 800dd7c:	432c      	orrs	r4, r5
 800dd7e:	40d3      	lsrs	r3, r2
 800dd80:	6004      	str	r4, [r0, #0]
 800dd82:	f840 3f04 	str.w	r3, [r0, #4]!
 800dd86:	4288      	cmp	r0, r1
 800dd88:	d3f4      	bcc.n	800dd74 <L_shift+0xc>
 800dd8a:	bd70      	pop	{r4, r5, r6, pc}

0800dd8c <__match>:
 800dd8c:	b530      	push	{r4, r5, lr}
 800dd8e:	6803      	ldr	r3, [r0, #0]
 800dd90:	3301      	adds	r3, #1
 800dd92:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd96:	b914      	cbnz	r4, 800dd9e <__match+0x12>
 800dd98:	6003      	str	r3, [r0, #0]
 800dd9a:	2001      	movs	r0, #1
 800dd9c:	bd30      	pop	{r4, r5, pc}
 800dd9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dda2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dda6:	2d19      	cmp	r5, #25
 800dda8:	bf98      	it	ls
 800ddaa:	3220      	addls	r2, #32
 800ddac:	42a2      	cmp	r2, r4
 800ddae:	d0f0      	beq.n	800dd92 <__match+0x6>
 800ddb0:	2000      	movs	r0, #0
 800ddb2:	e7f3      	b.n	800dd9c <__match+0x10>

0800ddb4 <__hexnan>:
 800ddb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddb8:	680b      	ldr	r3, [r1, #0]
 800ddba:	115e      	asrs	r6, r3, #5
 800ddbc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ddc0:	f013 031f 	ands.w	r3, r3, #31
 800ddc4:	b087      	sub	sp, #28
 800ddc6:	bf18      	it	ne
 800ddc8:	3604      	addne	r6, #4
 800ddca:	2500      	movs	r5, #0
 800ddcc:	1f37      	subs	r7, r6, #4
 800ddce:	4690      	mov	r8, r2
 800ddd0:	6802      	ldr	r2, [r0, #0]
 800ddd2:	9301      	str	r3, [sp, #4]
 800ddd4:	4682      	mov	sl, r0
 800ddd6:	f846 5c04 	str.w	r5, [r6, #-4]
 800ddda:	46b9      	mov	r9, r7
 800dddc:	463c      	mov	r4, r7
 800ddde:	9502      	str	r5, [sp, #8]
 800dde0:	46ab      	mov	fp, r5
 800dde2:	7851      	ldrb	r1, [r2, #1]
 800dde4:	1c53      	adds	r3, r2, #1
 800dde6:	9303      	str	r3, [sp, #12]
 800dde8:	b341      	cbz	r1, 800de3c <__hexnan+0x88>
 800ddea:	4608      	mov	r0, r1
 800ddec:	9205      	str	r2, [sp, #20]
 800ddee:	9104      	str	r1, [sp, #16]
 800ddf0:	f7ff fd5e 	bl	800d8b0 <__hexdig_fun>
 800ddf4:	2800      	cmp	r0, #0
 800ddf6:	d14f      	bne.n	800de98 <__hexnan+0xe4>
 800ddf8:	9904      	ldr	r1, [sp, #16]
 800ddfa:	9a05      	ldr	r2, [sp, #20]
 800ddfc:	2920      	cmp	r1, #32
 800ddfe:	d818      	bhi.n	800de32 <__hexnan+0x7e>
 800de00:	9b02      	ldr	r3, [sp, #8]
 800de02:	459b      	cmp	fp, r3
 800de04:	dd13      	ble.n	800de2e <__hexnan+0x7a>
 800de06:	454c      	cmp	r4, r9
 800de08:	d206      	bcs.n	800de18 <__hexnan+0x64>
 800de0a:	2d07      	cmp	r5, #7
 800de0c:	dc04      	bgt.n	800de18 <__hexnan+0x64>
 800de0e:	462a      	mov	r2, r5
 800de10:	4649      	mov	r1, r9
 800de12:	4620      	mov	r0, r4
 800de14:	f7ff ffa8 	bl	800dd68 <L_shift>
 800de18:	4544      	cmp	r4, r8
 800de1a:	d950      	bls.n	800debe <__hexnan+0x10a>
 800de1c:	2300      	movs	r3, #0
 800de1e:	f1a4 0904 	sub.w	r9, r4, #4
 800de22:	f844 3c04 	str.w	r3, [r4, #-4]
 800de26:	f8cd b008 	str.w	fp, [sp, #8]
 800de2a:	464c      	mov	r4, r9
 800de2c:	461d      	mov	r5, r3
 800de2e:	9a03      	ldr	r2, [sp, #12]
 800de30:	e7d7      	b.n	800dde2 <__hexnan+0x2e>
 800de32:	2929      	cmp	r1, #41	; 0x29
 800de34:	d156      	bne.n	800dee4 <__hexnan+0x130>
 800de36:	3202      	adds	r2, #2
 800de38:	f8ca 2000 	str.w	r2, [sl]
 800de3c:	f1bb 0f00 	cmp.w	fp, #0
 800de40:	d050      	beq.n	800dee4 <__hexnan+0x130>
 800de42:	454c      	cmp	r4, r9
 800de44:	d206      	bcs.n	800de54 <__hexnan+0xa0>
 800de46:	2d07      	cmp	r5, #7
 800de48:	dc04      	bgt.n	800de54 <__hexnan+0xa0>
 800de4a:	462a      	mov	r2, r5
 800de4c:	4649      	mov	r1, r9
 800de4e:	4620      	mov	r0, r4
 800de50:	f7ff ff8a 	bl	800dd68 <L_shift>
 800de54:	4544      	cmp	r4, r8
 800de56:	d934      	bls.n	800dec2 <__hexnan+0x10e>
 800de58:	f1a8 0204 	sub.w	r2, r8, #4
 800de5c:	4623      	mov	r3, r4
 800de5e:	f853 1b04 	ldr.w	r1, [r3], #4
 800de62:	f842 1f04 	str.w	r1, [r2, #4]!
 800de66:	429f      	cmp	r7, r3
 800de68:	d2f9      	bcs.n	800de5e <__hexnan+0xaa>
 800de6a:	1b3b      	subs	r3, r7, r4
 800de6c:	f023 0303 	bic.w	r3, r3, #3
 800de70:	3304      	adds	r3, #4
 800de72:	3401      	adds	r4, #1
 800de74:	3e03      	subs	r6, #3
 800de76:	42b4      	cmp	r4, r6
 800de78:	bf88      	it	hi
 800de7a:	2304      	movhi	r3, #4
 800de7c:	4443      	add	r3, r8
 800de7e:	2200      	movs	r2, #0
 800de80:	f843 2b04 	str.w	r2, [r3], #4
 800de84:	429f      	cmp	r7, r3
 800de86:	d2fb      	bcs.n	800de80 <__hexnan+0xcc>
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	b91b      	cbnz	r3, 800de94 <__hexnan+0xe0>
 800de8c:	4547      	cmp	r7, r8
 800de8e:	d127      	bne.n	800dee0 <__hexnan+0x12c>
 800de90:	2301      	movs	r3, #1
 800de92:	603b      	str	r3, [r7, #0]
 800de94:	2005      	movs	r0, #5
 800de96:	e026      	b.n	800dee6 <__hexnan+0x132>
 800de98:	3501      	adds	r5, #1
 800de9a:	2d08      	cmp	r5, #8
 800de9c:	f10b 0b01 	add.w	fp, fp, #1
 800dea0:	dd06      	ble.n	800deb0 <__hexnan+0xfc>
 800dea2:	4544      	cmp	r4, r8
 800dea4:	d9c3      	bls.n	800de2e <__hexnan+0x7a>
 800dea6:	2300      	movs	r3, #0
 800dea8:	f844 3c04 	str.w	r3, [r4, #-4]
 800deac:	2501      	movs	r5, #1
 800deae:	3c04      	subs	r4, #4
 800deb0:	6822      	ldr	r2, [r4, #0]
 800deb2:	f000 000f 	and.w	r0, r0, #15
 800deb6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800deba:	6022      	str	r2, [r4, #0]
 800debc:	e7b7      	b.n	800de2e <__hexnan+0x7a>
 800debe:	2508      	movs	r5, #8
 800dec0:	e7b5      	b.n	800de2e <__hexnan+0x7a>
 800dec2:	9b01      	ldr	r3, [sp, #4]
 800dec4:	2b00      	cmp	r3, #0
 800dec6:	d0df      	beq.n	800de88 <__hexnan+0xd4>
 800dec8:	f04f 32ff 	mov.w	r2, #4294967295
 800decc:	f1c3 0320 	rsb	r3, r3, #32
 800ded0:	fa22 f303 	lsr.w	r3, r2, r3
 800ded4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ded8:	401a      	ands	r2, r3
 800deda:	f846 2c04 	str.w	r2, [r6, #-4]
 800dede:	e7d3      	b.n	800de88 <__hexnan+0xd4>
 800dee0:	3f04      	subs	r7, #4
 800dee2:	e7d1      	b.n	800de88 <__hexnan+0xd4>
 800dee4:	2004      	movs	r0, #4
 800dee6:	b007      	add	sp, #28
 800dee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800deec <_localeconv_r>:
 800deec:	4800      	ldr	r0, [pc, #0]	; (800def0 <_localeconv_r+0x4>)
 800deee:	4770      	bx	lr
 800def0:	20000164 	.word	0x20000164

0800def4 <malloc>:
 800def4:	4b02      	ldr	r3, [pc, #8]	; (800df00 <malloc+0xc>)
 800def6:	4601      	mov	r1, r0
 800def8:	6818      	ldr	r0, [r3, #0]
 800defa:	f000 bd67 	b.w	800e9cc <_malloc_r>
 800defe:	bf00      	nop
 800df00:	2000000c 	.word	0x2000000c

0800df04 <__ascii_mbtowc>:
 800df04:	b082      	sub	sp, #8
 800df06:	b901      	cbnz	r1, 800df0a <__ascii_mbtowc+0x6>
 800df08:	a901      	add	r1, sp, #4
 800df0a:	b142      	cbz	r2, 800df1e <__ascii_mbtowc+0x1a>
 800df0c:	b14b      	cbz	r3, 800df22 <__ascii_mbtowc+0x1e>
 800df0e:	7813      	ldrb	r3, [r2, #0]
 800df10:	600b      	str	r3, [r1, #0]
 800df12:	7812      	ldrb	r2, [r2, #0]
 800df14:	1e10      	subs	r0, r2, #0
 800df16:	bf18      	it	ne
 800df18:	2001      	movne	r0, #1
 800df1a:	b002      	add	sp, #8
 800df1c:	4770      	bx	lr
 800df1e:	4610      	mov	r0, r2
 800df20:	e7fb      	b.n	800df1a <__ascii_mbtowc+0x16>
 800df22:	f06f 0001 	mvn.w	r0, #1
 800df26:	e7f8      	b.n	800df1a <__ascii_mbtowc+0x16>

0800df28 <memcpy>:
 800df28:	440a      	add	r2, r1
 800df2a:	4291      	cmp	r1, r2
 800df2c:	f100 33ff 	add.w	r3, r0, #4294967295
 800df30:	d100      	bne.n	800df34 <memcpy+0xc>
 800df32:	4770      	bx	lr
 800df34:	b510      	push	{r4, lr}
 800df36:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800df3e:	4291      	cmp	r1, r2
 800df40:	d1f9      	bne.n	800df36 <memcpy+0xe>
 800df42:	bd10      	pop	{r4, pc}

0800df44 <_Balloc>:
 800df44:	b570      	push	{r4, r5, r6, lr}
 800df46:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800df48:	4604      	mov	r4, r0
 800df4a:	460d      	mov	r5, r1
 800df4c:	b976      	cbnz	r6, 800df6c <_Balloc+0x28>
 800df4e:	2010      	movs	r0, #16
 800df50:	f7ff ffd0 	bl	800def4 <malloc>
 800df54:	4602      	mov	r2, r0
 800df56:	6260      	str	r0, [r4, #36]	; 0x24
 800df58:	b920      	cbnz	r0, 800df64 <_Balloc+0x20>
 800df5a:	4b18      	ldr	r3, [pc, #96]	; (800dfbc <_Balloc+0x78>)
 800df5c:	4818      	ldr	r0, [pc, #96]	; (800dfc0 <_Balloc+0x7c>)
 800df5e:	2166      	movs	r1, #102	; 0x66
 800df60:	f000 ff40 	bl	800ede4 <__assert_func>
 800df64:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800df68:	6006      	str	r6, [r0, #0]
 800df6a:	60c6      	str	r6, [r0, #12]
 800df6c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800df6e:	68f3      	ldr	r3, [r6, #12]
 800df70:	b183      	cbz	r3, 800df94 <_Balloc+0x50>
 800df72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800df74:	68db      	ldr	r3, [r3, #12]
 800df76:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800df7a:	b9b8      	cbnz	r0, 800dfac <_Balloc+0x68>
 800df7c:	2101      	movs	r1, #1
 800df7e:	fa01 f605 	lsl.w	r6, r1, r5
 800df82:	1d72      	adds	r2, r6, #5
 800df84:	0092      	lsls	r2, r2, #2
 800df86:	4620      	mov	r0, r4
 800df88:	f000 fc9d 	bl	800e8c6 <_calloc_r>
 800df8c:	b160      	cbz	r0, 800dfa8 <_Balloc+0x64>
 800df8e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800df92:	e00e      	b.n	800dfb2 <_Balloc+0x6e>
 800df94:	2221      	movs	r2, #33	; 0x21
 800df96:	2104      	movs	r1, #4
 800df98:	4620      	mov	r0, r4
 800df9a:	f000 fc94 	bl	800e8c6 <_calloc_r>
 800df9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dfa0:	60f0      	str	r0, [r6, #12]
 800dfa2:	68db      	ldr	r3, [r3, #12]
 800dfa4:	2b00      	cmp	r3, #0
 800dfa6:	d1e4      	bne.n	800df72 <_Balloc+0x2e>
 800dfa8:	2000      	movs	r0, #0
 800dfaa:	bd70      	pop	{r4, r5, r6, pc}
 800dfac:	6802      	ldr	r2, [r0, #0]
 800dfae:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dfb2:	2300      	movs	r3, #0
 800dfb4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dfb8:	e7f7      	b.n	800dfaa <_Balloc+0x66>
 800dfba:	bf00      	nop
 800dfbc:	08022cbe 	.word	0x08022cbe
 800dfc0:	08022dbc 	.word	0x08022dbc

0800dfc4 <_Bfree>:
 800dfc4:	b570      	push	{r4, r5, r6, lr}
 800dfc6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800dfc8:	4605      	mov	r5, r0
 800dfca:	460c      	mov	r4, r1
 800dfcc:	b976      	cbnz	r6, 800dfec <_Bfree+0x28>
 800dfce:	2010      	movs	r0, #16
 800dfd0:	f7ff ff90 	bl	800def4 <malloc>
 800dfd4:	4602      	mov	r2, r0
 800dfd6:	6268      	str	r0, [r5, #36]	; 0x24
 800dfd8:	b920      	cbnz	r0, 800dfe4 <_Bfree+0x20>
 800dfda:	4b09      	ldr	r3, [pc, #36]	; (800e000 <_Bfree+0x3c>)
 800dfdc:	4809      	ldr	r0, [pc, #36]	; (800e004 <_Bfree+0x40>)
 800dfde:	218a      	movs	r1, #138	; 0x8a
 800dfe0:	f000 ff00 	bl	800ede4 <__assert_func>
 800dfe4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfe8:	6006      	str	r6, [r0, #0]
 800dfea:	60c6      	str	r6, [r0, #12]
 800dfec:	b13c      	cbz	r4, 800dffe <_Bfree+0x3a>
 800dfee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800dff0:	6862      	ldr	r2, [r4, #4]
 800dff2:	68db      	ldr	r3, [r3, #12]
 800dff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dff8:	6021      	str	r1, [r4, #0]
 800dffa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dffe:	bd70      	pop	{r4, r5, r6, pc}
 800e000:	08022cbe 	.word	0x08022cbe
 800e004:	08022dbc 	.word	0x08022dbc

0800e008 <__multadd>:
 800e008:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e00c:	690d      	ldr	r5, [r1, #16]
 800e00e:	4607      	mov	r7, r0
 800e010:	460c      	mov	r4, r1
 800e012:	461e      	mov	r6, r3
 800e014:	f101 0c14 	add.w	ip, r1, #20
 800e018:	2000      	movs	r0, #0
 800e01a:	f8dc 3000 	ldr.w	r3, [ip]
 800e01e:	b299      	uxth	r1, r3
 800e020:	fb02 6101 	mla	r1, r2, r1, r6
 800e024:	0c1e      	lsrs	r6, r3, #16
 800e026:	0c0b      	lsrs	r3, r1, #16
 800e028:	fb02 3306 	mla	r3, r2, r6, r3
 800e02c:	b289      	uxth	r1, r1
 800e02e:	3001      	adds	r0, #1
 800e030:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e034:	4285      	cmp	r5, r0
 800e036:	f84c 1b04 	str.w	r1, [ip], #4
 800e03a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e03e:	dcec      	bgt.n	800e01a <__multadd+0x12>
 800e040:	b30e      	cbz	r6, 800e086 <__multadd+0x7e>
 800e042:	68a3      	ldr	r3, [r4, #8]
 800e044:	42ab      	cmp	r3, r5
 800e046:	dc19      	bgt.n	800e07c <__multadd+0x74>
 800e048:	6861      	ldr	r1, [r4, #4]
 800e04a:	4638      	mov	r0, r7
 800e04c:	3101      	adds	r1, #1
 800e04e:	f7ff ff79 	bl	800df44 <_Balloc>
 800e052:	4680      	mov	r8, r0
 800e054:	b928      	cbnz	r0, 800e062 <__multadd+0x5a>
 800e056:	4602      	mov	r2, r0
 800e058:	4b0c      	ldr	r3, [pc, #48]	; (800e08c <__multadd+0x84>)
 800e05a:	480d      	ldr	r0, [pc, #52]	; (800e090 <__multadd+0x88>)
 800e05c:	21b5      	movs	r1, #181	; 0xb5
 800e05e:	f000 fec1 	bl	800ede4 <__assert_func>
 800e062:	6922      	ldr	r2, [r4, #16]
 800e064:	3202      	adds	r2, #2
 800e066:	f104 010c 	add.w	r1, r4, #12
 800e06a:	0092      	lsls	r2, r2, #2
 800e06c:	300c      	adds	r0, #12
 800e06e:	f7ff ff5b 	bl	800df28 <memcpy>
 800e072:	4621      	mov	r1, r4
 800e074:	4638      	mov	r0, r7
 800e076:	f7ff ffa5 	bl	800dfc4 <_Bfree>
 800e07a:	4644      	mov	r4, r8
 800e07c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e080:	3501      	adds	r5, #1
 800e082:	615e      	str	r6, [r3, #20]
 800e084:	6125      	str	r5, [r4, #16]
 800e086:	4620      	mov	r0, r4
 800e088:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e08c:	08022d30 	.word	0x08022d30
 800e090:	08022dbc 	.word	0x08022dbc

0800e094 <__s2b>:
 800e094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e098:	460c      	mov	r4, r1
 800e09a:	4615      	mov	r5, r2
 800e09c:	461f      	mov	r7, r3
 800e09e:	2209      	movs	r2, #9
 800e0a0:	3308      	adds	r3, #8
 800e0a2:	4606      	mov	r6, r0
 800e0a4:	fb93 f3f2 	sdiv	r3, r3, r2
 800e0a8:	2100      	movs	r1, #0
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	429a      	cmp	r2, r3
 800e0ae:	db09      	blt.n	800e0c4 <__s2b+0x30>
 800e0b0:	4630      	mov	r0, r6
 800e0b2:	f7ff ff47 	bl	800df44 <_Balloc>
 800e0b6:	b940      	cbnz	r0, 800e0ca <__s2b+0x36>
 800e0b8:	4602      	mov	r2, r0
 800e0ba:	4b19      	ldr	r3, [pc, #100]	; (800e120 <__s2b+0x8c>)
 800e0bc:	4819      	ldr	r0, [pc, #100]	; (800e124 <__s2b+0x90>)
 800e0be:	21ce      	movs	r1, #206	; 0xce
 800e0c0:	f000 fe90 	bl	800ede4 <__assert_func>
 800e0c4:	0052      	lsls	r2, r2, #1
 800e0c6:	3101      	adds	r1, #1
 800e0c8:	e7f0      	b.n	800e0ac <__s2b+0x18>
 800e0ca:	9b08      	ldr	r3, [sp, #32]
 800e0cc:	6143      	str	r3, [r0, #20]
 800e0ce:	2d09      	cmp	r5, #9
 800e0d0:	f04f 0301 	mov.w	r3, #1
 800e0d4:	6103      	str	r3, [r0, #16]
 800e0d6:	dd16      	ble.n	800e106 <__s2b+0x72>
 800e0d8:	f104 0909 	add.w	r9, r4, #9
 800e0dc:	46c8      	mov	r8, r9
 800e0de:	442c      	add	r4, r5
 800e0e0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e0e4:	4601      	mov	r1, r0
 800e0e6:	3b30      	subs	r3, #48	; 0x30
 800e0e8:	220a      	movs	r2, #10
 800e0ea:	4630      	mov	r0, r6
 800e0ec:	f7ff ff8c 	bl	800e008 <__multadd>
 800e0f0:	45a0      	cmp	r8, r4
 800e0f2:	d1f5      	bne.n	800e0e0 <__s2b+0x4c>
 800e0f4:	f1a5 0408 	sub.w	r4, r5, #8
 800e0f8:	444c      	add	r4, r9
 800e0fa:	1b2d      	subs	r5, r5, r4
 800e0fc:	1963      	adds	r3, r4, r5
 800e0fe:	42bb      	cmp	r3, r7
 800e100:	db04      	blt.n	800e10c <__s2b+0x78>
 800e102:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e106:	340a      	adds	r4, #10
 800e108:	2509      	movs	r5, #9
 800e10a:	e7f6      	b.n	800e0fa <__s2b+0x66>
 800e10c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e110:	4601      	mov	r1, r0
 800e112:	3b30      	subs	r3, #48	; 0x30
 800e114:	220a      	movs	r2, #10
 800e116:	4630      	mov	r0, r6
 800e118:	f7ff ff76 	bl	800e008 <__multadd>
 800e11c:	e7ee      	b.n	800e0fc <__s2b+0x68>
 800e11e:	bf00      	nop
 800e120:	08022d30 	.word	0x08022d30
 800e124:	08022dbc 	.word	0x08022dbc

0800e128 <__hi0bits>:
 800e128:	0c03      	lsrs	r3, r0, #16
 800e12a:	041b      	lsls	r3, r3, #16
 800e12c:	b9d3      	cbnz	r3, 800e164 <__hi0bits+0x3c>
 800e12e:	0400      	lsls	r0, r0, #16
 800e130:	2310      	movs	r3, #16
 800e132:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e136:	bf04      	itt	eq
 800e138:	0200      	lsleq	r0, r0, #8
 800e13a:	3308      	addeq	r3, #8
 800e13c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e140:	bf04      	itt	eq
 800e142:	0100      	lsleq	r0, r0, #4
 800e144:	3304      	addeq	r3, #4
 800e146:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e14a:	bf04      	itt	eq
 800e14c:	0080      	lsleq	r0, r0, #2
 800e14e:	3302      	addeq	r3, #2
 800e150:	2800      	cmp	r0, #0
 800e152:	db05      	blt.n	800e160 <__hi0bits+0x38>
 800e154:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e158:	f103 0301 	add.w	r3, r3, #1
 800e15c:	bf08      	it	eq
 800e15e:	2320      	moveq	r3, #32
 800e160:	4618      	mov	r0, r3
 800e162:	4770      	bx	lr
 800e164:	2300      	movs	r3, #0
 800e166:	e7e4      	b.n	800e132 <__hi0bits+0xa>

0800e168 <__lo0bits>:
 800e168:	6803      	ldr	r3, [r0, #0]
 800e16a:	f013 0207 	ands.w	r2, r3, #7
 800e16e:	4601      	mov	r1, r0
 800e170:	d00b      	beq.n	800e18a <__lo0bits+0x22>
 800e172:	07da      	lsls	r2, r3, #31
 800e174:	d423      	bmi.n	800e1be <__lo0bits+0x56>
 800e176:	0798      	lsls	r0, r3, #30
 800e178:	bf49      	itett	mi
 800e17a:	085b      	lsrmi	r3, r3, #1
 800e17c:	089b      	lsrpl	r3, r3, #2
 800e17e:	2001      	movmi	r0, #1
 800e180:	600b      	strmi	r3, [r1, #0]
 800e182:	bf5c      	itt	pl
 800e184:	600b      	strpl	r3, [r1, #0]
 800e186:	2002      	movpl	r0, #2
 800e188:	4770      	bx	lr
 800e18a:	b298      	uxth	r0, r3
 800e18c:	b9a8      	cbnz	r0, 800e1ba <__lo0bits+0x52>
 800e18e:	0c1b      	lsrs	r3, r3, #16
 800e190:	2010      	movs	r0, #16
 800e192:	b2da      	uxtb	r2, r3
 800e194:	b90a      	cbnz	r2, 800e19a <__lo0bits+0x32>
 800e196:	3008      	adds	r0, #8
 800e198:	0a1b      	lsrs	r3, r3, #8
 800e19a:	071a      	lsls	r2, r3, #28
 800e19c:	bf04      	itt	eq
 800e19e:	091b      	lsreq	r3, r3, #4
 800e1a0:	3004      	addeq	r0, #4
 800e1a2:	079a      	lsls	r2, r3, #30
 800e1a4:	bf04      	itt	eq
 800e1a6:	089b      	lsreq	r3, r3, #2
 800e1a8:	3002      	addeq	r0, #2
 800e1aa:	07da      	lsls	r2, r3, #31
 800e1ac:	d403      	bmi.n	800e1b6 <__lo0bits+0x4e>
 800e1ae:	085b      	lsrs	r3, r3, #1
 800e1b0:	f100 0001 	add.w	r0, r0, #1
 800e1b4:	d005      	beq.n	800e1c2 <__lo0bits+0x5a>
 800e1b6:	600b      	str	r3, [r1, #0]
 800e1b8:	4770      	bx	lr
 800e1ba:	4610      	mov	r0, r2
 800e1bc:	e7e9      	b.n	800e192 <__lo0bits+0x2a>
 800e1be:	2000      	movs	r0, #0
 800e1c0:	4770      	bx	lr
 800e1c2:	2020      	movs	r0, #32
 800e1c4:	4770      	bx	lr
	...

0800e1c8 <__i2b>:
 800e1c8:	b510      	push	{r4, lr}
 800e1ca:	460c      	mov	r4, r1
 800e1cc:	2101      	movs	r1, #1
 800e1ce:	f7ff feb9 	bl	800df44 <_Balloc>
 800e1d2:	4602      	mov	r2, r0
 800e1d4:	b928      	cbnz	r0, 800e1e2 <__i2b+0x1a>
 800e1d6:	4b05      	ldr	r3, [pc, #20]	; (800e1ec <__i2b+0x24>)
 800e1d8:	4805      	ldr	r0, [pc, #20]	; (800e1f0 <__i2b+0x28>)
 800e1da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800e1de:	f000 fe01 	bl	800ede4 <__assert_func>
 800e1e2:	2301      	movs	r3, #1
 800e1e4:	6144      	str	r4, [r0, #20]
 800e1e6:	6103      	str	r3, [r0, #16]
 800e1e8:	bd10      	pop	{r4, pc}
 800e1ea:	bf00      	nop
 800e1ec:	08022d30 	.word	0x08022d30
 800e1f0:	08022dbc 	.word	0x08022dbc

0800e1f4 <__multiply>:
 800e1f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1f8:	4691      	mov	r9, r2
 800e1fa:	690a      	ldr	r2, [r1, #16]
 800e1fc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e200:	429a      	cmp	r2, r3
 800e202:	bfb8      	it	lt
 800e204:	460b      	movlt	r3, r1
 800e206:	460c      	mov	r4, r1
 800e208:	bfbc      	itt	lt
 800e20a:	464c      	movlt	r4, r9
 800e20c:	4699      	movlt	r9, r3
 800e20e:	6927      	ldr	r7, [r4, #16]
 800e210:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e214:	68a3      	ldr	r3, [r4, #8]
 800e216:	6861      	ldr	r1, [r4, #4]
 800e218:	eb07 060a 	add.w	r6, r7, sl
 800e21c:	42b3      	cmp	r3, r6
 800e21e:	b085      	sub	sp, #20
 800e220:	bfb8      	it	lt
 800e222:	3101      	addlt	r1, #1
 800e224:	f7ff fe8e 	bl	800df44 <_Balloc>
 800e228:	b930      	cbnz	r0, 800e238 <__multiply+0x44>
 800e22a:	4602      	mov	r2, r0
 800e22c:	4b44      	ldr	r3, [pc, #272]	; (800e340 <__multiply+0x14c>)
 800e22e:	4845      	ldr	r0, [pc, #276]	; (800e344 <__multiply+0x150>)
 800e230:	f240 115d 	movw	r1, #349	; 0x15d
 800e234:	f000 fdd6 	bl	800ede4 <__assert_func>
 800e238:	f100 0514 	add.w	r5, r0, #20
 800e23c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e240:	462b      	mov	r3, r5
 800e242:	2200      	movs	r2, #0
 800e244:	4543      	cmp	r3, r8
 800e246:	d321      	bcc.n	800e28c <__multiply+0x98>
 800e248:	f104 0314 	add.w	r3, r4, #20
 800e24c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e250:	f109 0314 	add.w	r3, r9, #20
 800e254:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e258:	9202      	str	r2, [sp, #8]
 800e25a:	1b3a      	subs	r2, r7, r4
 800e25c:	3a15      	subs	r2, #21
 800e25e:	f022 0203 	bic.w	r2, r2, #3
 800e262:	3204      	adds	r2, #4
 800e264:	f104 0115 	add.w	r1, r4, #21
 800e268:	428f      	cmp	r7, r1
 800e26a:	bf38      	it	cc
 800e26c:	2204      	movcc	r2, #4
 800e26e:	9201      	str	r2, [sp, #4]
 800e270:	9a02      	ldr	r2, [sp, #8]
 800e272:	9303      	str	r3, [sp, #12]
 800e274:	429a      	cmp	r2, r3
 800e276:	d80c      	bhi.n	800e292 <__multiply+0x9e>
 800e278:	2e00      	cmp	r6, #0
 800e27a:	dd03      	ble.n	800e284 <__multiply+0x90>
 800e27c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e280:	2b00      	cmp	r3, #0
 800e282:	d05a      	beq.n	800e33a <__multiply+0x146>
 800e284:	6106      	str	r6, [r0, #16]
 800e286:	b005      	add	sp, #20
 800e288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e28c:	f843 2b04 	str.w	r2, [r3], #4
 800e290:	e7d8      	b.n	800e244 <__multiply+0x50>
 800e292:	f8b3 a000 	ldrh.w	sl, [r3]
 800e296:	f1ba 0f00 	cmp.w	sl, #0
 800e29a:	d024      	beq.n	800e2e6 <__multiply+0xf2>
 800e29c:	f104 0e14 	add.w	lr, r4, #20
 800e2a0:	46a9      	mov	r9, r5
 800e2a2:	f04f 0c00 	mov.w	ip, #0
 800e2a6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e2aa:	f8d9 1000 	ldr.w	r1, [r9]
 800e2ae:	fa1f fb82 	uxth.w	fp, r2
 800e2b2:	b289      	uxth	r1, r1
 800e2b4:	fb0a 110b 	mla	r1, sl, fp, r1
 800e2b8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e2bc:	f8d9 2000 	ldr.w	r2, [r9]
 800e2c0:	4461      	add	r1, ip
 800e2c2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e2c6:	fb0a c20b 	mla	r2, sl, fp, ip
 800e2ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e2ce:	b289      	uxth	r1, r1
 800e2d0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e2d4:	4577      	cmp	r7, lr
 800e2d6:	f849 1b04 	str.w	r1, [r9], #4
 800e2da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e2de:	d8e2      	bhi.n	800e2a6 <__multiply+0xb2>
 800e2e0:	9a01      	ldr	r2, [sp, #4]
 800e2e2:	f845 c002 	str.w	ip, [r5, r2]
 800e2e6:	9a03      	ldr	r2, [sp, #12]
 800e2e8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e2ec:	3304      	adds	r3, #4
 800e2ee:	f1b9 0f00 	cmp.w	r9, #0
 800e2f2:	d020      	beq.n	800e336 <__multiply+0x142>
 800e2f4:	6829      	ldr	r1, [r5, #0]
 800e2f6:	f104 0c14 	add.w	ip, r4, #20
 800e2fa:	46ae      	mov	lr, r5
 800e2fc:	f04f 0a00 	mov.w	sl, #0
 800e300:	f8bc b000 	ldrh.w	fp, [ip]
 800e304:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e308:	fb09 220b 	mla	r2, r9, fp, r2
 800e30c:	4492      	add	sl, r2
 800e30e:	b289      	uxth	r1, r1
 800e310:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800e314:	f84e 1b04 	str.w	r1, [lr], #4
 800e318:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e31c:	f8be 1000 	ldrh.w	r1, [lr]
 800e320:	0c12      	lsrs	r2, r2, #16
 800e322:	fb09 1102 	mla	r1, r9, r2, r1
 800e326:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800e32a:	4567      	cmp	r7, ip
 800e32c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e330:	d8e6      	bhi.n	800e300 <__multiply+0x10c>
 800e332:	9a01      	ldr	r2, [sp, #4]
 800e334:	50a9      	str	r1, [r5, r2]
 800e336:	3504      	adds	r5, #4
 800e338:	e79a      	b.n	800e270 <__multiply+0x7c>
 800e33a:	3e01      	subs	r6, #1
 800e33c:	e79c      	b.n	800e278 <__multiply+0x84>
 800e33e:	bf00      	nop
 800e340:	08022d30 	.word	0x08022d30
 800e344:	08022dbc 	.word	0x08022dbc

0800e348 <__pow5mult>:
 800e348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e34c:	4615      	mov	r5, r2
 800e34e:	f012 0203 	ands.w	r2, r2, #3
 800e352:	4606      	mov	r6, r0
 800e354:	460f      	mov	r7, r1
 800e356:	d007      	beq.n	800e368 <__pow5mult+0x20>
 800e358:	4c25      	ldr	r4, [pc, #148]	; (800e3f0 <__pow5mult+0xa8>)
 800e35a:	3a01      	subs	r2, #1
 800e35c:	2300      	movs	r3, #0
 800e35e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e362:	f7ff fe51 	bl	800e008 <__multadd>
 800e366:	4607      	mov	r7, r0
 800e368:	10ad      	asrs	r5, r5, #2
 800e36a:	d03d      	beq.n	800e3e8 <__pow5mult+0xa0>
 800e36c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e36e:	b97c      	cbnz	r4, 800e390 <__pow5mult+0x48>
 800e370:	2010      	movs	r0, #16
 800e372:	f7ff fdbf 	bl	800def4 <malloc>
 800e376:	4602      	mov	r2, r0
 800e378:	6270      	str	r0, [r6, #36]	; 0x24
 800e37a:	b928      	cbnz	r0, 800e388 <__pow5mult+0x40>
 800e37c:	4b1d      	ldr	r3, [pc, #116]	; (800e3f4 <__pow5mult+0xac>)
 800e37e:	481e      	ldr	r0, [pc, #120]	; (800e3f8 <__pow5mult+0xb0>)
 800e380:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800e384:	f000 fd2e 	bl	800ede4 <__assert_func>
 800e388:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e38c:	6004      	str	r4, [r0, #0]
 800e38e:	60c4      	str	r4, [r0, #12]
 800e390:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e394:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e398:	b94c      	cbnz	r4, 800e3ae <__pow5mult+0x66>
 800e39a:	f240 2171 	movw	r1, #625	; 0x271
 800e39e:	4630      	mov	r0, r6
 800e3a0:	f7ff ff12 	bl	800e1c8 <__i2b>
 800e3a4:	2300      	movs	r3, #0
 800e3a6:	f8c8 0008 	str.w	r0, [r8, #8]
 800e3aa:	4604      	mov	r4, r0
 800e3ac:	6003      	str	r3, [r0, #0]
 800e3ae:	f04f 0900 	mov.w	r9, #0
 800e3b2:	07eb      	lsls	r3, r5, #31
 800e3b4:	d50a      	bpl.n	800e3cc <__pow5mult+0x84>
 800e3b6:	4639      	mov	r1, r7
 800e3b8:	4622      	mov	r2, r4
 800e3ba:	4630      	mov	r0, r6
 800e3bc:	f7ff ff1a 	bl	800e1f4 <__multiply>
 800e3c0:	4639      	mov	r1, r7
 800e3c2:	4680      	mov	r8, r0
 800e3c4:	4630      	mov	r0, r6
 800e3c6:	f7ff fdfd 	bl	800dfc4 <_Bfree>
 800e3ca:	4647      	mov	r7, r8
 800e3cc:	106d      	asrs	r5, r5, #1
 800e3ce:	d00b      	beq.n	800e3e8 <__pow5mult+0xa0>
 800e3d0:	6820      	ldr	r0, [r4, #0]
 800e3d2:	b938      	cbnz	r0, 800e3e4 <__pow5mult+0x9c>
 800e3d4:	4622      	mov	r2, r4
 800e3d6:	4621      	mov	r1, r4
 800e3d8:	4630      	mov	r0, r6
 800e3da:	f7ff ff0b 	bl	800e1f4 <__multiply>
 800e3de:	6020      	str	r0, [r4, #0]
 800e3e0:	f8c0 9000 	str.w	r9, [r0]
 800e3e4:	4604      	mov	r4, r0
 800e3e6:	e7e4      	b.n	800e3b2 <__pow5mult+0x6a>
 800e3e8:	4638      	mov	r0, r7
 800e3ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3ee:	bf00      	nop
 800e3f0:	08022f08 	.word	0x08022f08
 800e3f4:	08022cbe 	.word	0x08022cbe
 800e3f8:	08022dbc 	.word	0x08022dbc

0800e3fc <__lshift>:
 800e3fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e400:	460c      	mov	r4, r1
 800e402:	6849      	ldr	r1, [r1, #4]
 800e404:	6923      	ldr	r3, [r4, #16]
 800e406:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e40a:	68a3      	ldr	r3, [r4, #8]
 800e40c:	4607      	mov	r7, r0
 800e40e:	4691      	mov	r9, r2
 800e410:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e414:	f108 0601 	add.w	r6, r8, #1
 800e418:	42b3      	cmp	r3, r6
 800e41a:	db0b      	blt.n	800e434 <__lshift+0x38>
 800e41c:	4638      	mov	r0, r7
 800e41e:	f7ff fd91 	bl	800df44 <_Balloc>
 800e422:	4605      	mov	r5, r0
 800e424:	b948      	cbnz	r0, 800e43a <__lshift+0x3e>
 800e426:	4602      	mov	r2, r0
 800e428:	4b2a      	ldr	r3, [pc, #168]	; (800e4d4 <__lshift+0xd8>)
 800e42a:	482b      	ldr	r0, [pc, #172]	; (800e4d8 <__lshift+0xdc>)
 800e42c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800e430:	f000 fcd8 	bl	800ede4 <__assert_func>
 800e434:	3101      	adds	r1, #1
 800e436:	005b      	lsls	r3, r3, #1
 800e438:	e7ee      	b.n	800e418 <__lshift+0x1c>
 800e43a:	2300      	movs	r3, #0
 800e43c:	f100 0114 	add.w	r1, r0, #20
 800e440:	f100 0210 	add.w	r2, r0, #16
 800e444:	4618      	mov	r0, r3
 800e446:	4553      	cmp	r3, sl
 800e448:	db37      	blt.n	800e4ba <__lshift+0xbe>
 800e44a:	6920      	ldr	r0, [r4, #16]
 800e44c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e450:	f104 0314 	add.w	r3, r4, #20
 800e454:	f019 091f 	ands.w	r9, r9, #31
 800e458:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e45c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800e460:	d02f      	beq.n	800e4c2 <__lshift+0xc6>
 800e462:	f1c9 0e20 	rsb	lr, r9, #32
 800e466:	468a      	mov	sl, r1
 800e468:	f04f 0c00 	mov.w	ip, #0
 800e46c:	681a      	ldr	r2, [r3, #0]
 800e46e:	fa02 f209 	lsl.w	r2, r2, r9
 800e472:	ea42 020c 	orr.w	r2, r2, ip
 800e476:	f84a 2b04 	str.w	r2, [sl], #4
 800e47a:	f853 2b04 	ldr.w	r2, [r3], #4
 800e47e:	4298      	cmp	r0, r3
 800e480:	fa22 fc0e 	lsr.w	ip, r2, lr
 800e484:	d8f2      	bhi.n	800e46c <__lshift+0x70>
 800e486:	1b03      	subs	r3, r0, r4
 800e488:	3b15      	subs	r3, #21
 800e48a:	f023 0303 	bic.w	r3, r3, #3
 800e48e:	3304      	adds	r3, #4
 800e490:	f104 0215 	add.w	r2, r4, #21
 800e494:	4290      	cmp	r0, r2
 800e496:	bf38      	it	cc
 800e498:	2304      	movcc	r3, #4
 800e49a:	f841 c003 	str.w	ip, [r1, r3]
 800e49e:	f1bc 0f00 	cmp.w	ip, #0
 800e4a2:	d001      	beq.n	800e4a8 <__lshift+0xac>
 800e4a4:	f108 0602 	add.w	r6, r8, #2
 800e4a8:	3e01      	subs	r6, #1
 800e4aa:	4638      	mov	r0, r7
 800e4ac:	612e      	str	r6, [r5, #16]
 800e4ae:	4621      	mov	r1, r4
 800e4b0:	f7ff fd88 	bl	800dfc4 <_Bfree>
 800e4b4:	4628      	mov	r0, r5
 800e4b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e4ba:	f842 0f04 	str.w	r0, [r2, #4]!
 800e4be:	3301      	adds	r3, #1
 800e4c0:	e7c1      	b.n	800e446 <__lshift+0x4a>
 800e4c2:	3904      	subs	r1, #4
 800e4c4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4c8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e4cc:	4298      	cmp	r0, r3
 800e4ce:	d8f9      	bhi.n	800e4c4 <__lshift+0xc8>
 800e4d0:	e7ea      	b.n	800e4a8 <__lshift+0xac>
 800e4d2:	bf00      	nop
 800e4d4:	08022d30 	.word	0x08022d30
 800e4d8:	08022dbc 	.word	0x08022dbc

0800e4dc <__mcmp>:
 800e4dc:	b530      	push	{r4, r5, lr}
 800e4de:	6902      	ldr	r2, [r0, #16]
 800e4e0:	690c      	ldr	r4, [r1, #16]
 800e4e2:	1b12      	subs	r2, r2, r4
 800e4e4:	d10e      	bne.n	800e504 <__mcmp+0x28>
 800e4e6:	f100 0314 	add.w	r3, r0, #20
 800e4ea:	3114      	adds	r1, #20
 800e4ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800e4f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e4f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800e4f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800e4fc:	42a5      	cmp	r5, r4
 800e4fe:	d003      	beq.n	800e508 <__mcmp+0x2c>
 800e500:	d305      	bcc.n	800e50e <__mcmp+0x32>
 800e502:	2201      	movs	r2, #1
 800e504:	4610      	mov	r0, r2
 800e506:	bd30      	pop	{r4, r5, pc}
 800e508:	4283      	cmp	r3, r0
 800e50a:	d3f3      	bcc.n	800e4f4 <__mcmp+0x18>
 800e50c:	e7fa      	b.n	800e504 <__mcmp+0x28>
 800e50e:	f04f 32ff 	mov.w	r2, #4294967295
 800e512:	e7f7      	b.n	800e504 <__mcmp+0x28>

0800e514 <__mdiff>:
 800e514:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e518:	460c      	mov	r4, r1
 800e51a:	4606      	mov	r6, r0
 800e51c:	4611      	mov	r1, r2
 800e51e:	4620      	mov	r0, r4
 800e520:	4690      	mov	r8, r2
 800e522:	f7ff ffdb 	bl	800e4dc <__mcmp>
 800e526:	1e05      	subs	r5, r0, #0
 800e528:	d110      	bne.n	800e54c <__mdiff+0x38>
 800e52a:	4629      	mov	r1, r5
 800e52c:	4630      	mov	r0, r6
 800e52e:	f7ff fd09 	bl	800df44 <_Balloc>
 800e532:	b930      	cbnz	r0, 800e542 <__mdiff+0x2e>
 800e534:	4b3a      	ldr	r3, [pc, #232]	; (800e620 <__mdiff+0x10c>)
 800e536:	4602      	mov	r2, r0
 800e538:	f240 2132 	movw	r1, #562	; 0x232
 800e53c:	4839      	ldr	r0, [pc, #228]	; (800e624 <__mdiff+0x110>)
 800e53e:	f000 fc51 	bl	800ede4 <__assert_func>
 800e542:	2301      	movs	r3, #1
 800e544:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e548:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e54c:	bfa4      	itt	ge
 800e54e:	4643      	movge	r3, r8
 800e550:	46a0      	movge	r8, r4
 800e552:	4630      	mov	r0, r6
 800e554:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e558:	bfa6      	itte	ge
 800e55a:	461c      	movge	r4, r3
 800e55c:	2500      	movge	r5, #0
 800e55e:	2501      	movlt	r5, #1
 800e560:	f7ff fcf0 	bl	800df44 <_Balloc>
 800e564:	b920      	cbnz	r0, 800e570 <__mdiff+0x5c>
 800e566:	4b2e      	ldr	r3, [pc, #184]	; (800e620 <__mdiff+0x10c>)
 800e568:	4602      	mov	r2, r0
 800e56a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800e56e:	e7e5      	b.n	800e53c <__mdiff+0x28>
 800e570:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e574:	6926      	ldr	r6, [r4, #16]
 800e576:	60c5      	str	r5, [r0, #12]
 800e578:	f104 0914 	add.w	r9, r4, #20
 800e57c:	f108 0514 	add.w	r5, r8, #20
 800e580:	f100 0e14 	add.w	lr, r0, #20
 800e584:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e588:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e58c:	f108 0210 	add.w	r2, r8, #16
 800e590:	46f2      	mov	sl, lr
 800e592:	2100      	movs	r1, #0
 800e594:	f859 3b04 	ldr.w	r3, [r9], #4
 800e598:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e59c:	fa1f f883 	uxth.w	r8, r3
 800e5a0:	fa11 f18b 	uxtah	r1, r1, fp
 800e5a4:	0c1b      	lsrs	r3, r3, #16
 800e5a6:	eba1 0808 	sub.w	r8, r1, r8
 800e5aa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e5ae:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e5b2:	fa1f f888 	uxth.w	r8, r8
 800e5b6:	1419      	asrs	r1, r3, #16
 800e5b8:	454e      	cmp	r6, r9
 800e5ba:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e5be:	f84a 3b04 	str.w	r3, [sl], #4
 800e5c2:	d8e7      	bhi.n	800e594 <__mdiff+0x80>
 800e5c4:	1b33      	subs	r3, r6, r4
 800e5c6:	3b15      	subs	r3, #21
 800e5c8:	f023 0303 	bic.w	r3, r3, #3
 800e5cc:	3304      	adds	r3, #4
 800e5ce:	3415      	adds	r4, #21
 800e5d0:	42a6      	cmp	r6, r4
 800e5d2:	bf38      	it	cc
 800e5d4:	2304      	movcc	r3, #4
 800e5d6:	441d      	add	r5, r3
 800e5d8:	4473      	add	r3, lr
 800e5da:	469e      	mov	lr, r3
 800e5dc:	462e      	mov	r6, r5
 800e5de:	4566      	cmp	r6, ip
 800e5e0:	d30e      	bcc.n	800e600 <__mdiff+0xec>
 800e5e2:	f10c 0203 	add.w	r2, ip, #3
 800e5e6:	1b52      	subs	r2, r2, r5
 800e5e8:	f022 0203 	bic.w	r2, r2, #3
 800e5ec:	3d03      	subs	r5, #3
 800e5ee:	45ac      	cmp	ip, r5
 800e5f0:	bf38      	it	cc
 800e5f2:	2200      	movcc	r2, #0
 800e5f4:	441a      	add	r2, r3
 800e5f6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800e5fa:	b17b      	cbz	r3, 800e61c <__mdiff+0x108>
 800e5fc:	6107      	str	r7, [r0, #16]
 800e5fe:	e7a3      	b.n	800e548 <__mdiff+0x34>
 800e600:	f856 8b04 	ldr.w	r8, [r6], #4
 800e604:	fa11 f288 	uxtah	r2, r1, r8
 800e608:	1414      	asrs	r4, r2, #16
 800e60a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e60e:	b292      	uxth	r2, r2
 800e610:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e614:	f84e 2b04 	str.w	r2, [lr], #4
 800e618:	1421      	asrs	r1, r4, #16
 800e61a:	e7e0      	b.n	800e5de <__mdiff+0xca>
 800e61c:	3f01      	subs	r7, #1
 800e61e:	e7ea      	b.n	800e5f6 <__mdiff+0xe2>
 800e620:	08022d30 	.word	0x08022d30
 800e624:	08022dbc 	.word	0x08022dbc

0800e628 <__ulp>:
 800e628:	b082      	sub	sp, #8
 800e62a:	ed8d 0b00 	vstr	d0, [sp]
 800e62e:	9b01      	ldr	r3, [sp, #4]
 800e630:	4912      	ldr	r1, [pc, #72]	; (800e67c <__ulp+0x54>)
 800e632:	4019      	ands	r1, r3
 800e634:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800e638:	2900      	cmp	r1, #0
 800e63a:	dd05      	ble.n	800e648 <__ulp+0x20>
 800e63c:	2200      	movs	r2, #0
 800e63e:	460b      	mov	r3, r1
 800e640:	ec43 2b10 	vmov	d0, r2, r3
 800e644:	b002      	add	sp, #8
 800e646:	4770      	bx	lr
 800e648:	4249      	negs	r1, r1
 800e64a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800e64e:	ea4f 5021 	mov.w	r0, r1, asr #20
 800e652:	f04f 0200 	mov.w	r2, #0
 800e656:	f04f 0300 	mov.w	r3, #0
 800e65a:	da04      	bge.n	800e666 <__ulp+0x3e>
 800e65c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800e660:	fa41 f300 	asr.w	r3, r1, r0
 800e664:	e7ec      	b.n	800e640 <__ulp+0x18>
 800e666:	f1a0 0114 	sub.w	r1, r0, #20
 800e66a:	291e      	cmp	r1, #30
 800e66c:	bfda      	itte	le
 800e66e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800e672:	fa20 f101 	lsrle.w	r1, r0, r1
 800e676:	2101      	movgt	r1, #1
 800e678:	460a      	mov	r2, r1
 800e67a:	e7e1      	b.n	800e640 <__ulp+0x18>
 800e67c:	7ff00000 	.word	0x7ff00000

0800e680 <__b2d>:
 800e680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e682:	6905      	ldr	r5, [r0, #16]
 800e684:	f100 0714 	add.w	r7, r0, #20
 800e688:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e68c:	1f2e      	subs	r6, r5, #4
 800e68e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e692:	4620      	mov	r0, r4
 800e694:	f7ff fd48 	bl	800e128 <__hi0bits>
 800e698:	f1c0 0320 	rsb	r3, r0, #32
 800e69c:	280a      	cmp	r0, #10
 800e69e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800e71c <__b2d+0x9c>
 800e6a2:	600b      	str	r3, [r1, #0]
 800e6a4:	dc14      	bgt.n	800e6d0 <__b2d+0x50>
 800e6a6:	f1c0 0e0b 	rsb	lr, r0, #11
 800e6aa:	fa24 f10e 	lsr.w	r1, r4, lr
 800e6ae:	42b7      	cmp	r7, r6
 800e6b0:	ea41 030c 	orr.w	r3, r1, ip
 800e6b4:	bf34      	ite	cc
 800e6b6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e6ba:	2100      	movcs	r1, #0
 800e6bc:	3015      	adds	r0, #21
 800e6be:	fa04 f000 	lsl.w	r0, r4, r0
 800e6c2:	fa21 f10e 	lsr.w	r1, r1, lr
 800e6c6:	ea40 0201 	orr.w	r2, r0, r1
 800e6ca:	ec43 2b10 	vmov	d0, r2, r3
 800e6ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e6d0:	42b7      	cmp	r7, r6
 800e6d2:	bf3a      	itte	cc
 800e6d4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e6d8:	f1a5 0608 	subcc.w	r6, r5, #8
 800e6dc:	2100      	movcs	r1, #0
 800e6de:	380b      	subs	r0, #11
 800e6e0:	d017      	beq.n	800e712 <__b2d+0x92>
 800e6e2:	f1c0 0c20 	rsb	ip, r0, #32
 800e6e6:	fa04 f500 	lsl.w	r5, r4, r0
 800e6ea:	42be      	cmp	r6, r7
 800e6ec:	fa21 f40c 	lsr.w	r4, r1, ip
 800e6f0:	ea45 0504 	orr.w	r5, r5, r4
 800e6f4:	bf8c      	ite	hi
 800e6f6:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e6fa:	2400      	movls	r4, #0
 800e6fc:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800e700:	fa01 f000 	lsl.w	r0, r1, r0
 800e704:	fa24 f40c 	lsr.w	r4, r4, ip
 800e708:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800e70c:	ea40 0204 	orr.w	r2, r0, r4
 800e710:	e7db      	b.n	800e6ca <__b2d+0x4a>
 800e712:	ea44 030c 	orr.w	r3, r4, ip
 800e716:	460a      	mov	r2, r1
 800e718:	e7d7      	b.n	800e6ca <__b2d+0x4a>
 800e71a:	bf00      	nop
 800e71c:	3ff00000 	.word	0x3ff00000

0800e720 <__d2b>:
 800e720:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e724:	4689      	mov	r9, r1
 800e726:	2101      	movs	r1, #1
 800e728:	ec57 6b10 	vmov	r6, r7, d0
 800e72c:	4690      	mov	r8, r2
 800e72e:	f7ff fc09 	bl	800df44 <_Balloc>
 800e732:	4604      	mov	r4, r0
 800e734:	b930      	cbnz	r0, 800e744 <__d2b+0x24>
 800e736:	4602      	mov	r2, r0
 800e738:	4b25      	ldr	r3, [pc, #148]	; (800e7d0 <__d2b+0xb0>)
 800e73a:	4826      	ldr	r0, [pc, #152]	; (800e7d4 <__d2b+0xb4>)
 800e73c:	f240 310a 	movw	r1, #778	; 0x30a
 800e740:	f000 fb50 	bl	800ede4 <__assert_func>
 800e744:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800e748:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800e74c:	bb35      	cbnz	r5, 800e79c <__d2b+0x7c>
 800e74e:	2e00      	cmp	r6, #0
 800e750:	9301      	str	r3, [sp, #4]
 800e752:	d028      	beq.n	800e7a6 <__d2b+0x86>
 800e754:	4668      	mov	r0, sp
 800e756:	9600      	str	r6, [sp, #0]
 800e758:	f7ff fd06 	bl	800e168 <__lo0bits>
 800e75c:	9900      	ldr	r1, [sp, #0]
 800e75e:	b300      	cbz	r0, 800e7a2 <__d2b+0x82>
 800e760:	9a01      	ldr	r2, [sp, #4]
 800e762:	f1c0 0320 	rsb	r3, r0, #32
 800e766:	fa02 f303 	lsl.w	r3, r2, r3
 800e76a:	430b      	orrs	r3, r1
 800e76c:	40c2      	lsrs	r2, r0
 800e76e:	6163      	str	r3, [r4, #20]
 800e770:	9201      	str	r2, [sp, #4]
 800e772:	9b01      	ldr	r3, [sp, #4]
 800e774:	61a3      	str	r3, [r4, #24]
 800e776:	2b00      	cmp	r3, #0
 800e778:	bf14      	ite	ne
 800e77a:	2202      	movne	r2, #2
 800e77c:	2201      	moveq	r2, #1
 800e77e:	6122      	str	r2, [r4, #16]
 800e780:	b1d5      	cbz	r5, 800e7b8 <__d2b+0x98>
 800e782:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e786:	4405      	add	r5, r0
 800e788:	f8c9 5000 	str.w	r5, [r9]
 800e78c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e790:	f8c8 0000 	str.w	r0, [r8]
 800e794:	4620      	mov	r0, r4
 800e796:	b003      	add	sp, #12
 800e798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e79c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e7a0:	e7d5      	b.n	800e74e <__d2b+0x2e>
 800e7a2:	6161      	str	r1, [r4, #20]
 800e7a4:	e7e5      	b.n	800e772 <__d2b+0x52>
 800e7a6:	a801      	add	r0, sp, #4
 800e7a8:	f7ff fcde 	bl	800e168 <__lo0bits>
 800e7ac:	9b01      	ldr	r3, [sp, #4]
 800e7ae:	6163      	str	r3, [r4, #20]
 800e7b0:	2201      	movs	r2, #1
 800e7b2:	6122      	str	r2, [r4, #16]
 800e7b4:	3020      	adds	r0, #32
 800e7b6:	e7e3      	b.n	800e780 <__d2b+0x60>
 800e7b8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e7bc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e7c0:	f8c9 0000 	str.w	r0, [r9]
 800e7c4:	6918      	ldr	r0, [r3, #16]
 800e7c6:	f7ff fcaf 	bl	800e128 <__hi0bits>
 800e7ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e7ce:	e7df      	b.n	800e790 <__d2b+0x70>
 800e7d0:	08022d30 	.word	0x08022d30
 800e7d4:	08022dbc 	.word	0x08022dbc

0800e7d8 <__ratio>:
 800e7d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e7dc:	4688      	mov	r8, r1
 800e7de:	4669      	mov	r1, sp
 800e7e0:	4681      	mov	r9, r0
 800e7e2:	f7ff ff4d 	bl	800e680 <__b2d>
 800e7e6:	a901      	add	r1, sp, #4
 800e7e8:	4640      	mov	r0, r8
 800e7ea:	ec55 4b10 	vmov	r4, r5, d0
 800e7ee:	f7ff ff47 	bl	800e680 <__b2d>
 800e7f2:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e7f6:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e7fa:	eba3 0c02 	sub.w	ip, r3, r2
 800e7fe:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e802:	1a9b      	subs	r3, r3, r2
 800e804:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e808:	ec51 0b10 	vmov	r0, r1, d0
 800e80c:	2b00      	cmp	r3, #0
 800e80e:	bfd6      	itet	le
 800e810:	460a      	movle	r2, r1
 800e812:	462a      	movgt	r2, r5
 800e814:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e818:	468b      	mov	fp, r1
 800e81a:	462f      	mov	r7, r5
 800e81c:	bfd4      	ite	le
 800e81e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e822:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e826:	4620      	mov	r0, r4
 800e828:	ee10 2a10 	vmov	r2, s0
 800e82c:	465b      	mov	r3, fp
 800e82e:	4639      	mov	r1, r7
 800e830:	f7f2 f80c 	bl	800084c <__aeabi_ddiv>
 800e834:	ec41 0b10 	vmov	d0, r0, r1
 800e838:	b003      	add	sp, #12
 800e83a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e83e <__copybits>:
 800e83e:	3901      	subs	r1, #1
 800e840:	b570      	push	{r4, r5, r6, lr}
 800e842:	1149      	asrs	r1, r1, #5
 800e844:	6914      	ldr	r4, [r2, #16]
 800e846:	3101      	adds	r1, #1
 800e848:	f102 0314 	add.w	r3, r2, #20
 800e84c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e850:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e854:	1f05      	subs	r5, r0, #4
 800e856:	42a3      	cmp	r3, r4
 800e858:	d30c      	bcc.n	800e874 <__copybits+0x36>
 800e85a:	1aa3      	subs	r3, r4, r2
 800e85c:	3b11      	subs	r3, #17
 800e85e:	f023 0303 	bic.w	r3, r3, #3
 800e862:	3211      	adds	r2, #17
 800e864:	42a2      	cmp	r2, r4
 800e866:	bf88      	it	hi
 800e868:	2300      	movhi	r3, #0
 800e86a:	4418      	add	r0, r3
 800e86c:	2300      	movs	r3, #0
 800e86e:	4288      	cmp	r0, r1
 800e870:	d305      	bcc.n	800e87e <__copybits+0x40>
 800e872:	bd70      	pop	{r4, r5, r6, pc}
 800e874:	f853 6b04 	ldr.w	r6, [r3], #4
 800e878:	f845 6f04 	str.w	r6, [r5, #4]!
 800e87c:	e7eb      	b.n	800e856 <__copybits+0x18>
 800e87e:	f840 3b04 	str.w	r3, [r0], #4
 800e882:	e7f4      	b.n	800e86e <__copybits+0x30>

0800e884 <__any_on>:
 800e884:	f100 0214 	add.w	r2, r0, #20
 800e888:	6900      	ldr	r0, [r0, #16]
 800e88a:	114b      	asrs	r3, r1, #5
 800e88c:	4298      	cmp	r0, r3
 800e88e:	b510      	push	{r4, lr}
 800e890:	db11      	blt.n	800e8b6 <__any_on+0x32>
 800e892:	dd0a      	ble.n	800e8aa <__any_on+0x26>
 800e894:	f011 011f 	ands.w	r1, r1, #31
 800e898:	d007      	beq.n	800e8aa <__any_on+0x26>
 800e89a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e89e:	fa24 f001 	lsr.w	r0, r4, r1
 800e8a2:	fa00 f101 	lsl.w	r1, r0, r1
 800e8a6:	428c      	cmp	r4, r1
 800e8a8:	d10b      	bne.n	800e8c2 <__any_on+0x3e>
 800e8aa:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e8ae:	4293      	cmp	r3, r2
 800e8b0:	d803      	bhi.n	800e8ba <__any_on+0x36>
 800e8b2:	2000      	movs	r0, #0
 800e8b4:	bd10      	pop	{r4, pc}
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	e7f7      	b.n	800e8aa <__any_on+0x26>
 800e8ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e8be:	2900      	cmp	r1, #0
 800e8c0:	d0f5      	beq.n	800e8ae <__any_on+0x2a>
 800e8c2:	2001      	movs	r0, #1
 800e8c4:	e7f6      	b.n	800e8b4 <__any_on+0x30>

0800e8c6 <_calloc_r>:
 800e8c6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e8c8:	fba1 2402 	umull	r2, r4, r1, r2
 800e8cc:	b94c      	cbnz	r4, 800e8e2 <_calloc_r+0x1c>
 800e8ce:	4611      	mov	r1, r2
 800e8d0:	9201      	str	r2, [sp, #4]
 800e8d2:	f000 f87b 	bl	800e9cc <_malloc_r>
 800e8d6:	9a01      	ldr	r2, [sp, #4]
 800e8d8:	4605      	mov	r5, r0
 800e8da:	b930      	cbnz	r0, 800e8ea <_calloc_r+0x24>
 800e8dc:	4628      	mov	r0, r5
 800e8de:	b003      	add	sp, #12
 800e8e0:	bd30      	pop	{r4, r5, pc}
 800e8e2:	220c      	movs	r2, #12
 800e8e4:	6002      	str	r2, [r0, #0]
 800e8e6:	2500      	movs	r5, #0
 800e8e8:	e7f8      	b.n	800e8dc <_calloc_r+0x16>
 800e8ea:	4621      	mov	r1, r4
 800e8ec:	f7fc fb6c 	bl	800afc8 <memset>
 800e8f0:	e7f4      	b.n	800e8dc <_calloc_r+0x16>
	...

0800e8f4 <_free_r>:
 800e8f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e8f6:	2900      	cmp	r1, #0
 800e8f8:	d044      	beq.n	800e984 <_free_r+0x90>
 800e8fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e8fe:	9001      	str	r0, [sp, #4]
 800e900:	2b00      	cmp	r3, #0
 800e902:	f1a1 0404 	sub.w	r4, r1, #4
 800e906:	bfb8      	it	lt
 800e908:	18e4      	addlt	r4, r4, r3
 800e90a:	f000 fab5 	bl	800ee78 <__malloc_lock>
 800e90e:	4a1e      	ldr	r2, [pc, #120]	; (800e988 <_free_r+0x94>)
 800e910:	9801      	ldr	r0, [sp, #4]
 800e912:	6813      	ldr	r3, [r2, #0]
 800e914:	b933      	cbnz	r3, 800e924 <_free_r+0x30>
 800e916:	6063      	str	r3, [r4, #4]
 800e918:	6014      	str	r4, [r2, #0]
 800e91a:	b003      	add	sp, #12
 800e91c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e920:	f000 bab0 	b.w	800ee84 <__malloc_unlock>
 800e924:	42a3      	cmp	r3, r4
 800e926:	d908      	bls.n	800e93a <_free_r+0x46>
 800e928:	6825      	ldr	r5, [r4, #0]
 800e92a:	1961      	adds	r1, r4, r5
 800e92c:	428b      	cmp	r3, r1
 800e92e:	bf01      	itttt	eq
 800e930:	6819      	ldreq	r1, [r3, #0]
 800e932:	685b      	ldreq	r3, [r3, #4]
 800e934:	1949      	addeq	r1, r1, r5
 800e936:	6021      	streq	r1, [r4, #0]
 800e938:	e7ed      	b.n	800e916 <_free_r+0x22>
 800e93a:	461a      	mov	r2, r3
 800e93c:	685b      	ldr	r3, [r3, #4]
 800e93e:	b10b      	cbz	r3, 800e944 <_free_r+0x50>
 800e940:	42a3      	cmp	r3, r4
 800e942:	d9fa      	bls.n	800e93a <_free_r+0x46>
 800e944:	6811      	ldr	r1, [r2, #0]
 800e946:	1855      	adds	r5, r2, r1
 800e948:	42a5      	cmp	r5, r4
 800e94a:	d10b      	bne.n	800e964 <_free_r+0x70>
 800e94c:	6824      	ldr	r4, [r4, #0]
 800e94e:	4421      	add	r1, r4
 800e950:	1854      	adds	r4, r2, r1
 800e952:	42a3      	cmp	r3, r4
 800e954:	6011      	str	r1, [r2, #0]
 800e956:	d1e0      	bne.n	800e91a <_free_r+0x26>
 800e958:	681c      	ldr	r4, [r3, #0]
 800e95a:	685b      	ldr	r3, [r3, #4]
 800e95c:	6053      	str	r3, [r2, #4]
 800e95e:	4421      	add	r1, r4
 800e960:	6011      	str	r1, [r2, #0]
 800e962:	e7da      	b.n	800e91a <_free_r+0x26>
 800e964:	d902      	bls.n	800e96c <_free_r+0x78>
 800e966:	230c      	movs	r3, #12
 800e968:	6003      	str	r3, [r0, #0]
 800e96a:	e7d6      	b.n	800e91a <_free_r+0x26>
 800e96c:	6825      	ldr	r5, [r4, #0]
 800e96e:	1961      	adds	r1, r4, r5
 800e970:	428b      	cmp	r3, r1
 800e972:	bf04      	itt	eq
 800e974:	6819      	ldreq	r1, [r3, #0]
 800e976:	685b      	ldreq	r3, [r3, #4]
 800e978:	6063      	str	r3, [r4, #4]
 800e97a:	bf04      	itt	eq
 800e97c:	1949      	addeq	r1, r1, r5
 800e97e:	6021      	streq	r1, [r4, #0]
 800e980:	6054      	str	r4, [r2, #4]
 800e982:	e7ca      	b.n	800e91a <_free_r+0x26>
 800e984:	b003      	add	sp, #12
 800e986:	bd30      	pop	{r4, r5, pc}
 800e988:	2000482c 	.word	0x2000482c

0800e98c <sbrk_aligned>:
 800e98c:	b570      	push	{r4, r5, r6, lr}
 800e98e:	4e0e      	ldr	r6, [pc, #56]	; (800e9c8 <sbrk_aligned+0x3c>)
 800e990:	460c      	mov	r4, r1
 800e992:	6831      	ldr	r1, [r6, #0]
 800e994:	4605      	mov	r5, r0
 800e996:	b911      	cbnz	r1, 800e99e <sbrk_aligned+0x12>
 800e998:	f000 f9f2 	bl	800ed80 <_sbrk_r>
 800e99c:	6030      	str	r0, [r6, #0]
 800e99e:	4621      	mov	r1, r4
 800e9a0:	4628      	mov	r0, r5
 800e9a2:	f000 f9ed 	bl	800ed80 <_sbrk_r>
 800e9a6:	1c43      	adds	r3, r0, #1
 800e9a8:	d00a      	beq.n	800e9c0 <sbrk_aligned+0x34>
 800e9aa:	1cc4      	adds	r4, r0, #3
 800e9ac:	f024 0403 	bic.w	r4, r4, #3
 800e9b0:	42a0      	cmp	r0, r4
 800e9b2:	d007      	beq.n	800e9c4 <sbrk_aligned+0x38>
 800e9b4:	1a21      	subs	r1, r4, r0
 800e9b6:	4628      	mov	r0, r5
 800e9b8:	f000 f9e2 	bl	800ed80 <_sbrk_r>
 800e9bc:	3001      	adds	r0, #1
 800e9be:	d101      	bne.n	800e9c4 <sbrk_aligned+0x38>
 800e9c0:	f04f 34ff 	mov.w	r4, #4294967295
 800e9c4:	4620      	mov	r0, r4
 800e9c6:	bd70      	pop	{r4, r5, r6, pc}
 800e9c8:	20004830 	.word	0x20004830

0800e9cc <_malloc_r>:
 800e9cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9d0:	1ccd      	adds	r5, r1, #3
 800e9d2:	f025 0503 	bic.w	r5, r5, #3
 800e9d6:	3508      	adds	r5, #8
 800e9d8:	2d0c      	cmp	r5, #12
 800e9da:	bf38      	it	cc
 800e9dc:	250c      	movcc	r5, #12
 800e9de:	2d00      	cmp	r5, #0
 800e9e0:	4607      	mov	r7, r0
 800e9e2:	db01      	blt.n	800e9e8 <_malloc_r+0x1c>
 800e9e4:	42a9      	cmp	r1, r5
 800e9e6:	d905      	bls.n	800e9f4 <_malloc_r+0x28>
 800e9e8:	230c      	movs	r3, #12
 800e9ea:	603b      	str	r3, [r7, #0]
 800e9ec:	2600      	movs	r6, #0
 800e9ee:	4630      	mov	r0, r6
 800e9f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e9f4:	4e2e      	ldr	r6, [pc, #184]	; (800eab0 <_malloc_r+0xe4>)
 800e9f6:	f000 fa3f 	bl	800ee78 <__malloc_lock>
 800e9fa:	6833      	ldr	r3, [r6, #0]
 800e9fc:	461c      	mov	r4, r3
 800e9fe:	bb34      	cbnz	r4, 800ea4e <_malloc_r+0x82>
 800ea00:	4629      	mov	r1, r5
 800ea02:	4638      	mov	r0, r7
 800ea04:	f7ff ffc2 	bl	800e98c <sbrk_aligned>
 800ea08:	1c43      	adds	r3, r0, #1
 800ea0a:	4604      	mov	r4, r0
 800ea0c:	d14d      	bne.n	800eaaa <_malloc_r+0xde>
 800ea0e:	6834      	ldr	r4, [r6, #0]
 800ea10:	4626      	mov	r6, r4
 800ea12:	2e00      	cmp	r6, #0
 800ea14:	d140      	bne.n	800ea98 <_malloc_r+0xcc>
 800ea16:	6823      	ldr	r3, [r4, #0]
 800ea18:	4631      	mov	r1, r6
 800ea1a:	4638      	mov	r0, r7
 800ea1c:	eb04 0803 	add.w	r8, r4, r3
 800ea20:	f000 f9ae 	bl	800ed80 <_sbrk_r>
 800ea24:	4580      	cmp	r8, r0
 800ea26:	d13a      	bne.n	800ea9e <_malloc_r+0xd2>
 800ea28:	6821      	ldr	r1, [r4, #0]
 800ea2a:	3503      	adds	r5, #3
 800ea2c:	1a6d      	subs	r5, r5, r1
 800ea2e:	f025 0503 	bic.w	r5, r5, #3
 800ea32:	3508      	adds	r5, #8
 800ea34:	2d0c      	cmp	r5, #12
 800ea36:	bf38      	it	cc
 800ea38:	250c      	movcc	r5, #12
 800ea3a:	4629      	mov	r1, r5
 800ea3c:	4638      	mov	r0, r7
 800ea3e:	f7ff ffa5 	bl	800e98c <sbrk_aligned>
 800ea42:	3001      	adds	r0, #1
 800ea44:	d02b      	beq.n	800ea9e <_malloc_r+0xd2>
 800ea46:	6823      	ldr	r3, [r4, #0]
 800ea48:	442b      	add	r3, r5
 800ea4a:	6023      	str	r3, [r4, #0]
 800ea4c:	e00e      	b.n	800ea6c <_malloc_r+0xa0>
 800ea4e:	6822      	ldr	r2, [r4, #0]
 800ea50:	1b52      	subs	r2, r2, r5
 800ea52:	d41e      	bmi.n	800ea92 <_malloc_r+0xc6>
 800ea54:	2a0b      	cmp	r2, #11
 800ea56:	d916      	bls.n	800ea86 <_malloc_r+0xba>
 800ea58:	1961      	adds	r1, r4, r5
 800ea5a:	42a3      	cmp	r3, r4
 800ea5c:	6025      	str	r5, [r4, #0]
 800ea5e:	bf18      	it	ne
 800ea60:	6059      	strne	r1, [r3, #4]
 800ea62:	6863      	ldr	r3, [r4, #4]
 800ea64:	bf08      	it	eq
 800ea66:	6031      	streq	r1, [r6, #0]
 800ea68:	5162      	str	r2, [r4, r5]
 800ea6a:	604b      	str	r3, [r1, #4]
 800ea6c:	4638      	mov	r0, r7
 800ea6e:	f104 060b 	add.w	r6, r4, #11
 800ea72:	f000 fa07 	bl	800ee84 <__malloc_unlock>
 800ea76:	f026 0607 	bic.w	r6, r6, #7
 800ea7a:	1d23      	adds	r3, r4, #4
 800ea7c:	1af2      	subs	r2, r6, r3
 800ea7e:	d0b6      	beq.n	800e9ee <_malloc_r+0x22>
 800ea80:	1b9b      	subs	r3, r3, r6
 800ea82:	50a3      	str	r3, [r4, r2]
 800ea84:	e7b3      	b.n	800e9ee <_malloc_r+0x22>
 800ea86:	6862      	ldr	r2, [r4, #4]
 800ea88:	42a3      	cmp	r3, r4
 800ea8a:	bf0c      	ite	eq
 800ea8c:	6032      	streq	r2, [r6, #0]
 800ea8e:	605a      	strne	r2, [r3, #4]
 800ea90:	e7ec      	b.n	800ea6c <_malloc_r+0xa0>
 800ea92:	4623      	mov	r3, r4
 800ea94:	6864      	ldr	r4, [r4, #4]
 800ea96:	e7b2      	b.n	800e9fe <_malloc_r+0x32>
 800ea98:	4634      	mov	r4, r6
 800ea9a:	6876      	ldr	r6, [r6, #4]
 800ea9c:	e7b9      	b.n	800ea12 <_malloc_r+0x46>
 800ea9e:	230c      	movs	r3, #12
 800eaa0:	603b      	str	r3, [r7, #0]
 800eaa2:	4638      	mov	r0, r7
 800eaa4:	f000 f9ee 	bl	800ee84 <__malloc_unlock>
 800eaa8:	e7a1      	b.n	800e9ee <_malloc_r+0x22>
 800eaaa:	6025      	str	r5, [r4, #0]
 800eaac:	e7de      	b.n	800ea6c <_malloc_r+0xa0>
 800eaae:	bf00      	nop
 800eab0:	2000482c 	.word	0x2000482c

0800eab4 <__ssputs_r>:
 800eab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eab8:	688e      	ldr	r6, [r1, #8]
 800eaba:	429e      	cmp	r6, r3
 800eabc:	4682      	mov	sl, r0
 800eabe:	460c      	mov	r4, r1
 800eac0:	4690      	mov	r8, r2
 800eac2:	461f      	mov	r7, r3
 800eac4:	d838      	bhi.n	800eb38 <__ssputs_r+0x84>
 800eac6:	898a      	ldrh	r2, [r1, #12]
 800eac8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eacc:	d032      	beq.n	800eb34 <__ssputs_r+0x80>
 800eace:	6825      	ldr	r5, [r4, #0]
 800ead0:	6909      	ldr	r1, [r1, #16]
 800ead2:	eba5 0901 	sub.w	r9, r5, r1
 800ead6:	6965      	ldr	r5, [r4, #20]
 800ead8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eadc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800eae0:	3301      	adds	r3, #1
 800eae2:	444b      	add	r3, r9
 800eae4:	106d      	asrs	r5, r5, #1
 800eae6:	429d      	cmp	r5, r3
 800eae8:	bf38      	it	cc
 800eaea:	461d      	movcc	r5, r3
 800eaec:	0553      	lsls	r3, r2, #21
 800eaee:	d531      	bpl.n	800eb54 <__ssputs_r+0xa0>
 800eaf0:	4629      	mov	r1, r5
 800eaf2:	f7ff ff6b 	bl	800e9cc <_malloc_r>
 800eaf6:	4606      	mov	r6, r0
 800eaf8:	b950      	cbnz	r0, 800eb10 <__ssputs_r+0x5c>
 800eafa:	230c      	movs	r3, #12
 800eafc:	f8ca 3000 	str.w	r3, [sl]
 800eb00:	89a3      	ldrh	r3, [r4, #12]
 800eb02:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb06:	81a3      	strh	r3, [r4, #12]
 800eb08:	f04f 30ff 	mov.w	r0, #4294967295
 800eb0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb10:	6921      	ldr	r1, [r4, #16]
 800eb12:	464a      	mov	r2, r9
 800eb14:	f7ff fa08 	bl	800df28 <memcpy>
 800eb18:	89a3      	ldrh	r3, [r4, #12]
 800eb1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800eb1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb22:	81a3      	strh	r3, [r4, #12]
 800eb24:	6126      	str	r6, [r4, #16]
 800eb26:	6165      	str	r5, [r4, #20]
 800eb28:	444e      	add	r6, r9
 800eb2a:	eba5 0509 	sub.w	r5, r5, r9
 800eb2e:	6026      	str	r6, [r4, #0]
 800eb30:	60a5      	str	r5, [r4, #8]
 800eb32:	463e      	mov	r6, r7
 800eb34:	42be      	cmp	r6, r7
 800eb36:	d900      	bls.n	800eb3a <__ssputs_r+0x86>
 800eb38:	463e      	mov	r6, r7
 800eb3a:	6820      	ldr	r0, [r4, #0]
 800eb3c:	4632      	mov	r2, r6
 800eb3e:	4641      	mov	r1, r8
 800eb40:	f000 f980 	bl	800ee44 <memmove>
 800eb44:	68a3      	ldr	r3, [r4, #8]
 800eb46:	1b9b      	subs	r3, r3, r6
 800eb48:	60a3      	str	r3, [r4, #8]
 800eb4a:	6823      	ldr	r3, [r4, #0]
 800eb4c:	4433      	add	r3, r6
 800eb4e:	6023      	str	r3, [r4, #0]
 800eb50:	2000      	movs	r0, #0
 800eb52:	e7db      	b.n	800eb0c <__ssputs_r+0x58>
 800eb54:	462a      	mov	r2, r5
 800eb56:	f000 f99b 	bl	800ee90 <_realloc_r>
 800eb5a:	4606      	mov	r6, r0
 800eb5c:	2800      	cmp	r0, #0
 800eb5e:	d1e1      	bne.n	800eb24 <__ssputs_r+0x70>
 800eb60:	6921      	ldr	r1, [r4, #16]
 800eb62:	4650      	mov	r0, sl
 800eb64:	f7ff fec6 	bl	800e8f4 <_free_r>
 800eb68:	e7c7      	b.n	800eafa <__ssputs_r+0x46>
	...

0800eb6c <_svfiprintf_r>:
 800eb6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb70:	4698      	mov	r8, r3
 800eb72:	898b      	ldrh	r3, [r1, #12]
 800eb74:	061b      	lsls	r3, r3, #24
 800eb76:	b09d      	sub	sp, #116	; 0x74
 800eb78:	4607      	mov	r7, r0
 800eb7a:	460d      	mov	r5, r1
 800eb7c:	4614      	mov	r4, r2
 800eb7e:	d50e      	bpl.n	800eb9e <_svfiprintf_r+0x32>
 800eb80:	690b      	ldr	r3, [r1, #16]
 800eb82:	b963      	cbnz	r3, 800eb9e <_svfiprintf_r+0x32>
 800eb84:	2140      	movs	r1, #64	; 0x40
 800eb86:	f7ff ff21 	bl	800e9cc <_malloc_r>
 800eb8a:	6028      	str	r0, [r5, #0]
 800eb8c:	6128      	str	r0, [r5, #16]
 800eb8e:	b920      	cbnz	r0, 800eb9a <_svfiprintf_r+0x2e>
 800eb90:	230c      	movs	r3, #12
 800eb92:	603b      	str	r3, [r7, #0]
 800eb94:	f04f 30ff 	mov.w	r0, #4294967295
 800eb98:	e0d1      	b.n	800ed3e <_svfiprintf_r+0x1d2>
 800eb9a:	2340      	movs	r3, #64	; 0x40
 800eb9c:	616b      	str	r3, [r5, #20]
 800eb9e:	2300      	movs	r3, #0
 800eba0:	9309      	str	r3, [sp, #36]	; 0x24
 800eba2:	2320      	movs	r3, #32
 800eba4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eba8:	f8cd 800c 	str.w	r8, [sp, #12]
 800ebac:	2330      	movs	r3, #48	; 0x30
 800ebae:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ed58 <_svfiprintf_r+0x1ec>
 800ebb2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ebb6:	f04f 0901 	mov.w	r9, #1
 800ebba:	4623      	mov	r3, r4
 800ebbc:	469a      	mov	sl, r3
 800ebbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ebc2:	b10a      	cbz	r2, 800ebc8 <_svfiprintf_r+0x5c>
 800ebc4:	2a25      	cmp	r2, #37	; 0x25
 800ebc6:	d1f9      	bne.n	800ebbc <_svfiprintf_r+0x50>
 800ebc8:	ebba 0b04 	subs.w	fp, sl, r4
 800ebcc:	d00b      	beq.n	800ebe6 <_svfiprintf_r+0x7a>
 800ebce:	465b      	mov	r3, fp
 800ebd0:	4622      	mov	r2, r4
 800ebd2:	4629      	mov	r1, r5
 800ebd4:	4638      	mov	r0, r7
 800ebd6:	f7ff ff6d 	bl	800eab4 <__ssputs_r>
 800ebda:	3001      	adds	r0, #1
 800ebdc:	f000 80aa 	beq.w	800ed34 <_svfiprintf_r+0x1c8>
 800ebe0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ebe2:	445a      	add	r2, fp
 800ebe4:	9209      	str	r2, [sp, #36]	; 0x24
 800ebe6:	f89a 3000 	ldrb.w	r3, [sl]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	f000 80a2 	beq.w	800ed34 <_svfiprintf_r+0x1c8>
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	f04f 32ff 	mov.w	r2, #4294967295
 800ebf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ebfa:	f10a 0a01 	add.w	sl, sl, #1
 800ebfe:	9304      	str	r3, [sp, #16]
 800ec00:	9307      	str	r3, [sp, #28]
 800ec02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ec06:	931a      	str	r3, [sp, #104]	; 0x68
 800ec08:	4654      	mov	r4, sl
 800ec0a:	2205      	movs	r2, #5
 800ec0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ec10:	4851      	ldr	r0, [pc, #324]	; (800ed58 <_svfiprintf_r+0x1ec>)
 800ec12:	f7f1 fae5 	bl	80001e0 <memchr>
 800ec16:	9a04      	ldr	r2, [sp, #16]
 800ec18:	b9d8      	cbnz	r0, 800ec52 <_svfiprintf_r+0xe6>
 800ec1a:	06d0      	lsls	r0, r2, #27
 800ec1c:	bf44      	itt	mi
 800ec1e:	2320      	movmi	r3, #32
 800ec20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ec24:	0711      	lsls	r1, r2, #28
 800ec26:	bf44      	itt	mi
 800ec28:	232b      	movmi	r3, #43	; 0x2b
 800ec2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ec2e:	f89a 3000 	ldrb.w	r3, [sl]
 800ec32:	2b2a      	cmp	r3, #42	; 0x2a
 800ec34:	d015      	beq.n	800ec62 <_svfiprintf_r+0xf6>
 800ec36:	9a07      	ldr	r2, [sp, #28]
 800ec38:	4654      	mov	r4, sl
 800ec3a:	2000      	movs	r0, #0
 800ec3c:	f04f 0c0a 	mov.w	ip, #10
 800ec40:	4621      	mov	r1, r4
 800ec42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ec46:	3b30      	subs	r3, #48	; 0x30
 800ec48:	2b09      	cmp	r3, #9
 800ec4a:	d94e      	bls.n	800ecea <_svfiprintf_r+0x17e>
 800ec4c:	b1b0      	cbz	r0, 800ec7c <_svfiprintf_r+0x110>
 800ec4e:	9207      	str	r2, [sp, #28]
 800ec50:	e014      	b.n	800ec7c <_svfiprintf_r+0x110>
 800ec52:	eba0 0308 	sub.w	r3, r0, r8
 800ec56:	fa09 f303 	lsl.w	r3, r9, r3
 800ec5a:	4313      	orrs	r3, r2
 800ec5c:	9304      	str	r3, [sp, #16]
 800ec5e:	46a2      	mov	sl, r4
 800ec60:	e7d2      	b.n	800ec08 <_svfiprintf_r+0x9c>
 800ec62:	9b03      	ldr	r3, [sp, #12]
 800ec64:	1d19      	adds	r1, r3, #4
 800ec66:	681b      	ldr	r3, [r3, #0]
 800ec68:	9103      	str	r1, [sp, #12]
 800ec6a:	2b00      	cmp	r3, #0
 800ec6c:	bfbb      	ittet	lt
 800ec6e:	425b      	neglt	r3, r3
 800ec70:	f042 0202 	orrlt.w	r2, r2, #2
 800ec74:	9307      	strge	r3, [sp, #28]
 800ec76:	9307      	strlt	r3, [sp, #28]
 800ec78:	bfb8      	it	lt
 800ec7a:	9204      	strlt	r2, [sp, #16]
 800ec7c:	7823      	ldrb	r3, [r4, #0]
 800ec7e:	2b2e      	cmp	r3, #46	; 0x2e
 800ec80:	d10c      	bne.n	800ec9c <_svfiprintf_r+0x130>
 800ec82:	7863      	ldrb	r3, [r4, #1]
 800ec84:	2b2a      	cmp	r3, #42	; 0x2a
 800ec86:	d135      	bne.n	800ecf4 <_svfiprintf_r+0x188>
 800ec88:	9b03      	ldr	r3, [sp, #12]
 800ec8a:	1d1a      	adds	r2, r3, #4
 800ec8c:	681b      	ldr	r3, [r3, #0]
 800ec8e:	9203      	str	r2, [sp, #12]
 800ec90:	2b00      	cmp	r3, #0
 800ec92:	bfb8      	it	lt
 800ec94:	f04f 33ff 	movlt.w	r3, #4294967295
 800ec98:	3402      	adds	r4, #2
 800ec9a:	9305      	str	r3, [sp, #20]
 800ec9c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ed68 <_svfiprintf_r+0x1fc>
 800eca0:	7821      	ldrb	r1, [r4, #0]
 800eca2:	2203      	movs	r2, #3
 800eca4:	4650      	mov	r0, sl
 800eca6:	f7f1 fa9b 	bl	80001e0 <memchr>
 800ecaa:	b140      	cbz	r0, 800ecbe <_svfiprintf_r+0x152>
 800ecac:	2340      	movs	r3, #64	; 0x40
 800ecae:	eba0 000a 	sub.w	r0, r0, sl
 800ecb2:	fa03 f000 	lsl.w	r0, r3, r0
 800ecb6:	9b04      	ldr	r3, [sp, #16]
 800ecb8:	4303      	orrs	r3, r0
 800ecba:	3401      	adds	r4, #1
 800ecbc:	9304      	str	r3, [sp, #16]
 800ecbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ecc2:	4826      	ldr	r0, [pc, #152]	; (800ed5c <_svfiprintf_r+0x1f0>)
 800ecc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ecc8:	2206      	movs	r2, #6
 800ecca:	f7f1 fa89 	bl	80001e0 <memchr>
 800ecce:	2800      	cmp	r0, #0
 800ecd0:	d038      	beq.n	800ed44 <_svfiprintf_r+0x1d8>
 800ecd2:	4b23      	ldr	r3, [pc, #140]	; (800ed60 <_svfiprintf_r+0x1f4>)
 800ecd4:	bb1b      	cbnz	r3, 800ed1e <_svfiprintf_r+0x1b2>
 800ecd6:	9b03      	ldr	r3, [sp, #12]
 800ecd8:	3307      	adds	r3, #7
 800ecda:	f023 0307 	bic.w	r3, r3, #7
 800ecde:	3308      	adds	r3, #8
 800ece0:	9303      	str	r3, [sp, #12]
 800ece2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ece4:	4433      	add	r3, r6
 800ece6:	9309      	str	r3, [sp, #36]	; 0x24
 800ece8:	e767      	b.n	800ebba <_svfiprintf_r+0x4e>
 800ecea:	fb0c 3202 	mla	r2, ip, r2, r3
 800ecee:	460c      	mov	r4, r1
 800ecf0:	2001      	movs	r0, #1
 800ecf2:	e7a5      	b.n	800ec40 <_svfiprintf_r+0xd4>
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	3401      	adds	r4, #1
 800ecf8:	9305      	str	r3, [sp, #20]
 800ecfa:	4619      	mov	r1, r3
 800ecfc:	f04f 0c0a 	mov.w	ip, #10
 800ed00:	4620      	mov	r0, r4
 800ed02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ed06:	3a30      	subs	r2, #48	; 0x30
 800ed08:	2a09      	cmp	r2, #9
 800ed0a:	d903      	bls.n	800ed14 <_svfiprintf_r+0x1a8>
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d0c5      	beq.n	800ec9c <_svfiprintf_r+0x130>
 800ed10:	9105      	str	r1, [sp, #20]
 800ed12:	e7c3      	b.n	800ec9c <_svfiprintf_r+0x130>
 800ed14:	fb0c 2101 	mla	r1, ip, r1, r2
 800ed18:	4604      	mov	r4, r0
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	e7f0      	b.n	800ed00 <_svfiprintf_r+0x194>
 800ed1e:	ab03      	add	r3, sp, #12
 800ed20:	9300      	str	r3, [sp, #0]
 800ed22:	462a      	mov	r2, r5
 800ed24:	4b0f      	ldr	r3, [pc, #60]	; (800ed64 <_svfiprintf_r+0x1f8>)
 800ed26:	a904      	add	r1, sp, #16
 800ed28:	4638      	mov	r0, r7
 800ed2a:	f7fc f9f5 	bl	800b118 <_printf_float>
 800ed2e:	1c42      	adds	r2, r0, #1
 800ed30:	4606      	mov	r6, r0
 800ed32:	d1d6      	bne.n	800ece2 <_svfiprintf_r+0x176>
 800ed34:	89ab      	ldrh	r3, [r5, #12]
 800ed36:	065b      	lsls	r3, r3, #25
 800ed38:	f53f af2c 	bmi.w	800eb94 <_svfiprintf_r+0x28>
 800ed3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ed3e:	b01d      	add	sp, #116	; 0x74
 800ed40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed44:	ab03      	add	r3, sp, #12
 800ed46:	9300      	str	r3, [sp, #0]
 800ed48:	462a      	mov	r2, r5
 800ed4a:	4b06      	ldr	r3, [pc, #24]	; (800ed64 <_svfiprintf_r+0x1f8>)
 800ed4c:	a904      	add	r1, sp, #16
 800ed4e:	4638      	mov	r0, r7
 800ed50:	f7fc fc86 	bl	800b660 <_printf_i>
 800ed54:	e7eb      	b.n	800ed2e <_svfiprintf_r+0x1c2>
 800ed56:	bf00      	nop
 800ed58:	08022f14 	.word	0x08022f14
 800ed5c:	08022f1e 	.word	0x08022f1e
 800ed60:	0800b119 	.word	0x0800b119
 800ed64:	0800eab5 	.word	0x0800eab5
 800ed68:	08022f1a 	.word	0x08022f1a
 800ed6c:	00000000 	.word	0x00000000

0800ed70 <nan>:
 800ed70:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ed78 <nan+0x8>
 800ed74:	4770      	bx	lr
 800ed76:	bf00      	nop
 800ed78:	00000000 	.word	0x00000000
 800ed7c:	7ff80000 	.word	0x7ff80000

0800ed80 <_sbrk_r>:
 800ed80:	b538      	push	{r3, r4, r5, lr}
 800ed82:	4d06      	ldr	r5, [pc, #24]	; (800ed9c <_sbrk_r+0x1c>)
 800ed84:	2300      	movs	r3, #0
 800ed86:	4604      	mov	r4, r0
 800ed88:	4608      	mov	r0, r1
 800ed8a:	602b      	str	r3, [r5, #0]
 800ed8c:	f7f5 fbe8 	bl	8004560 <_sbrk>
 800ed90:	1c43      	adds	r3, r0, #1
 800ed92:	d102      	bne.n	800ed9a <_sbrk_r+0x1a>
 800ed94:	682b      	ldr	r3, [r5, #0]
 800ed96:	b103      	cbz	r3, 800ed9a <_sbrk_r+0x1a>
 800ed98:	6023      	str	r3, [r4, #0]
 800ed9a:	bd38      	pop	{r3, r4, r5, pc}
 800ed9c:	20004834 	.word	0x20004834

0800eda0 <strncmp>:
 800eda0:	b510      	push	{r4, lr}
 800eda2:	b17a      	cbz	r2, 800edc4 <strncmp+0x24>
 800eda4:	4603      	mov	r3, r0
 800eda6:	3901      	subs	r1, #1
 800eda8:	1884      	adds	r4, r0, r2
 800edaa:	f813 0b01 	ldrb.w	r0, [r3], #1
 800edae:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800edb2:	4290      	cmp	r0, r2
 800edb4:	d101      	bne.n	800edba <strncmp+0x1a>
 800edb6:	42a3      	cmp	r3, r4
 800edb8:	d101      	bne.n	800edbe <strncmp+0x1e>
 800edba:	1a80      	subs	r0, r0, r2
 800edbc:	bd10      	pop	{r4, pc}
 800edbe:	2800      	cmp	r0, #0
 800edc0:	d1f3      	bne.n	800edaa <strncmp+0xa>
 800edc2:	e7fa      	b.n	800edba <strncmp+0x1a>
 800edc4:	4610      	mov	r0, r2
 800edc6:	e7f9      	b.n	800edbc <strncmp+0x1c>

0800edc8 <__ascii_wctomb>:
 800edc8:	b149      	cbz	r1, 800edde <__ascii_wctomb+0x16>
 800edca:	2aff      	cmp	r2, #255	; 0xff
 800edcc:	bf85      	ittet	hi
 800edce:	238a      	movhi	r3, #138	; 0x8a
 800edd0:	6003      	strhi	r3, [r0, #0]
 800edd2:	700a      	strbls	r2, [r1, #0]
 800edd4:	f04f 30ff 	movhi.w	r0, #4294967295
 800edd8:	bf98      	it	ls
 800edda:	2001      	movls	r0, #1
 800eddc:	4770      	bx	lr
 800edde:	4608      	mov	r0, r1
 800ede0:	4770      	bx	lr
	...

0800ede4 <__assert_func>:
 800ede4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ede6:	4614      	mov	r4, r2
 800ede8:	461a      	mov	r2, r3
 800edea:	4b09      	ldr	r3, [pc, #36]	; (800ee10 <__assert_func+0x2c>)
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	4605      	mov	r5, r0
 800edf0:	68d8      	ldr	r0, [r3, #12]
 800edf2:	b14c      	cbz	r4, 800ee08 <__assert_func+0x24>
 800edf4:	4b07      	ldr	r3, [pc, #28]	; (800ee14 <__assert_func+0x30>)
 800edf6:	9100      	str	r1, [sp, #0]
 800edf8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800edfc:	4906      	ldr	r1, [pc, #24]	; (800ee18 <__assert_func+0x34>)
 800edfe:	462b      	mov	r3, r5
 800ee00:	f000 f80e 	bl	800ee20 <fiprintf>
 800ee04:	f000 fa8c 	bl	800f320 <abort>
 800ee08:	4b04      	ldr	r3, [pc, #16]	; (800ee1c <__assert_func+0x38>)
 800ee0a:	461c      	mov	r4, r3
 800ee0c:	e7f3      	b.n	800edf6 <__assert_func+0x12>
 800ee0e:	bf00      	nop
 800ee10:	2000000c 	.word	0x2000000c
 800ee14:	08022f25 	.word	0x08022f25
 800ee18:	08022f32 	.word	0x08022f32
 800ee1c:	08022f60 	.word	0x08022f60

0800ee20 <fiprintf>:
 800ee20:	b40e      	push	{r1, r2, r3}
 800ee22:	b503      	push	{r0, r1, lr}
 800ee24:	4601      	mov	r1, r0
 800ee26:	ab03      	add	r3, sp, #12
 800ee28:	4805      	ldr	r0, [pc, #20]	; (800ee40 <fiprintf+0x20>)
 800ee2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee2e:	6800      	ldr	r0, [r0, #0]
 800ee30:	9301      	str	r3, [sp, #4]
 800ee32:	f000 f885 	bl	800ef40 <_vfiprintf_r>
 800ee36:	b002      	add	sp, #8
 800ee38:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee3c:	b003      	add	sp, #12
 800ee3e:	4770      	bx	lr
 800ee40:	2000000c 	.word	0x2000000c

0800ee44 <memmove>:
 800ee44:	4288      	cmp	r0, r1
 800ee46:	b510      	push	{r4, lr}
 800ee48:	eb01 0402 	add.w	r4, r1, r2
 800ee4c:	d902      	bls.n	800ee54 <memmove+0x10>
 800ee4e:	4284      	cmp	r4, r0
 800ee50:	4623      	mov	r3, r4
 800ee52:	d807      	bhi.n	800ee64 <memmove+0x20>
 800ee54:	1e43      	subs	r3, r0, #1
 800ee56:	42a1      	cmp	r1, r4
 800ee58:	d008      	beq.n	800ee6c <memmove+0x28>
 800ee5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ee5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ee62:	e7f8      	b.n	800ee56 <memmove+0x12>
 800ee64:	4402      	add	r2, r0
 800ee66:	4601      	mov	r1, r0
 800ee68:	428a      	cmp	r2, r1
 800ee6a:	d100      	bne.n	800ee6e <memmove+0x2a>
 800ee6c:	bd10      	pop	{r4, pc}
 800ee6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee76:	e7f7      	b.n	800ee68 <memmove+0x24>

0800ee78 <__malloc_lock>:
 800ee78:	4801      	ldr	r0, [pc, #4]	; (800ee80 <__malloc_lock+0x8>)
 800ee7a:	f000 bc11 	b.w	800f6a0 <__retarget_lock_acquire_recursive>
 800ee7e:	bf00      	nop
 800ee80:	20004838 	.word	0x20004838

0800ee84 <__malloc_unlock>:
 800ee84:	4801      	ldr	r0, [pc, #4]	; (800ee8c <__malloc_unlock+0x8>)
 800ee86:	f000 bc0c 	b.w	800f6a2 <__retarget_lock_release_recursive>
 800ee8a:	bf00      	nop
 800ee8c:	20004838 	.word	0x20004838

0800ee90 <_realloc_r>:
 800ee90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee94:	4680      	mov	r8, r0
 800ee96:	4614      	mov	r4, r2
 800ee98:	460e      	mov	r6, r1
 800ee9a:	b921      	cbnz	r1, 800eea6 <_realloc_r+0x16>
 800ee9c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eea0:	4611      	mov	r1, r2
 800eea2:	f7ff bd93 	b.w	800e9cc <_malloc_r>
 800eea6:	b92a      	cbnz	r2, 800eeb4 <_realloc_r+0x24>
 800eea8:	f7ff fd24 	bl	800e8f4 <_free_r>
 800eeac:	4625      	mov	r5, r4
 800eeae:	4628      	mov	r0, r5
 800eeb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eeb4:	f000 fc5c 	bl	800f770 <_malloc_usable_size_r>
 800eeb8:	4284      	cmp	r4, r0
 800eeba:	4607      	mov	r7, r0
 800eebc:	d802      	bhi.n	800eec4 <_realloc_r+0x34>
 800eebe:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800eec2:	d812      	bhi.n	800eeea <_realloc_r+0x5a>
 800eec4:	4621      	mov	r1, r4
 800eec6:	4640      	mov	r0, r8
 800eec8:	f7ff fd80 	bl	800e9cc <_malloc_r>
 800eecc:	4605      	mov	r5, r0
 800eece:	2800      	cmp	r0, #0
 800eed0:	d0ed      	beq.n	800eeae <_realloc_r+0x1e>
 800eed2:	42bc      	cmp	r4, r7
 800eed4:	4622      	mov	r2, r4
 800eed6:	4631      	mov	r1, r6
 800eed8:	bf28      	it	cs
 800eeda:	463a      	movcs	r2, r7
 800eedc:	f7ff f824 	bl	800df28 <memcpy>
 800eee0:	4631      	mov	r1, r6
 800eee2:	4640      	mov	r0, r8
 800eee4:	f7ff fd06 	bl	800e8f4 <_free_r>
 800eee8:	e7e1      	b.n	800eeae <_realloc_r+0x1e>
 800eeea:	4635      	mov	r5, r6
 800eeec:	e7df      	b.n	800eeae <_realloc_r+0x1e>

0800eeee <__sfputc_r>:
 800eeee:	6893      	ldr	r3, [r2, #8]
 800eef0:	3b01      	subs	r3, #1
 800eef2:	2b00      	cmp	r3, #0
 800eef4:	b410      	push	{r4}
 800eef6:	6093      	str	r3, [r2, #8]
 800eef8:	da08      	bge.n	800ef0c <__sfputc_r+0x1e>
 800eefa:	6994      	ldr	r4, [r2, #24]
 800eefc:	42a3      	cmp	r3, r4
 800eefe:	db01      	blt.n	800ef04 <__sfputc_r+0x16>
 800ef00:	290a      	cmp	r1, #10
 800ef02:	d103      	bne.n	800ef0c <__sfputc_r+0x1e>
 800ef04:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef08:	f000 b94a 	b.w	800f1a0 <__swbuf_r>
 800ef0c:	6813      	ldr	r3, [r2, #0]
 800ef0e:	1c58      	adds	r0, r3, #1
 800ef10:	6010      	str	r0, [r2, #0]
 800ef12:	7019      	strb	r1, [r3, #0]
 800ef14:	4608      	mov	r0, r1
 800ef16:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ef1a:	4770      	bx	lr

0800ef1c <__sfputs_r>:
 800ef1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ef1e:	4606      	mov	r6, r0
 800ef20:	460f      	mov	r7, r1
 800ef22:	4614      	mov	r4, r2
 800ef24:	18d5      	adds	r5, r2, r3
 800ef26:	42ac      	cmp	r4, r5
 800ef28:	d101      	bne.n	800ef2e <__sfputs_r+0x12>
 800ef2a:	2000      	movs	r0, #0
 800ef2c:	e007      	b.n	800ef3e <__sfputs_r+0x22>
 800ef2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ef32:	463a      	mov	r2, r7
 800ef34:	4630      	mov	r0, r6
 800ef36:	f7ff ffda 	bl	800eeee <__sfputc_r>
 800ef3a:	1c43      	adds	r3, r0, #1
 800ef3c:	d1f3      	bne.n	800ef26 <__sfputs_r+0xa>
 800ef3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ef40 <_vfiprintf_r>:
 800ef40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef44:	460d      	mov	r5, r1
 800ef46:	b09d      	sub	sp, #116	; 0x74
 800ef48:	4614      	mov	r4, r2
 800ef4a:	4698      	mov	r8, r3
 800ef4c:	4606      	mov	r6, r0
 800ef4e:	b118      	cbz	r0, 800ef58 <_vfiprintf_r+0x18>
 800ef50:	6983      	ldr	r3, [r0, #24]
 800ef52:	b90b      	cbnz	r3, 800ef58 <_vfiprintf_r+0x18>
 800ef54:	f000 fb06 	bl	800f564 <__sinit>
 800ef58:	4b89      	ldr	r3, [pc, #548]	; (800f180 <_vfiprintf_r+0x240>)
 800ef5a:	429d      	cmp	r5, r3
 800ef5c:	d11b      	bne.n	800ef96 <_vfiprintf_r+0x56>
 800ef5e:	6875      	ldr	r5, [r6, #4]
 800ef60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef62:	07d9      	lsls	r1, r3, #31
 800ef64:	d405      	bmi.n	800ef72 <_vfiprintf_r+0x32>
 800ef66:	89ab      	ldrh	r3, [r5, #12]
 800ef68:	059a      	lsls	r2, r3, #22
 800ef6a:	d402      	bmi.n	800ef72 <_vfiprintf_r+0x32>
 800ef6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef6e:	f000 fb97 	bl	800f6a0 <__retarget_lock_acquire_recursive>
 800ef72:	89ab      	ldrh	r3, [r5, #12]
 800ef74:	071b      	lsls	r3, r3, #28
 800ef76:	d501      	bpl.n	800ef7c <_vfiprintf_r+0x3c>
 800ef78:	692b      	ldr	r3, [r5, #16]
 800ef7a:	b9eb      	cbnz	r3, 800efb8 <_vfiprintf_r+0x78>
 800ef7c:	4629      	mov	r1, r5
 800ef7e:	4630      	mov	r0, r6
 800ef80:	f000 f960 	bl	800f244 <__swsetup_r>
 800ef84:	b1c0      	cbz	r0, 800efb8 <_vfiprintf_r+0x78>
 800ef86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef88:	07dc      	lsls	r4, r3, #31
 800ef8a:	d50e      	bpl.n	800efaa <_vfiprintf_r+0x6a>
 800ef8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef90:	b01d      	add	sp, #116	; 0x74
 800ef92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef96:	4b7b      	ldr	r3, [pc, #492]	; (800f184 <_vfiprintf_r+0x244>)
 800ef98:	429d      	cmp	r5, r3
 800ef9a:	d101      	bne.n	800efa0 <_vfiprintf_r+0x60>
 800ef9c:	68b5      	ldr	r5, [r6, #8]
 800ef9e:	e7df      	b.n	800ef60 <_vfiprintf_r+0x20>
 800efa0:	4b79      	ldr	r3, [pc, #484]	; (800f188 <_vfiprintf_r+0x248>)
 800efa2:	429d      	cmp	r5, r3
 800efa4:	bf08      	it	eq
 800efa6:	68f5      	ldreq	r5, [r6, #12]
 800efa8:	e7da      	b.n	800ef60 <_vfiprintf_r+0x20>
 800efaa:	89ab      	ldrh	r3, [r5, #12]
 800efac:	0598      	lsls	r0, r3, #22
 800efae:	d4ed      	bmi.n	800ef8c <_vfiprintf_r+0x4c>
 800efb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800efb2:	f000 fb76 	bl	800f6a2 <__retarget_lock_release_recursive>
 800efb6:	e7e9      	b.n	800ef8c <_vfiprintf_r+0x4c>
 800efb8:	2300      	movs	r3, #0
 800efba:	9309      	str	r3, [sp, #36]	; 0x24
 800efbc:	2320      	movs	r3, #32
 800efbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800efc2:	f8cd 800c 	str.w	r8, [sp, #12]
 800efc6:	2330      	movs	r3, #48	; 0x30
 800efc8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f18c <_vfiprintf_r+0x24c>
 800efcc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800efd0:	f04f 0901 	mov.w	r9, #1
 800efd4:	4623      	mov	r3, r4
 800efd6:	469a      	mov	sl, r3
 800efd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800efdc:	b10a      	cbz	r2, 800efe2 <_vfiprintf_r+0xa2>
 800efde:	2a25      	cmp	r2, #37	; 0x25
 800efe0:	d1f9      	bne.n	800efd6 <_vfiprintf_r+0x96>
 800efe2:	ebba 0b04 	subs.w	fp, sl, r4
 800efe6:	d00b      	beq.n	800f000 <_vfiprintf_r+0xc0>
 800efe8:	465b      	mov	r3, fp
 800efea:	4622      	mov	r2, r4
 800efec:	4629      	mov	r1, r5
 800efee:	4630      	mov	r0, r6
 800eff0:	f7ff ff94 	bl	800ef1c <__sfputs_r>
 800eff4:	3001      	adds	r0, #1
 800eff6:	f000 80aa 	beq.w	800f14e <_vfiprintf_r+0x20e>
 800effa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800effc:	445a      	add	r2, fp
 800effe:	9209      	str	r2, [sp, #36]	; 0x24
 800f000:	f89a 3000 	ldrb.w	r3, [sl]
 800f004:	2b00      	cmp	r3, #0
 800f006:	f000 80a2 	beq.w	800f14e <_vfiprintf_r+0x20e>
 800f00a:	2300      	movs	r3, #0
 800f00c:	f04f 32ff 	mov.w	r2, #4294967295
 800f010:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f014:	f10a 0a01 	add.w	sl, sl, #1
 800f018:	9304      	str	r3, [sp, #16]
 800f01a:	9307      	str	r3, [sp, #28]
 800f01c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f020:	931a      	str	r3, [sp, #104]	; 0x68
 800f022:	4654      	mov	r4, sl
 800f024:	2205      	movs	r2, #5
 800f026:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f02a:	4858      	ldr	r0, [pc, #352]	; (800f18c <_vfiprintf_r+0x24c>)
 800f02c:	f7f1 f8d8 	bl	80001e0 <memchr>
 800f030:	9a04      	ldr	r2, [sp, #16]
 800f032:	b9d8      	cbnz	r0, 800f06c <_vfiprintf_r+0x12c>
 800f034:	06d1      	lsls	r1, r2, #27
 800f036:	bf44      	itt	mi
 800f038:	2320      	movmi	r3, #32
 800f03a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f03e:	0713      	lsls	r3, r2, #28
 800f040:	bf44      	itt	mi
 800f042:	232b      	movmi	r3, #43	; 0x2b
 800f044:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f048:	f89a 3000 	ldrb.w	r3, [sl]
 800f04c:	2b2a      	cmp	r3, #42	; 0x2a
 800f04e:	d015      	beq.n	800f07c <_vfiprintf_r+0x13c>
 800f050:	9a07      	ldr	r2, [sp, #28]
 800f052:	4654      	mov	r4, sl
 800f054:	2000      	movs	r0, #0
 800f056:	f04f 0c0a 	mov.w	ip, #10
 800f05a:	4621      	mov	r1, r4
 800f05c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f060:	3b30      	subs	r3, #48	; 0x30
 800f062:	2b09      	cmp	r3, #9
 800f064:	d94e      	bls.n	800f104 <_vfiprintf_r+0x1c4>
 800f066:	b1b0      	cbz	r0, 800f096 <_vfiprintf_r+0x156>
 800f068:	9207      	str	r2, [sp, #28]
 800f06a:	e014      	b.n	800f096 <_vfiprintf_r+0x156>
 800f06c:	eba0 0308 	sub.w	r3, r0, r8
 800f070:	fa09 f303 	lsl.w	r3, r9, r3
 800f074:	4313      	orrs	r3, r2
 800f076:	9304      	str	r3, [sp, #16]
 800f078:	46a2      	mov	sl, r4
 800f07a:	e7d2      	b.n	800f022 <_vfiprintf_r+0xe2>
 800f07c:	9b03      	ldr	r3, [sp, #12]
 800f07e:	1d19      	adds	r1, r3, #4
 800f080:	681b      	ldr	r3, [r3, #0]
 800f082:	9103      	str	r1, [sp, #12]
 800f084:	2b00      	cmp	r3, #0
 800f086:	bfbb      	ittet	lt
 800f088:	425b      	neglt	r3, r3
 800f08a:	f042 0202 	orrlt.w	r2, r2, #2
 800f08e:	9307      	strge	r3, [sp, #28]
 800f090:	9307      	strlt	r3, [sp, #28]
 800f092:	bfb8      	it	lt
 800f094:	9204      	strlt	r2, [sp, #16]
 800f096:	7823      	ldrb	r3, [r4, #0]
 800f098:	2b2e      	cmp	r3, #46	; 0x2e
 800f09a:	d10c      	bne.n	800f0b6 <_vfiprintf_r+0x176>
 800f09c:	7863      	ldrb	r3, [r4, #1]
 800f09e:	2b2a      	cmp	r3, #42	; 0x2a
 800f0a0:	d135      	bne.n	800f10e <_vfiprintf_r+0x1ce>
 800f0a2:	9b03      	ldr	r3, [sp, #12]
 800f0a4:	1d1a      	adds	r2, r3, #4
 800f0a6:	681b      	ldr	r3, [r3, #0]
 800f0a8:	9203      	str	r2, [sp, #12]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	bfb8      	it	lt
 800f0ae:	f04f 33ff 	movlt.w	r3, #4294967295
 800f0b2:	3402      	adds	r4, #2
 800f0b4:	9305      	str	r3, [sp, #20]
 800f0b6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f19c <_vfiprintf_r+0x25c>
 800f0ba:	7821      	ldrb	r1, [r4, #0]
 800f0bc:	2203      	movs	r2, #3
 800f0be:	4650      	mov	r0, sl
 800f0c0:	f7f1 f88e 	bl	80001e0 <memchr>
 800f0c4:	b140      	cbz	r0, 800f0d8 <_vfiprintf_r+0x198>
 800f0c6:	2340      	movs	r3, #64	; 0x40
 800f0c8:	eba0 000a 	sub.w	r0, r0, sl
 800f0cc:	fa03 f000 	lsl.w	r0, r3, r0
 800f0d0:	9b04      	ldr	r3, [sp, #16]
 800f0d2:	4303      	orrs	r3, r0
 800f0d4:	3401      	adds	r4, #1
 800f0d6:	9304      	str	r3, [sp, #16]
 800f0d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0dc:	482c      	ldr	r0, [pc, #176]	; (800f190 <_vfiprintf_r+0x250>)
 800f0de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f0e2:	2206      	movs	r2, #6
 800f0e4:	f7f1 f87c 	bl	80001e0 <memchr>
 800f0e8:	2800      	cmp	r0, #0
 800f0ea:	d03f      	beq.n	800f16c <_vfiprintf_r+0x22c>
 800f0ec:	4b29      	ldr	r3, [pc, #164]	; (800f194 <_vfiprintf_r+0x254>)
 800f0ee:	bb1b      	cbnz	r3, 800f138 <_vfiprintf_r+0x1f8>
 800f0f0:	9b03      	ldr	r3, [sp, #12]
 800f0f2:	3307      	adds	r3, #7
 800f0f4:	f023 0307 	bic.w	r3, r3, #7
 800f0f8:	3308      	adds	r3, #8
 800f0fa:	9303      	str	r3, [sp, #12]
 800f0fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f0fe:	443b      	add	r3, r7
 800f100:	9309      	str	r3, [sp, #36]	; 0x24
 800f102:	e767      	b.n	800efd4 <_vfiprintf_r+0x94>
 800f104:	fb0c 3202 	mla	r2, ip, r2, r3
 800f108:	460c      	mov	r4, r1
 800f10a:	2001      	movs	r0, #1
 800f10c:	e7a5      	b.n	800f05a <_vfiprintf_r+0x11a>
 800f10e:	2300      	movs	r3, #0
 800f110:	3401      	adds	r4, #1
 800f112:	9305      	str	r3, [sp, #20]
 800f114:	4619      	mov	r1, r3
 800f116:	f04f 0c0a 	mov.w	ip, #10
 800f11a:	4620      	mov	r0, r4
 800f11c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f120:	3a30      	subs	r2, #48	; 0x30
 800f122:	2a09      	cmp	r2, #9
 800f124:	d903      	bls.n	800f12e <_vfiprintf_r+0x1ee>
 800f126:	2b00      	cmp	r3, #0
 800f128:	d0c5      	beq.n	800f0b6 <_vfiprintf_r+0x176>
 800f12a:	9105      	str	r1, [sp, #20]
 800f12c:	e7c3      	b.n	800f0b6 <_vfiprintf_r+0x176>
 800f12e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f132:	4604      	mov	r4, r0
 800f134:	2301      	movs	r3, #1
 800f136:	e7f0      	b.n	800f11a <_vfiprintf_r+0x1da>
 800f138:	ab03      	add	r3, sp, #12
 800f13a:	9300      	str	r3, [sp, #0]
 800f13c:	462a      	mov	r2, r5
 800f13e:	4b16      	ldr	r3, [pc, #88]	; (800f198 <_vfiprintf_r+0x258>)
 800f140:	a904      	add	r1, sp, #16
 800f142:	4630      	mov	r0, r6
 800f144:	f7fb ffe8 	bl	800b118 <_printf_float>
 800f148:	4607      	mov	r7, r0
 800f14a:	1c78      	adds	r0, r7, #1
 800f14c:	d1d6      	bne.n	800f0fc <_vfiprintf_r+0x1bc>
 800f14e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f150:	07d9      	lsls	r1, r3, #31
 800f152:	d405      	bmi.n	800f160 <_vfiprintf_r+0x220>
 800f154:	89ab      	ldrh	r3, [r5, #12]
 800f156:	059a      	lsls	r2, r3, #22
 800f158:	d402      	bmi.n	800f160 <_vfiprintf_r+0x220>
 800f15a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f15c:	f000 faa1 	bl	800f6a2 <__retarget_lock_release_recursive>
 800f160:	89ab      	ldrh	r3, [r5, #12]
 800f162:	065b      	lsls	r3, r3, #25
 800f164:	f53f af12 	bmi.w	800ef8c <_vfiprintf_r+0x4c>
 800f168:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f16a:	e711      	b.n	800ef90 <_vfiprintf_r+0x50>
 800f16c:	ab03      	add	r3, sp, #12
 800f16e:	9300      	str	r3, [sp, #0]
 800f170:	462a      	mov	r2, r5
 800f172:	4b09      	ldr	r3, [pc, #36]	; (800f198 <_vfiprintf_r+0x258>)
 800f174:	a904      	add	r1, sp, #16
 800f176:	4630      	mov	r0, r6
 800f178:	f7fc fa72 	bl	800b660 <_printf_i>
 800f17c:	e7e4      	b.n	800f148 <_vfiprintf_r+0x208>
 800f17e:	bf00      	nop
 800f180:	08022f84 	.word	0x08022f84
 800f184:	08022fa4 	.word	0x08022fa4
 800f188:	08022f64 	.word	0x08022f64
 800f18c:	08022f14 	.word	0x08022f14
 800f190:	08022f1e 	.word	0x08022f1e
 800f194:	0800b119 	.word	0x0800b119
 800f198:	0800ef1d 	.word	0x0800ef1d
 800f19c:	08022f1a 	.word	0x08022f1a

0800f1a0 <__swbuf_r>:
 800f1a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1a2:	460e      	mov	r6, r1
 800f1a4:	4614      	mov	r4, r2
 800f1a6:	4605      	mov	r5, r0
 800f1a8:	b118      	cbz	r0, 800f1b2 <__swbuf_r+0x12>
 800f1aa:	6983      	ldr	r3, [r0, #24]
 800f1ac:	b90b      	cbnz	r3, 800f1b2 <__swbuf_r+0x12>
 800f1ae:	f000 f9d9 	bl	800f564 <__sinit>
 800f1b2:	4b21      	ldr	r3, [pc, #132]	; (800f238 <__swbuf_r+0x98>)
 800f1b4:	429c      	cmp	r4, r3
 800f1b6:	d12b      	bne.n	800f210 <__swbuf_r+0x70>
 800f1b8:	686c      	ldr	r4, [r5, #4]
 800f1ba:	69a3      	ldr	r3, [r4, #24]
 800f1bc:	60a3      	str	r3, [r4, #8]
 800f1be:	89a3      	ldrh	r3, [r4, #12]
 800f1c0:	071a      	lsls	r2, r3, #28
 800f1c2:	d52f      	bpl.n	800f224 <__swbuf_r+0x84>
 800f1c4:	6923      	ldr	r3, [r4, #16]
 800f1c6:	b36b      	cbz	r3, 800f224 <__swbuf_r+0x84>
 800f1c8:	6923      	ldr	r3, [r4, #16]
 800f1ca:	6820      	ldr	r0, [r4, #0]
 800f1cc:	1ac0      	subs	r0, r0, r3
 800f1ce:	6963      	ldr	r3, [r4, #20]
 800f1d0:	b2f6      	uxtb	r6, r6
 800f1d2:	4283      	cmp	r3, r0
 800f1d4:	4637      	mov	r7, r6
 800f1d6:	dc04      	bgt.n	800f1e2 <__swbuf_r+0x42>
 800f1d8:	4621      	mov	r1, r4
 800f1da:	4628      	mov	r0, r5
 800f1dc:	f000 f92e 	bl	800f43c <_fflush_r>
 800f1e0:	bb30      	cbnz	r0, 800f230 <__swbuf_r+0x90>
 800f1e2:	68a3      	ldr	r3, [r4, #8]
 800f1e4:	3b01      	subs	r3, #1
 800f1e6:	60a3      	str	r3, [r4, #8]
 800f1e8:	6823      	ldr	r3, [r4, #0]
 800f1ea:	1c5a      	adds	r2, r3, #1
 800f1ec:	6022      	str	r2, [r4, #0]
 800f1ee:	701e      	strb	r6, [r3, #0]
 800f1f0:	6963      	ldr	r3, [r4, #20]
 800f1f2:	3001      	adds	r0, #1
 800f1f4:	4283      	cmp	r3, r0
 800f1f6:	d004      	beq.n	800f202 <__swbuf_r+0x62>
 800f1f8:	89a3      	ldrh	r3, [r4, #12]
 800f1fa:	07db      	lsls	r3, r3, #31
 800f1fc:	d506      	bpl.n	800f20c <__swbuf_r+0x6c>
 800f1fe:	2e0a      	cmp	r6, #10
 800f200:	d104      	bne.n	800f20c <__swbuf_r+0x6c>
 800f202:	4621      	mov	r1, r4
 800f204:	4628      	mov	r0, r5
 800f206:	f000 f919 	bl	800f43c <_fflush_r>
 800f20a:	b988      	cbnz	r0, 800f230 <__swbuf_r+0x90>
 800f20c:	4638      	mov	r0, r7
 800f20e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f210:	4b0a      	ldr	r3, [pc, #40]	; (800f23c <__swbuf_r+0x9c>)
 800f212:	429c      	cmp	r4, r3
 800f214:	d101      	bne.n	800f21a <__swbuf_r+0x7a>
 800f216:	68ac      	ldr	r4, [r5, #8]
 800f218:	e7cf      	b.n	800f1ba <__swbuf_r+0x1a>
 800f21a:	4b09      	ldr	r3, [pc, #36]	; (800f240 <__swbuf_r+0xa0>)
 800f21c:	429c      	cmp	r4, r3
 800f21e:	bf08      	it	eq
 800f220:	68ec      	ldreq	r4, [r5, #12]
 800f222:	e7ca      	b.n	800f1ba <__swbuf_r+0x1a>
 800f224:	4621      	mov	r1, r4
 800f226:	4628      	mov	r0, r5
 800f228:	f000 f80c 	bl	800f244 <__swsetup_r>
 800f22c:	2800      	cmp	r0, #0
 800f22e:	d0cb      	beq.n	800f1c8 <__swbuf_r+0x28>
 800f230:	f04f 37ff 	mov.w	r7, #4294967295
 800f234:	e7ea      	b.n	800f20c <__swbuf_r+0x6c>
 800f236:	bf00      	nop
 800f238:	08022f84 	.word	0x08022f84
 800f23c:	08022fa4 	.word	0x08022fa4
 800f240:	08022f64 	.word	0x08022f64

0800f244 <__swsetup_r>:
 800f244:	4b32      	ldr	r3, [pc, #200]	; (800f310 <__swsetup_r+0xcc>)
 800f246:	b570      	push	{r4, r5, r6, lr}
 800f248:	681d      	ldr	r5, [r3, #0]
 800f24a:	4606      	mov	r6, r0
 800f24c:	460c      	mov	r4, r1
 800f24e:	b125      	cbz	r5, 800f25a <__swsetup_r+0x16>
 800f250:	69ab      	ldr	r3, [r5, #24]
 800f252:	b913      	cbnz	r3, 800f25a <__swsetup_r+0x16>
 800f254:	4628      	mov	r0, r5
 800f256:	f000 f985 	bl	800f564 <__sinit>
 800f25a:	4b2e      	ldr	r3, [pc, #184]	; (800f314 <__swsetup_r+0xd0>)
 800f25c:	429c      	cmp	r4, r3
 800f25e:	d10f      	bne.n	800f280 <__swsetup_r+0x3c>
 800f260:	686c      	ldr	r4, [r5, #4]
 800f262:	89a3      	ldrh	r3, [r4, #12]
 800f264:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f268:	0719      	lsls	r1, r3, #28
 800f26a:	d42c      	bmi.n	800f2c6 <__swsetup_r+0x82>
 800f26c:	06dd      	lsls	r5, r3, #27
 800f26e:	d411      	bmi.n	800f294 <__swsetup_r+0x50>
 800f270:	2309      	movs	r3, #9
 800f272:	6033      	str	r3, [r6, #0]
 800f274:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f278:	81a3      	strh	r3, [r4, #12]
 800f27a:	f04f 30ff 	mov.w	r0, #4294967295
 800f27e:	e03e      	b.n	800f2fe <__swsetup_r+0xba>
 800f280:	4b25      	ldr	r3, [pc, #148]	; (800f318 <__swsetup_r+0xd4>)
 800f282:	429c      	cmp	r4, r3
 800f284:	d101      	bne.n	800f28a <__swsetup_r+0x46>
 800f286:	68ac      	ldr	r4, [r5, #8]
 800f288:	e7eb      	b.n	800f262 <__swsetup_r+0x1e>
 800f28a:	4b24      	ldr	r3, [pc, #144]	; (800f31c <__swsetup_r+0xd8>)
 800f28c:	429c      	cmp	r4, r3
 800f28e:	bf08      	it	eq
 800f290:	68ec      	ldreq	r4, [r5, #12]
 800f292:	e7e6      	b.n	800f262 <__swsetup_r+0x1e>
 800f294:	0758      	lsls	r0, r3, #29
 800f296:	d512      	bpl.n	800f2be <__swsetup_r+0x7a>
 800f298:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f29a:	b141      	cbz	r1, 800f2ae <__swsetup_r+0x6a>
 800f29c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f2a0:	4299      	cmp	r1, r3
 800f2a2:	d002      	beq.n	800f2aa <__swsetup_r+0x66>
 800f2a4:	4630      	mov	r0, r6
 800f2a6:	f7ff fb25 	bl	800e8f4 <_free_r>
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	6363      	str	r3, [r4, #52]	; 0x34
 800f2ae:	89a3      	ldrh	r3, [r4, #12]
 800f2b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f2b4:	81a3      	strh	r3, [r4, #12]
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	6063      	str	r3, [r4, #4]
 800f2ba:	6923      	ldr	r3, [r4, #16]
 800f2bc:	6023      	str	r3, [r4, #0]
 800f2be:	89a3      	ldrh	r3, [r4, #12]
 800f2c0:	f043 0308 	orr.w	r3, r3, #8
 800f2c4:	81a3      	strh	r3, [r4, #12]
 800f2c6:	6923      	ldr	r3, [r4, #16]
 800f2c8:	b94b      	cbnz	r3, 800f2de <__swsetup_r+0x9a>
 800f2ca:	89a3      	ldrh	r3, [r4, #12]
 800f2cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f2d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f2d4:	d003      	beq.n	800f2de <__swsetup_r+0x9a>
 800f2d6:	4621      	mov	r1, r4
 800f2d8:	4630      	mov	r0, r6
 800f2da:	f000 fa09 	bl	800f6f0 <__smakebuf_r>
 800f2de:	89a0      	ldrh	r0, [r4, #12]
 800f2e0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f2e4:	f010 0301 	ands.w	r3, r0, #1
 800f2e8:	d00a      	beq.n	800f300 <__swsetup_r+0xbc>
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	60a3      	str	r3, [r4, #8]
 800f2ee:	6963      	ldr	r3, [r4, #20]
 800f2f0:	425b      	negs	r3, r3
 800f2f2:	61a3      	str	r3, [r4, #24]
 800f2f4:	6923      	ldr	r3, [r4, #16]
 800f2f6:	b943      	cbnz	r3, 800f30a <__swsetup_r+0xc6>
 800f2f8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f2fc:	d1ba      	bne.n	800f274 <__swsetup_r+0x30>
 800f2fe:	bd70      	pop	{r4, r5, r6, pc}
 800f300:	0781      	lsls	r1, r0, #30
 800f302:	bf58      	it	pl
 800f304:	6963      	ldrpl	r3, [r4, #20]
 800f306:	60a3      	str	r3, [r4, #8]
 800f308:	e7f4      	b.n	800f2f4 <__swsetup_r+0xb0>
 800f30a:	2000      	movs	r0, #0
 800f30c:	e7f7      	b.n	800f2fe <__swsetup_r+0xba>
 800f30e:	bf00      	nop
 800f310:	2000000c 	.word	0x2000000c
 800f314:	08022f84 	.word	0x08022f84
 800f318:	08022fa4 	.word	0x08022fa4
 800f31c:	08022f64 	.word	0x08022f64

0800f320 <abort>:
 800f320:	b508      	push	{r3, lr}
 800f322:	2006      	movs	r0, #6
 800f324:	f000 fa54 	bl	800f7d0 <raise>
 800f328:	2001      	movs	r0, #1
 800f32a:	f7f5 f8a1 	bl	8004470 <_exit>
	...

0800f330 <__sflush_r>:
 800f330:	898a      	ldrh	r2, [r1, #12]
 800f332:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f336:	4605      	mov	r5, r0
 800f338:	0710      	lsls	r0, r2, #28
 800f33a:	460c      	mov	r4, r1
 800f33c:	d458      	bmi.n	800f3f0 <__sflush_r+0xc0>
 800f33e:	684b      	ldr	r3, [r1, #4]
 800f340:	2b00      	cmp	r3, #0
 800f342:	dc05      	bgt.n	800f350 <__sflush_r+0x20>
 800f344:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800f346:	2b00      	cmp	r3, #0
 800f348:	dc02      	bgt.n	800f350 <__sflush_r+0x20>
 800f34a:	2000      	movs	r0, #0
 800f34c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f350:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f352:	2e00      	cmp	r6, #0
 800f354:	d0f9      	beq.n	800f34a <__sflush_r+0x1a>
 800f356:	2300      	movs	r3, #0
 800f358:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800f35c:	682f      	ldr	r7, [r5, #0]
 800f35e:	602b      	str	r3, [r5, #0]
 800f360:	d032      	beq.n	800f3c8 <__sflush_r+0x98>
 800f362:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800f364:	89a3      	ldrh	r3, [r4, #12]
 800f366:	075a      	lsls	r2, r3, #29
 800f368:	d505      	bpl.n	800f376 <__sflush_r+0x46>
 800f36a:	6863      	ldr	r3, [r4, #4]
 800f36c:	1ac0      	subs	r0, r0, r3
 800f36e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f370:	b10b      	cbz	r3, 800f376 <__sflush_r+0x46>
 800f372:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800f374:	1ac0      	subs	r0, r0, r3
 800f376:	2300      	movs	r3, #0
 800f378:	4602      	mov	r2, r0
 800f37a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800f37c:	6a21      	ldr	r1, [r4, #32]
 800f37e:	4628      	mov	r0, r5
 800f380:	47b0      	blx	r6
 800f382:	1c43      	adds	r3, r0, #1
 800f384:	89a3      	ldrh	r3, [r4, #12]
 800f386:	d106      	bne.n	800f396 <__sflush_r+0x66>
 800f388:	6829      	ldr	r1, [r5, #0]
 800f38a:	291d      	cmp	r1, #29
 800f38c:	d82c      	bhi.n	800f3e8 <__sflush_r+0xb8>
 800f38e:	4a2a      	ldr	r2, [pc, #168]	; (800f438 <__sflush_r+0x108>)
 800f390:	40ca      	lsrs	r2, r1
 800f392:	07d6      	lsls	r6, r2, #31
 800f394:	d528      	bpl.n	800f3e8 <__sflush_r+0xb8>
 800f396:	2200      	movs	r2, #0
 800f398:	6062      	str	r2, [r4, #4]
 800f39a:	04d9      	lsls	r1, r3, #19
 800f39c:	6922      	ldr	r2, [r4, #16]
 800f39e:	6022      	str	r2, [r4, #0]
 800f3a0:	d504      	bpl.n	800f3ac <__sflush_r+0x7c>
 800f3a2:	1c42      	adds	r2, r0, #1
 800f3a4:	d101      	bne.n	800f3aa <__sflush_r+0x7a>
 800f3a6:	682b      	ldr	r3, [r5, #0]
 800f3a8:	b903      	cbnz	r3, 800f3ac <__sflush_r+0x7c>
 800f3aa:	6560      	str	r0, [r4, #84]	; 0x54
 800f3ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f3ae:	602f      	str	r7, [r5, #0]
 800f3b0:	2900      	cmp	r1, #0
 800f3b2:	d0ca      	beq.n	800f34a <__sflush_r+0x1a>
 800f3b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f3b8:	4299      	cmp	r1, r3
 800f3ba:	d002      	beq.n	800f3c2 <__sflush_r+0x92>
 800f3bc:	4628      	mov	r0, r5
 800f3be:	f7ff fa99 	bl	800e8f4 <_free_r>
 800f3c2:	2000      	movs	r0, #0
 800f3c4:	6360      	str	r0, [r4, #52]	; 0x34
 800f3c6:	e7c1      	b.n	800f34c <__sflush_r+0x1c>
 800f3c8:	6a21      	ldr	r1, [r4, #32]
 800f3ca:	2301      	movs	r3, #1
 800f3cc:	4628      	mov	r0, r5
 800f3ce:	47b0      	blx	r6
 800f3d0:	1c41      	adds	r1, r0, #1
 800f3d2:	d1c7      	bne.n	800f364 <__sflush_r+0x34>
 800f3d4:	682b      	ldr	r3, [r5, #0]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d0c4      	beq.n	800f364 <__sflush_r+0x34>
 800f3da:	2b1d      	cmp	r3, #29
 800f3dc:	d001      	beq.n	800f3e2 <__sflush_r+0xb2>
 800f3de:	2b16      	cmp	r3, #22
 800f3e0:	d101      	bne.n	800f3e6 <__sflush_r+0xb6>
 800f3e2:	602f      	str	r7, [r5, #0]
 800f3e4:	e7b1      	b.n	800f34a <__sflush_r+0x1a>
 800f3e6:	89a3      	ldrh	r3, [r4, #12]
 800f3e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f3ec:	81a3      	strh	r3, [r4, #12]
 800f3ee:	e7ad      	b.n	800f34c <__sflush_r+0x1c>
 800f3f0:	690f      	ldr	r7, [r1, #16]
 800f3f2:	2f00      	cmp	r7, #0
 800f3f4:	d0a9      	beq.n	800f34a <__sflush_r+0x1a>
 800f3f6:	0793      	lsls	r3, r2, #30
 800f3f8:	680e      	ldr	r6, [r1, #0]
 800f3fa:	bf08      	it	eq
 800f3fc:	694b      	ldreq	r3, [r1, #20]
 800f3fe:	600f      	str	r7, [r1, #0]
 800f400:	bf18      	it	ne
 800f402:	2300      	movne	r3, #0
 800f404:	eba6 0807 	sub.w	r8, r6, r7
 800f408:	608b      	str	r3, [r1, #8]
 800f40a:	f1b8 0f00 	cmp.w	r8, #0
 800f40e:	dd9c      	ble.n	800f34a <__sflush_r+0x1a>
 800f410:	6a21      	ldr	r1, [r4, #32]
 800f412:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800f414:	4643      	mov	r3, r8
 800f416:	463a      	mov	r2, r7
 800f418:	4628      	mov	r0, r5
 800f41a:	47b0      	blx	r6
 800f41c:	2800      	cmp	r0, #0
 800f41e:	dc06      	bgt.n	800f42e <__sflush_r+0xfe>
 800f420:	89a3      	ldrh	r3, [r4, #12]
 800f422:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f426:	81a3      	strh	r3, [r4, #12]
 800f428:	f04f 30ff 	mov.w	r0, #4294967295
 800f42c:	e78e      	b.n	800f34c <__sflush_r+0x1c>
 800f42e:	4407      	add	r7, r0
 800f430:	eba8 0800 	sub.w	r8, r8, r0
 800f434:	e7e9      	b.n	800f40a <__sflush_r+0xda>
 800f436:	bf00      	nop
 800f438:	20400001 	.word	0x20400001

0800f43c <_fflush_r>:
 800f43c:	b538      	push	{r3, r4, r5, lr}
 800f43e:	690b      	ldr	r3, [r1, #16]
 800f440:	4605      	mov	r5, r0
 800f442:	460c      	mov	r4, r1
 800f444:	b913      	cbnz	r3, 800f44c <_fflush_r+0x10>
 800f446:	2500      	movs	r5, #0
 800f448:	4628      	mov	r0, r5
 800f44a:	bd38      	pop	{r3, r4, r5, pc}
 800f44c:	b118      	cbz	r0, 800f456 <_fflush_r+0x1a>
 800f44e:	6983      	ldr	r3, [r0, #24]
 800f450:	b90b      	cbnz	r3, 800f456 <_fflush_r+0x1a>
 800f452:	f000 f887 	bl	800f564 <__sinit>
 800f456:	4b14      	ldr	r3, [pc, #80]	; (800f4a8 <_fflush_r+0x6c>)
 800f458:	429c      	cmp	r4, r3
 800f45a:	d11b      	bne.n	800f494 <_fflush_r+0x58>
 800f45c:	686c      	ldr	r4, [r5, #4]
 800f45e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f462:	2b00      	cmp	r3, #0
 800f464:	d0ef      	beq.n	800f446 <_fflush_r+0xa>
 800f466:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800f468:	07d0      	lsls	r0, r2, #31
 800f46a:	d404      	bmi.n	800f476 <_fflush_r+0x3a>
 800f46c:	0599      	lsls	r1, r3, #22
 800f46e:	d402      	bmi.n	800f476 <_fflush_r+0x3a>
 800f470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f472:	f000 f915 	bl	800f6a0 <__retarget_lock_acquire_recursive>
 800f476:	4628      	mov	r0, r5
 800f478:	4621      	mov	r1, r4
 800f47a:	f7ff ff59 	bl	800f330 <__sflush_r>
 800f47e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800f480:	07da      	lsls	r2, r3, #31
 800f482:	4605      	mov	r5, r0
 800f484:	d4e0      	bmi.n	800f448 <_fflush_r+0xc>
 800f486:	89a3      	ldrh	r3, [r4, #12]
 800f488:	059b      	lsls	r3, r3, #22
 800f48a:	d4dd      	bmi.n	800f448 <_fflush_r+0xc>
 800f48c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800f48e:	f000 f908 	bl	800f6a2 <__retarget_lock_release_recursive>
 800f492:	e7d9      	b.n	800f448 <_fflush_r+0xc>
 800f494:	4b05      	ldr	r3, [pc, #20]	; (800f4ac <_fflush_r+0x70>)
 800f496:	429c      	cmp	r4, r3
 800f498:	d101      	bne.n	800f49e <_fflush_r+0x62>
 800f49a:	68ac      	ldr	r4, [r5, #8]
 800f49c:	e7df      	b.n	800f45e <_fflush_r+0x22>
 800f49e:	4b04      	ldr	r3, [pc, #16]	; (800f4b0 <_fflush_r+0x74>)
 800f4a0:	429c      	cmp	r4, r3
 800f4a2:	bf08      	it	eq
 800f4a4:	68ec      	ldreq	r4, [r5, #12]
 800f4a6:	e7da      	b.n	800f45e <_fflush_r+0x22>
 800f4a8:	08022f84 	.word	0x08022f84
 800f4ac:	08022fa4 	.word	0x08022fa4
 800f4b0:	08022f64 	.word	0x08022f64

0800f4b4 <std>:
 800f4b4:	2300      	movs	r3, #0
 800f4b6:	b510      	push	{r4, lr}
 800f4b8:	4604      	mov	r4, r0
 800f4ba:	e9c0 3300 	strd	r3, r3, [r0]
 800f4be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f4c2:	6083      	str	r3, [r0, #8]
 800f4c4:	8181      	strh	r1, [r0, #12]
 800f4c6:	6643      	str	r3, [r0, #100]	; 0x64
 800f4c8:	81c2      	strh	r2, [r0, #14]
 800f4ca:	6183      	str	r3, [r0, #24]
 800f4cc:	4619      	mov	r1, r3
 800f4ce:	2208      	movs	r2, #8
 800f4d0:	305c      	adds	r0, #92	; 0x5c
 800f4d2:	f7fb fd79 	bl	800afc8 <memset>
 800f4d6:	4b05      	ldr	r3, [pc, #20]	; (800f4ec <std+0x38>)
 800f4d8:	6263      	str	r3, [r4, #36]	; 0x24
 800f4da:	4b05      	ldr	r3, [pc, #20]	; (800f4f0 <std+0x3c>)
 800f4dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800f4de:	4b05      	ldr	r3, [pc, #20]	; (800f4f4 <std+0x40>)
 800f4e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800f4e2:	4b05      	ldr	r3, [pc, #20]	; (800f4f8 <std+0x44>)
 800f4e4:	6224      	str	r4, [r4, #32]
 800f4e6:	6323      	str	r3, [r4, #48]	; 0x30
 800f4e8:	bd10      	pop	{r4, pc}
 800f4ea:	bf00      	nop
 800f4ec:	0800f809 	.word	0x0800f809
 800f4f0:	0800f82b 	.word	0x0800f82b
 800f4f4:	0800f863 	.word	0x0800f863
 800f4f8:	0800f887 	.word	0x0800f887

0800f4fc <_cleanup_r>:
 800f4fc:	4901      	ldr	r1, [pc, #4]	; (800f504 <_cleanup_r+0x8>)
 800f4fe:	f000 b8af 	b.w	800f660 <_fwalk_reent>
 800f502:	bf00      	nop
 800f504:	0800f43d 	.word	0x0800f43d

0800f508 <__sfmoreglue>:
 800f508:	b570      	push	{r4, r5, r6, lr}
 800f50a:	2268      	movs	r2, #104	; 0x68
 800f50c:	1e4d      	subs	r5, r1, #1
 800f50e:	4355      	muls	r5, r2
 800f510:	460e      	mov	r6, r1
 800f512:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800f516:	f7ff fa59 	bl	800e9cc <_malloc_r>
 800f51a:	4604      	mov	r4, r0
 800f51c:	b140      	cbz	r0, 800f530 <__sfmoreglue+0x28>
 800f51e:	2100      	movs	r1, #0
 800f520:	e9c0 1600 	strd	r1, r6, [r0]
 800f524:	300c      	adds	r0, #12
 800f526:	60a0      	str	r0, [r4, #8]
 800f528:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800f52c:	f7fb fd4c 	bl	800afc8 <memset>
 800f530:	4620      	mov	r0, r4
 800f532:	bd70      	pop	{r4, r5, r6, pc}

0800f534 <__sfp_lock_acquire>:
 800f534:	4801      	ldr	r0, [pc, #4]	; (800f53c <__sfp_lock_acquire+0x8>)
 800f536:	f000 b8b3 	b.w	800f6a0 <__retarget_lock_acquire_recursive>
 800f53a:	bf00      	nop
 800f53c:	20004839 	.word	0x20004839

0800f540 <__sfp_lock_release>:
 800f540:	4801      	ldr	r0, [pc, #4]	; (800f548 <__sfp_lock_release+0x8>)
 800f542:	f000 b8ae 	b.w	800f6a2 <__retarget_lock_release_recursive>
 800f546:	bf00      	nop
 800f548:	20004839 	.word	0x20004839

0800f54c <__sinit_lock_acquire>:
 800f54c:	4801      	ldr	r0, [pc, #4]	; (800f554 <__sinit_lock_acquire+0x8>)
 800f54e:	f000 b8a7 	b.w	800f6a0 <__retarget_lock_acquire_recursive>
 800f552:	bf00      	nop
 800f554:	2000483a 	.word	0x2000483a

0800f558 <__sinit_lock_release>:
 800f558:	4801      	ldr	r0, [pc, #4]	; (800f560 <__sinit_lock_release+0x8>)
 800f55a:	f000 b8a2 	b.w	800f6a2 <__retarget_lock_release_recursive>
 800f55e:	bf00      	nop
 800f560:	2000483a 	.word	0x2000483a

0800f564 <__sinit>:
 800f564:	b510      	push	{r4, lr}
 800f566:	4604      	mov	r4, r0
 800f568:	f7ff fff0 	bl	800f54c <__sinit_lock_acquire>
 800f56c:	69a3      	ldr	r3, [r4, #24]
 800f56e:	b11b      	cbz	r3, 800f578 <__sinit+0x14>
 800f570:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f574:	f7ff bff0 	b.w	800f558 <__sinit_lock_release>
 800f578:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800f57c:	6523      	str	r3, [r4, #80]	; 0x50
 800f57e:	4b13      	ldr	r3, [pc, #76]	; (800f5cc <__sinit+0x68>)
 800f580:	4a13      	ldr	r2, [pc, #76]	; (800f5d0 <__sinit+0x6c>)
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	62a2      	str	r2, [r4, #40]	; 0x28
 800f586:	42a3      	cmp	r3, r4
 800f588:	bf04      	itt	eq
 800f58a:	2301      	moveq	r3, #1
 800f58c:	61a3      	streq	r3, [r4, #24]
 800f58e:	4620      	mov	r0, r4
 800f590:	f000 f820 	bl	800f5d4 <__sfp>
 800f594:	6060      	str	r0, [r4, #4]
 800f596:	4620      	mov	r0, r4
 800f598:	f000 f81c 	bl	800f5d4 <__sfp>
 800f59c:	60a0      	str	r0, [r4, #8]
 800f59e:	4620      	mov	r0, r4
 800f5a0:	f000 f818 	bl	800f5d4 <__sfp>
 800f5a4:	2200      	movs	r2, #0
 800f5a6:	60e0      	str	r0, [r4, #12]
 800f5a8:	2104      	movs	r1, #4
 800f5aa:	6860      	ldr	r0, [r4, #4]
 800f5ac:	f7ff ff82 	bl	800f4b4 <std>
 800f5b0:	68a0      	ldr	r0, [r4, #8]
 800f5b2:	2201      	movs	r2, #1
 800f5b4:	2109      	movs	r1, #9
 800f5b6:	f7ff ff7d 	bl	800f4b4 <std>
 800f5ba:	68e0      	ldr	r0, [r4, #12]
 800f5bc:	2202      	movs	r2, #2
 800f5be:	2112      	movs	r1, #18
 800f5c0:	f7ff ff78 	bl	800f4b4 <std>
 800f5c4:	2301      	movs	r3, #1
 800f5c6:	61a3      	str	r3, [r4, #24]
 800f5c8:	e7d2      	b.n	800f570 <__sinit+0xc>
 800f5ca:	bf00      	nop
 800f5cc:	08022b20 	.word	0x08022b20
 800f5d0:	0800f4fd 	.word	0x0800f4fd

0800f5d4 <__sfp>:
 800f5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f5d6:	4607      	mov	r7, r0
 800f5d8:	f7ff ffac 	bl	800f534 <__sfp_lock_acquire>
 800f5dc:	4b1e      	ldr	r3, [pc, #120]	; (800f658 <__sfp+0x84>)
 800f5de:	681e      	ldr	r6, [r3, #0]
 800f5e0:	69b3      	ldr	r3, [r6, #24]
 800f5e2:	b913      	cbnz	r3, 800f5ea <__sfp+0x16>
 800f5e4:	4630      	mov	r0, r6
 800f5e6:	f7ff ffbd 	bl	800f564 <__sinit>
 800f5ea:	3648      	adds	r6, #72	; 0x48
 800f5ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800f5f0:	3b01      	subs	r3, #1
 800f5f2:	d503      	bpl.n	800f5fc <__sfp+0x28>
 800f5f4:	6833      	ldr	r3, [r6, #0]
 800f5f6:	b30b      	cbz	r3, 800f63c <__sfp+0x68>
 800f5f8:	6836      	ldr	r6, [r6, #0]
 800f5fa:	e7f7      	b.n	800f5ec <__sfp+0x18>
 800f5fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800f600:	b9d5      	cbnz	r5, 800f638 <__sfp+0x64>
 800f602:	4b16      	ldr	r3, [pc, #88]	; (800f65c <__sfp+0x88>)
 800f604:	60e3      	str	r3, [r4, #12]
 800f606:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800f60a:	6665      	str	r5, [r4, #100]	; 0x64
 800f60c:	f000 f847 	bl	800f69e <__retarget_lock_init_recursive>
 800f610:	f7ff ff96 	bl	800f540 <__sfp_lock_release>
 800f614:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800f618:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800f61c:	6025      	str	r5, [r4, #0]
 800f61e:	61a5      	str	r5, [r4, #24]
 800f620:	2208      	movs	r2, #8
 800f622:	4629      	mov	r1, r5
 800f624:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800f628:	f7fb fcce 	bl	800afc8 <memset>
 800f62c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800f630:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800f634:	4620      	mov	r0, r4
 800f636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f638:	3468      	adds	r4, #104	; 0x68
 800f63a:	e7d9      	b.n	800f5f0 <__sfp+0x1c>
 800f63c:	2104      	movs	r1, #4
 800f63e:	4638      	mov	r0, r7
 800f640:	f7ff ff62 	bl	800f508 <__sfmoreglue>
 800f644:	4604      	mov	r4, r0
 800f646:	6030      	str	r0, [r6, #0]
 800f648:	2800      	cmp	r0, #0
 800f64a:	d1d5      	bne.n	800f5f8 <__sfp+0x24>
 800f64c:	f7ff ff78 	bl	800f540 <__sfp_lock_release>
 800f650:	230c      	movs	r3, #12
 800f652:	603b      	str	r3, [r7, #0]
 800f654:	e7ee      	b.n	800f634 <__sfp+0x60>
 800f656:	bf00      	nop
 800f658:	08022b20 	.word	0x08022b20
 800f65c:	ffff0001 	.word	0xffff0001

0800f660 <_fwalk_reent>:
 800f660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f664:	4606      	mov	r6, r0
 800f666:	4688      	mov	r8, r1
 800f668:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800f66c:	2700      	movs	r7, #0
 800f66e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f672:	f1b9 0901 	subs.w	r9, r9, #1
 800f676:	d505      	bpl.n	800f684 <_fwalk_reent+0x24>
 800f678:	6824      	ldr	r4, [r4, #0]
 800f67a:	2c00      	cmp	r4, #0
 800f67c:	d1f7      	bne.n	800f66e <_fwalk_reent+0xe>
 800f67e:	4638      	mov	r0, r7
 800f680:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f684:	89ab      	ldrh	r3, [r5, #12]
 800f686:	2b01      	cmp	r3, #1
 800f688:	d907      	bls.n	800f69a <_fwalk_reent+0x3a>
 800f68a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f68e:	3301      	adds	r3, #1
 800f690:	d003      	beq.n	800f69a <_fwalk_reent+0x3a>
 800f692:	4629      	mov	r1, r5
 800f694:	4630      	mov	r0, r6
 800f696:	47c0      	blx	r8
 800f698:	4307      	orrs	r7, r0
 800f69a:	3568      	adds	r5, #104	; 0x68
 800f69c:	e7e9      	b.n	800f672 <_fwalk_reent+0x12>

0800f69e <__retarget_lock_init_recursive>:
 800f69e:	4770      	bx	lr

0800f6a0 <__retarget_lock_acquire_recursive>:
 800f6a0:	4770      	bx	lr

0800f6a2 <__retarget_lock_release_recursive>:
 800f6a2:	4770      	bx	lr

0800f6a4 <__swhatbuf_r>:
 800f6a4:	b570      	push	{r4, r5, r6, lr}
 800f6a6:	460e      	mov	r6, r1
 800f6a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f6ac:	2900      	cmp	r1, #0
 800f6ae:	b096      	sub	sp, #88	; 0x58
 800f6b0:	4614      	mov	r4, r2
 800f6b2:	461d      	mov	r5, r3
 800f6b4:	da08      	bge.n	800f6c8 <__swhatbuf_r+0x24>
 800f6b6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800f6ba:	2200      	movs	r2, #0
 800f6bc:	602a      	str	r2, [r5, #0]
 800f6be:	061a      	lsls	r2, r3, #24
 800f6c0:	d410      	bmi.n	800f6e4 <__swhatbuf_r+0x40>
 800f6c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f6c6:	e00e      	b.n	800f6e6 <__swhatbuf_r+0x42>
 800f6c8:	466a      	mov	r2, sp
 800f6ca:	f000 f903 	bl	800f8d4 <_fstat_r>
 800f6ce:	2800      	cmp	r0, #0
 800f6d0:	dbf1      	blt.n	800f6b6 <__swhatbuf_r+0x12>
 800f6d2:	9a01      	ldr	r2, [sp, #4]
 800f6d4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f6d8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f6dc:	425a      	negs	r2, r3
 800f6de:	415a      	adcs	r2, r3
 800f6e0:	602a      	str	r2, [r5, #0]
 800f6e2:	e7ee      	b.n	800f6c2 <__swhatbuf_r+0x1e>
 800f6e4:	2340      	movs	r3, #64	; 0x40
 800f6e6:	2000      	movs	r0, #0
 800f6e8:	6023      	str	r3, [r4, #0]
 800f6ea:	b016      	add	sp, #88	; 0x58
 800f6ec:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f6f0 <__smakebuf_r>:
 800f6f0:	898b      	ldrh	r3, [r1, #12]
 800f6f2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f6f4:	079d      	lsls	r5, r3, #30
 800f6f6:	4606      	mov	r6, r0
 800f6f8:	460c      	mov	r4, r1
 800f6fa:	d507      	bpl.n	800f70c <__smakebuf_r+0x1c>
 800f6fc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f700:	6023      	str	r3, [r4, #0]
 800f702:	6123      	str	r3, [r4, #16]
 800f704:	2301      	movs	r3, #1
 800f706:	6163      	str	r3, [r4, #20]
 800f708:	b002      	add	sp, #8
 800f70a:	bd70      	pop	{r4, r5, r6, pc}
 800f70c:	ab01      	add	r3, sp, #4
 800f70e:	466a      	mov	r2, sp
 800f710:	f7ff ffc8 	bl	800f6a4 <__swhatbuf_r>
 800f714:	9900      	ldr	r1, [sp, #0]
 800f716:	4605      	mov	r5, r0
 800f718:	4630      	mov	r0, r6
 800f71a:	f7ff f957 	bl	800e9cc <_malloc_r>
 800f71e:	b948      	cbnz	r0, 800f734 <__smakebuf_r+0x44>
 800f720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f724:	059a      	lsls	r2, r3, #22
 800f726:	d4ef      	bmi.n	800f708 <__smakebuf_r+0x18>
 800f728:	f023 0303 	bic.w	r3, r3, #3
 800f72c:	f043 0302 	orr.w	r3, r3, #2
 800f730:	81a3      	strh	r3, [r4, #12]
 800f732:	e7e3      	b.n	800f6fc <__smakebuf_r+0xc>
 800f734:	4b0d      	ldr	r3, [pc, #52]	; (800f76c <__smakebuf_r+0x7c>)
 800f736:	62b3      	str	r3, [r6, #40]	; 0x28
 800f738:	89a3      	ldrh	r3, [r4, #12]
 800f73a:	6020      	str	r0, [r4, #0]
 800f73c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f740:	81a3      	strh	r3, [r4, #12]
 800f742:	9b00      	ldr	r3, [sp, #0]
 800f744:	6163      	str	r3, [r4, #20]
 800f746:	9b01      	ldr	r3, [sp, #4]
 800f748:	6120      	str	r0, [r4, #16]
 800f74a:	b15b      	cbz	r3, 800f764 <__smakebuf_r+0x74>
 800f74c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f750:	4630      	mov	r0, r6
 800f752:	f000 f8d1 	bl	800f8f8 <_isatty_r>
 800f756:	b128      	cbz	r0, 800f764 <__smakebuf_r+0x74>
 800f758:	89a3      	ldrh	r3, [r4, #12]
 800f75a:	f023 0303 	bic.w	r3, r3, #3
 800f75e:	f043 0301 	orr.w	r3, r3, #1
 800f762:	81a3      	strh	r3, [r4, #12]
 800f764:	89a0      	ldrh	r0, [r4, #12]
 800f766:	4305      	orrs	r5, r0
 800f768:	81a5      	strh	r5, [r4, #12]
 800f76a:	e7cd      	b.n	800f708 <__smakebuf_r+0x18>
 800f76c:	0800f4fd 	.word	0x0800f4fd

0800f770 <_malloc_usable_size_r>:
 800f770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f774:	1f18      	subs	r0, r3, #4
 800f776:	2b00      	cmp	r3, #0
 800f778:	bfbc      	itt	lt
 800f77a:	580b      	ldrlt	r3, [r1, r0]
 800f77c:	18c0      	addlt	r0, r0, r3
 800f77e:	4770      	bx	lr

0800f780 <_raise_r>:
 800f780:	291f      	cmp	r1, #31
 800f782:	b538      	push	{r3, r4, r5, lr}
 800f784:	4604      	mov	r4, r0
 800f786:	460d      	mov	r5, r1
 800f788:	d904      	bls.n	800f794 <_raise_r+0x14>
 800f78a:	2316      	movs	r3, #22
 800f78c:	6003      	str	r3, [r0, #0]
 800f78e:	f04f 30ff 	mov.w	r0, #4294967295
 800f792:	bd38      	pop	{r3, r4, r5, pc}
 800f794:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800f796:	b112      	cbz	r2, 800f79e <_raise_r+0x1e>
 800f798:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f79c:	b94b      	cbnz	r3, 800f7b2 <_raise_r+0x32>
 800f79e:	4620      	mov	r0, r4
 800f7a0:	f000 f830 	bl	800f804 <_getpid_r>
 800f7a4:	462a      	mov	r2, r5
 800f7a6:	4601      	mov	r1, r0
 800f7a8:	4620      	mov	r0, r4
 800f7aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7ae:	f000 b817 	b.w	800f7e0 <_kill_r>
 800f7b2:	2b01      	cmp	r3, #1
 800f7b4:	d00a      	beq.n	800f7cc <_raise_r+0x4c>
 800f7b6:	1c59      	adds	r1, r3, #1
 800f7b8:	d103      	bne.n	800f7c2 <_raise_r+0x42>
 800f7ba:	2316      	movs	r3, #22
 800f7bc:	6003      	str	r3, [r0, #0]
 800f7be:	2001      	movs	r0, #1
 800f7c0:	e7e7      	b.n	800f792 <_raise_r+0x12>
 800f7c2:	2400      	movs	r4, #0
 800f7c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f7c8:	4628      	mov	r0, r5
 800f7ca:	4798      	blx	r3
 800f7cc:	2000      	movs	r0, #0
 800f7ce:	e7e0      	b.n	800f792 <_raise_r+0x12>

0800f7d0 <raise>:
 800f7d0:	4b02      	ldr	r3, [pc, #8]	; (800f7dc <raise+0xc>)
 800f7d2:	4601      	mov	r1, r0
 800f7d4:	6818      	ldr	r0, [r3, #0]
 800f7d6:	f7ff bfd3 	b.w	800f780 <_raise_r>
 800f7da:	bf00      	nop
 800f7dc:	2000000c 	.word	0x2000000c

0800f7e0 <_kill_r>:
 800f7e0:	b538      	push	{r3, r4, r5, lr}
 800f7e2:	4d07      	ldr	r5, [pc, #28]	; (800f800 <_kill_r+0x20>)
 800f7e4:	2300      	movs	r3, #0
 800f7e6:	4604      	mov	r4, r0
 800f7e8:	4608      	mov	r0, r1
 800f7ea:	4611      	mov	r1, r2
 800f7ec:	602b      	str	r3, [r5, #0]
 800f7ee:	f7f4 fe2f 	bl	8004450 <_kill>
 800f7f2:	1c43      	adds	r3, r0, #1
 800f7f4:	d102      	bne.n	800f7fc <_kill_r+0x1c>
 800f7f6:	682b      	ldr	r3, [r5, #0]
 800f7f8:	b103      	cbz	r3, 800f7fc <_kill_r+0x1c>
 800f7fa:	6023      	str	r3, [r4, #0]
 800f7fc:	bd38      	pop	{r3, r4, r5, pc}
 800f7fe:	bf00      	nop
 800f800:	20004834 	.word	0x20004834

0800f804 <_getpid_r>:
 800f804:	f7f4 be1c 	b.w	8004440 <_getpid>

0800f808 <__sread>:
 800f808:	b510      	push	{r4, lr}
 800f80a:	460c      	mov	r4, r1
 800f80c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f810:	f000 f894 	bl	800f93c <_read_r>
 800f814:	2800      	cmp	r0, #0
 800f816:	bfab      	itete	ge
 800f818:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f81a:	89a3      	ldrhlt	r3, [r4, #12]
 800f81c:	181b      	addge	r3, r3, r0
 800f81e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f822:	bfac      	ite	ge
 800f824:	6563      	strge	r3, [r4, #84]	; 0x54
 800f826:	81a3      	strhlt	r3, [r4, #12]
 800f828:	bd10      	pop	{r4, pc}

0800f82a <__swrite>:
 800f82a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f82e:	461f      	mov	r7, r3
 800f830:	898b      	ldrh	r3, [r1, #12]
 800f832:	05db      	lsls	r3, r3, #23
 800f834:	4605      	mov	r5, r0
 800f836:	460c      	mov	r4, r1
 800f838:	4616      	mov	r6, r2
 800f83a:	d505      	bpl.n	800f848 <__swrite+0x1e>
 800f83c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f840:	2302      	movs	r3, #2
 800f842:	2200      	movs	r2, #0
 800f844:	f000 f868 	bl	800f918 <_lseek_r>
 800f848:	89a3      	ldrh	r3, [r4, #12]
 800f84a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f84e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f852:	81a3      	strh	r3, [r4, #12]
 800f854:	4632      	mov	r2, r6
 800f856:	463b      	mov	r3, r7
 800f858:	4628      	mov	r0, r5
 800f85a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f85e:	f000 b817 	b.w	800f890 <_write_r>

0800f862 <__sseek>:
 800f862:	b510      	push	{r4, lr}
 800f864:	460c      	mov	r4, r1
 800f866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f86a:	f000 f855 	bl	800f918 <_lseek_r>
 800f86e:	1c43      	adds	r3, r0, #1
 800f870:	89a3      	ldrh	r3, [r4, #12]
 800f872:	bf15      	itete	ne
 800f874:	6560      	strne	r0, [r4, #84]	; 0x54
 800f876:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f87a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f87e:	81a3      	strheq	r3, [r4, #12]
 800f880:	bf18      	it	ne
 800f882:	81a3      	strhne	r3, [r4, #12]
 800f884:	bd10      	pop	{r4, pc}

0800f886 <__sclose>:
 800f886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f88a:	f000 b813 	b.w	800f8b4 <_close_r>
	...

0800f890 <_write_r>:
 800f890:	b538      	push	{r3, r4, r5, lr}
 800f892:	4d07      	ldr	r5, [pc, #28]	; (800f8b0 <_write_r+0x20>)
 800f894:	4604      	mov	r4, r0
 800f896:	4608      	mov	r0, r1
 800f898:	4611      	mov	r1, r2
 800f89a:	2200      	movs	r2, #0
 800f89c:	602a      	str	r2, [r5, #0]
 800f89e:	461a      	mov	r2, r3
 800f8a0:	f7f4 fe0d 	bl	80044be <_write>
 800f8a4:	1c43      	adds	r3, r0, #1
 800f8a6:	d102      	bne.n	800f8ae <_write_r+0x1e>
 800f8a8:	682b      	ldr	r3, [r5, #0]
 800f8aa:	b103      	cbz	r3, 800f8ae <_write_r+0x1e>
 800f8ac:	6023      	str	r3, [r4, #0]
 800f8ae:	bd38      	pop	{r3, r4, r5, pc}
 800f8b0:	20004834 	.word	0x20004834

0800f8b4 <_close_r>:
 800f8b4:	b538      	push	{r3, r4, r5, lr}
 800f8b6:	4d06      	ldr	r5, [pc, #24]	; (800f8d0 <_close_r+0x1c>)
 800f8b8:	2300      	movs	r3, #0
 800f8ba:	4604      	mov	r4, r0
 800f8bc:	4608      	mov	r0, r1
 800f8be:	602b      	str	r3, [r5, #0]
 800f8c0:	f7f4 fe19 	bl	80044f6 <_close>
 800f8c4:	1c43      	adds	r3, r0, #1
 800f8c6:	d102      	bne.n	800f8ce <_close_r+0x1a>
 800f8c8:	682b      	ldr	r3, [r5, #0]
 800f8ca:	b103      	cbz	r3, 800f8ce <_close_r+0x1a>
 800f8cc:	6023      	str	r3, [r4, #0]
 800f8ce:	bd38      	pop	{r3, r4, r5, pc}
 800f8d0:	20004834 	.word	0x20004834

0800f8d4 <_fstat_r>:
 800f8d4:	b538      	push	{r3, r4, r5, lr}
 800f8d6:	4d07      	ldr	r5, [pc, #28]	; (800f8f4 <_fstat_r+0x20>)
 800f8d8:	2300      	movs	r3, #0
 800f8da:	4604      	mov	r4, r0
 800f8dc:	4608      	mov	r0, r1
 800f8de:	4611      	mov	r1, r2
 800f8e0:	602b      	str	r3, [r5, #0]
 800f8e2:	f7f4 fe14 	bl	800450e <_fstat>
 800f8e6:	1c43      	adds	r3, r0, #1
 800f8e8:	d102      	bne.n	800f8f0 <_fstat_r+0x1c>
 800f8ea:	682b      	ldr	r3, [r5, #0]
 800f8ec:	b103      	cbz	r3, 800f8f0 <_fstat_r+0x1c>
 800f8ee:	6023      	str	r3, [r4, #0]
 800f8f0:	bd38      	pop	{r3, r4, r5, pc}
 800f8f2:	bf00      	nop
 800f8f4:	20004834 	.word	0x20004834

0800f8f8 <_isatty_r>:
 800f8f8:	b538      	push	{r3, r4, r5, lr}
 800f8fa:	4d06      	ldr	r5, [pc, #24]	; (800f914 <_isatty_r+0x1c>)
 800f8fc:	2300      	movs	r3, #0
 800f8fe:	4604      	mov	r4, r0
 800f900:	4608      	mov	r0, r1
 800f902:	602b      	str	r3, [r5, #0]
 800f904:	f7f4 fe13 	bl	800452e <_isatty>
 800f908:	1c43      	adds	r3, r0, #1
 800f90a:	d102      	bne.n	800f912 <_isatty_r+0x1a>
 800f90c:	682b      	ldr	r3, [r5, #0]
 800f90e:	b103      	cbz	r3, 800f912 <_isatty_r+0x1a>
 800f910:	6023      	str	r3, [r4, #0]
 800f912:	bd38      	pop	{r3, r4, r5, pc}
 800f914:	20004834 	.word	0x20004834

0800f918 <_lseek_r>:
 800f918:	b538      	push	{r3, r4, r5, lr}
 800f91a:	4d07      	ldr	r5, [pc, #28]	; (800f938 <_lseek_r+0x20>)
 800f91c:	4604      	mov	r4, r0
 800f91e:	4608      	mov	r0, r1
 800f920:	4611      	mov	r1, r2
 800f922:	2200      	movs	r2, #0
 800f924:	602a      	str	r2, [r5, #0]
 800f926:	461a      	mov	r2, r3
 800f928:	f7f4 fe0c 	bl	8004544 <_lseek>
 800f92c:	1c43      	adds	r3, r0, #1
 800f92e:	d102      	bne.n	800f936 <_lseek_r+0x1e>
 800f930:	682b      	ldr	r3, [r5, #0]
 800f932:	b103      	cbz	r3, 800f936 <_lseek_r+0x1e>
 800f934:	6023      	str	r3, [r4, #0]
 800f936:	bd38      	pop	{r3, r4, r5, pc}
 800f938:	20004834 	.word	0x20004834

0800f93c <_read_r>:
 800f93c:	b538      	push	{r3, r4, r5, lr}
 800f93e:	4d07      	ldr	r5, [pc, #28]	; (800f95c <_read_r+0x20>)
 800f940:	4604      	mov	r4, r0
 800f942:	4608      	mov	r0, r1
 800f944:	4611      	mov	r1, r2
 800f946:	2200      	movs	r2, #0
 800f948:	602a      	str	r2, [r5, #0]
 800f94a:	461a      	mov	r2, r3
 800f94c:	f7f4 fd9a 	bl	8004484 <_read>
 800f950:	1c43      	adds	r3, r0, #1
 800f952:	d102      	bne.n	800f95a <_read_r+0x1e>
 800f954:	682b      	ldr	r3, [r5, #0]
 800f956:	b103      	cbz	r3, 800f95a <_read_r+0x1e>
 800f958:	6023      	str	r3, [r4, #0]
 800f95a:	bd38      	pop	{r3, r4, r5, pc}
 800f95c:	20004834 	.word	0x20004834

0800f960 <sqrtf>:
 800f960:	b508      	push	{r3, lr}
 800f962:	ed2d 8b02 	vpush	{d8}
 800f966:	eeb0 8a40 	vmov.f32	s16, s0
 800f96a:	f000 f817 	bl	800f99c <__ieee754_sqrtf>
 800f96e:	eeb4 8a48 	vcmp.f32	s16, s16
 800f972:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f976:	d60c      	bvs.n	800f992 <sqrtf+0x32>
 800f978:	eddf 8a07 	vldr	s17, [pc, #28]	; 800f998 <sqrtf+0x38>
 800f97c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f984:	d505      	bpl.n	800f992 <sqrtf+0x32>
 800f986:	f7fb faf5 	bl	800af74 <__errno>
 800f98a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f98e:	2321      	movs	r3, #33	; 0x21
 800f990:	6003      	str	r3, [r0, #0]
 800f992:	ecbd 8b02 	vpop	{d8}
 800f996:	bd08      	pop	{r3, pc}
 800f998:	00000000 	.word	0x00000000

0800f99c <__ieee754_sqrtf>:
 800f99c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f9a0:	4770      	bx	lr
	...

0800f9a4 <_init>:
 800f9a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9a6:	bf00      	nop
 800f9a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9aa:	bc08      	pop	{r3}
 800f9ac:	469e      	mov	lr, r3
 800f9ae:	4770      	bx	lr

0800f9b0 <_fini>:
 800f9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f9b2:	bf00      	nop
 800f9b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f9b6:	bc08      	pop	{r3}
 800f9b8:	469e      	mov	lr, r3
 800f9ba:	4770      	bx	lr
