verilog work "divider_timing_part3.v"
verilog work "divider_timing_top.v"
