Source Block: hdl/projects/ad7768evb/zed/system_top.v@104:114@HdlIdDef
  output                  mclk);

  // internal signals

  wire            adc_clk;
  wire            adc_valid;
  wire    [31:0]  adc_data;
  wire            up_sshot;
  wire    [ 1:0]  up_format;
  wire            up_crc_enable;
  wire            up_crc_4_or_16_n;

Diff Content:
+ 109   wire            adc_sync;

Clone Blocks:
Clone Blocks 1:
hdl/projects/ad7768evb/zed/system_top.v@103:113
  inout                   sync_in_n,
  output                  mclk);

  // internal signals

  wire            adc_clk;
  wire            adc_valid;
  wire    [31:0]  adc_data;
  wire            up_sshot;
  wire    [ 1:0]  up_format;
  wire            up_crc_enable;

Clone Blocks 2:
hdl/projects/ad7768evb/zed/system_top.v@105:115

  // internal signals

  wire            adc_clk;
  wire            adc_valid;
  wire    [31:0]  adc_data;
  wire            up_sshot;
  wire    [ 1:0]  up_format;
  wire            up_crc_enable;
  wire            up_crc_4_or_16_n;
  wire    [63:0]  adc_gpio_i;

