// Seed: 3984679036
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    output id_1,
    output id_2
);
  type_6(
      id_2, id_1
  );
  logic id_3;
  logic id_4;
endmodule
