#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Jun 13 14:46:01 2024
# Process ID: 12444
# Log file: D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/planAhead_run_3/planAhead.log
# Journal file: D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/pa.fromNetlist.tcl}
# create_project -name kit7seg -dir "D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/planAhead_run_3" -part xc6slx9tqg144-2
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/KIT7_SEG_TOP.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg} {ipcore_dir} }
# add_files [list {ipcore_dir/icon.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ila.ncf}] -fileset [get_property constrset [current_run]]
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Wishbone_Controller.ucf" [current_fileset -constrset]
Adding file 'D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/Wishbone_Controller.ucf' to fileset 'constrs_1'
# add_files [list {Wishbone_Controller.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9tqg144-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design KIT7_SEG_TOP.ngc ...
WARNING:NetListWriters:298 - No output is written to KIT7_SEG_TOP.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg0<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg1<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg2<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg3<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg4<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg5<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg6<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/rx_data_reg7<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   wc1/o_wb_data[31]_rx_data_reg0[31]_mux_117_OUT<12 : 0> on block KIT7_SEG_TOP
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   wc1/state[2]_o_wb_data[31]_wide_mux_132_OUT<12 : 0> on block KIT7_SEG_TOP is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wc1/o_wb_data<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/wbu/o_wb_data<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   wc1/wbu/r_wb_addr[1]_wb_tx_data[31]_wide_mux_29_OUT<12 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   wc1/wbu/rx/Mcompar_GND_4_o_chg_counter[27]_LessThan_19_o_lut<10 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   wc1/wbu/rx/Msub_GND_4_o_GND_4_o_sub_79_OUT<23:0>_lut<5 : 1> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/wbu/rx/half_baud<7 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wc1/wbu/rx/GND_4_o_GND_4_o_sub_79_OUT<8
   : 0> on block KIT7_SEG_TOP is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus wc1/wbu/rx/r_setup<8 : 0> on block
   KIT7_SEG_TOP is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   wc1/wbu/tx/Msub_GND_7_o_GND_7_o_sub_49_OUT_lut<8 : 1> on block KIT7_SEG_TOP
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus wc1/wbu/tx/GND_7_o_GND_7_o_sub_49_OUT<8
   : 0> on block KIT7_SEG_TOP is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus seg/a_to_g<6 : 1> on block KIT7_SEG_TOP
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file KIT7_SEG_TOP.edif ...
ngc2edif: Total memory usage is 4314504 kilobytes

Parsing EDIF File [./planAhead_run_3/kit7seg.data/cache/KIT7_SEG_TOP_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/kit7seg.data/cache/KIT7_SEG_TOP_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design icon.ngc ...
WARNING:NetListWriters:298 - No output is written to icon.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus U0/U_ICON/iCORE_ID_SEL<15 : 0> on block
   icon is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file icon.edif ...
ngc2edif: Total memory usage is 4314504 kilobytes

Reading core file 'D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/ipcore_dir/icon.ngc' for (cell view 'icon', library 'KIT7_SEG_TOP_lib', file 'KIT7_SEG_TOP.ngc')
Parsing EDIF File [./planAhead_run_3/kit7seg.data/cache/icon_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/kit7seg.data/cache/icon_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ila.ngc ...
WARNING:NetListWriters:298 - No output is written to ila.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly<2 : 0> on block ila is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4 : 0> on block ila is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ila.edif ...
ngc2edif: Total memory usage is 4322696 kilobytes

Reading core file 'D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/ipcore_dir/ila.ngc' for (cell view 'ila', library 'KIT7_SEG_TOP_lib', file 'KIT7_SEG_TOP.ngc')
Parsing EDIF File [./planAhead_run_3/kit7seg.data/cache/ila_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_3/kit7seg.data/cache/ila_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[4] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[3] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[2] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[1] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
WARNING: [Timing 38-83] Timing library cell SRLC32E does not define port A[0] which is referred to in the netlist. The library cell will be ignored and the cell will be treated as a black box for timing purposes.
Parsing UCF File [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/ipcore_dir/icon.ncf]
Finished Parsing UCF File [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/ipcore_dir/icon.ncf]
Parsing UCF File [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/ipcore_dir/ila.ncf]
Finished Parsing UCF File [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/ipcore_dir/ila.ncf]
Parsing UCF File [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/Wishbone_Controller.ucf]
Finished Parsing UCF File [D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg/Wishbone_Controller.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances

Phase 0 | Netlist Checksum: 3352f7b2
link_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 677.355 ; gain = 170.691
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See D:/Gul Bahar Data/FPGAs/XILINX ISE/New folder/updated kit7seg\planAhead_pid12444.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jun 13 14:46:57 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
