-----------------------------------------------------------------
// Revision: 1.0
// Date    : 2019/12/18
// Author  : yycao
// -----------------------------------------------------------------------------
// Description:
// This is the timing number for CCS
// C6 Definition: td&tco       Worst: TT/Vmin/-40 and TT/Vmin/125;
//                             Best : FF/Vmax/-40 and FF/Vmmax/125;
//                setup&hold   worst: SS/Vmin/-40 and SS/Vmin/125;
//                             Best : FF/Vmax/-40 and FF/Vmmax/125;
// History:
// 2019/08/30: Initial.
// 2019/12/18: Post simulation
// 2020/04/27: Add ISPAL
// -----------------------------------------------------------------------------

library work;

use pg2l_device_timing_ids;

timingspec define_arc of device CCS
{

HOLD timing of (posedge UID_CLK : UID_DIN)
{
    thd_udid_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.74,-0.74):(-0.74,-0.74))
        (corner "fast" (-0.47,-0.47):(-0.47,-0.47))
      )
    );
};    
 
SETUP timing of (posedge UID_CLK : UID_DIN)
{
    tsu_udid_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.40,1.40):(1.40,1.40))
        (corner "fast" (0.53,0.53):(0.53,0.53))
      )
    );
};
 
HOLD timing of (posedge UID_CLK : UID_LOAD)
{
    thd_udid_load :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.85,-0.85):(-0.85,-0.85))
        (corner "fast" (-0.30,-0.30):(-0.30,-0.30))
      )
    );
};    
 
SETUP timing of (posedge UID_CLK : UID_LOAD)
{
    tsu_udid_load :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (2.04,2.04):(2.04,2.04))
        (corner "fast" (0.93,0.93):(0.93,0.93))
      )
    );
};

HOLD timing of (posedge UID_CLK : UID_SE)
{
    thd_udid_se :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-1.02,-1.02):(-1.02,-1.02))
        (corner "fast" (-0.40,-0.40):(-0.40,-0.40))
      )
    );
};    
 
SETUP timing of (posedge UID_CLK : UID_SE)
{
    tsu_udid_se :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (2.22,2.22):(2.22,2.22))
        (corner "fast" (1.02,1.02):(1.02,1.02))
      )
    );
};


timing of (posedge UID_CLK => UID_DOUT)
{
    tco_udid_dout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.99,1.29):(0.99,1.29))
        (corner "fast" (0.52,0.66):(0.52,0.66))
      )
    );
};


timing of (posedge ISPAL_CLK *> ISPAL_DOUT[31:0])
{
    tco_ispal_dout :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (2.31,2.31):(2.31,2.31))
        (corner "fast" (1.47,1.47):(1.47,1.47))
      )
    );
};

timing of (posedge ISPAL_CLK => RBCRC_ERR)
{
    tco_rbcrc_err :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.54,1.54):(1.54,1.54))
        (corner "fast" (1.11,1.11):(1.11,1.11))
      )
    );
};

timing of (posedge ISPAL_CLK => RBCRC_VALID)
{
    tco_rbcrc_valid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.49,1.49):(1.49,1.49))
        (corner "fast" (1.20,1.20):(1.20,1.20))
      )
    );
};

timing of (posedge ISPAL_CLK => SEU_VALID)
{
    tco_seu_valid :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.84,1.84):(1.84,1.84))
        (corner "fast" (1.40,1.40):(1.40,1.40))
      )
    );
};

timing of (posedge ISPAL_CLK *> SEU_INDEX[11:0])
{
    tco_seu_index :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.59,1.59):(1.59,1.59))
        (corner "fast" (1.25,1.25):(1.25,1.25))
      )
    );
};

timing of (posedge ISPAL_CLK => SEU_SEC)
{
    tco_seu_sec :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.50,1.50):(1.50,1.50))
        (corner "fast" (1.21,1.21):(1.21,1.21))
      )
    );
};

timing of (posedge ISPAL_CLK => SEU_DED)
{
    tco_seu_ded :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.50,1.50):(1.50,1.50))
        (corner "fast" (1.20,1.20):(1.20,1.20))
      )
    );
};

timing of (posedge ISPAL_CLK *> SEU_FRAME_ADDR[7:0])
{
    tco_seu_frame_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.42,1.42):(1.42,1.42))
        (corner "fast" (1.09,1.09):(1.09,1.09))
      )
    );
};

timing of (posedge ISPAL_CLK *> SEU_COLUMN_ADDR[7:0])
{
    tco_seu_column_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.40,1.40):(1.40,1.40))
        (corner "fast" (1.04,1.04):(1.04,1.04))
      )
    );
};

timing of (posedge ISPAL_CLK *> SEU_REGION_ADDR[4:0])
{
    tco_seu_region_addr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.42,1.42):(1.42,1.42))
        (corner "fast" (1.05,1.05):(1.05,1.05))
      )
    );
};

timing of (posedge ISPAL_CLK *> SEU_FRAME_NADDR[7:0])
{
    tco_seu_frame_naddr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.42,1.42):(1.42,1.42))
        (corner "fast" (1.10,1.10):(1.10,1.10))
      )
    );
};

timing of (posedge ISPAL_CLK *> SEU_COLUMN_NADDR[7:0])
{
    tco_seu_column_naddr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.37,1.37):(1.37,1.37))
        (corner "fast" (1.04,1.04):(1.04,1.04))
      )
    );
};

timing of (posedge ISPAL_CLK *> SEU_REGION_NADDR[4:0])
{
    tco_seu_region_naddr :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.43,1.43):(1.43,1.43))
        (corner "fast" (1.08,1.08):(1.08,1.08))
      )
    );
};

timing of (posedge ISPAL_CLK => PRCFG_OVER)
{
    tco_prcfg_over :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.72,1.72):(1.72,1.72))
        (corner "fast" (1.21,1.21):(1.21,1.21))
      )
    );
};

timing of (posedge ISPAL_CLK => PRCFG_ERR)
{
    tco_prcfg_err :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.50,1.50):(1.50,1.50))
        (corner "fast" (1.12,1.12):(1.12,1.12))
      )
    );
};

timing of (posedge ISPAL_CLK => DRCFG_OVER)
{
    tco_drcfg_over :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.49,1.49):(1.49,1.49))
        (corner "fast" (1.10,1.10):(1.10,1.10))
      )
    );
};

timing of (posedge ISPAL_CLK => DRCFG_ERR)
{
    tco_drcfg_err :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.37,1.37):(1.37,1.37))
        (corner "fast" (1.08,1.08):(1.08,1.08))
      )
    );
};

HOLD timing of (posedge ISPAL_CLK : ISPAL_CS_N)
{
    thd_ispal_cs_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.15,-0.15):(-0.15,-0.15))
        (corner "fast" (0.18,0.18):(0.18,0.18))
      )
    );
};    
 
SETUP timing of (posedge ISPAL_CLK : ISPAL_CS_N)
{
    tsu_ispal_cs_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.97,1.97):(1.97,1.97))
        (corner "fast" (0.83,0.83):(0.83,0.83))
      )
    );
};

HOLD timing of (posedge ISPAL_CLK : ISPAL_RDWR_N)
{
    thd_ispal_rdwr_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.16,-0.16):(-0.16,-0.16))
        (corner "fast" (0.17,0.17):(0.17,0.17))
      )
    );
};    
 
SETUP timing of (posedge ISPAL_CLK : ISPAL_RDWR_N)
{
    tsu_ispal_rdwr_n :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (1.93,1.93):(1.93,1.93))
        (corner "fast" (0.79,0.79):(0.79,0.79))
      )
    );
};

HOLD timing of (posedge ISPAL_CLK : ISPAL_DIN[31:0])
{
    thd_ispal_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (-0.16,-0.16):(-0.16,-0.16))
        (corner "fast" (0.19,0.19):(0.19,0.19))
      )
    );
};    
 
SETUP timing of (posedge ISPAL_CLK : ISPAL_DIN[31:0])
{
    tsu_ispal_din :=
    (speedgrade "C6"
      (rating "*"
        (corner "slow" (0.8,0.8):(0.8,0.8))
        (corner "fast" (0.26,0.26):(0.26,0.26))
      )
    );
};

};

