// Seed: 1376026813
module module_0 ();
  parameter id_1 = 1;
  wire id_2;
  wand  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  assign id_11 = id_8 ? id_17 - id_2 : 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wand id_3,
    input uwire id_4
    , id_15,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    output tri0 id_8,
    input tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    input wor id_12,
    output wor id_13
);
  logic id_16;
  ;
  wire id_17;
  bit [1 'b0 : -1] id_18;
  module_0 modCall_1 ();
  always @(posedge -1, posedge id_17) id_18 <= ~id_18;
endmodule
