v 20100214 1
B 300 0  5100 4900 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 5050 5 10 1 1 0 0 1 1
device=io_module
T 400 5250 8 10 1 1 0 0 1 1
refdes=U?
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wdata[7:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=waddr[ADDR_WIDTH-BASE_WIDTH-1:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 10 1 1 
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=gpio_1_in[7:0]
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 10 1 1 
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=gpio_0_in[7:0]
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 10 1 1 
{
T 400 1000 5 10 1 1 0 1 1 1
pinnumber=ext_irq_in[7:0]
T 400 1000 5 10 0 1 0 1 1 1
pinseq=5
}
P 300 1200 0 1200 10 1 1 
{
T 400 1200 5 10 1 1 0 1 1 1
pinnumber=addr[ADDR_WIDTH-1:0]
T 400 1200 5 10 0 1 0 1 1 1
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=wr
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=rxd_pad_in
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=rd
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 300 2200 0 2200 4 0 1  
{
T 400 2200 5 10 1 1 0 1 1 1 
pinnumber=ps2_data_in
T 400 2200 5 10 0 1 0 1 1 1 
pinseq=11
}
P 300 2400 0 2400 4 0 1  
{
T 400 2400 5 10 1 1 0 1 1 1 
pinnumber=ps2_clk_in
T 400 2400 5 10 0 1 0 1 1 1 
pinseq=12
}
P 300 2600 0 2600 4 0 1  
{
T 400 2600 5 10 1 1 0 1 1 1 
pinnumber=enable
T 400 2600 5 10 0 1 0 1 1 1 
pinseq=13
}
P 300 2800 0 2800 4 0 1  
{
T 400 2800 5 10 1 1 0 1 1 1 
pinnumber=cts_pad_in
T 400 2800 5 10 0 1 0 1 1 1 
pinseq=14
}
P 300 3000 0 3000 4 0 1  
{
T 400 3000 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 3000 5 10 0 1 0 1 1 1 
pinseq=15
}
P 5400 200 5700 200 10 1 1
{
T 5300 200 5  10 1 1 0 7 1 1 
pinnumber=y_pos[9:0]
T 5300 200 5  10 0 1 0 7 1 1 
pinseq=16
}
P 5400 400 5700 400 10 1 1
{
T 5300 400 5  10 1 1 0 7 1 1 
pinnumber=x_pos[9:0]
T 5300 400 5  10 0 1 0 7 1 1 
pinseq=17
}
P 5400 600 5700 600 10 1 1
{
T 5300 600 5  10 1 1 0 7 1 1 
pinnumber=timer_irq[1:0]
T 5300 600 5  10 0 1 0 7 1 1 
pinseq=18
}
P 5400 800 5700 800 10 1 1
{
T 5300 800 5  10 1 1 0 7 1 1 
pinnumber=rdata[7:0]
T 5300 800 5  10 0 1 0 7 1 1 
pinseq=19
}
P 5400 1000 5700 1000 10 1 1
{
T 5300 1000 5  10 1 1 0 7 1 1 
pinnumber=gpio_1_out[7:0]
T 5300 1000 5  10 0 1 0 7 1 1 
pinseq=20
}
P 5400 1200 5700 1200 10 1 1
{
T 5300 1200 5  10 1 1 0 7 1 1 
pinnumber=gpio_1_oe[7:0]
T 5300 1200 5  10 0 1 0 7 1 1 
pinseq=21
}
P 5400 1400 5700 1400 10 1 1
{
T 5300 1400 5  10 1 1 0 7 1 1 
pinnumber=gpio_1_lat[7:0]
T 5300 1400 5  10 0 1 0 7 1 1 
pinseq=22
}
P 5400 1600 5700 1600 10 1 1
{
T 5300 1600 5  10 1 1 0 7 1 1 
pinnumber=gpio_0_out[7:0]
T 5300 1600 5  10 0 1 0 7 1 1 
pinseq=23
}
P 5400 1800 5700 1800 10 1 1
{
T 5300 1800 5  10 1 1 0 7 1 1 
pinnumber=gpio_0_oe[7:0]
T 5300 1800 5  10 0 1 0 7 1 1 
pinseq=24
}
P 5400 2000 5700 2000 10 1 1
{
T 5300 2000 5  10 1 1 0 7 1 1 
pinnumber=gpio_0_lat[7:0]
T 5300 2000 5  10 0 1 0 7 1 1 
pinseq=25
}
P 5400 2200 5700 2200 4 0 1
{
T 5300 2200 5  10 1 1 0 7 1 1
pinnumber=txd_pad_out
T 5400 2200 5  10 0 1 0 7 1 1
pinseq=26
}
P 5400 2400 5700 2400 4 0 1
{
T 5300 2400 5  10 1 1 0 7 1 1
pinnumber=tx_irq
T 5400 2400 5  10 0 1 0 7 1 1
pinseq=27
}
P 5400 2600 5700 2600 4 0 1
{
T 5300 2600 5  10 1 1 0 7 1 1
pinnumber=rx_irq
T 5400 2600 5  10 0 1 0 7 1 1
pinseq=28
}
P 5400 2800 5700 2800 4 0 1
{
T 5300 2800 5  10 1 1 0 7 1 1
pinnumber=rts_pad_out
T 5400 2800 5  10 0 1 0 7 1 1
pinseq=29
}
P 5400 3000 5700 3000 4 0 1
{
T 5300 3000 5  10 1 1 0 7 1 1
pinnumber=ps2_data_oe
T 5400 3000 5  10 0 1 0 7 1 1
pinseq=30
}
P 5400 3200 5700 3200 4 0 1
{
T 5300 3200 5  10 1 1 0 7 1 1
pinnumber=ps2_data_avail
T 5400 3200 5  10 0 1 0 7 1 1
pinseq=31
}
P 5400 3400 5700 3400 4 0 1
{
T 5300 3400 5  10 1 1 0 7 1 1
pinnumber=ps2_clk_oe
T 5400 3400 5  10 0 1 0 7 1 1
pinseq=32
}
P 5400 3600 5700 3600 4 0 1
{
T 5300 3600 5  10 1 1 0 7 1 1
pinnumber=pic_nmi
T 5400 3600 5  10 0 1 0 7 1 1
pinseq=33
}
P 5400 3800 5700 3800 4 0 1
{
T 5300 3800 5  10 1 1 0 7 1 1
pinnumber=pic_irq
T 5400 3800 5  10 0 1 0 7 1 1
pinseq=34
}
P 5400 4000 5700 4000 4 0 1
{
T 5300 4000 5  10 1 1 0 7 1 1
pinnumber=new_packet
T 5400 4000 5  10 0 1 0 7 1 1
pinseq=35
}
P 5400 4200 5700 4200 4 0 1
{
T 5300 4200 5  10 1 1 0 7 1 1
pinnumber=ms_right
T 5400 4200 5  10 0 1 0 7 1 1
pinseq=36
}
P 5400 4400 5700 4400 4 0 1
{
T 5300 4400 5  10 1 1 0 7 1 1
pinnumber=ms_mid
T 5400 4400 5  10 0 1 0 7 1 1
pinseq=37
}
P 5400 4600 5700 4600 4 0 1
{
T 5300 4600 5  10 1 1 0 7 1 1
pinnumber=ms_left
T 5400 4600 5  10 0 1 0 7 1 1
pinseq=38
}
