// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pix_average_HH_
#define _pix_average_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mul_21ns_23ns_44_6_1.h"
#include "pix_average_sum_V_0.h"

namespace ap_rtl {

struct pix_average : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<128> > StreamIn_V_Data_V_dout;
    sc_in< sc_logic > StreamIn_V_Data_V_empty_n;
    sc_out< sc_logic > StreamIn_V_Data_V_read;
    sc_in< sc_lv<4> > StreamIn_V_User_V_dout;
    sc_in< sc_logic > StreamIn_V_User_V_empty_n;
    sc_out< sc_logic > StreamIn_V_User_V_read;
    sc_out< sc_lv<128> > StreamOut_V_Data_V_din;
    sc_in< sc_logic > StreamOut_V_Data_V_full_n;
    sc_out< sc_logic > StreamOut_V_Data_V_write;
    sc_out< sc_lv<4> > StreamOut_V_User_V_din;
    sc_in< sc_logic > StreamOut_V_User_V_full_n;
    sc_out< sc_logic > StreamOut_V_User_V_write;


    // Module declarations
    pix_average(sc_module_name name);
    SC_HAS_PROCESS(pix_average);

    ~pix_average();

    sc_trace_file* mVcdFile;

    pix_average_sum_V_0* sum_V_0_U;
    pix_average_sum_V_0* sum_V_1_U;
    pix_average_sum_V_0* sum_V_2_U;
    pix_average_sum_V_0* sum_V_3_U;
    pix_average_sum_V_0* sum_V_4_U;
    pix_average_sum_V_0* sum_V_5_U;
    pix_average_sum_V_0* sum_V_6_U;
    pix_average_sum_V_0* sum_V_7_U;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U5;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U6;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U7;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U8;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U9;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U10;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U11;
    myproject_axi_mul_21ns_23ns_44_6_1<1,6,21,23,44>* myproject_axi_mul_21ns_23ns_44_6_1_U12;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > cntr;
    sc_signal< sc_lv<14> > sum_V_0_address0;
    sc_signal< sc_logic > sum_V_0_ce0;
    sc_signal< sc_lv<21> > sum_V_0_q0;
    sc_signal< sc_lv<14> > sum_V_0_address1;
    sc_signal< sc_logic > sum_V_0_ce1;
    sc_signal< sc_logic > sum_V_0_we1;
    sc_signal< sc_lv<21> > sum_V_0_d1;
    sc_signal< sc_lv<14> > sum_V_1_address0;
    sc_signal< sc_logic > sum_V_1_ce0;
    sc_signal< sc_lv<21> > sum_V_1_q0;
    sc_signal< sc_lv<14> > sum_V_1_address1;
    sc_signal< sc_logic > sum_V_1_ce1;
    sc_signal< sc_logic > sum_V_1_we1;
    sc_signal< sc_lv<21> > sum_V_1_d1;
    sc_signal< sc_lv<14> > sum_V_2_address0;
    sc_signal< sc_logic > sum_V_2_ce0;
    sc_signal< sc_lv<21> > sum_V_2_q0;
    sc_signal< sc_lv<14> > sum_V_2_address1;
    sc_signal< sc_logic > sum_V_2_ce1;
    sc_signal< sc_logic > sum_V_2_we1;
    sc_signal< sc_lv<21> > sum_V_2_d1;
    sc_signal< sc_lv<14> > sum_V_3_address0;
    sc_signal< sc_logic > sum_V_3_ce0;
    sc_signal< sc_lv<21> > sum_V_3_q0;
    sc_signal< sc_lv<14> > sum_V_3_address1;
    sc_signal< sc_logic > sum_V_3_ce1;
    sc_signal< sc_logic > sum_V_3_we1;
    sc_signal< sc_lv<21> > sum_V_3_d1;
    sc_signal< sc_lv<14> > sum_V_4_address0;
    sc_signal< sc_logic > sum_V_4_ce0;
    sc_signal< sc_lv<21> > sum_V_4_q0;
    sc_signal< sc_lv<14> > sum_V_4_address1;
    sc_signal< sc_logic > sum_V_4_ce1;
    sc_signal< sc_logic > sum_V_4_we1;
    sc_signal< sc_lv<21> > sum_V_4_d1;
    sc_signal< sc_lv<14> > sum_V_5_address0;
    sc_signal< sc_logic > sum_V_5_ce0;
    sc_signal< sc_lv<21> > sum_V_5_q0;
    sc_signal< sc_lv<14> > sum_V_5_address1;
    sc_signal< sc_logic > sum_V_5_ce1;
    sc_signal< sc_logic > sum_V_5_we1;
    sc_signal< sc_lv<21> > sum_V_5_d1;
    sc_signal< sc_lv<14> > sum_V_6_address0;
    sc_signal< sc_logic > sum_V_6_ce0;
    sc_signal< sc_lv<21> > sum_V_6_q0;
    sc_signal< sc_lv<14> > sum_V_6_address1;
    sc_signal< sc_logic > sum_V_6_ce1;
    sc_signal< sc_logic > sum_V_6_we1;
    sc_signal< sc_lv<21> > sum_V_6_d1;
    sc_signal< sc_lv<14> > sum_V_7_address0;
    sc_signal< sc_logic > sum_V_7_ce0;
    sc_signal< sc_lv<21> > sum_V_7_q0;
    sc_signal< sc_lv<14> > sum_V_7_address1;
    sc_signal< sc_logic > sum_V_7_ce1;
    sc_signal< sc_logic > sum_V_7_we1;
    sc_signal< sc_lv<21> > sum_V_7_d1;
    sc_signal< sc_logic > StreamIn_V_Data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > StreamIn_V_User_V_blk_n;
    sc_signal< sc_logic > StreamOut_V_Data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_lv<1> > tmp_s_reg_860;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter9_reg;
    sc_signal< sc_logic > StreamOut_V_User_V_blk_n;
    sc_signal< sc_lv<14> > i_reg_388;
    sc_signal< sc_lv<21> > reg_399;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< sc_logic > StreamIn_V_Data_V0_status;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< sc_logic > StreamOut_V_Data_V1_status;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_6_reg_851;
    sc_signal< sc_lv<1> > tmp_8_reg_855;
    sc_signal< sc_lv<21> > reg_403;
    sc_signal< sc_lv<21> > reg_407;
    sc_signal< sc_lv<21> > reg_411;
    sc_signal< sc_lv<21> > reg_415;
    sc_signal< sc_lv<21> > reg_419;
    sc_signal< sc_lv<21> > reg_423;
    sc_signal< sc_lv<21> > reg_427;
    sc_signal< sc_lv<32> > cntr_load_reg_846;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > tmp_6_fu_435_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_441_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_447_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_860_pp0_iter8_reg;
    sc_signal< sc_lv<14> > i_2_fu_453_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_869;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_869_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_869_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_869_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_875;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_875_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_875_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_875_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_881;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_881_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_881_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_881_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_887;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_887_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_887_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_887_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_893;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_893_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_893_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_893_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_899;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_899_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_899_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_899_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_905;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_905_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_905_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_905_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_911;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_911_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_911_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_911_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_917;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_917_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_917_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_917_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_923;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_923_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_923_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_923_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_929;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_929_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_929_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_929_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_935;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_935_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_935_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_935_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_941;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_941_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_941_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_941_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_947;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_947_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_947_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_947_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_953;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_953_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_953_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_953_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_959;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_959_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_959_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_959_pp0_iter3_reg;
    sc_signal< sc_lv<128> > tmp_Data_V_5_reg_965;
    sc_signal< sc_lv<128> > tmp_Data_V_5_reg_965_pp0_iter3_reg;
    sc_signal< sc_lv<128> > tmp_Data_V_5_reg_965_pp0_iter4_reg;
    sc_signal< sc_lv<128> > tmp_Data_V_5_reg_965_pp0_iter5_reg;
    sc_signal< sc_lv<128> > tmp_Data_V_5_reg_965_pp0_iter6_reg;
    sc_signal< sc_lv<128> > tmp_Data_V_5_reg_965_pp0_iter7_reg;
    sc_signal< sc_lv<128> > tmp_Data_V_5_reg_965_pp0_iter8_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978_pp0_iter3_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978_pp0_iter5_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978_pp0_iter6_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978_pp0_iter7_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978_pp0_iter8_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_978_pp0_iter9_reg;
    sc_signal< sc_lv<21> > ret_V_7_fu_578_p2;
    sc_signal< sc_lv<21> > ret_V_7_reg_1023;
    sc_signal< sc_lv<21> > ret_V_7_1_fu_597_p2;
    sc_signal< sc_lv<21> > ret_V_7_1_reg_1028;
    sc_signal< sc_lv<21> > ret_V_7_2_fu_616_p2;
    sc_signal< sc_lv<21> > ret_V_7_2_reg_1033;
    sc_signal< sc_lv<21> > ret_V_7_3_fu_635_p2;
    sc_signal< sc_lv<21> > ret_V_7_3_reg_1038;
    sc_signal< sc_lv<21> > ret_V_7_4_fu_654_p2;
    sc_signal< sc_lv<21> > ret_V_7_4_reg_1043;
    sc_signal< sc_lv<21> > ret_V_7_5_fu_673_p2;
    sc_signal< sc_lv<21> > ret_V_7_5_reg_1048;
    sc_signal< sc_lv<21> > ret_V_7_6_fu_692_p2;
    sc_signal< sc_lv<21> > ret_V_7_6_reg_1053;
    sc_signal< sc_lv<21> > ret_V_7_7_fu_711_p2;
    sc_signal< sc_lv<21> > ret_V_7_7_reg_1058;
    sc_signal< sc_lv<16> > tmp_V_0_trunc_reg_1063;
    sc_signal< sc_lv<16> > tmp_V_1_trunc_reg_1068;
    sc_signal< sc_lv<16> > tmp_V_2_trunc_reg_1073;
    sc_signal< sc_lv<16> > tmp_V_3_trunc_reg_1078;
    sc_signal< sc_lv<16> > tmp_V_4_trunc_reg_1083;
    sc_signal< sc_lv<16> > tmp_V_5_trunc_reg_1088;
    sc_signal< sc_lv<16> > tmp_V_6_trunc_reg_1093;
    sc_signal< sc_lv<16> > tmp_V_7_trunc_reg_1098;
    sc_signal< sc_lv<32> > tmp_5_fu_822_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_1103;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<64> > i3_fu_459_p1;
    sc_signal< sc_lv<64> > i2_fu_471_p1;
    sc_signal< sc_logic > StreamIn_V_Data_V0_update;
    sc_signal< sc_logic > StreamOut_V_Data_V1_update;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > storemerge_fu_827_p3;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<128> > tmp_Data_V_fu_158;
    sc_signal< sc_lv<128> > p_Result_12_7_fu_797_p9;
    sc_signal< sc_lv<21> > grp_fu_495_p0;
    sc_signal< sc_lv<23> > grp_fu_495_p1;
    sc_signal< sc_lv<21> > grp_fu_505_p0;
    sc_signal< sc_lv<23> > grp_fu_505_p1;
    sc_signal< sc_lv<21> > grp_fu_515_p0;
    sc_signal< sc_lv<23> > grp_fu_515_p1;
    sc_signal< sc_lv<21> > grp_fu_525_p0;
    sc_signal< sc_lv<23> > grp_fu_525_p1;
    sc_signal< sc_lv<21> > grp_fu_535_p0;
    sc_signal< sc_lv<23> > grp_fu_535_p1;
    sc_signal< sc_lv<21> > grp_fu_545_p0;
    sc_signal< sc_lv<23> > grp_fu_545_p1;
    sc_signal< sc_lv<21> > grp_fu_555_p0;
    sc_signal< sc_lv<23> > grp_fu_555_p1;
    sc_signal< sc_lv<21> > grp_fu_565_p0;
    sc_signal< sc_lv<23> > grp_fu_565_p1;
    sc_signal< sc_lv<16> > tmp_9_fu_571_p1;
    sc_signal< sc_lv<21> > rhs_V_fu_574_p1;
    sc_signal< sc_lv<16> > p_Result_1_fu_584_p4;
    sc_signal< sc_lv<21> > rhs_V_1_fu_593_p1;
    sc_signal< sc_lv<16> > p_Result_2_fu_603_p4;
    sc_signal< sc_lv<21> > rhs_V_2_fu_612_p1;
    sc_signal< sc_lv<16> > p_Result_3_fu_622_p4;
    sc_signal< sc_lv<21> > rhs_V_3_fu_631_p1;
    sc_signal< sc_lv<16> > p_Result_4_fu_641_p4;
    sc_signal< sc_lv<21> > rhs_V_4_fu_650_p1;
    sc_signal< sc_lv<16> > p_Result_5_fu_660_p4;
    sc_signal< sc_lv<21> > rhs_V_5_fu_669_p1;
    sc_signal< sc_lv<16> > p_Result_6_fu_679_p4;
    sc_signal< sc_lv<21> > rhs_V_6_fu_688_p1;
    sc_signal< sc_lv<16> > p_Result_7_fu_698_p4;
    sc_signal< sc_lv<21> > rhs_V_7_fu_707_p1;
    sc_signal< sc_lv<44> > grp_fu_495_p2;
    sc_signal< sc_lv<44> > grp_fu_505_p2;
    sc_signal< sc_lv<44> > grp_fu_515_p2;
    sc_signal< sc_lv<44> > grp_fu_525_p2;
    sc_signal< sc_lv<44> > grp_fu_535_p2;
    sc_signal< sc_lv<44> > grp_fu_545_p2;
    sc_signal< sc_lv<44> > grp_fu_555_p2;
    sc_signal< sc_lv<44> > grp_fu_565_p2;
    sc_signal< sc_logic > grp_fu_495_ce;
    sc_signal< sc_logic > grp_fu_505_ce;
    sc_signal< sc_logic > grp_fu_515_ce;
    sc_signal< sc_logic > grp_fu_525_ce;
    sc_signal< sc_logic > grp_fu_535_ce;
    sc_signal< sc_logic > grp_fu_545_ce;
    sc_signal< sc_logic > grp_fu_555_ce;
    sc_signal< sc_logic > grp_fu_565_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<44> > grp_fu_495_p00;
    sc_signal< sc_lv<44> > grp_fu_505_p00;
    sc_signal< sc_lv<44> > grp_fu_515_p00;
    sc_signal< sc_lv<44> > grp_fu_525_p00;
    sc_signal< sc_lv<44> > grp_fu_535_p00;
    sc_signal< sc_lv<44> > grp_fu_545_p00;
    sc_signal< sc_lv<44> > grp_fu_555_p00;
    sc_signal< sc_lv<44> > grp_fu_565_p00;
    sc_signal< bool > ap_condition_976;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state13;
    static const sc_lv<4> ap_ST_fsm_state14;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<14> ap_const_lv14_2800;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<44> ap_const_lv44_38E38F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_28;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_StreamIn_V_Data_V0_status();
    void thread_StreamIn_V_Data_V0_update();
    void thread_StreamIn_V_Data_V_blk_n();
    void thread_StreamIn_V_Data_V_read();
    void thread_StreamIn_V_User_V_blk_n();
    void thread_StreamIn_V_User_V_read();
    void thread_StreamOut_V_Data_V1_status();
    void thread_StreamOut_V_Data_V1_update();
    void thread_StreamOut_V_Data_V_blk_n();
    void thread_StreamOut_V_Data_V_din();
    void thread_StreamOut_V_Data_V_write();
    void thread_StreamOut_V_User_V_blk_n();
    void thread_StreamOut_V_User_V_din();
    void thread_StreamOut_V_User_V_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_976();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_grp_fu_495_ce();
    void thread_grp_fu_495_p0();
    void thread_grp_fu_495_p00();
    void thread_grp_fu_495_p1();
    void thread_grp_fu_505_ce();
    void thread_grp_fu_505_p0();
    void thread_grp_fu_505_p00();
    void thread_grp_fu_505_p1();
    void thread_grp_fu_515_ce();
    void thread_grp_fu_515_p0();
    void thread_grp_fu_515_p00();
    void thread_grp_fu_515_p1();
    void thread_grp_fu_525_ce();
    void thread_grp_fu_525_p0();
    void thread_grp_fu_525_p00();
    void thread_grp_fu_525_p1();
    void thread_grp_fu_535_ce();
    void thread_grp_fu_535_p0();
    void thread_grp_fu_535_p00();
    void thread_grp_fu_535_p1();
    void thread_grp_fu_545_ce();
    void thread_grp_fu_545_p0();
    void thread_grp_fu_545_p00();
    void thread_grp_fu_545_p1();
    void thread_grp_fu_555_ce();
    void thread_grp_fu_555_p0();
    void thread_grp_fu_555_p00();
    void thread_grp_fu_555_p1();
    void thread_grp_fu_565_ce();
    void thread_grp_fu_565_p0();
    void thread_grp_fu_565_p00();
    void thread_grp_fu_565_p1();
    void thread_i2_fu_471_p1();
    void thread_i3_fu_459_p1();
    void thread_i_2_fu_453_p2();
    void thread_internal_ap_ready();
    void thread_p_Result_12_7_fu_797_p9();
    void thread_p_Result_1_fu_584_p4();
    void thread_p_Result_2_fu_603_p4();
    void thread_p_Result_3_fu_622_p4();
    void thread_p_Result_4_fu_641_p4();
    void thread_p_Result_5_fu_660_p4();
    void thread_p_Result_6_fu_679_p4();
    void thread_p_Result_7_fu_698_p4();
    void thread_real_start();
    void thread_ret_V_7_1_fu_597_p2();
    void thread_ret_V_7_2_fu_616_p2();
    void thread_ret_V_7_3_fu_635_p2();
    void thread_ret_V_7_4_fu_654_p2();
    void thread_ret_V_7_5_fu_673_p2();
    void thread_ret_V_7_6_fu_692_p2();
    void thread_ret_V_7_7_fu_711_p2();
    void thread_ret_V_7_fu_578_p2();
    void thread_rhs_V_1_fu_593_p1();
    void thread_rhs_V_2_fu_612_p1();
    void thread_rhs_V_3_fu_631_p1();
    void thread_rhs_V_4_fu_650_p1();
    void thread_rhs_V_5_fu_669_p1();
    void thread_rhs_V_6_fu_688_p1();
    void thread_rhs_V_7_fu_707_p1();
    void thread_rhs_V_fu_574_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_storemerge_fu_827_p3();
    void thread_sum_V_0_address0();
    void thread_sum_V_0_address1();
    void thread_sum_V_0_ce0();
    void thread_sum_V_0_ce1();
    void thread_sum_V_0_d1();
    void thread_sum_V_0_we1();
    void thread_sum_V_1_address0();
    void thread_sum_V_1_address1();
    void thread_sum_V_1_ce0();
    void thread_sum_V_1_ce1();
    void thread_sum_V_1_d1();
    void thread_sum_V_1_we1();
    void thread_sum_V_2_address0();
    void thread_sum_V_2_address1();
    void thread_sum_V_2_ce0();
    void thread_sum_V_2_ce1();
    void thread_sum_V_2_d1();
    void thread_sum_V_2_we1();
    void thread_sum_V_3_address0();
    void thread_sum_V_3_address1();
    void thread_sum_V_3_ce0();
    void thread_sum_V_3_ce1();
    void thread_sum_V_3_d1();
    void thread_sum_V_3_we1();
    void thread_sum_V_4_address0();
    void thread_sum_V_4_address1();
    void thread_sum_V_4_ce0();
    void thread_sum_V_4_ce1();
    void thread_sum_V_4_d1();
    void thread_sum_V_4_we1();
    void thread_sum_V_5_address0();
    void thread_sum_V_5_address1();
    void thread_sum_V_5_ce0();
    void thread_sum_V_5_ce1();
    void thread_sum_V_5_d1();
    void thread_sum_V_5_we1();
    void thread_sum_V_6_address0();
    void thread_sum_V_6_address1();
    void thread_sum_V_6_ce0();
    void thread_sum_V_6_ce1();
    void thread_sum_V_6_d1();
    void thread_sum_V_6_we1();
    void thread_sum_V_7_address0();
    void thread_sum_V_7_address1();
    void thread_sum_V_7_ce0();
    void thread_sum_V_7_ce1();
    void thread_sum_V_7_d1();
    void thread_sum_V_7_we1();
    void thread_tmp_5_fu_822_p2();
    void thread_tmp_6_fu_435_p2();
    void thread_tmp_8_fu_441_p2();
    void thread_tmp_9_fu_571_p1();
    void thread_tmp_s_fu_447_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
