

================================================================
== Synthesis Summary Report of 'weighted_rr'
================================================================
+ General Information: 
    * Date:           Sat Sep 28 15:59:50 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        weighted_round_robin
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |    |           |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   | DSP|     FF    |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+
    |+ weighted_rr*                                       |     -|  0.00|      143|  1.430e+03|         -|      144|     -|  dataflow|   5 (1%)|   -|  1751 (1%)|  2496 (4%)|    -|
    | + Block_entry_split_proc                            |     -|  0.00|      143|  1.430e+03|         -|      143|     -|        no|  1 (~0%)|   -|  643 (~0%)|  1285 (2%)|    -|
    |  + Block_entry_split_proc_Pipeline_VITIS_LOOP_29_2  |     -|  0.00|      106|  1.060e+03|         -|      106|     -|        no|        -|   -|  326 (~0%)|  439 (~0%)|    -|
    |   o VITIS_LOOP_29_2                                 |    II|  7.30|      104|  1.040e+03|        21|       21|     4|       yes|        -|   -|          -|          -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | req_1    | 0x10   | 32    | W      | Data signal of req               |                                                                      |
| s_axi_control | req_2    | 0x14   | 32    | W      | Data signal of req               |                                                                      |
| s_axi_control | weight_1 | 0x1c   | 32    | W      | Data signal of weight            |                                                                      |
| s_axi_control | weight_2 | 0x20   | 32    | W      | Data signal of weight            |                                                                      |
| s_axi_control | grant_1  | 0x28   | 32    | W      | Data signal of grant             |                                                                      |
| s_axi_control | grant_2  | 0x2c   | 32    | W      | Data signal of grant             |                                                                      |
| s_axi_control | reset    | 0x34   | 32    | W      | Data signal of reset             |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| req      | inout     | int*     |
| weight   | inout     | int*     |
| grant    | inout     | int*     |
| reset    | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+------------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                            |
+----------+---------------+-----------+----------+------------------------------------+
| req      | m_axi_gmem    | interface |          | channel=0                          |
| req      | s_axi_control | register  | offset   | name=req_1 offset=0x10 range=32    |
| req      | s_axi_control | register  | offset   | name=req_2 offset=0x14 range=32    |
| weight   | m_axi_gmem    | interface |          | channel=0                          |
| weight   | s_axi_control | register  | offset   | name=weight_1 offset=0x1c range=32 |
| weight   | s_axi_control | register  | offset   | name=weight_2 offset=0x20 range=32 |
| grant    | m_axi_gmem    | interface |          | channel=0                          |
| grant    | s_axi_control | register  | offset   | name=grant_1 offset=0x28 range=32  |
| grant    | s_axi_control | register  | offset   | name=grant_2 offset=0x2c range=32  |
| reset    | s_axi_control | register  |          | name=reset offset=0x34 range=32    |
+----------+---------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | write     | 4      | 32    |
+--------------+-----------+--------+-------+

* All M_AXI Variable Accesses
+--------------+----------+----------------------------------+-----------+--------------+--------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                  | Direction | Burst Status | Length | Resolution | Problem                                                                                               |
+--------------+----------+----------------------------------+-----------+--------------+--------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | grant    | weighted_round_robin/wrr.c:22:11 | write     | Widen Fail   |        | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | grant    | weighted_round_robin/wrr.c:22:11 | write     | Inferred     | 4      |            |                                                                                                       |
+--------------+----------+----------------------------------+-----------+--------------+--------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+-------------+--------+----------+---------+
| Name                                                | DSP | Pragma | Variable    | Op     | Impl     | Latency |
+-----------------------------------------------------+-----+--------+-------------+--------+----------+---------+
| + weighted_rr                                       | 0   |        |             |        |          |         |
|  + Block_entry_split_proc                           | 0   |        |             |        |          |         |
|    icmp_ln18_fu_278_p2                              |     |        | icmp_ln18   | seteq  | auto     | 0       |
|    add_ln36_fu_312_p2                               |     |        | add_ln36    | add    | fabric   | 0       |
|    add_ln37_fu_357_p2                               |     |        | add_ln37    | add    | fabric   | 0       |
|    icmp_ln41_fu_340_p2                              |     |        | icmp_ln41   | seteq  | auto     | 0       |
|    icmp_ln41_1_fu_375_p2                            |     |        | icmp_ln41_1 | seteq  | auto     | 0       |
|    add_ln42_fu_380_p2                               |     |        | add_ln42    | add    | fabric   | 0       |
|    icmp_ln41_2_fu_405_p2                            |     |        | icmp_ln41_2 | seteq  | auto     | 0       |
|    add_ln42_1_fu_410_p2                             |     |        | add_ln42_1  | add    | fabric   | 0       |
|    icmp_ln41_3_fu_435_p2                            |     |        | icmp_ln41_3 | seteq  | auto     | 0       |
|    add_ln42_2_fu_440_p2                             |     |        | add_ln42_2  | add    | fabric   | 0       |
|   + Block_entry_split_proc_Pipeline_VITIS_LOOP_29_2 | 0   |        |             |        |          |         |
|     add_ln32_fu_214_p2                              |     |        | add_ln32    | add    | fabric   | 0       |
|     icmp_ln32_fu_247_p2                             |     |        | icmp_ln32   | seteq  | auto     | 0       |
|     add_ln34_fu_252_p2                              |     |        | add_ln34    | add    | fabric   | 0       |
|     icmp_ln34_fu_276_p2                             |     |        | icmp_ln34   | setlt  | auto     | 0       |
|     add_ln52_fu_280_p2                              |     |        | add_ln52    | add    | fabric   | 0       |
|     xor_ln52_fu_297_p2                              |     |        | xor_ln52    | xor    | auto     | 0       |
|     sub_ln52_fu_310_p2                              |     |        | sub_ln52    | sub    | fabric   | 0       |
|     select_ln52_fu_324_p3                           |     |        | select_ln52 | select | auto_sel | 0       |
+-----------------------------------------------------+-----+--------+-------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+---------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                      | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                           |           |           |      |      |        |          |      |         | Banks            |
+---------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + weighted_rr             |           |           | 5    | 0    |        |          |      |         |                  |
|   control_s_axi_U         | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U            | interface | m_axi     | 4    |      |        |          |      |         |                  |
|  + Block_entry_split_proc |           |           | 1    | 0    |        |          |      |         |                  |
|    counters_U             | ram_1p    |           | 1    |      | pragma | counters | bram | 1       | 32, 4, 1         |
+---------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+------------------------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type     | Options                            | Location                                               | Messages                                                                                                                                                                           |
+----------+------------------------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| dataflow |                                    | weighted_round_robin/wrr.c:11 in weighted_rr           | Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region |
| resource | variable=counters core=RAM_1P_BRAM | weighted_round_robin/wrr.c:16 in weighted_rr, counters | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead                                                                                                         |
+----------+------------------------------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Valid Pragma Syntax
+----------------+--------------------------------+------------------------------------------------------+
| Type           | Options                        | Location                                             |
+----------------+--------------------------------+------------------------------------------------------+
| interface      | m_axi port=req offset=slave    | weighted_round_robin/wrr.c:3 in weighted_rr, req     |
| interface      | m_axi port=weight offset=slave | weighted_round_robin/wrr.c:4 in weighted_rr, weight  |
| interface      | m_axi port=grant offset=slave  | weighted_round_robin/wrr.c:5 in weighted_rr, grant   |
| interface      | s_axilite port=reset           | weighted_round_robin/wrr.c:9 in weighted_rr, reset   |
| interface      | s_axilite port=return          | weighted_round_robin/wrr.c:10 in weighted_rr, return |
| unroll         | factor=4                       | weighted_round_robin/wrr.c:21 in weighted_rr         |
| loop_tripcount | min=1 max=4                    | weighted_round_robin/wrr.c:30 in weighted_rr         |
| unroll         | factor=4                       | weighted_round_robin/wrr.c:40 in weighted_rr         |
+----------------+--------------------------------+------------------------------------------------------+


