// Seed: 1339123266
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3[1] = id_1 ? 1 : 1;
  wire id_4;
  wire id_5 = id_4;
  assign module_1.id_11 = 0;
  wire id_6;
  wire module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5
  );
  logic [7:0] id_6 = id_5;
  assign id_6 = id_5;
  logic [7:0] id_8;
  assign id_3[""] = 1'b0;
  assign id_3 = id_6;
  assign id_8[1'b0] = 1;
  wire id_9;
  wire id_10;
  tri  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
  assign id_11 = 1'd0;
  assign id_2  = 1'd0;
endmodule
