--
-- created 03/21/2022
-- Owen Bailey - CE 1911 011
-- dffwS_tb.vhdl
-- rev 0
----------------------------------------
--
-- special DFF test bench
----------------------------------------
--
-- Inputs: clk, rstb, din, set
-- Outputs: q
----------------------------------------

library ieee;
use ieee.std_logic_1164.all;

entity dffwS_tb is
	-- no entry (testbench)
end entity;

architecture behavioral of ff1_tb is
	signal RSTB: std_logic;
	signal CLK: std_logic;
	signal D: std_logic;
	signal Q: std_logic;
	
	constant PER: time := 20 ns;
	
	component ff1 is
	port
	(
		i_rstb: in std_logic;
		i_clk: in std_logic;
		i_d: in std_logic;
		o_q: out std_logic
	);
	end component;
	begin
		dut: ff1
			port map
			(
				i_rstb => RSTB,
				i_clk => CLK,
				i_d => D,
				o_q => Q
			);
		clock: process
			begin
				-- initialize
				CLK <= '0';
				
				-- infinite l00p
				loop
					wait for PER/2;
					CLK <= not CLK;
				end loop;
		end process;
		
		reset: process
			begin
				-- initialize
				RSTB <= '0';
				
				wait for PER * 2;
				
				RSTB <= '1';
				
				-- wait forever
				wait;
		end process;
		
		data: process
			begin
				-- initialize
				D <= '0';
				
				-- toggle
				loop
					wait for PER * 3;
					D <= not D;
				end loop;
		end process;
end architecture;
