<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Status Register - stat</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Status Register - stat</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The STAT register contains bits that indicate the reset source. For reset sources, a field is 1 if its associated reset requester caused the reset.</p>
<p>Software clears bits by writing them with a value of 1. Writes to bits with a value of 0 are ignored.</p>
<p>After a cold reset is complete, all bits are reset to their reset value except for the bit(s) that indicate the source of the cold reset. If multiple cold reset requests overlap with each other, the source de-asserts the request last will be logged. The other reset request source(s) de-assert the request in the same cycle will also be logged, the rest of the fields are reset to default value of 0.</p>
<p>After a warm reset is complete, the bit(s) that indicate the source of the warm reset are set to 1. A warm reset doesn't clear any of the bits in the STAT register; these bits must be cleared by software writing the STAT register.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">HPS Power-On Voltage Detector Cold Reset</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">Power-On FPGA Voltage Detector Cold Reset</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">nPOR Pin Cold Reset</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">FPGA Core Cold Reset</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">CONFIG_IO Cold Reset</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">Software Cold Reset</a> </td></tr>
<tr>
<td align="left">[7:6] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">nRST Pin Warm Reset</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">FPGA Core Warm Reset</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">Software Warm Reset</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">MPU Watchdog 0 Warm Reset</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">MPU Watchdog 1 Warm Reset</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">L4 Watchdog 0 Warm Reset</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">L4 Watchdog 1 Warm Reset</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">FPGA Core Debug Reset</a> </td></tr>
<tr>
<td align="left">[17] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">DAP Debug Reset</a> </td></tr>
<tr>
<td align="left">[31:18] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : HPS Power-On Voltage Detector Cold Reset - porhpsvoltrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7b0cb9c5bd97e246fd8ea2ee4dbc1426"></a><a class="anchor" id="ALT_RSTMGR_STAT_PORHPSVOLTRST"></a></p>
<p>Built-in HPS POR voltage detector triggered a cold reset. Security Manager brought Reset Manager out of POR Reset.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga67eae153287b8d204ef14f07b799ccd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga67eae153287b8d204ef14f07b799ccd0">ALT_RSTMGR_STAT_PORHPSVOLTRST_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga67eae153287b8d204ef14f07b799ccd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827ea9c745936bad30360412cdbc49ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga827ea9c745936bad30360412cdbc49ba">ALT_RSTMGR_STAT_PORHPSVOLTRST_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga827ea9c745936bad30360412cdbc49ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042aa8babb781dd351b5bb0f2606081b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga042aa8babb781dd351b5bb0f2606081b">ALT_RSTMGR_STAT_PORHPSVOLTRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga042aa8babb781dd351b5bb0f2606081b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b328070fcd9ee243ec39689d14c5816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9b328070fcd9ee243ec39689d14c5816">ALT_RSTMGR_STAT_PORHPSVOLTRST_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga9b328070fcd9ee243ec39689d14c5816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71451442e16bbd54461eec924d3484ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga71451442e16bbd54461eec924d3484ed">ALT_RSTMGR_STAT_PORHPSVOLTRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga71451442e16bbd54461eec924d3484ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6244cf55dcbad52b212f2fcd06b734f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa6244cf55dcbad52b212f2fcd06b734f">ALT_RSTMGR_STAT_PORHPSVOLTRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa6244cf55dcbad52b212f2fcd06b734f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d5e52aa03f77bae8bc6566742a038b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga14d5e52aa03f77bae8bc6566742a038b">ALT_RSTMGR_STAT_PORHPSVOLTRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga14d5e52aa03f77bae8bc6566742a038b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53db9f30ec3a5a134124c652e969634e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga53db9f30ec3a5a134124c652e969634e">ALT_RSTMGR_STAT_PORHPSVOLTRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga53db9f30ec3a5a134124c652e969634e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Power-On FPGA Voltage Detector Cold Reset - porfpgavoltrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdf8423c93da26a029d89f3884dcc0ad5"></a><a class="anchor" id="ALT_RSTMGR_STAT_PORFPGAVOLTRST"></a></p>
<p>Built-in FPGA POR voltage detector triggered a cold reset. Security Manager brought Reset Manager out of POR Reset.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9f09da986aedf659dedd5bdcbf19cb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9f09da986aedf659dedd5bdcbf19cb9a">ALT_RSTMGR_STAT_PORFPGAVOLTRST_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9f09da986aedf659dedd5bdcbf19cb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314d6b6e147c6745441ca5b27d865143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga314d6b6e147c6745441ca5b27d865143">ALT_RSTMGR_STAT_PORFPGAVOLTRST_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga314d6b6e147c6745441ca5b27d865143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1494cc00ecad3621f2dc3c9ed24278c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1494cc00ecad3621f2dc3c9ed24278c0">ALT_RSTMGR_STAT_PORFPGAVOLTRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1494cc00ecad3621f2dc3c9ed24278c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a9808e15ac74d6ae722ba0566a8ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga09a9808e15ac74d6ae722ba0566a8ede">ALT_RSTMGR_STAT_PORFPGAVOLTRST_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga09a9808e15ac74d6ae722ba0566a8ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6256b4ec82be0c8506cce660ecac29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gadb6256b4ec82be0c8506cce660ecac29">ALT_RSTMGR_STAT_PORFPGAVOLTRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gadb6256b4ec82be0c8506cce660ecac29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd99545916112500c5d9f4c6fe40c20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gabd99545916112500c5d9f4c6fe40c20e">ALT_RSTMGR_STAT_PORFPGAVOLTRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabd99545916112500c5d9f4c6fe40c20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e8d189f761a0b4949d79756ea1926e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaf3e8d189f761a0b4949d79756ea1926e">ALT_RSTMGR_STAT_PORFPGAVOLTRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gaf3e8d189f761a0b4949d79756ea1926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee1739e3502342837977b37bc0ffc9a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaee1739e3502342837977b37bc0ffc9a2">ALT_RSTMGR_STAT_PORFPGAVOLTRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gaee1739e3502342837977b37bc0ffc9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nPOR Pin Cold Reset - nporpinrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpac3b9ec8ab58eb83712f85dcd4531b18"></a><a class="anchor" id="ALT_RSTMGR_STAT_NPORPINRST"></a></p>
<p>nPOR pin triggered a cold reset (por_pin_req = 1)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf0d899a0a0a220a287593a0f4e652f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaf0d899a0a0a220a287593a0f4e652f84">ALT_RSTMGR_STAT_NPORPINRST_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaf0d899a0a0a220a287593a0f4e652f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b2a369601f418160b42374715fa4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa5b2a369601f418160b42374715fa4dc">ALT_RSTMGR_STAT_NPORPINRST_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa5b2a369601f418160b42374715fa4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608b61931e3b76b000abcb05756464cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga608b61931e3b76b000abcb05756464cb">ALT_RSTMGR_STAT_NPORPINRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga608b61931e3b76b000abcb05756464cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c16823de6e95ba630805f1e60a2d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga74c16823de6e95ba630805f1e60a2d9f">ALT_RSTMGR_STAT_NPORPINRST_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga74c16823de6e95ba630805f1e60a2d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12805313927e81ee2746e8b19766c1ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga12805313927e81ee2746e8b19766c1ff">ALT_RSTMGR_STAT_NPORPINRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga12805313927e81ee2746e8b19766c1ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35278e68b683005c3ffc827307e0ff5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga35278e68b683005c3ffc827307e0ff5f">ALT_RSTMGR_STAT_NPORPINRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga35278e68b683005c3ffc827307e0ff5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac22e487e1fb9489bfc94928758cae8fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac22e487e1fb9489bfc94928758cae8fa">ALT_RSTMGR_STAT_NPORPINRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gac22e487e1fb9489bfc94928758cae8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c8b9a54986a52dfcf0f4b8c43b641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaad4c8b9a54986a52dfcf0f4b8c43b641">ALT_RSTMGR_STAT_NPORPINRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gaad4c8b9a54986a52dfcf0f4b8c43b641"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Core Cold Reset - fpgacoldrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9503ff5b873c708512aed6c48d8f7f31"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGACOLDRST"></a></p>
<p>FPGA core triggered a cold reset (f2s_cold_rst_req = 1)</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga429c191a5dcd9f0539e2e3d03b07583b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga429c191a5dcd9f0539e2e3d03b07583b">ALT_RSTMGR_STAT_FPGACOLDRST_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga429c191a5dcd9f0539e2e3d03b07583b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac517870cd8fa6664d87ebb9fbd6ee397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac517870cd8fa6664d87ebb9fbd6ee397">ALT_RSTMGR_STAT_FPGACOLDRST_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gac517870cd8fa6664d87ebb9fbd6ee397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d37dbe7c32ca2fac21c5df53d3f1c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga02d37dbe7c32ca2fac21c5df53d3f1c8">ALT_RSTMGR_STAT_FPGACOLDRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga02d37dbe7c32ca2fac21c5df53d3f1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35cbf4694d998e81487cc6857ad663de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga35cbf4694d998e81487cc6857ad663de">ALT_RSTMGR_STAT_FPGACOLDRST_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga35cbf4694d998e81487cc6857ad663de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34576f1c3ff99ca0c39bd7751ca44da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga34576f1c3ff99ca0c39bd7751ca44da6">ALT_RSTMGR_STAT_FPGACOLDRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga34576f1c3ff99ca0c39bd7751ca44da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7756936fcea88c976a49b602b321f69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7756936fcea88c976a49b602b321f69d">ALT_RSTMGR_STAT_FPGACOLDRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7756936fcea88c976a49b602b321f69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6c30142ebca890420e8bad6553ef13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9f6c30142ebca890420e8bad6553ef13">ALT_RSTMGR_STAT_FPGACOLDRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga9f6c30142ebca890420e8bad6553ef13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7be9b5af70d6ccc4571574de8d682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga85e7be9b5af70d6ccc4571574de8d682">ALT_RSTMGR_STAT_FPGACOLDRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga85e7be9b5af70d6ccc4571574de8d682"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : CONFIG_IO Cold Reset - configiocoldrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp47623242bc6844615a02e072834d0989"></a><a class="anchor" id="ALT_RSTMGR_STAT_CFGIOCOLDRST"></a></p>
<p>FPGA entered CONFIG_IO mode and a triggered a cold reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0ed35f4775786b700298e5b4a2c5213f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga0ed35f4775786b700298e5b4a2c5213f">ALT_RSTMGR_STAT_CFGIOCOLDRST_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga0ed35f4775786b700298e5b4a2c5213f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97473e7efbe6e493435747c7b59c546b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga97473e7efbe6e493435747c7b59c546b">ALT_RSTMGR_STAT_CFGIOCOLDRST_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga97473e7efbe6e493435747c7b59c546b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6993560b83607572f0aeea86415356dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6993560b83607572f0aeea86415356dd">ALT_RSTMGR_STAT_CFGIOCOLDRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6993560b83607572f0aeea86415356dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a4f15c1f8914dd8e5f24e098e59309c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1a4f15c1f8914dd8e5f24e098e59309c">ALT_RSTMGR_STAT_CFGIOCOLDRST_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga1a4f15c1f8914dd8e5f24e098e59309c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba15b755412dd119733d0e1fc14cd4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaba15b755412dd119733d0e1fc14cd4db">ALT_RSTMGR_STAT_CFGIOCOLDRST_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gaba15b755412dd119733d0e1fc14cd4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae367c4a015a43a91d53ae9fc469654"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3ae367c4a015a43a91d53ae9fc469654">ALT_RSTMGR_STAT_CFGIOCOLDRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3ae367c4a015a43a91d53ae9fc469654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa130d9b2b288298089f9edd554da54f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa130d9b2b288298089f9edd554da54f9">ALT_RSTMGR_STAT_CFGIOCOLDRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:gaa130d9b2b288298089f9edd554da54f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ebfd538b200e9bb03f253ba62a939c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga87ebfd538b200e9bb03f253ba62a939c">ALT_RSTMGR_STAT_CFGIOCOLDRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga87ebfd538b200e9bb03f253ba62a939c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Software Cold Reset - swcoldrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaf8bb880f3343f5ca47b1bc7a9d37550"></a><a class="anchor" id="ALT_RSTMGR_STAT_SWCOLDRST"></a></p>
<p>Software wrote CTRL.SWCOLDRSTREQ to 1 and triggered a cold reset.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaf7daba042ecd5ce0d096b6806bc0fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaf7daba042ecd5ce0d096b6806bc0fb9a">ALT_RSTMGR_STAT_SWCOLDRST_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gaf7daba042ecd5ce0d096b6806bc0fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1958189cf726456d4f43ee8c45e92125"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1958189cf726456d4f43ee8c45e92125">ALT_RSTMGR_STAT_SWCOLDRST_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga1958189cf726456d4f43ee8c45e92125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2ca04238b4a55a9a311432b8337801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3b2ca04238b4a55a9a311432b8337801">ALT_RSTMGR_STAT_SWCOLDRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3b2ca04238b4a55a9a311432b8337801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga359e84b619a3866583df38431036c606"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga359e84b619a3866583df38431036c606">ALT_RSTMGR_STAT_SWCOLDRST_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga359e84b619a3866583df38431036c606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad79051aa91000d090d9d2b1c3b0f7a3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gad79051aa91000d090d9d2b1c3b0f7a3e">ALT_RSTMGR_STAT_SWCOLDRST_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gad79051aa91000d090d9d2b1c3b0f7a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b8fe794ba75b4156188f92942e1723"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga66b8fe794ba75b4156188f92942e1723">ALT_RSTMGR_STAT_SWCOLDRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga66b8fe794ba75b4156188f92942e1723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a973b321073a6a30377f6899502801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga34a973b321073a6a30377f6899502801">ALT_RSTMGR_STAT_SWCOLDRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga34a973b321073a6a30377f6899502801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528561c23ef9fffd264c077d01fa1c91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga528561c23ef9fffd264c077d01fa1c91">ALT_RSTMGR_STAT_SWCOLDRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga528561c23ef9fffd264c077d01fa1c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : nRST Pin Warm Reset - nrstpinrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp74e56c80d190c42ce75abfe45051a60f"></a><a class="anchor" id="ALT_RSTMGR_STAT_NRSTPINRST"></a></p>
<p>nRST pin triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9b1cbfa302223d5c3e54460848be8f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9b1cbfa302223d5c3e54460848be8f32">ALT_RSTMGR_STAT_NRSTPINRST_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga9b1cbfa302223d5c3e54460848be8f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaa6694601b8dafb38c54d18be70639b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaaaa6694601b8dafb38c54d18be70639b">ALT_RSTMGR_STAT_NRSTPINRST_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaaaa6694601b8dafb38c54d18be70639b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4eab41df7c004bff96c4e951d17cc12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaf4eab41df7c004bff96c4e951d17cc12">ALT_RSTMGR_STAT_NRSTPINRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf4eab41df7c004bff96c4e951d17cc12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc3a037757f0618830139160cda72dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga3fc3a037757f0618830139160cda72dd">ALT_RSTMGR_STAT_NRSTPINRST_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga3fc3a037757f0618830139160cda72dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c137c9b7d7c4269d20acf7ee5934326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4c137c9b7d7c4269d20acf7ee5934326">ALT_RSTMGR_STAT_NRSTPINRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga4c137c9b7d7c4269d20acf7ee5934326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed6d9170bd55f61098fd0fda02b5363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9ed6d9170bd55f61098fd0fda02b5363">ALT_RSTMGR_STAT_NRSTPINRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9ed6d9170bd55f61098fd0fda02b5363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f72ff23bd77a9ad336e1ba95364c04b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6f72ff23bd77a9ad336e1ba95364c04b">ALT_RSTMGR_STAT_NRSTPINRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6f72ff23bd77a9ad336e1ba95364c04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ffb203525cdaf1ffb82edd90127a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gade3ffb203525cdaf1ffb82edd90127a3">ALT_RSTMGR_STAT_NRSTPINRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:gade3ffb203525cdaf1ffb82edd90127a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Core Warm Reset - fpgawarmrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp08a84348f7fec848166d41d93c8f1162"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGAWARMRST"></a></p>
<p>FPGA core triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae2bea8c2ef144c3e6c1b1323678219f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae2bea8c2ef144c3e6c1b1323678219f9">ALT_RSTMGR_STAT_FPGAWARMRST_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae2bea8c2ef144c3e6c1b1323678219f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e148fe927b7edc5411eef46d5c375b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4e148fe927b7edc5411eef46d5c375b8">ALT_RSTMGR_STAT_FPGAWARMRST_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga4e148fe927b7edc5411eef46d5c375b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec2b0e8777f0c65194451065fb950d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2ec2b0e8777f0c65194451065fb950d2">ALT_RSTMGR_STAT_FPGAWARMRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2ec2b0e8777f0c65194451065fb950d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a99f0049ad58f7a571f67488bce79f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac8a99f0049ad58f7a571f67488bce79f">ALT_RSTMGR_STAT_FPGAWARMRST_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gac8a99f0049ad58f7a571f67488bce79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6465a856fd86dbd92674f256c18f6072"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6465a856fd86dbd92674f256c18f6072">ALT_RSTMGR_STAT_FPGAWARMRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga6465a856fd86dbd92674f256c18f6072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ab09c8930fd1705c289722fed7e48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga98ab09c8930fd1705c289722fed7e48a">ALT_RSTMGR_STAT_FPGAWARMRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga98ab09c8930fd1705c289722fed7e48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03e4cc31e0851510b42bb8f049cf0cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga03e4cc31e0851510b42bb8f049cf0cf5">ALT_RSTMGR_STAT_FPGAWARMRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga03e4cc31e0851510b42bb8f049cf0cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5200bbddc7b595dba81e5f70fb5cf2db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga5200bbddc7b595dba81e5f70fb5cf2db">ALT_RSTMGR_STAT_FPGAWARMRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga5200bbddc7b595dba81e5f70fb5cf2db"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Software Warm Reset - swwarmrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfbe4e362e692fa68116cf11fde2e6622"></a><a class="anchor" id="ALT_RSTMGR_STAT_SWWARMRST"></a></p>
<p>Software wrote CTRL.SWARMRSTREQ to 1 and triggered a hardware sequenced warm reset.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga822f2df54b5235880fd155985f1a31e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga822f2df54b5235880fd155985f1a31e6">ALT_RSTMGR_STAT_SWWARMRST_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga822f2df54b5235880fd155985f1a31e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff1ef6ed596cb83caba4c60290e62194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaff1ef6ed596cb83caba4c60290e62194">ALT_RSTMGR_STAT_SWWARMRST_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaff1ef6ed596cb83caba4c60290e62194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87226740d33b0b24f30ea647cf78f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga87226740d33b0b24f30ea647cf78f108">ALT_RSTMGR_STAT_SWWARMRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga87226740d33b0b24f30ea647cf78f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga043daa69501aff27992b80161043d9da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga043daa69501aff27992b80161043d9da">ALT_RSTMGR_STAT_SWWARMRST_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga043daa69501aff27992b80161043d9da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07e93b1b8ab52c82d2c0cfddf39a880d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga07e93b1b8ab52c82d2c0cfddf39a880d">ALT_RSTMGR_STAT_SWWARMRST_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga07e93b1b8ab52c82d2c0cfddf39a880d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1576fd3747430f835b12b69ef59b5115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1576fd3747430f835b12b69ef59b5115">ALT_RSTMGR_STAT_SWWARMRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1576fd3747430f835b12b69ef59b5115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9299316de109f3c70fe7e7d951ec3b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga9299316de109f3c70fe7e7d951ec3b89">ALT_RSTMGR_STAT_SWWARMRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga9299316de109f3c70fe7e7d951ec3b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90b48b1b3341ac1703611403c382ace8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga90b48b1b3341ac1703611403c382ace8">ALT_RSTMGR_STAT_SWWARMRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga90b48b1b3341ac1703611403c382ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MPU Watchdog 0 Warm Reset - mpuwd0rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp2f838ec63921ea168836a39515b7d91d"></a><a class="anchor" id="ALT_RSTMGR_STAT_MPUWD0RST"></a></p>
<p>MPU Watchdog 0 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gafd2b1390df9c5fa64b3e76bf1ccf2c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gafd2b1390df9c5fa64b3e76bf1ccf2c65">ALT_RSTMGR_STAT_MPUWD0RST_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:gafd2b1390df9c5fa64b3e76bf1ccf2c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce9610da430f258a6b31732a22bfe6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4ce9610da430f258a6b31732a22bfe6f">ALT_RSTMGR_STAT_MPUWD0RST_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga4ce9610da430f258a6b31732a22bfe6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e4a06c3a153af4032910748ab2f1a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga10e4a06c3a153af4032910748ab2f1a7">ALT_RSTMGR_STAT_MPUWD0RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga10e4a06c3a153af4032910748ab2f1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584fcdd747e2a9569a7fb706b0c66922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga584fcdd747e2a9569a7fb706b0c66922">ALT_RSTMGR_STAT_MPUWD0RST_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga584fcdd747e2a9569a7fb706b0c66922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02fd61156584d7c35398b7780957930b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga02fd61156584d7c35398b7780957930b">ALT_RSTMGR_STAT_MPUWD0RST_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga02fd61156584d7c35398b7780957930b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d51493b1c23e1849bb3ae9a6dd0b07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga8d51493b1c23e1849bb3ae9a6dd0b07a">ALT_RSTMGR_STAT_MPUWD0RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8d51493b1c23e1849bb3ae9a6dd0b07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a56e38a7f1552d9f3f828a080e44d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac1a56e38a7f1552d9f3f828a080e44d9">ALT_RSTMGR_STAT_MPUWD0RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:gac1a56e38a7f1552d9f3f828a080e44d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a8e03532dd6549c475385d3ba5a420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga92a8e03532dd6549c475385d3ba5a420">ALT_RSTMGR_STAT_MPUWD0RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga92a8e03532dd6549c475385d3ba5a420"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : MPU Watchdog 1 Warm Reset - mpuwd1rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbe726e626b8a8fdbc42d4f073bb5b261"></a><a class="anchor" id="ALT_RSTMGR_STAT_MPUWD1RST"></a></p>
<p>MPU Watchdog 1 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad7a24e321c3de0ee3a321eda8ffe3d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gad7a24e321c3de0ee3a321eda8ffe3d61">ALT_RSTMGR_STAT_MPUWD1RST_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gad7a24e321c3de0ee3a321eda8ffe3d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a15f4dfcce423abfc0482255dcd9567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga0a15f4dfcce423abfc0482255dcd9567">ALT_RSTMGR_STAT_MPUWD1RST_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga0a15f4dfcce423abfc0482255dcd9567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8282d3fbc4e9a870ecbc1ef7b18b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaae8282d3fbc4e9a870ecbc1ef7b18b9e">ALT_RSTMGR_STAT_MPUWD1RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaae8282d3fbc4e9a870ecbc1ef7b18b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga199fbba57dfbc117832ddb7e5b0c5652"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga199fbba57dfbc117832ddb7e5b0c5652">ALT_RSTMGR_STAT_MPUWD1RST_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga199fbba57dfbc117832ddb7e5b0c5652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91aa2685a075072d5404835e223f7e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga91aa2685a075072d5404835e223f7e6d">ALT_RSTMGR_STAT_MPUWD1RST_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga91aa2685a075072d5404835e223f7e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9652b89998e5cfd4842798603427ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae9652b89998e5cfd4842798603427ec1">ALT_RSTMGR_STAT_MPUWD1RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae9652b89998e5cfd4842798603427ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c205f45aceb4e389ffa6a6febc99e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2c205f45aceb4e389ffa6a6febc99e82">ALT_RSTMGR_STAT_MPUWD1RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga2c205f45aceb4e389ffa6a6febc99e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedaf55840f081a74dc7fa6268567099c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaedaf55840f081a74dc7fa6268567099c">ALT_RSTMGR_STAT_MPUWD1RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:gaedaf55840f081a74dc7fa6268567099c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : L4 Watchdog 0 Warm Reset - l4wd0rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1ed0e3ccd132ef02bad84f693f533177"></a><a class="anchor" id="ALT_RSTMGR_STAT_L4WD0RST"></a></p>
<p>L4 Watchdog 0 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2510b0a49fd4332977ec7d7eb56b9c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2510b0a49fd4332977ec7d7eb56b9c1d">ALT_RSTMGR_STAT_L4WD0RST_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga2510b0a49fd4332977ec7d7eb56b9c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ee772ef2e84c4c69499ac671d71de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga00ee772ef2e84c4c69499ac671d71de4">ALT_RSTMGR_STAT_L4WD0RST_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga00ee772ef2e84c4c69499ac671d71de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac473b2310a772f16df29b6601b13a429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac473b2310a772f16df29b6601b13a429">ALT_RSTMGR_STAT_L4WD0RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac473b2310a772f16df29b6601b13a429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35776bd770595b408f995e2a792604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae35776bd770595b408f995e2a792604f">ALT_RSTMGR_STAT_L4WD0RST_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gae35776bd770595b408f995e2a792604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6cfeffc4670febd8e63603a2bdf3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gac6cfeffc4670febd8e63603a2bdf3bbd">ALT_RSTMGR_STAT_L4WD0RST_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:gac6cfeffc4670febd8e63603a2bdf3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8b838de3d4de70bfb82f5d4cbf32116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa8b838de3d4de70bfb82f5d4cbf32116">ALT_RSTMGR_STAT_L4WD0RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa8b838de3d4de70bfb82f5d4cbf32116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95196c4c0d309bcf33499bc5c97563b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga95196c4c0d309bcf33499bc5c97563b0">ALT_RSTMGR_STAT_L4WD0RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga95196c4c0d309bcf33499bc5c97563b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb54dcb09929d2532dd9d4d6aeb5e3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gacb54dcb09929d2532dd9d4d6aeb5e3c5">ALT_RSTMGR_STAT_L4WD0RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:gacb54dcb09929d2532dd9d4d6aeb5e3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : L4 Watchdog 1 Warm Reset - l4wd1rst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp7444d239e80d80887cff474d2b3aed6c"></a><a class="anchor" id="ALT_RSTMGR_STAT_L4WD1RST"></a></p>
<p>L4 Watchdog 1 triggered a hardware sequenced warm reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga241507328acc8649f4fddf9592e0f6db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga241507328acc8649f4fddf9592e0f6db">ALT_RSTMGR_STAT_L4WD1RST_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga241507328acc8649f4fddf9592e0f6db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f3b67ae6129751f9fdcb7f349cf64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga00f3b67ae6129751f9fdcb7f349cf64b">ALT_RSTMGR_STAT_L4WD1RST_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga00f3b67ae6129751f9fdcb7f349cf64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacb4f8c81e776df59fbc3147f10ca058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaacb4f8c81e776df59fbc3147f10ca058">ALT_RSTMGR_STAT_L4WD1RST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaacb4f8c81e776df59fbc3147f10ca058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fcb3f557fffdd9ed11071911b86bf93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga8fcb3f557fffdd9ed11071911b86bf93">ALT_RSTMGR_STAT_L4WD1RST_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga8fcb3f557fffdd9ed11071911b86bf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df136503d4476f96c17a05ff9bc84ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7df136503d4476f96c17a05ff9bc84ab">ALT_RSTMGR_STAT_L4WD1RST_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga7df136503d4476f96c17a05ff9bc84ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde94e75621ae0b544f61d0cf2eb8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7dde94e75621ae0b544f61d0cf2eb8d9">ALT_RSTMGR_STAT_L4WD1RST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7dde94e75621ae0b544f61d0cf2eb8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1620d737b1158dbb2391c05a309f1e83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga1620d737b1158dbb2391c05a309f1e83">ALT_RSTMGR_STAT_L4WD1RST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:ga1620d737b1158dbb2391c05a309f1e83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528e7ac0a1c8d892d1981d7533e86e2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga528e7ac0a1c8d892d1981d7533e86e2e">ALT_RSTMGR_STAT_L4WD1RST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga528e7ac0a1c8d892d1981d7533e86e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Core Debug Reset - fpgadbgrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0bbd3306ec2e94842e8fad486e8004e8"></a><a class="anchor" id="ALT_RSTMGR_STAT_FPGADBGRST"></a></p>
<p>FPGA triggered debug reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga27c6863dfc0887eb768f43e7f3225b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga27c6863dfc0887eb768f43e7f3225b02">ALT_RSTMGR_STAT_FPGADBGRST_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga27c6863dfc0887eb768f43e7f3225b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20ec85cf1ebf61419d07cd28311c35bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga20ec85cf1ebf61419d07cd28311c35bd">ALT_RSTMGR_STAT_FPGADBGRST_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga20ec85cf1ebf61419d07cd28311c35bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d3f2e08910ac6c7a2b79a021191ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga67d3f2e08910ac6c7a2b79a021191ee8">ALT_RSTMGR_STAT_FPGADBGRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga67d3f2e08910ac6c7a2b79a021191ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94bd0d88093ae30a2de2f7186b64adc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga94bd0d88093ae30a2de2f7186b64adc6">ALT_RSTMGR_STAT_FPGADBGRST_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga94bd0d88093ae30a2de2f7186b64adc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b4008dd71b6c4f9196085e8ca743e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae1b4008dd71b6c4f9196085e8ca743e8">ALT_RSTMGR_STAT_FPGADBGRST_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gae1b4008dd71b6c4f9196085e8ca743e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c12742275675aec47e0d929afea2668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga4c12742275675aec47e0d929afea2668">ALT_RSTMGR_STAT_FPGADBGRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga4c12742275675aec47e0d929afea2668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7172bb911245a7740ff531f4a4c3bbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae7172bb911245a7740ff531f4a4c3bbd">ALT_RSTMGR_STAT_FPGADBGRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gae7172bb911245a7740ff531f4a4c3bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753192841732d98f622bac2e10144014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga753192841732d98f622bac2e10144014">ALT_RSTMGR_STAT_FPGADBGRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga753192841732d98f622bac2e10144014"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : DAP Debug Reset - cdbgreqrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp21ec8fd860dd3e5edddf27bb5e99d6ba"></a><a class="anchor" id="ALT_RSTMGR_STAT_CDBGREQRST"></a></p>
<p>DAP triggered debug reset</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga948ad971e725e88a2e96518aaa757f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga948ad971e725e88a2e96518aaa757f00">ALT_RSTMGR_STAT_CDBGREQRST_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga948ad971e725e88a2e96518aaa757f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa49cb4e517a3323d170b1621ddf7fcc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaa49cb4e517a3323d170b1621ddf7fcc1">ALT_RSTMGR_STAT_CDBGREQRST_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gaa49cb4e517a3323d170b1621ddf7fcc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2f6a8b010d039d5d4fdd1d122e53b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga7c2f6a8b010d039d5d4fdd1d122e53b5">ALT_RSTMGR_STAT_CDBGREQRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7c2f6a8b010d039d5d4fdd1d122e53b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd584ee05b9bdfdad0cce1b79db01ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gacfd584ee05b9bdfdad0cce1b79db01ec">ALT_RSTMGR_STAT_CDBGREQRST_SET_MSK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:gacfd584ee05b9bdfdad0cce1b79db01ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6a45420f7a4d9b3ef1f9e1757dfdedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gae6a45420f7a4d9b3ef1f9e1757dfdedf">ALT_RSTMGR_STAT_CDBGREQRST_CLR_MSK</a>&#160;&#160;&#160;0xfffdffff</td></tr>
<tr class="separator:gae6a45420f7a4d9b3ef1f9e1757dfdedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab72ac1b772e1c0a4ca188dae28f8a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gaeab72ac1b772e1c0a4ca188dae28f8a4">ALT_RSTMGR_STAT_CDBGREQRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaeab72ac1b772e1c0a4ca188dae28f8a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050d9ce23b83918fc258a90c41879aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga050d9ce23b83918fc258a90c41879aa3">ALT_RSTMGR_STAT_CDBGREQRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td></tr>
<tr class="separator:ga050d9ce23b83918fc258a90c41879aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f368aad2ea26e9f50a83dcd6c3a5958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga6f368aad2ea26e9f50a83dcd6c3a5958">ALT_RSTMGR_STAT_CDBGREQRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td></tr>
<tr class="separator:ga6f368aad2ea26e9f50a83dcd6c3a5958"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s">ALT_RSTMGR_STAT_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga75f2839682a0e32d23dbb127acffada9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga75f2839682a0e32d23dbb127acffada9">ALT_RSTMGR_STAT_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga75f2839682a0e32d23dbb127acffada9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d91b37cc54d84be759d6a8b64af607a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ga2d91b37cc54d84be759d6a8b64af607a">ALT_RSTMGR_STAT_OFST</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2d91b37cc54d84be759d6a8b64af607a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gab21767f0d60cf6903a36f402169c0092"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s">ALT_RSTMGR_STAT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gab21767f0d60cf6903a36f402169c0092">ALT_RSTMGR_STAT_t</a></td></tr>
<tr class="separator:gab21767f0d60cf6903a36f402169c0092"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s" id="struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_STAT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html">ALT_RSTMGR_STAT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afc130956cc8b02c664f3a587c7dbb476"></a>uint32_t</td>
<td class="fieldname">
porhpsvoltrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">HPS Power-On Voltage Detector Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a93c001892c9611bd6452659d2859bc32"></a>uint32_t</td>
<td class="fieldname">
porfpgavoltrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">Power-On FPGA Voltage Detector Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a296813f9ec7610ae27db528f9126c591"></a>uint32_t</td>
<td class="fieldname">
nporpinrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">nPOR Pin Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aafd1482f32dd1cdd541dc346a46bb3a2"></a>uint32_t</td>
<td class="fieldname">
fpgacoldrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">FPGA Core Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad7612399ad340be306f0e6459fcb2e80"></a>uint32_t</td>
<td class="fieldname">
configiocoldrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">CONFIG_IO Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af8112cbcf6006a6c80b953c47fff775d"></a>uint32_t</td>
<td class="fieldname">
swcoldrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">Software Cold Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abb23a39135aea06e18a6d7de663ac4b9"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6fcfb62dc23359b0ab0516fa434f976d"></a>uint32_t</td>
<td class="fieldname">
nrstpinrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">nRST Pin Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aacba56c9241c62f5d19999f3d29f0f82"></a>uint32_t</td>
<td class="fieldname">
fpgawarmrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">FPGA Core Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a82a619786af165f9b0fe66808c616456"></a>uint32_t</td>
<td class="fieldname">
swwarmrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">Software Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a46e1b6f81daa29314710ca5080e3fe2e"></a>uint32_t</td>
<td class="fieldname">
mpuwd0rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">MPU Watchdog 0 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad0a35fd7b89e3b95ad0d3c8be8e81f57"></a>uint32_t</td>
<td class="fieldname">
mpuwd1rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">MPU Watchdog 1 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a165e3a556b41cfe85d725ea35f200c49"></a>uint32_t</td>
<td class="fieldname">
l4wd0rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">L4 Watchdog 0 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a8200542c4ec8bf45faffd7c32a7a01d9"></a>uint32_t</td>
<td class="fieldname">
l4wd1rst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">L4 Watchdog 1 Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0116f7c135d74bd4d6e15ee9fabd14d5"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac516f8f58e741b487e6c813ea742f298"></a>uint32_t</td>
<td class="fieldname">
fpgadbgrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">FPGA Core Debug Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3d463d9a78c4b9978453297579eaf1a1"></a>uint32_t</td>
<td class="fieldname">
cdbgreqrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">DAP Debug Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6b770350eb30db20e8f20bae6b04d98c"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 14</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga67eae153287b8d204ef14f07b799ccd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga827ea9c745936bad30360412cdbc49ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga042aa8babb781dd351b5bb0f2606081b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9b328070fcd9ee243ec39689d14c5816"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga71451442e16bbd54461eec924d3484ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa6244cf55dcbad52b212f2fcd06b734f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14d5e52aa03f77bae8bc6566742a038b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga53db9f30ec3a5a134124c652e969634e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORHPSVOLTRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORHPSVOLTRST">ALT_RSTMGR_STAT_PORHPSVOLTRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9f09da986aedf659dedd5bdcbf19cb9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga314d6b6e147c6745441ca5b27d865143"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1494cc00ecad3621f2dc3c9ed24278c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09a9808e15ac74d6ae722ba0566a8ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb6256b4ec82be0c8506cce660ecac29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabd99545916112500c5d9f4c6fe40c20e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3e8d189f761a0b4949d79756ea1926e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaee1739e3502342837977b37bc0ffc9a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_PORFPGAVOLTRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_PORFPGAVOLTRST">ALT_RSTMGR_STAT_PORFPGAVOLTRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf0d899a0a0a220a287593a0f4e652f84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa5b2a369601f418160b42374715fa4dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga608b61931e3b76b000abcb05756464cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74c16823de6e95ba630805f1e60a2d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga12805313927e81ee2746e8b19766c1ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga35278e68b683005c3ffc827307e0ff5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac22e487e1fb9489bfc94928758cae8fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaad4c8b9a54986a52dfcf0f4b8c43b641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NPORPINRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NPORPINRST">ALT_RSTMGR_STAT_NPORPINRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga429c191a5dcd9f0539e2e3d03b07583b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac517870cd8fa6664d87ebb9fbd6ee397"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02d37dbe7c32ca2fac21c5df53d3f1c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35cbf4694d998e81487cc6857ad663de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga34576f1c3ff99ca0c39bd7751ca44da6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7756936fcea88c976a49b602b321f69d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9f6c30142ebca890420e8bad6553ef13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga85e7be9b5af70d6ccc4571574de8d682"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGACOLDRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGACOLDRST">ALT_RSTMGR_STAT_FPGACOLDRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0ed35f4775786b700298e5b4a2c5213f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga97473e7efbe6e493435747c7b59c546b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6993560b83607572f0aeea86415356dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1a4f15c1f8914dd8e5f24e098e59309c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaba15b755412dd119733d0e1fc14cd4db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3ae367c4a015a43a91d53ae9fc469654"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa130d9b2b288298089f9edd554da54f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga87ebfd538b200e9bb03f253ba62a939c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CFGIOCOLDRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CFGIOCOLDRST">ALT_RSTMGR_STAT_CFGIOCOLDRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaf7daba042ecd5ce0d096b6806bc0fb9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1958189cf726456d4f43ee8c45e92125"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b2ca04238b4a55a9a311432b8337801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga359e84b619a3866583df38431036c606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad79051aa91000d090d9d2b1c3b0f7a3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga66b8fe794ba75b4156188f92942e1723"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga34a973b321073a6a30377f6899502801"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga528561c23ef9fffd264c077d01fa1c91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWCOLDRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWCOLDRST">ALT_RSTMGR_STAT_SWCOLDRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9b1cbfa302223d5c3e54460848be8f32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaaa6694601b8dafb38c54d18be70639b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf4eab41df7c004bff96c4e951d17cc12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3fc3a037757f0618830139160cda72dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c137c9b7d7c4269d20acf7ee5934326"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9ed6d9170bd55f61098fd0fda02b5363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f72ff23bd77a9ad336e1ba95364c04b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gade3ffb203525cdaf1ffb82edd90127a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_NRSTPINRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_NRSTPINRST">ALT_RSTMGR_STAT_NRSTPINRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae2bea8c2ef144c3e6c1b1323678219f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e148fe927b7edc5411eef46d5c375b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ec2b0e8777f0c65194451065fb950d2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac8a99f0049ad58f7a571f67488bce79f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6465a856fd86dbd92674f256c18f6072"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga98ab09c8930fd1705c289722fed7e48a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga03e4cc31e0851510b42bb8f049cf0cf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5200bbddc7b595dba81e5f70fb5cf2db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGAWARMRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGAWARMRST">ALT_RSTMGR_STAT_FPGAWARMRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga822f2df54b5235880fd155985f1a31e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaff1ef6ed596cb83caba4c60290e62194"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga87226740d33b0b24f30ea647cf78f108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga043daa69501aff27992b80161043d9da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga07e93b1b8ab52c82d2c0cfddf39a880d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1576fd3747430f835b12b69ef59b5115"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9299316de109f3c70fe7e7d951ec3b89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga90b48b1b3341ac1703611403c382ace8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_SWWARMRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_SWWARMRST">ALT_RSTMGR_STAT_SWWARMRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gafd2b1390df9c5fa64b3e76bf1ccf2c65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ce9610da430f258a6b31732a22bfe6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10e4a06c3a153af4032910748ab2f1a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga584fcdd747e2a9569a7fb706b0c66922"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga02fd61156584d7c35398b7780957930b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8d51493b1c23e1849bb3ae9a6dd0b07a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac1a56e38a7f1552d9f3f828a080e44d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga92a8e03532dd6549c475385d3ba5a420"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD0RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD0RST">ALT_RSTMGR_STAT_MPUWD0RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad7a24e321c3de0ee3a321eda8ffe3d61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a15f4dfcce423abfc0482255dcd9567"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaae8282d3fbc4e9a870ecbc1ef7b18b9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga199fbba57dfbc117832ddb7e5b0c5652"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga91aa2685a075072d5404835e223f7e6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae9652b89998e5cfd4842798603427ec1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2c205f45aceb4e389ffa6a6febc99e82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaedaf55840f081a74dc7fa6268567099c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_MPUWD1RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_MPUWD1RST">ALT_RSTMGR_STAT_MPUWD1RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2510b0a49fd4332977ec7d7eb56b9c1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00ee772ef2e84c4c69499ac671d71de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac473b2310a772f16df29b6601b13a429"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae35776bd770595b408f995e2a792604f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac6cfeffc4670febd8e63603a2bdf3bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa8b838de3d4de70bfb82f5d4cbf32116"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga95196c4c0d309bcf33499bc5c97563b0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacb54dcb09929d2532dd9d4d6aeb5e3c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD0RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD0RST">ALT_RSTMGR_STAT_L4WD0RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga241507328acc8649f4fddf9592e0f6db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00f3b67ae6129751f9fdcb7f349cf64b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacb4f8c81e776df59fbc3147f10ca058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8fcb3f557fffdd9ed11071911b86bf93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7df136503d4476f96c17a05ff9bc84ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7dde94e75621ae0b544f61d0cf2eb8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1620d737b1158dbb2391c05a309f1e83"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga528e7ac0a1c8d892d1981d7533e86e2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_L4WD1RST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_L4WD1RST">ALT_RSTMGR_STAT_L4WD1RST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga27c6863dfc0887eb768f43e7f3225b02"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga20ec85cf1ebf61419d07cd28311c35bd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga67d3f2e08910ac6c7a2b79a021191ee8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga94bd0d88093ae30a2de2f7186b64adc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae1b4008dd71b6c4f9196085e8ca743e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4c12742275675aec47e0d929afea2668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7172bb911245a7740ff531f4a4c3bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga753192841732d98f622bac2e10144014"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_FPGADBGRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_FPGADBGRST">ALT_RSTMGR_STAT_FPGADBGRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga948ad971e725e88a2e96518aaa757f00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa49cb4e517a3323d170b1621ddf7fcc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7c2f6a8b010d039d5d4fdd1d122e53b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacfd584ee05b9bdfdad0cce1b79db01ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_SET_MSK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae6a45420f7a4d9b3ef1f9e1757dfdedf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_CLR_MSK&#160;&#160;&#160;0xfffdffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaeab72ac1b772e1c0a4ca188dae28f8a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga050d9ce23b83918fc258a90c41879aa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6f368aad2ea26e9f50a83dcd6c3a5958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_CDBGREQRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#ALT_RSTMGR_STAT_CDBGREQRST">ALT_RSTMGR_STAT_CDBGREQRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga75f2839682a0e32d23dbb127acffada9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html">ALT_RSTMGR_STAT</a> register. </p>

</div>
</div>
<a class="anchor" id="ga2d91b37cc54d84be759d6a8b64af607a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_STAT_OFST&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html">ALT_RSTMGR_STAT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gab21767f0d60cf6903a36f402169c0092"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#struct_a_l_t___r_s_t_m_g_r___s_t_a_t__s">ALT_RSTMGR_STAT_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html#gab21767f0d60cf6903a36f402169c0092">ALT_RSTMGR_STAT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___s_t_a_t.html">ALT_RSTMGR_STAT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:47 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
