#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55556d274870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55556d27f5a0 .scope module, "tb_spi_master_axi" "tb_spi_master_axi" 3 3;
 .timescale -9 -12;
P_0x55556d2156b0 .param/l "ADDR_CR" 1 3 47, C4<00001000>;
P_0x55556d2156f0 .param/l "ADDR_CR1" 1 3 51, C4<00011000>;
P_0x55556d215730 .param/l "ADDR_CS" 1 3 48, C4<00001100>;
P_0x55556d215770 .param/l "ADDR_DATA" 1 3 45, C4<00000000>;
P_0x55556d2157b0 .param/l "ADDR_FIFO_CTRL" 1 3 49, C4<00010000>;
P_0x55556d2157f0 .param/l "ADDR_FIFO_STAT" 1 3 50, C4<00010100>;
P_0x55556d215830 .param/l "ADDR_SR" 1 3 46, C4<00000100>;
P_0x55556d215870 .param/l "ADDR_WIDTH" 1 3 5, +C4<00000000000000000000000000100000>;
P_0x55556d2158b0 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000100000>;
L_0x55556d2dcd80 .functor BUFZ 1, L_0x55556d2caeb0, C4<0>, C4<0>, C4<0>;
v0x55556d2c7600_0 .var "aclk", 0 0;
v0x55556d2c76c0_0 .var "aresetn", 0 0;
v0x55556d2c7780_0 .var "dma_rx_ack", 0 0;
v0x55556d2c7880_0 .net "dma_rx_req", 0 0, L_0x55556d2ca8c0;  1 drivers
v0x55556d2c7970_0 .var "dma_tx_ack", 0 0;
v0x55556d2c7a60_0 .net "dma_tx_req", 0 0, L_0x55556d2ca700;  1 drivers
v0x55556d2c7b50_0 .net "intr", 0 0, L_0x55556d2ca690;  1 drivers
v0x55556d2c7c40_0 .var "s_axi_araddr", 31 0;
v0x55556d2c7d30_0 .var "s_axi_arprot", 2 0;
v0x55556d2c7dd0_0 .net "s_axi_arready", 0 0, v0x55556d2a8bb0_0;  1 drivers
v0x55556d2c7ec0_0 .var "s_axi_arvalid", 0 0;
v0x55556d2c7fb0_0 .var "s_axi_awaddr", 31 0;
v0x55556d2c80a0_0 .var "s_axi_awprot", 2 0;
v0x55556d2c8190_0 .net "s_axi_awready", 0 0, v0x55556d2a8ef0_0;  1 drivers
v0x55556d2c8280_0 .var "s_axi_awvalid", 0 0;
v0x55556d2c8370_0 .var "s_axi_bready", 0 0;
v0x55556d2c8460_0 .net "s_axi_bresp", 1 0, v0x55556d2a9130_0;  1 drivers
v0x55556d2c8570_0 .net "s_axi_bvalid", 0 0, v0x55556d2a9210_0;  1 drivers
v0x55556d2c8660_0 .net "s_axi_rdata", 31 0, L_0x55556d28dee0;  1 drivers
v0x55556d2c8770_0 .var "s_axi_rready", 0 0;
v0x55556d2c8860_0 .net "s_axi_rresp", 1 0, v0x55556d2a9470_0;  1 drivers
v0x55556d2c8970_0 .net "s_axi_rvalid", 0 0, v0x55556d2a9550_0;  1 drivers
v0x55556d2c8a60_0 .var "s_axi_wdata", 31 0;
v0x55556d2c8b70_0 .net "s_axi_wready", 0 0, v0x55556d2a96f0_0;  1 drivers
v0x55556d2c8c60_0 .var "s_axi_wstrb", 3 0;
v0x55556d2c8d70_0 .var "s_axi_wvalid", 0 0;
v0x55556d2c8e60_0 .net "spi_cs_n", 0 0, L_0x55556d2ca5f0;  1 drivers
v0x55556d2c8f50_0 .net "spi_miso", 0 0, L_0x55556d2dcd80;  1 drivers
v0x55556d2c9040_0 .net "spi_mosi", 0 0, L_0x55556d2caeb0;  1 drivers
v0x55556d2c9130_0 .net "spi_sclk", 0 0, L_0x55556d2cad30;  1 drivers
E_0x55556d1dfc40 .event anyedge, v0x55556d2c3360_0;
S_0x55556d280a10 .scope begin, "$unm_blk_73" "$unm_blk_73" 3 143, 3 143 0, S_0x55556d27f5a0;
 .timescale -9 -12;
v0x55556d25d740_0 .var "read_val", 31 0;
S_0x55556d281aa0 .scope task, "axi_read" "axi_read" 4 62, 4 62 0, S_0x55556d27f5a0;
 .timescale -9 -12;
v0x55556d25da60_0 .var "addr", 31 0;
v0x55556d25df10_0 .var "data", 31 0;
E_0x55556d1e08c0 .event posedge, v0x55556d2a8170_0;
E_0x55556d1e0250 .event anyedge, v0x55556d2a9550_0;
E_0x55556d1e0570 .event anyedge, v0x55556d2a8bb0_0;
TD_tb_spi_master_axi.axi_read ;
    %load/vec4 v0x55556d25da60_0;
    %store/vec4 v0x55556d2c7c40_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c7ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c8770_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x55556d2c7dd0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x55556d1e0570;
    %jmp T_0.0;
T_0.1 ;
    %wait E_0x55556d1e08c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c7ec0_0, 0, 1;
T_0.2 ;
    %load/vec4 v0x55556d2c8970_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x55556d1e0250;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x55556d2c8660_0;
    %store/vec4 v0x55556d25df10_0, 0, 32;
    %wait E_0x55556d1e08c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8770_0, 0, 1;
    %end;
S_0x55556d27e520 .scope task, "axi_write" "axi_write" 4 20, 4 20 0, S_0x55556d27f5a0;
 .timescale -9 -12;
v0x55556d25e1e0_0 .var "addr", 31 0;
v0x55556d25c430_0 .var "data", 31 0;
E_0x55556d1b72b0 .event anyedge, v0x55556d2a9210_0;
E_0x55556d294310 .event anyedge, v0x55556d2a8ef0_0, v0x55556d2a96f0_0;
TD_tb_spi_master_axi.axi_write ;
    %load/vec4 v0x55556d25e1e0_0;
    %store/vec4 v0x55556d2c7fb0_0, 0, 32;
    %load/vec4 v0x55556d25c430_0;
    %store/vec4 v0x55556d2c8a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c8280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c8d70_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55556d2c8c60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c8370_0, 0, 1;
T_1.4 ;
    %load/vec4 v0x55556d2c8190_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.6, 8;
    %load/vec4 v0x55556d2c8b70_0;
    %and;
T_1.6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.5, 6;
    %wait E_0x55556d294310;
    %jmp T_1.4;
T_1.5 ;
    %wait E_0x55556d1e08c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8d70_0, 0, 1;
T_1.7 ;
    %load/vec4 v0x55556d2c8570_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_1.8, 6;
    %wait E_0x55556d1b72b0;
    %jmp T_1.7;
T_1.8 ;
    %wait E_0x55556d1e08c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8370_0, 0, 1;
    %end;
S_0x55556d2758f0 .scope task, "axi_write_strb" "axi_write_strb" 4 41, 4 41 0, S_0x55556d27f5a0;
 .timescale -9 -12;
v0x55556d25cc10_0 .var "addr", 31 0;
v0x55556d25ab30_0 .var "data", 31 0;
v0x55556d2a7630_0 .var "strb", 3 0;
TD_tb_spi_master_axi.axi_write_strb ;
    %load/vec4 v0x55556d25cc10_0;
    %store/vec4 v0x55556d2c7fb0_0, 0, 32;
    %load/vec4 v0x55556d25ab30_0;
    %store/vec4 v0x55556d2c8a60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c8280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c8d70_0, 0, 1;
    %load/vec4 v0x55556d2a7630_0;
    %store/vec4 v0x55556d2c8c60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c8370_0, 0, 1;
T_2.9 ;
    %load/vec4 v0x55556d2c8190_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.11, 8;
    %load/vec4 v0x55556d2c8b70_0;
    %and;
T_2.11;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.10, 6;
    %wait E_0x55556d294310;
    %jmp T_2.9;
T_2.10 ;
    %wait E_0x55556d1e08c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8d70_0, 0, 1;
T_2.12 ;
    %load/vec4 v0x55556d2c8570_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.13, 6;
    %wait E_0x55556d1b72b0;
    %jmp T_2.12;
T_2.13 ;
    %wait E_0x55556d1e08c0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8370_0, 0, 1;
    %end;
S_0x55556d276d60 .scope module, "dut" "spi_master_axi" 3 58, 5 7 0, S_0x55556d27f5a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 32 "awaddr";
    .port_info 3 /INPUT 3 "awprot";
    .port_info 4 /INPUT 1 "awvalid";
    .port_info 5 /OUTPUT 1 "awready";
    .port_info 6 /INPUT 32 "wdata";
    .port_info 7 /INPUT 4 "wstrb";
    .port_info 8 /INPUT 1 "wvalid";
    .port_info 9 /OUTPUT 1 "wready";
    .port_info 10 /OUTPUT 2 "bresp";
    .port_info 11 /OUTPUT 1 "bvalid";
    .port_info 12 /INPUT 1 "bready";
    .port_info 13 /INPUT 32 "araddr";
    .port_info 14 /INPUT 3 "arprot";
    .port_info 15 /INPUT 1 "arvalid";
    .port_info 16 /OUTPUT 1 "arready";
    .port_info 17 /OUTPUT 32 "rdata";
    .port_info 18 /OUTPUT 2 "rresp";
    .port_info 19 /OUTPUT 1 "rvalid";
    .port_info 20 /INPUT 1 "rready";
    .port_info 21 /OUTPUT 1 "spi_sclk";
    .port_info 22 /OUTPUT 1 "spi_mosi";
    .port_info 23 /INPUT 1 "spi_miso";
    .port_info 24 /OUTPUT 1 "spi_cs_n";
    .port_info 25 /OUTPUT 1 "intr";
    .port_info 26 /OUTPUT 1 "dma_tx_req";
    .port_info 27 /INPUT 1 "dma_tx_ack";
    .port_info 28 /OUTPUT 1 "dma_rx_req";
    .port_info 29 /INPUT 1 "dma_rx_ack";
P_0x55556d2a7790 .param/l "ADDR_WIDTH" 0 5 8, +C4<00000000000000000000000000100000>;
P_0x55556d2a77d0 .param/l "DATA_WIDTH" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x55556d2a7810 .param/l "FIFO_DEPTH" 0 5 10, +C4<00000000000000000000000000000100>;
v0x55556d2c4ad0_0 .net "aclk", 0 0, v0x55556d2c7600_0;  1 drivers
v0x55556d2c4b90_0 .net "araddr", 31 0, v0x55556d2c7c40_0;  1 drivers
v0x55556d2c4c50_0 .net "aresetn", 0 0, v0x55556d2c76c0_0;  1 drivers
v0x55556d2c4cf0_0 .net "arprot", 2 0, v0x55556d2c7d30_0;  1 drivers
v0x55556d2c4d90_0 .net "arready", 0 0, v0x55556d2a8bb0_0;  alias, 1 drivers
v0x55556d2c4e80_0 .net "arvalid", 0 0, v0x55556d2c7ec0_0;  1 drivers
v0x55556d2c4f20_0 .net "awaddr", 31 0, v0x55556d2c7fb0_0;  1 drivers
v0x55556d2c4fc0_0 .net "awprot", 2 0, v0x55556d2c80a0_0;  1 drivers
v0x55556d2c5060_0 .net "awready", 0 0, v0x55556d2a8ef0_0;  alias, 1 drivers
v0x55556d2c5190_0 .net "awvalid", 0 0, v0x55556d2c8280_0;  1 drivers
v0x55556d2c5260_0 .net "bready", 0 0, v0x55556d2c8370_0;  1 drivers
v0x55556d2c5330_0 .net "bresp", 1 0, v0x55556d2a9130_0;  alias, 1 drivers
v0x55556d2c5400_0 .net "busy", 0 0, L_0x55556d2cab30;  1 drivers
v0x55556d2c54a0_0 .net "bvalid", 0 0, v0x55556d2a9210_0;  alias, 1 drivers
v0x55556d2c5540_0 .net "clk_div", 7 0, L_0x55556d2c9640;  1 drivers
v0x55556d2c5630_0 .net "cpha", 0 0, L_0x55556d2c95a0;  1 drivers
v0x55556d2c5720_0 .net "cpol", 0 0, L_0x55556d2c9500;  1 drivers
v0x55556d2c5810_0 .net "dma_rx_ack", 0 0, v0x55556d2c7780_0;  1 drivers
v0x55556d2c58b0_0 .net "dma_rx_req", 0 0, L_0x55556d2ca8c0;  alias, 1 drivers
v0x55556d2c5950_0 .net "dma_tx_ack", 0 0, v0x55556d2c7970_0;  1 drivers
v0x55556d2c59f0_0 .net "dma_tx_req", 0 0, L_0x55556d2ca700;  alias, 1 drivers
v0x55556d2c5a90_0 .net "done_intr", 0 0, v0x55556d2c0300_0;  1 drivers
v0x55556d2c5b80_0 .net "enable", 0 0, L_0x55556d2c9460;  1 drivers
v0x55556d2c5c70_0 .net "intr", 0 0, L_0x55556d2ca690;  alias, 1 drivers
v0x55556d2c5d10_0 .net "loopback", 0 0, L_0x55556d2c9cb0;  1 drivers
v0x55556d2c5e00_0 .net "lsb_first", 0 0, L_0x55556d2c9c10;  1 drivers
v0x55556d2c5ef0_0 .net "rdata", 31 0, L_0x55556d28dee0;  alias, 1 drivers
v0x55556d2c5f90_0 .net "reg_addr", 31 0, L_0x55556d2c9300;  1 drivers
v0x55556d2c6080_0 .net "reg_rdata", 31 0, v0x55556d2c3970_0;  1 drivers
v0x55556d2c6170_0 .net "reg_re", 0 0, L_0x55556d2927a0;  1 drivers
v0x55556d2c6260_0 .net "reg_wdata", 31 0, L_0x55556d205d20;  1 drivers
v0x55556d2c6350_0 .net "reg_we", 0 0, L_0x55556d25a9e0;  1 drivers
v0x55556d2c6440_0 .net "rready", 0 0, v0x55556d2c8770_0;  1 drivers
v0x55556d2c66f0_0 .net "rresp", 1 0, v0x55556d2a9470_0;  alias, 1 drivers
v0x55556d2c6790_0 .net "rvalid", 0 0, v0x55556d2a9550_0;  alias, 1 drivers
v0x55556d2c6830_0 .net "rx_almost_empty", 0 0, L_0x55556d2dcb10;  1 drivers
v0x55556d2c68d0_0 .net "rx_data_bus", 31 0, L_0x55556d2dc0d0;  1 drivers
v0x55556d2c6970_0 .net "rx_empty", 0 0, L_0x55556d2dc650;  1 drivers
v0x55556d2c6a10_0 .net "rx_pop", 0 0, L_0x55556d2ca1a0;  1 drivers
v0x55556d2c6ab0_0 .net "spi_cs_n", 0 0, L_0x55556d2ca5f0;  alias, 1 drivers
v0x55556d2c6b50_0 .net "spi_miso", 0 0, L_0x55556d2dcd80;  alias, 1 drivers
v0x55556d2c6bf0_0 .net "spi_mosi", 0 0, L_0x55556d2caeb0;  alias, 1 drivers
v0x55556d2c6c90_0 .net "spi_sclk", 0 0, L_0x55556d2cad30;  alias, 1 drivers
v0x55556d2c6d30_0 .net "tx_almost_full", 0 0, L_0x55556d2db9d0;  1 drivers
v0x55556d2c6dd0_0 .net "tx_data_bus", 31 0, L_0x55556d2c9e40;  1 drivers
v0x55556d2c6e70_0 .net "tx_full", 0 0, L_0x55556d2db480;  1 drivers
v0x55556d2c6f10_0 .net "tx_push", 0 0, L_0x55556d2ca210;  1 drivers
v0x55556d2c6fb0_0 .net "wdata", 31 0, v0x55556d2c8a60_0;  1 drivers
v0x55556d2c7050_0 .net "word_len", 5 0, L_0x55556d2c9a30;  1 drivers
v0x55556d2c7140_0 .net "wready", 0 0, v0x55556d2a96f0_0;  alias, 1 drivers
v0x55556d2c71e0_0 .net "wstrb", 3 0, v0x55556d2c8c60_0;  1 drivers
v0x55556d2c72b0_0 .net "wvalid", 0 0, v0x55556d2c8d70_0;  1 drivers
S_0x55556d277df0 .scope module, "adapter_inst" "axi4lite_slave_adapter" 5 84, 6 13 0, S_0x55556d276d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "aclk";
    .port_info 1 /INPUT 1 "aresetn";
    .port_info 2 /INPUT 32 "s_axi_awaddr";
    .port_info 3 /INPUT 3 "s_axi_awprot";
    .port_info 4 /INPUT 1 "s_axi_awvalid";
    .port_info 5 /OUTPUT 1 "s_axi_awready";
    .port_info 6 /INPUT 32 "s_axi_wdata";
    .port_info 7 /INPUT 4 "s_axi_wstrb";
    .port_info 8 /INPUT 1 "s_axi_wvalid";
    .port_info 9 /OUTPUT 1 "s_axi_wready";
    .port_info 10 /OUTPUT 2 "s_axi_bresp";
    .port_info 11 /OUTPUT 1 "s_axi_bvalid";
    .port_info 12 /INPUT 1 "s_axi_bready";
    .port_info 13 /INPUT 32 "s_axi_araddr";
    .port_info 14 /INPUT 3 "s_axi_arprot";
    .port_info 15 /INPUT 1 "s_axi_arvalid";
    .port_info 16 /OUTPUT 1 "s_axi_arready";
    .port_info 17 /OUTPUT 32 "s_axi_rdata";
    .port_info 18 /OUTPUT 2 "s_axi_rresp";
    .port_info 19 /OUTPUT 1 "s_axi_rvalid";
    .port_info 20 /INPUT 1 "s_axi_rready";
    .port_info 21 /OUTPUT 32 "reg_addr";
    .port_info 22 /OUTPUT 32 "reg_wdata";
    .port_info 23 /INPUT 32 "reg_rdata";
    .port_info 24 /OUTPUT 1 "reg_we";
    .port_info 25 /OUTPUT 1 "reg_re";
    .port_info 26 /OUTPUT 4 "reg_be";
P_0x55556d289290 .param/l "ADDR_WIDTH" 0 6 14, +C4<00000000000000000000000000100000>;
P_0x55556d2892d0 .param/l "DATA_WIDTH" 0 6 15, +C4<00000000000000000000000000100000>;
L_0x55556d25c2e0 .functor AND 1, v0x55556d2a96f0_0, v0x55556d2c8d70_0, C4<1>, C4<1>;
L_0x55556d25cac0 .functor AND 1, L_0x55556d25c2e0, v0x55556d2a8ef0_0, C4<1>, C4<1>;
L_0x55556d25a9e0 .functor AND 1, L_0x55556d25cac0, v0x55556d2c8280_0, C4<1>, C4<1>;
L_0x55556d205d20 .functor BUFZ 32, v0x55556d2c8a60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556d205b70 .functor BUFZ 4, v0x55556d2c8c60_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55556d2927a0 .functor AND 1, v0x55556d2a8bb0_0, v0x55556d2c7ec0_0, C4<1>, C4<1>;
L_0x55556d28dee0 .functor BUFZ 32, v0x55556d2a8410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556d2a7fd0_0 .net *"_ivl_1", 0 0, L_0x55556d25c2e0;  1 drivers
v0x55556d2a80b0_0 .net *"_ivl_3", 0 0, L_0x55556d25cac0;  1 drivers
v0x55556d2a8170_0 .net "aclk", 0 0, v0x55556d2c7600_0;  alias, 1 drivers
v0x55556d2a8240_0 .net "aresetn", 0 0, v0x55556d2c76c0_0;  alias, 1 drivers
v0x55556d2a8300_0 .var "aw_en", 0 0;
v0x55556d2a8410_0 .var "rdata_reg", 31 0;
v0x55556d2a84f0_0 .net "reg_addr", 31 0, L_0x55556d2c9300;  alias, 1 drivers
v0x55556d2a85d0_0 .net "reg_be", 3 0, L_0x55556d205b70;  1 drivers
v0x55556d2a86b0_0 .net "reg_rdata", 31 0, v0x55556d2c3970_0;  alias, 1 drivers
v0x55556d2a8790_0 .net "reg_re", 0 0, L_0x55556d2927a0;  alias, 1 drivers
v0x55556d2a8850_0 .net "reg_wdata", 31 0, L_0x55556d205d20;  alias, 1 drivers
v0x55556d2a8930_0 .net "reg_we", 0 0, L_0x55556d25a9e0;  alias, 1 drivers
v0x55556d2a89f0_0 .net "s_axi_araddr", 31 0, v0x55556d2c7c40_0;  alias, 1 drivers
v0x55556d2a8ad0_0 .net "s_axi_arprot", 2 0, v0x55556d2c7d30_0;  alias, 1 drivers
v0x55556d2a8bb0_0 .var "s_axi_arready", 0 0;
v0x55556d2a8c70_0 .net "s_axi_arvalid", 0 0, v0x55556d2c7ec0_0;  alias, 1 drivers
v0x55556d2a8d30_0 .net "s_axi_awaddr", 31 0, v0x55556d2c7fb0_0;  alias, 1 drivers
v0x55556d2a8e10_0 .net "s_axi_awprot", 2 0, v0x55556d2c80a0_0;  alias, 1 drivers
v0x55556d2a8ef0_0 .var "s_axi_awready", 0 0;
v0x55556d2a8fb0_0 .net "s_axi_awvalid", 0 0, v0x55556d2c8280_0;  alias, 1 drivers
v0x55556d2a9070_0 .net "s_axi_bready", 0 0, v0x55556d2c8370_0;  alias, 1 drivers
v0x55556d2a9130_0 .var "s_axi_bresp", 1 0;
v0x55556d2a9210_0 .var "s_axi_bvalid", 0 0;
v0x55556d2a92d0_0 .net "s_axi_rdata", 31 0, L_0x55556d28dee0;  alias, 1 drivers
v0x55556d2a93b0_0 .net "s_axi_rready", 0 0, v0x55556d2c8770_0;  alias, 1 drivers
v0x55556d2a9470_0 .var "s_axi_rresp", 1 0;
v0x55556d2a9550_0 .var "s_axi_rvalid", 0 0;
v0x55556d2a9610_0 .net "s_axi_wdata", 31 0, v0x55556d2c8a60_0;  alias, 1 drivers
v0x55556d2a96f0_0 .var "s_axi_wready", 0 0;
v0x55556d2a97b0_0 .net "s_axi_wstrb", 3 0, v0x55556d2c8c60_0;  alias, 1 drivers
v0x55556d2a9890_0 .net "s_axi_wvalid", 0 0, v0x55556d2c8d70_0;  alias, 1 drivers
E_0x55556d2a7f50/0 .event negedge, v0x55556d2a8240_0;
E_0x55556d2a7f50/1 .event posedge, v0x55556d2a8170_0;
E_0x55556d2a7f50 .event/or E_0x55556d2a7f50/0, E_0x55556d2a7f50/1;
L_0x55556d2c9300 .functor MUXZ 32, v0x55556d2c7c40_0, v0x55556d2c7fb0_0, L_0x55556d25a9e0, C4<>;
S_0x55556d2a9cb0 .scope module, "core_inst" "spi_master_core" 5 157, 7 7 0, S_0x55556d276d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /INPUT 1 "miso";
    .port_info 5 /INPUT 32 "tx_data";
    .port_info 6 /INPUT 1 "tx_push";
    .port_info 7 /OUTPUT 1 "tx_full";
    .port_info 8 /OUTPUT 1 "tx_almost_full";
    .port_info 9 /OUTPUT 32 "rx_data";
    .port_info 10 /INPUT 1 "rx_pop";
    .port_info 11 /OUTPUT 1 "rx_empty";
    .port_info 12 /OUTPUT 1 "rx_almost_empty";
    .port_info 13 /INPUT 1 "cpol";
    .port_info 14 /INPUT 1 "cpha";
    .port_info 15 /INPUT 8 "clk_div";
    .port_info 16 /INPUT 6 "word_len";
    .port_info 17 /INPUT 1 "lsb_first";
    .port_info 18 /INPUT 1 "loopback";
    .port_info 19 /INPUT 1 "enable";
    .port_info 20 /OUTPUT 1 "busy";
    .port_info 21 /OUTPUT 1 "done_intr";
P_0x55556d2a9e60 .param/l "FIFO_DEPTH" 0 7 8, +C4<00000000000000000000000000000100>;
enum0x55556d1bd360 .enum4 (2)
   "IDLE" 2'b00,
   "LOAD" 2'b01,
   "TRANSFER" 2'b10,
   "DONE" 2'b11
 ;
L_0x55556d2cab30 .functor OR 1, L_0x55556d2ca9f0, L_0x55556d2caa90, C4<0>, C4<0>;
L_0x55556d2caeb0 .functor BUFZ 1, v0x55556d2c0890_0, C4<0>, C4<0>, C4<0>;
L_0x71c3cb446138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556d2bf870_0 .net/2u *"_ivl_0", 1 0, L_0x71c3cb446138;  1 drivers
v0x55556d2bf970_0 .net *"_ivl_10", 0 0, L_0x55556d2cabf0;  1 drivers
v0x55556d2bfa30_0 .net *"_ivl_2", 0 0, L_0x55556d2ca9f0;  1 drivers
v0x55556d2bfad0_0 .net *"_ivl_5", 0 0, L_0x55556d2caa90;  1 drivers
L_0x71c3cb446180 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55556d2bfb90_0 .net/2u *"_ivl_8", 1 0, L_0x71c3cb446180;  1 drivers
v0x55556d2bfcc0_0 .net "active_miso", 0 0, L_0x55556d2caf20;  1 drivers
v0x55556d2bfd80_0 .var "bit_cnt", 5 0;
v0x55556d2bfe60_0 .net "busy", 0 0, L_0x55556d2cab30;  alias, 1 drivers
v0x55556d2bff20_0 .net "clk", 0 0, v0x55556d2c7600_0;  alias, 1 drivers
v0x55556d2bffc0_0 .var "clk_cnt", 7 0;
v0x55556d2c00a0_0 .net "clk_div", 7 0, L_0x55556d2c9640;  alias, 1 drivers
v0x55556d2c0180_0 .net "cpha", 0 0, L_0x55556d2c95a0;  alias, 1 drivers
v0x55556d2c0240_0 .net "cpol", 0 0, L_0x55556d2c9500;  alias, 1 drivers
v0x55556d2c0300_0 .var "done_intr", 0 0;
v0x55556d2c03c0_0 .net "enable", 0 0, L_0x55556d2c9460;  alias, 1 drivers
v0x55556d2c0480_0 .net "loopback", 0 0, L_0x55556d2c9cb0;  alias, 1 drivers
v0x55556d2c0540_0 .net "lsb_first", 0 0, L_0x55556d2c9c10;  alias, 1 drivers
v0x55556d2c0710_0 .net "miso", 0 0, L_0x55556d2dcd80;  alias, 1 drivers
v0x55556d2c07d0_0 .net "mosi", 0 0, L_0x55556d2caeb0;  alias, 1 drivers
v0x55556d2c0890_0 .var "mosi_reg", 0 0;
v0x55556d2c0950_0 .net "rst_n", 0 0, v0x55556d2c76c0_0;  alias, 1 drivers
v0x55556d2c09f0_0 .net "rx_almost_empty", 0 0, L_0x55556d2dcb10;  alias, 1 drivers
v0x55556d2c0a90_0 .net "rx_data", 31 0, L_0x55556d2dc0d0;  alias, 1 drivers
v0x55556d2c0b30_0 .net "rx_empty", 0 0, L_0x55556d2dc650;  alias, 1 drivers
v0x55556d2c0bd0_0 .var "rx_fifo_in", 31 0;
v0x55556d2c0ca0_0 .var "rx_fifo_push", 0 0;
v0x55556d2c0d70_0 .net "rx_pop", 0 0, L_0x55556d2ca1a0;  alias, 1 drivers
v0x55556d2c0e40_0 .net "sclk", 0 0, L_0x55556d2cad30;  alias, 1 drivers
v0x55556d2c0ee0_0 .var "sclk_reg", 0 0;
v0x55556d2c0f80_0 .var "shift_reg", 31 0;
v0x55556d2c1020_0 .var "state", 1 0;
v0x55556d2c1100_0 .net "tx_almost_full", 0 0, L_0x55556d2db9d0;  alias, 1 drivers
v0x55556d2c11d0_0 .net "tx_data", 31 0, L_0x55556d2c9e40;  alias, 1 drivers
v0x55556d2c12a0_0 .net "tx_fifo_empty", 0 0, L_0x55556d2db6f0;  1 drivers
v0x55556d2c1370_0 .net "tx_fifo_out", 31 0, L_0x55556d2cb1e0;  1 drivers
v0x55556d2c1440_0 .var "tx_fifo_pop", 0 0;
v0x55556d2c1510_0 .net "tx_full", 0 0, L_0x55556d2db480;  alias, 1 drivers
v0x55556d2c15e0_0 .net "tx_push", 0 0, L_0x55556d2ca210;  alias, 1 drivers
v0x55556d2c16b0_0 .net "word_len", 5 0, L_0x55556d2c9a30;  alias, 1 drivers
L_0x55556d2ca9f0 .cmp/ne 2, v0x55556d2c1020_0, L_0x71c3cb446138;
L_0x55556d2caa90 .reduce/nor L_0x55556d2db6f0;
L_0x55556d2cabf0 .cmp/eq 2, v0x55556d2c1020_0, L_0x71c3cb446180;
L_0x55556d2cad30 .functor MUXZ 1, L_0x55556d2c9500, v0x55556d2c0ee0_0, L_0x55556d2cabf0, C4<>;
L_0x55556d2caf20 .functor MUXZ 1, L_0x55556d2dcd80, v0x55556d2c0890_0, L_0x55556d2c9cb0, C4<>;
L_0x55556d2dbdd0 .reduce/nor L_0x55556d2c9460;
L_0x55556d2dcce0 .reduce/nor L_0x55556d2c9460;
S_0x55556d2aa1d0 .scope module, "rx_fifo_inst" "sync_fifo" 7 100, 8 9 0, S_0x55556d2a9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x55556d2aa3d0 .param/l "ALMOST_EMPTY_THRESH" 0 8 14, +C4<00000000000000000000000000000001>;
P_0x55556d2aa410 .param/l "ALMOST_FULL_THRESH" 0 8 13, +C4<00000000000000000000000000000011>;
P_0x55556d2aa450 .param/l "DEPTH" 0 8 11, +C4<00000000000000000000000000000100>;
P_0x55556d2aa490 .param/l "FWFT_MODE" 0 8 12, C4<1>;
P_0x55556d2aa4d0 .param/l "PTR_MAX" 1 8 46, C4<11>;
P_0x55556d2aa510 .param/l "WIDTH" 0 8 10, +C4<00000000000000000000000000100000>;
L_0x55556d2dc790 .functor BUFZ 3, v0x55556d2abcb0_0, C4<000>, C4<000>, C4<000>;
v0x55556d2aaf90_0 .net *"_ivl_0", 31 0, L_0x55556d2dc1d0;  1 drivers
L_0x71c3cb446528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab090_0 .net *"_ivl_11", 28 0, L_0x71c3cb446528;  1 drivers
L_0x71c3cb446570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab170_0 .net/2u *"_ivl_12", 31 0, L_0x71c3cb446570;  1 drivers
v0x55556d2ab260_0 .net *"_ivl_18", 31 0, L_0x55556d2dc800;  1 drivers
L_0x71c3cb4465b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab340_0 .net *"_ivl_21", 28 0, L_0x71c3cb4465b8;  1 drivers
L_0x71c3cb446600 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab470_0 .net/2u *"_ivl_22", 31 0, L_0x71c3cb446600;  1 drivers
v0x55556d2ab550_0 .net *"_ivl_26", 31 0, L_0x55556d2dca20;  1 drivers
L_0x71c3cb446648 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab630_0 .net *"_ivl_29", 28 0, L_0x71c3cb446648;  1 drivers
L_0x71c3cb446498 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab710_0 .net *"_ivl_3", 28 0, L_0x71c3cb446498;  1 drivers
L_0x71c3cb446690 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab7f0_0 .net/2u *"_ivl_30", 31 0, L_0x71c3cb446690;  1 drivers
L_0x71c3cb4464e0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55556d2ab8d0_0 .net/2u *"_ivl_4", 31 0, L_0x71c3cb4464e0;  1 drivers
v0x55556d2ab9b0_0 .net *"_ivl_8", 31 0, L_0x55556d2dc510;  1 drivers
v0x55556d2aba90_0 .net "almost_empty", 0 0, L_0x55556d2dcb10;  alias, 1 drivers
v0x55556d2abb50_0 .net "almost_full", 0 0, L_0x55556d2dc8a0;  1 drivers
v0x55556d2abc10_0 .net "clk", 0 0, v0x55556d2c7600_0;  alias, 1 drivers
v0x55556d2abcb0_0 .var "count", 2 0;
v0x55556d2abd70_0 .net "data_in", 31 0, v0x55556d2c0bd0_0;  1 drivers
v0x55556d2abe50_0 .net "data_out", 31 0, L_0x55556d2dc0d0;  alias, 1 drivers
v0x55556d2abf30_0 .net "empty", 0 0, L_0x55556d2dc650;  alias, 1 drivers
v0x55556d2abff0_0 .net "flush", 0 0, L_0x55556d2dcce0;  1 drivers
v0x55556d2ac0b0_0 .net "full", 0 0, L_0x55556d2dc3d0;  1 drivers
v0x55556d2ac170_0 .net "level", 2 0, L_0x55556d2dc790;  1 drivers
v0x55556d2ac250_0 .var "max_level", 2 0;
v0x55556d2ac330 .array "mem", 0 3, 31 0;
v0x55556d2bc4d0_0 .var "next_count", 2 0;
v0x55556d2bc5b0_0 .var "overflow", 0 0;
v0x55556d2bc670_0 .net "pop", 0 0, L_0x55556d2ca1a0;  alias, 1 drivers
v0x55556d2bc730_0 .net "push", 0 0, v0x55556d2c0ca0_0;  1 drivers
v0x55556d2bc7f0_0 .var "rd_ptr", 1 0;
v0x55556d2bc8d0_0 .net "rst_n", 0 0, v0x55556d2c76c0_0;  alias, 1 drivers
v0x55556d2bc9a0_0 .var "underflow", 0 0;
v0x55556d2bca40_0 .var "wr_ptr", 1 0;
E_0x55556d2aaa50/0 .event anyedge, v0x55556d2abcb0_0, v0x55556d2bc730_0, v0x55556d2ac0b0_0, v0x55556d2bc670_0;
E_0x55556d2aaa50/1 .event anyedge, v0x55556d2abf30_0;
E_0x55556d2aaa50 .event/or E_0x55556d2aaa50/0, E_0x55556d2aaa50/1;
L_0x55556d2dc1d0 .concat [ 3 29 0 0], v0x55556d2abcb0_0, L_0x71c3cb446498;
L_0x55556d2dc3d0 .cmp/eq 32, L_0x55556d2dc1d0, L_0x71c3cb4464e0;
L_0x55556d2dc510 .concat [ 3 29 0 0], v0x55556d2abcb0_0, L_0x71c3cb446528;
L_0x55556d2dc650 .cmp/eq 32, L_0x55556d2dc510, L_0x71c3cb446570;
L_0x55556d2dc800 .concat [ 3 29 0 0], v0x55556d2abcb0_0, L_0x71c3cb4465b8;
L_0x55556d2dc8a0 .cmp/ge 32, L_0x55556d2dc800, L_0x71c3cb446600;
L_0x55556d2dca20 .concat [ 3 29 0 0], v0x55556d2abcb0_0, L_0x71c3cb446648;
L_0x55556d2dcb10 .cmp/ge 32, L_0x71c3cb446690, L_0x55556d2dca20;
S_0x55556d2aaac0 .scope generate, "gen_fwft" "gen_fwft" 8 98, 8 98 0, S_0x55556d2aa1d0;
 .timescale -9 -12;
L_0x55556d2dc0d0 .functor BUFZ 32, L_0x55556d2dbf40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556d2aacc0_0 .net *"_ivl_0", 31 0, L_0x55556d2dbf40;  1 drivers
v0x55556d2aadc0_0 .net *"_ivl_2", 3 0, L_0x55556d2dbfe0;  1 drivers
L_0x71c3cb446450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556d2aaea0_0 .net *"_ivl_5", 1 0, L_0x71c3cb446450;  1 drivers
L_0x55556d2dbf40 .array/port v0x55556d2ac330, L_0x55556d2dbfe0;
L_0x55556d2dbfe0 .concat [ 2 2 0 0], v0x55556d2bc7f0_0, L_0x71c3cb446450;
S_0x55556d2bcd00 .scope module, "tx_fifo_inst" "sync_fifo" 7 77, 8 9 0, S_0x55556d2a9cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x55556d2bceb0 .param/l "ALMOST_EMPTY_THRESH" 0 8 14, +C4<00000000000000000000000000000001>;
P_0x55556d2bcef0 .param/l "ALMOST_FULL_THRESH" 0 8 13, +C4<00000000000000000000000000000011>;
P_0x55556d2bcf30 .param/l "DEPTH" 0 8 11, +C4<00000000000000000000000000000100>;
P_0x55556d2bcf70 .param/l "FWFT_MODE" 0 8 12, C4<1>;
P_0x55556d2bcfb0 .param/l "PTR_MAX" 1 8 46, C4<11>;
P_0x55556d2bcff0 .param/l "WIDTH" 0 8 10, +C4<00000000000000000000000000100000>;
L_0x55556d2db830 .functor BUFZ 3, v0x55556d2be770_0, C4<000>, C4<000>, C4<000>;
v0x55556d2bda50_0 .net *"_ivl_0", 31 0, L_0x55556d2cb2f0;  1 drivers
L_0x71c3cb4462a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2bdb50_0 .net *"_ivl_11", 28 0, L_0x71c3cb4462a0;  1 drivers
L_0x71c3cb4462e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2bdc30_0 .net/2u *"_ivl_12", 31 0, L_0x71c3cb4462e8;  1 drivers
v0x55556d2bdd20_0 .net *"_ivl_18", 31 0, L_0x55556d2db8a0;  1 drivers
L_0x71c3cb446330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2bde00_0 .net *"_ivl_21", 28 0, L_0x71c3cb446330;  1 drivers
L_0x71c3cb446378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55556d2bdf30_0 .net/2u *"_ivl_22", 31 0, L_0x71c3cb446378;  1 drivers
v0x55556d2be010_0 .net *"_ivl_26", 31 0, L_0x55556d2dbb50;  1 drivers
L_0x71c3cb4463c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2be0f0_0 .net *"_ivl_29", 28 0, L_0x71c3cb4463c0;  1 drivers
L_0x71c3cb446210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2be1d0_0 .net *"_ivl_3", 28 0, L_0x71c3cb446210;  1 drivers
L_0x71c3cb446408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55556d2be2b0_0 .net/2u *"_ivl_30", 31 0, L_0x71c3cb446408;  1 drivers
L_0x71c3cb446258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55556d2be390_0 .net/2u *"_ivl_4", 31 0, L_0x71c3cb446258;  1 drivers
v0x55556d2be470_0 .net *"_ivl_8", 31 0, L_0x55556d2db5b0;  1 drivers
v0x55556d2be550_0 .net "almost_empty", 0 0, L_0x55556d2dbc40;  1 drivers
v0x55556d2be610_0 .net "almost_full", 0 0, L_0x55556d2db9d0;  alias, 1 drivers
v0x55556d2be6d0_0 .net "clk", 0 0, v0x55556d2c7600_0;  alias, 1 drivers
v0x55556d2be770_0 .var "count", 2 0;
v0x55556d2be850_0 .net "data_in", 31 0, L_0x55556d2c9e40;  alias, 1 drivers
v0x55556d2bea40_0 .net "data_out", 31 0, L_0x55556d2cb1e0;  alias, 1 drivers
v0x55556d2beb20_0 .net "empty", 0 0, L_0x55556d2db6f0;  alias, 1 drivers
v0x55556d2bebe0_0 .net "flush", 0 0, L_0x55556d2dbdd0;  1 drivers
v0x55556d2beca0_0 .net "full", 0 0, L_0x55556d2db480;  alias, 1 drivers
v0x55556d2bed60_0 .net "level", 2 0, L_0x55556d2db830;  1 drivers
v0x55556d2bee40_0 .var "max_level", 2 0;
v0x55556d2bef20 .array "mem", 0 3, 31 0;
v0x55556d2bf000_0 .var "next_count", 2 0;
v0x55556d2bf0e0_0 .var "overflow", 0 0;
v0x55556d2bf1a0_0 .net "pop", 0 0, v0x55556d2c1440_0;  1 drivers
v0x55556d2bf260_0 .net "push", 0 0, L_0x55556d2ca210;  alias, 1 drivers
v0x55556d2bf320_0 .var "rd_ptr", 1 0;
v0x55556d2bf400_0 .net "rst_n", 0 0, v0x55556d2c76c0_0;  alias, 1 drivers
v0x55556d2bf4f0_0 .var "underflow", 0 0;
v0x55556d2bf5b0_0 .var "wr_ptr", 1 0;
E_0x55556d2bd510/0 .event anyedge, v0x55556d2be770_0, v0x55556d2bf260_0, v0x55556d2beca0_0, v0x55556d2bf1a0_0;
E_0x55556d2bd510/1 .event anyedge, v0x55556d2beb20_0;
E_0x55556d2bd510 .event/or E_0x55556d2bd510/0, E_0x55556d2bd510/1;
L_0x55556d2cb2f0 .concat [ 3 29 0 0], v0x55556d2be770_0, L_0x71c3cb446210;
L_0x55556d2db480 .cmp/eq 32, L_0x55556d2cb2f0, L_0x71c3cb446258;
L_0x55556d2db5b0 .concat [ 3 29 0 0], v0x55556d2be770_0, L_0x71c3cb4462a0;
L_0x55556d2db6f0 .cmp/eq 32, L_0x55556d2db5b0, L_0x71c3cb4462e8;
L_0x55556d2db8a0 .concat [ 3 29 0 0], v0x55556d2be770_0, L_0x71c3cb446330;
L_0x55556d2db9d0 .cmp/ge 32, L_0x55556d2db8a0, L_0x71c3cb446378;
L_0x55556d2dbb50 .concat [ 3 29 0 0], v0x55556d2be770_0, L_0x71c3cb4463c0;
L_0x55556d2dbc40 .cmp/ge 32, L_0x71c3cb446408, L_0x55556d2dbb50;
S_0x55556d2bd580 .scope generate, "gen_fwft" "gen_fwft" 8 98, 8 98 0, S_0x55556d2bcd00;
 .timescale -9 -12;
L_0x55556d2cb1e0 .functor BUFZ 32, L_0x55556d2cb050, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55556d2bd780_0 .net *"_ivl_0", 31 0, L_0x55556d2cb050;  1 drivers
v0x55556d2bd880_0 .net *"_ivl_2", 3 0, L_0x55556d2cb0f0;  1 drivers
L_0x71c3cb4461c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55556d2bd960_0 .net *"_ivl_5", 1 0, L_0x71c3cb4461c8;  1 drivers
L_0x55556d2cb050 .array/port v0x55556d2bef20, L_0x55556d2cb0f0;
L_0x55556d2cb0f0 .concat [ 2 2 0 0], v0x55556d2bf320_0, L_0x71c3cb4461c8;
S_0x55556d2c19b0 .scope module, "regs_inst" "spi_master_registers" 5 120, 9 7 0, S_0x55556d276d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "reg_we";
    .port_info 3 /INPUT 1 "reg_re";
    .port_info 4 /INPUT 32 "reg_addr";
    .port_info 5 /INPUT 32 "reg_wdata";
    .port_info 6 /OUTPUT 32 "reg_rdata";
    .port_info 7 /INPUT 32 "rx_data";
    .port_info 8 /INPUT 1 "tx_full";
    .port_info 9 /INPUT 1 "tx_almost_full";
    .port_info 10 /INPUT 1 "rx_empty";
    .port_info 11 /INPUT 1 "rx_almost_empty";
    .port_info 12 /INPUT 1 "busy";
    .port_info 13 /INPUT 1 "done_intr";
    .port_info 14 /OUTPUT 32 "tx_data";
    .port_info 15 /OUTPUT 1 "tx_push";
    .port_info 16 /OUTPUT 1 "rx_pop";
    .port_info 17 /OUTPUT 1 "cpol";
    .port_info 18 /OUTPUT 1 "cpha";
    .port_info 19 /OUTPUT 8 "clk_div";
    .port_info 20 /OUTPUT 6 "word_len";
    .port_info 21 /OUTPUT 1 "lsb_first";
    .port_info 22 /OUTPUT 1 "loopback";
    .port_info 23 /OUTPUT 1 "enable";
    .port_info 24 /OUTPUT 1 "spi_cs_n";
    .port_info 25 /OUTPUT 1 "intr";
    .port_info 26 /OUTPUT 1 "dma_tx_req";
    .port_info 27 /OUTPUT 1 "dma_rx_req";
P_0x55556d2c1b70 .param/l "ADDR_CR" 1 9 52, C4<00001000>;
P_0x55556d2c1bb0 .param/l "ADDR_CR1" 1 9 56, C4<00011000>;
P_0x55556d2c1bf0 .param/l "ADDR_CS" 1 9 53, C4<00001100>;
P_0x55556d2c1c30 .param/l "ADDR_DATA" 1 9 50, C4<00000000>;
P_0x55556d2c1c70 .param/l "ADDR_FIFO_CTRL" 1 9 54, C4<00010000>;
P_0x55556d2c1cb0 .param/l "ADDR_FIFO_STAT" 1 9 55, C4<00010100>;
P_0x55556d2c1cf0 .param/l "ADDR_SR" 1 9 51, C4<00000100>;
P_0x55556d2c1d30 .param/l "ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000100000>;
P_0x55556d2c1d70 .param/l "DATA_WIDTH" 0 9 9, +C4<00000000000000000000000000100000>;
L_0x55556d2c9e40 .functor BUFZ 32, L_0x55556d205d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55556d2ca210 .functor AND 1, L_0x55556d25a9e0, L_0x55556d2ca100, C4<1>, C4<1>;
L_0x55556d2ca1a0 .functor AND 1, L_0x55556d2927a0, L_0x55556d2ca3b0, C4<1>, C4<1>;
L_0x55556d2ca690 .functor BUFZ 1, v0x55556d2c0300_0, C4<0>, C4<0>, C4<0>;
L_0x71c3cb446018 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2c2280_0 .net/2u *"_ivl_10", 5 0, L_0x71c3cb446018;  1 drivers
v0x55556d2c2380_0 .net *"_ivl_12", 0 0, L_0x55556d2c9810;  1 drivers
L_0x71c3cb446060 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55556d2c2440_0 .net/2u *"_ivl_14", 5 0, L_0x71c3cb446060;  1 drivers
v0x55556d2c2530_0 .net *"_ivl_17", 5 0, L_0x55556d2c9940;  1 drivers
v0x55556d2c2610_0 .net *"_ivl_27", 7 0, L_0x55556d2c9fd0;  1 drivers
L_0x71c3cb4460a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2c2740_0 .net/2u *"_ivl_28", 7 0, L_0x71c3cb4460a8;  1 drivers
v0x55556d2c2820_0 .net *"_ivl_30", 0 0, L_0x55556d2ca100;  1 drivers
v0x55556d2c28e0_0 .net *"_ivl_35", 7 0, L_0x55556d2ca310;  1 drivers
L_0x71c3cb4460f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55556d2c29c0_0 .net/2u *"_ivl_36", 7 0, L_0x71c3cb4460f0;  1 drivers
v0x55556d2c2aa0_0 .net *"_ivl_38", 0 0, L_0x55556d2ca3b0;  1 drivers
v0x55556d2c2b60_0 .net *"_ivl_9", 5 0, L_0x55556d2c9770;  1 drivers
v0x55556d2c2c40_0 .net "busy", 0 0, L_0x55556d2cab30;  alias, 1 drivers
v0x55556d2c2ce0_0 .net "clk", 0 0, v0x55556d2c7600_0;  alias, 1 drivers
v0x55556d2c2e10_0 .net "clk_div", 7 0, L_0x55556d2c9640;  alias, 1 drivers
v0x55556d2c2ee0_0 .net "cpha", 0 0, L_0x55556d2c95a0;  alias, 1 drivers
v0x55556d2c2fb0_0 .net "cpol", 0 0, L_0x55556d2c9500;  alias, 1 drivers
v0x55556d2c3080_0 .net "dma_rx_req", 0 0, L_0x55556d2ca8c0;  alias, 1 drivers
v0x55556d2c3120_0 .net "dma_tx_req", 0 0, L_0x55556d2ca700;  alias, 1 drivers
v0x55556d2c31c0_0 .net "done_intr", 0 0, v0x55556d2c0300_0;  alias, 1 drivers
v0x55556d2c3290_0 .net "enable", 0 0, L_0x55556d2c9460;  alias, 1 drivers
v0x55556d2c3360_0 .net "intr", 0 0, L_0x55556d2ca690;  alias, 1 drivers
v0x55556d2c3400_0 .net "loopback", 0 0, L_0x55556d2c9cb0;  alias, 1 drivers
v0x55556d2c34d0_0 .net "lsb_first", 0 0, L_0x55556d2c9c10;  alias, 1 drivers
v0x55556d2c35a0_0 .net "reg_addr", 31 0, L_0x55556d2c9300;  alias, 1 drivers
v0x55556d2c3670_0 .var "reg_cr", 31 0;
v0x55556d2c3710_0 .var "reg_cr1", 31 0;
v0x55556d2c37b0_0 .var "reg_cs", 31 0;
v0x55556d2c3890_0 .var "reg_fifo_ctrl", 31 0;
v0x55556d2c3970_0 .var "reg_rdata", 31 0;
v0x55556d2c3a60_0 .net "reg_re", 0 0, L_0x55556d2927a0;  alias, 1 drivers
v0x55556d2c3b30_0 .net "reg_wdata", 31 0, L_0x55556d205d20;  alias, 1 drivers
v0x55556d2c3c00_0 .net "reg_we", 0 0, L_0x55556d25a9e0;  alias, 1 drivers
v0x55556d2c3cd0_0 .net "rst_n", 0 0, v0x55556d2c76c0_0;  alias, 1 drivers
v0x55556d2c3f80_0 .net "rx_almost_empty", 0 0, L_0x55556d2dcb10;  alias, 1 drivers
v0x55556d2c4020_0 .net "rx_data", 31 0, L_0x55556d2dc0d0;  alias, 1 drivers
v0x55556d2c40c0_0 .net "rx_empty", 0 0, L_0x55556d2dc650;  alias, 1 drivers
v0x55556d2c4160_0 .net "rx_pop", 0 0, L_0x55556d2ca1a0;  alias, 1 drivers
v0x55556d2c4250_0 .net "spi_cs_n", 0 0, L_0x55556d2ca5f0;  alias, 1 drivers
v0x55556d2c42f0_0 .net "tx_almost_full", 0 0, L_0x55556d2db9d0;  alias, 1 drivers
v0x55556d2c43e0_0 .net "tx_data", 31 0, L_0x55556d2c9e40;  alias, 1 drivers
v0x55556d2c44d0_0 .net "tx_full", 0 0, L_0x55556d2db480;  alias, 1 drivers
v0x55556d2c45c0_0 .net "tx_push", 0 0, L_0x55556d2ca210;  alias, 1 drivers
v0x55556d2c46b0_0 .net "word_len", 5 0, L_0x55556d2c9a30;  alias, 1 drivers
E_0x55556d2c21b0/0 .event anyedge, v0x55556d2a84f0_0, v0x55556d2abe50_0, v0x55556d2a8790_0, v0x55556d2aba90_0;
E_0x55556d2c21b0/1 .event anyedge, v0x55556d2be610_0, v0x55556d2abf30_0, v0x55556d2bfe60_0, v0x55556d2c3670_0;
E_0x55556d2c21b0/2 .event anyedge, v0x55556d2c3710_0, v0x55556d2c37b0_0, v0x55556d2beca0_0, v0x55556d2c3890_0;
E_0x55556d2c21b0 .event/or E_0x55556d2c21b0/0, E_0x55556d2c21b0/1, E_0x55556d2c21b0/2;
L_0x55556d2c9460 .part v0x55556d2c3670_0, 0, 1;
L_0x55556d2c9500 .part v0x55556d2c3670_0, 1, 1;
L_0x55556d2c95a0 .part v0x55556d2c3670_0, 2, 1;
L_0x55556d2c9640 .part v0x55556d2c3670_0, 8, 8;
L_0x55556d2c9770 .part v0x55556d2c3710_0, 0, 6;
L_0x55556d2c9810 .cmp/eq 6, L_0x55556d2c9770, L_0x71c3cb446018;
L_0x55556d2c9940 .part v0x55556d2c3710_0, 0, 6;
L_0x55556d2c9a30 .functor MUXZ 6, L_0x55556d2c9940, L_0x71c3cb446060, L_0x55556d2c9810, C4<>;
L_0x55556d2c9c10 .part v0x55556d2c3710_0, 8, 1;
L_0x55556d2c9cb0 .part v0x55556d2c3710_0, 9, 1;
L_0x55556d2c9fd0 .part L_0x55556d2c9300, 0, 8;
L_0x55556d2ca100 .cmp/eq 8, L_0x55556d2c9fd0, L_0x71c3cb4460a8;
L_0x55556d2ca310 .part L_0x55556d2c9300, 0, 8;
L_0x55556d2ca3b0 .cmp/eq 8, L_0x55556d2ca310, L_0x71c3cb4460f0;
L_0x55556d2ca5f0 .part v0x55556d2c37b0_0, 0, 1;
L_0x55556d2ca700 .reduce/nor L_0x55556d2db9d0;
L_0x55556d2ca8c0 .reduce/nor L_0x55556d2dc650;
    .scope S_0x55556d277df0;
T_3 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2a8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a8ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2a8300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55556d2a8ef0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.6, 11;
    %load/vec4 v0x55556d2a8fb0_0;
    %and;
T_3.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.5, 10;
    %load/vec4 v0x55556d2a9890_0;
    %and;
T_3.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x55556d2a8300_0;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2a8ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a8300_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55556d2a9070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x55556d2a9210_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2a8300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a8ef0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a8ef0_0, 0;
T_3.8 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55556d277df0;
T_4 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2a8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a96f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55556d2a96f0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.6, 11;
    %load/vec4 v0x55556d2a9890_0;
    %and;
T_4.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.5, 10;
    %load/vec4 v0x55556d2a8fb0_0;
    %and;
T_4.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0x55556d2a8300_0;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2a96f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a96f0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55556d277df0;
T_5 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2a8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a9210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2a9130_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55556d2a8ef0_0;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_5.7, 12;
    %load/vec4 v0x55556d2a8fb0_0;
    %and;
T_5.7;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_5.6, 11;
    %load/vec4 v0x55556d2a96f0_0;
    %and;
T_5.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_5.5, 10;
    %load/vec4 v0x55556d2a9890_0;
    %and;
T_5.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.4, 9;
    %load/vec4 v0x55556d2a9210_0;
    %inv;
    %and;
T_5.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2a9210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2a9130_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55556d2a9070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.10, 9;
    %load/vec4 v0x55556d2a9210_0;
    %and;
T_5.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a9210_0, 0;
T_5.8 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55556d277df0;
T_6 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2a8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a8bb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55556d2a8bb0_0;
    %inv;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.5, 10;
    %load/vec4 v0x55556d2a8c70_0;
    %and;
T_6.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v0x55556d2a9550_0;
    %inv;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2a8bb0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a8bb0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55556d277df0;
T_7 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2a8240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a9550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2a9470_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556d2a8410_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55556d2a8bb0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.5, 10;
    %load/vec4 v0x55556d2a8c70_0;
    %and;
T_7.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.4, 9;
    %load/vec4 v0x55556d2a9550_0;
    %inv;
    %and;
T_7.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2a9550_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2a9470_0, 0;
    %load/vec4 v0x55556d2a86b0_0;
    %assign/vec4 v0x55556d2a8410_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55556d2a93b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x55556d2a9550_0;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2a9550_0, 0;
T_7.6 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55556d2c19b0;
T_8 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2c3cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1024, 0, 32;
    %assign/vec4 v0x55556d2c3670_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x55556d2c3710_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55556d2c37b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556d2c3890_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55556d2c3c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x55556d2c35a0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x55556d2c3b30_0;
    %assign/vec4 v0x55556d2c3670_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x55556d2c3b30_0;
    %assign/vec4 v0x55556d2c3710_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x55556d2c3b30_0;
    %assign/vec4 v0x55556d2c37b0_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x55556d2c3b30_0;
    %assign/vec4 v0x55556d2c3890_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55556d2c19b0;
T_9 ;
Ewait_0 .event/or E_0x55556d2c21b0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %load/vec4 v0x55556d2c35a0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x55556d2c4020_0;
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %load/vec4 v0x55556d2c3a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %vpi_call/w 9 103 "$display", "REG_READ: ADDR_DATA reg_addr=%h rx_data=%h reg_rdata=%h at time %t", v0x55556d2c35a0_0, v0x55556d2c4020_0, v0x55556d2c3970_0, $time {0 0 0};
T_9.9 ;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55556d2c3f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55556d2c42f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55556d2c40c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55556d2c2c40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x55556d2c3670_0;
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x55556d2c3710_0;
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x55556d2c37b0_0;
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55556d2c44d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x55556d2c3890_0;
    %store/vec4 v0x55556d2c3970_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55556d2bcd00;
T_10 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2bf400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bf5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bf0e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55556d2bebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bf5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bf0e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55556d2bf260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v0x55556d2beca0_0;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2bf0e0_0, 0;
T_10.4 ;
    %load/vec4 v0x55556d2bf260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.9, 9;
    %load/vec4 v0x55556d2beca0_0;
    %nor/r;
    %and;
T_10.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %load/vec4 v0x55556d2be850_0;
    %load/vec4 v0x55556d2bf5b0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556d2bef20, 0, 4;
    %load/vec4 v0x55556d2bf5b0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bf5b0_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x55556d2bf5b0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55556d2bf5b0_0, 0;
T_10.11 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55556d2bcd00;
T_11 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2bf400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bf320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bf4f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55556d2bebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bf320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bf4f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55556d2bf1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x55556d2beb20_0;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2bf4f0_0, 0;
T_11.4 ;
    %load/vec4 v0x55556d2bf1a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x55556d2beb20_0;
    %nor/r;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x55556d2bf320_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bf320_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x55556d2bf320_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55556d2bf320_0, 0;
T_11.11 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55556d2bcd00;
T_12 ;
Ewait_1 .event/or E_0x55556d2bd510, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55556d2be770_0;
    %store/vec4 v0x55556d2bf000_0, 0, 3;
    %load/vec4 v0x55556d2bf260_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.4, 8;
    %load/vec4 v0x55556d2beca0_0;
    %nor/r;
    %and;
T_12.4;
    %load/vec4 v0x55556d2bf1a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.5, 8;
    %load/vec4 v0x55556d2beb20_0;
    %nor/r;
    %and;
T_12.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %load/vec4 v0x55556d2be770_0;
    %store/vec4 v0x55556d2bf000_0, 0, 3;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x55556d2be770_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55556d2bf000_0, 0, 3;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x55556d2be770_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55556d2bf000_0, 0, 3;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55556d2bcd00;
T_13 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2bf400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2be770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2bee40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55556d2bebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2be770_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2bee40_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55556d2bf000_0;
    %assign/vec4 v0x55556d2be770_0, 0;
    %load/vec4 v0x55556d2bee40_0;
    %load/vec4 v0x55556d2bf000_0;
    %cmp/u;
    %jmp/0xz  T_13.4, 5;
    %load/vec4 v0x55556d2bf000_0;
    %assign/vec4 v0x55556d2bee40_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55556d2bcd00;
T_14 ;
    %end;
    .thread T_14;
    .scope S_0x55556d2aa1d0;
T_15 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2bc8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bc5b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55556d2abff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bca40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bc5b0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55556d2bc730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.6, 9;
    %load/vec4 v0x55556d2ac0b0_0;
    %and;
T_15.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2bc5b0_0, 0;
T_15.4 ;
    %load/vec4 v0x55556d2bc730_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x55556d2ac0b0_0;
    %nor/r;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %load/vec4 v0x55556d2abd70_0;
    %load/vec4 v0x55556d2bca40_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55556d2ac330, 0, 4;
    %load/vec4 v0x55556d2bca40_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bca40_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x55556d2bca40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55556d2bca40_0, 0;
T_15.11 ;
T_15.7 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55556d2aa1d0;
T_16 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2bc8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bc7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bc9a0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55556d2abff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bc7f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2bc9a0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55556d2bc670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.6, 9;
    %load/vec4 v0x55556d2abf30_0;
    %and;
T_16.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2bc9a0_0, 0;
T_16.4 ;
    %load/vec4 v0x55556d2bc670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.9, 9;
    %load/vec4 v0x55556d2abf30_0;
    %nor/r;
    %and;
T_16.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x55556d2bc7f0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_16.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2bc7f0_0, 0;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x55556d2bc7f0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55556d2bc7f0_0, 0;
T_16.11 ;
T_16.7 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55556d2aa1d0;
T_17 ;
Ewait_2 .event/or E_0x55556d2aaa50, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55556d2abcb0_0;
    %store/vec4 v0x55556d2bc4d0_0, 0, 3;
    %load/vec4 v0x55556d2bc730_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_17.4, 8;
    %load/vec4 v0x55556d2ac0b0_0;
    %nor/r;
    %and;
T_17.4;
    %load/vec4 v0x55556d2bc670_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_17.5, 8;
    %load/vec4 v0x55556d2abf30_0;
    %nor/r;
    %and;
T_17.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %load/vec4 v0x55556d2abcb0_0;
    %store/vec4 v0x55556d2bc4d0_0, 0, 3;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v0x55556d2abcb0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55556d2bc4d0_0, 0, 3;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v0x55556d2abcb0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55556d2bc4d0_0, 0, 3;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x55556d2aa1d0;
T_18 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2bc8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2abcb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2ac250_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55556d2abff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2abcb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55556d2ac250_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55556d2bc4d0_0;
    %assign/vec4 v0x55556d2abcb0_0, 0;
    %load/vec4 v0x55556d2ac250_0;
    %load/vec4 v0x55556d2bc4d0_0;
    %cmp/u;
    %jmp/0xz  T_18.4, 5;
    %load/vec4 v0x55556d2bc4d0_0;
    %assign/vec4 v0x55556d2ac250_0, 0;
T_18.4 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55556d2aa1d0;
T_19 ;
    %end;
    .thread T_19;
    .scope S_0x55556d2a9cb0;
T_20 ;
    %wait E_0x55556d2a7f50;
    %load/vec4 v0x55556d2c0950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2c1020_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55556d2bfd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55556d2bffc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2c0ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2c0890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556d2c0f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2c1440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2c0ca0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55556d2c0bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2c0300_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2c1440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2c0ca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55556d2c0300_0, 0;
    %load/vec4 v0x55556d2c1020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %jmp T_20.6;
T_20.2 ;
    %load/vec4 v0x55556d2c03c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.9, 9;
    %load/vec4 v0x55556d2c12a0_0;
    %nor/r;
    %and;
T_20.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55556d2c1020_0, 0;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2c0890_0, 0;
    %load/vec4 v0x55556d2c0240_0;
    %assign/vec4 v0x55556d2c0ee0_0, 0;
T_20.8 ;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55556d2c1020_0, 0;
    %load/vec4 v0x55556d2c1370_0;
    %assign/vec4 v0x55556d2c0f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2c1440_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55556d2bfd80_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55556d2bffc0_0, 0;
    %load/vec4 v0x55556d2c0240_0;
    %assign/vec4 v0x55556d2c0ee0_0, 0;
    %load/vec4 v0x55556d2c0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x55556d2c1370_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55556d2c0890_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x55556d2c1370_0;
    %load/vec4 v0x55556d2c16b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55556d2c0890_0, 0;
T_20.11 ;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x55556d2c00a0_0;
    %load/vec4 v0x55556d2bffc0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_20.12, 5;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55556d2bffc0_0, 0;
    %load/vec4 v0x55556d2c0ee0_0;
    %inv;
    %assign/vec4 v0x55556d2c0ee0_0, 0;
    %load/vec4 v0x55556d2c0ee0_0;
    %load/vec4 v0x55556d2c0240_0;
    %cmp/e;
    %jmp/0xz  T_20.14, 4;
    %load/vec4 v0x55556d2c0180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.16, 4;
    %load/vec4 v0x55556d2c0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.18, 8;
    %load/vec4 v0x55556d2bfcc0_0;
    %load/vec4 v0x55556d2c0f80_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55556d2c0f80_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v0x55556d2c0f80_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x55556d2bfcc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55556d2c0f80_0, 0;
T_20.19 ;
T_20.16 ;
    %jmp T_20.15;
T_20.14 ;
    %load/vec4 v0x55556d2bfd80_0;
    %pad/u 32;
    %load/vec4 v0x55556d2c16b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_20.20, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55556d2c1020_0, 0;
    %jmp T_20.21;
T_20.20 ;
    %load/vec4 v0x55556d2bfd80_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55556d2bfd80_0, 0;
    %load/vec4 v0x55556d2c0180_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.22, 4;
    %load/vec4 v0x55556d2c0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.24, 8;
    %load/vec4 v0x55556d2c0f80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55556d2c0890_0, 0;
    %jmp T_20.25;
T_20.24 ;
    %load/vec4 v0x55556d2c0f80_0;
    %load/vec4 v0x55556d2c16b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55556d2c0890_0, 0;
T_20.25 ;
T_20.22 ;
T_20.21 ;
T_20.15 ;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x55556d2bffc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55556d2bffc0_0, 0;
T_20.13 ;
    %jmp T_20.6;
T_20.5 ;
    %load/vec4 v0x55556d2c0540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.26, 8;
    %load/vec4 v0x55556d2c0f80_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55556d2c16b0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x55556d2c16b0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x55556d2c0bd0_0, 0;
    %jmp T_20.27;
T_20.26 ;
    %load/vec4 v0x55556d2c0f80_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x55556d2c16b0_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x55556d2c0bd0_0, 0;
T_20.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2c0ca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2c0300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55556d2c0890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55556d2c1020_0, 0;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55556d27f5a0;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c7600_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55556d2c7600_0;
    %inv;
    %store/vec4 v0x55556d2c7600_0, 0, 1;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x55556d27f5a0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c76c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c7ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c8770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55556d2c80a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55556d2c7d30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c7970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55556d2c7780_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55556d2c76c0_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 123 "$display", "--- Starting AXI Wrapper Test (Shared BFM) ---" {0 0 0};
    %vpi_call/w 3 125 "$display", "Configuring Control Register..." {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55556d25e1e0_0, 0, 32;
    %pushi/vec4 1025, 0, 32;
    %store/vec4 v0x55556d25c430_0, 0, 32;
    %fork TD_tb_spi_master_axi.axi_write, S_0x55556d27e520;
    %join;
    %vpi_call/w 3 129 "$display", "Configuring CR1 Register..." {0 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x55556d25e1e0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55556d25c430_0, 0, 32;
    %fork TD_tb_spi_master_axi.axi_write, S_0x55556d27e520;
    %join;
    %vpi_call/w 3 132 "$display", "Selecting Slave 0..." {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55556d25e1e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55556d25c430_0, 0, 32;
    %fork TD_tb_spi_master_axi.axi_write, S_0x55556d27e520;
    %join;
    %vpi_call/w 3 135 "$display", "Writing Data to TX FIFO..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556d25e1e0_0, 0, 32;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x55556d25c430_0, 0, 32;
    %fork TD_tb_spi_master_axi.axi_write, S_0x55556d27e520;
    %join;
    %vpi_call/w 3 138 "$display", "Waiting for Interrupt..." {0 0 0};
T_22.0 ;
    %load/vec4 v0x55556d2c7b50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_22.1, 6;
    %wait E_0x55556d1dfc40;
    %jmp T_22.0;
T_22.1 ;
    %vpi_call/w 3 140 "$display", "Interrupt received!" {0 0 0};
    %vpi_call/w 3 142 "$display", "Reading Data from RX FIFO..." {0 0 0};
    %fork t_1, S_0x55556d280a10;
    %jmp t_0;
    .scope S_0x55556d280a10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55556d25da60_0, 0, 32;
    %fork TD_tb_spi_master_axi.axi_read, S_0x55556d281aa0;
    %join;
    %load/vec4 v0x55556d25df10_0;
    %store/vec4 v0x55556d25d740_0, 0, 32;
    %vpi_call/w 3 146 "$display", "Read Data: %h", v0x55556d25d740_0 {0 0 0};
    %load/vec4 v0x55556d25d740_0;
    %cmpi/e 3405691582, 0, 32;
    %jmp/0xz  T_22.2, 6;
    %vpi_call/w 3 148 "$display", "TEST PASS: Data matched" {0 0 0};
    %jmp T_22.3;
T_22.2 ;
    %vpi_call/w 3 150 "$display", "TEST FAIL: Data mismatch" {0 0 0};
    %vpi_call/w 3 151 "$fatal", 32'sb00000000000000000000000000000001, "Data mismatch in AXI test" {0 0 0};
T_22.3 ;
    %end;
    .scope S_0x55556d27f5a0;
t_0 %join;
    %vpi_call/w 3 155 "$display", "--- AXI Wrapper Test Complete ---" {0 0 0};
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/tb/tb_spi_master_axi.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/lib/verif/axi_bfm_tasks.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_axi.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv";
