// Seed: 661172584
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1 'h0 : 1] id_5;
  ;
endmodule
module module_1 #(
    parameter id_0  = 32'd0,
    parameter id_12 = 32'd38,
    parameter id_17 = 32'd71,
    parameter id_23 = 32'd49,
    parameter id_36 = 32'd89
) (
    output uwire _id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3
);
  logic [7:0]
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      _id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      _id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      _id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      _id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56;
  supply1 id_57 = id_49[1] != id_12, id_58;
  wire [1 : id_12] id_59;
  module_0 modCall_1 (
      id_59,
      id_57,
      id_58,
      id_59
  );
  logic [-1 : id_0] id_60;
  ;
  assign id_15[1] = 1;
  wire id_61;
endmodule
