// Seed: 2517967068
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    output wire id_2,
    input wire id_3,
    input wand id_4,
    output tri0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    output tri1 id_9,
    output tri id_10,
    input tri0 id_11,
    output supply1 id_12
);
  wire id_14;
  wire id_15;
  assign id_5 = 1;
  tri0 id_16 = 1;
endmodule
macromodule module_1 (
    output wire id_0,
    output supply1 id_1
    , id_7,
    input supply1 id_2,
    input uwire id_3,
    input uwire id_4,
    input tri id_5
);
  wire id_8;
  and (id_1, id_2, id_4, id_8);
  module_0(
      id_1, id_0, id_0, id_5, id_3, id_1, id_5, id_5, id_3, id_0, id_0, id_5, id_1
  );
endmodule
