#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20b23e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20b2570 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20a52d0 .functor NOT 1, L_0x20fe420, C4<0>, C4<0>, C4<0>;
L_0x20fe200 .functor XOR 2, L_0x20fe0a0, L_0x20fe160, C4<00>, C4<00>;
L_0x20fe310 .functor XOR 2, L_0x20fe200, L_0x20fe270, C4<00>, C4<00>;
v0x20fa1a0_0 .net *"_ivl_10", 1 0, L_0x20fe270;  1 drivers
v0x20fa2a0_0 .net *"_ivl_12", 1 0, L_0x20fe310;  1 drivers
v0x20fa380_0 .net *"_ivl_2", 1 0, L_0x20fd620;  1 drivers
v0x20fa440_0 .net *"_ivl_4", 1 0, L_0x20fe0a0;  1 drivers
v0x20fa520_0 .net *"_ivl_6", 1 0, L_0x20fe160;  1 drivers
v0x20fa650_0 .net *"_ivl_8", 1 0, L_0x20fe200;  1 drivers
v0x20fa730_0 .net "a", 0 0, v0x20f7940_0;  1 drivers
v0x20fa7d0_0 .net "b", 0 0, v0x20f79e0_0;  1 drivers
v0x20fa870_0 .net "c", 0 0, v0x20f7a80_0;  1 drivers
v0x20fa910_0 .var "clk", 0 0;
v0x20fa9b0_0 .net "d", 0 0, v0x20f7bc0_0;  1 drivers
v0x20faa50_0 .net "out_pos_dut", 0 0, L_0x20fde40;  1 drivers
v0x20faaf0_0 .net "out_pos_ref", 0 0, L_0x20fc130;  1 drivers
v0x20fab90_0 .net "out_sop_dut", 0 0, L_0x20fd1c0;  1 drivers
v0x20fac30_0 .net "out_sop_ref", 0 0, L_0x20d20f0;  1 drivers
v0x20facd0_0 .var/2u "stats1", 223 0;
v0x20fad70_0 .var/2u "strobe", 0 0;
v0x20faf20_0 .net "tb_match", 0 0, L_0x20fe420;  1 drivers
v0x20faff0_0 .net "tb_mismatch", 0 0, L_0x20a52d0;  1 drivers
v0x20fb090_0 .net "wavedrom_enable", 0 0, v0x20f7e90_0;  1 drivers
v0x20fb160_0 .net "wavedrom_title", 511 0, v0x20f7f30_0;  1 drivers
L_0x20fd620 .concat [ 1 1 0 0], L_0x20fc130, L_0x20d20f0;
L_0x20fe0a0 .concat [ 1 1 0 0], L_0x20fc130, L_0x20d20f0;
L_0x20fe160 .concat [ 1 1 0 0], L_0x20fde40, L_0x20fd1c0;
L_0x20fe270 .concat [ 1 1 0 0], L_0x20fc130, L_0x20d20f0;
L_0x20fe420 .cmp/eeq 2, L_0x20fd620, L_0x20fe310;
S_0x20b2700 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20b2570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20a56b0 .functor AND 1, v0x20f7a80_0, v0x20f7bc0_0, C4<1>, C4<1>;
L_0x20a5a90 .functor NOT 1, v0x20f7940_0, C4<0>, C4<0>, C4<0>;
L_0x20a5e70 .functor NOT 1, v0x20f79e0_0, C4<0>, C4<0>, C4<0>;
L_0x20a60f0 .functor AND 1, L_0x20a5a90, L_0x20a5e70, C4<1>, C4<1>;
L_0x20bd080 .functor AND 1, L_0x20a60f0, v0x20f7a80_0, C4<1>, C4<1>;
L_0x20d20f0 .functor OR 1, L_0x20a56b0, L_0x20bd080, C4<0>, C4<0>;
L_0x20fb5b0 .functor NOT 1, v0x20f79e0_0, C4<0>, C4<0>, C4<0>;
L_0x20fb620 .functor OR 1, L_0x20fb5b0, v0x20f7bc0_0, C4<0>, C4<0>;
L_0x20fb730 .functor AND 1, v0x20f7a80_0, L_0x20fb620, C4<1>, C4<1>;
L_0x20fb7f0 .functor NOT 1, v0x20f7940_0, C4<0>, C4<0>, C4<0>;
L_0x20fb8c0 .functor OR 1, L_0x20fb7f0, v0x20f79e0_0, C4<0>, C4<0>;
L_0x20fb930 .functor AND 1, L_0x20fb730, L_0x20fb8c0, C4<1>, C4<1>;
L_0x20fbab0 .functor NOT 1, v0x20f79e0_0, C4<0>, C4<0>, C4<0>;
L_0x20fbb20 .functor OR 1, L_0x20fbab0, v0x20f7bc0_0, C4<0>, C4<0>;
L_0x20fba40 .functor AND 1, v0x20f7a80_0, L_0x20fbb20, C4<1>, C4<1>;
L_0x20fbcb0 .functor NOT 1, v0x20f7940_0, C4<0>, C4<0>, C4<0>;
L_0x20fbdb0 .functor OR 1, L_0x20fbcb0, v0x20f7bc0_0, C4<0>, C4<0>;
L_0x20fbe70 .functor AND 1, L_0x20fba40, L_0x20fbdb0, C4<1>, C4<1>;
L_0x20fc020 .functor XNOR 1, L_0x20fb930, L_0x20fbe70, C4<0>, C4<0>;
v0x20a4c00_0 .net *"_ivl_0", 0 0, L_0x20a56b0;  1 drivers
v0x20a5000_0 .net *"_ivl_12", 0 0, L_0x20fb5b0;  1 drivers
v0x20a53e0_0 .net *"_ivl_14", 0 0, L_0x20fb620;  1 drivers
v0x20a57c0_0 .net *"_ivl_16", 0 0, L_0x20fb730;  1 drivers
v0x20a5ba0_0 .net *"_ivl_18", 0 0, L_0x20fb7f0;  1 drivers
v0x20a5f80_0 .net *"_ivl_2", 0 0, L_0x20a5a90;  1 drivers
v0x20a6200_0 .net *"_ivl_20", 0 0, L_0x20fb8c0;  1 drivers
v0x20f5eb0_0 .net *"_ivl_24", 0 0, L_0x20fbab0;  1 drivers
v0x20f5f90_0 .net *"_ivl_26", 0 0, L_0x20fbb20;  1 drivers
v0x20f6070_0 .net *"_ivl_28", 0 0, L_0x20fba40;  1 drivers
v0x20f6150_0 .net *"_ivl_30", 0 0, L_0x20fbcb0;  1 drivers
v0x20f6230_0 .net *"_ivl_32", 0 0, L_0x20fbdb0;  1 drivers
v0x20f6310_0 .net *"_ivl_36", 0 0, L_0x20fc020;  1 drivers
L_0x7fc1acf9e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20f63d0_0 .net *"_ivl_38", 0 0, L_0x7fc1acf9e018;  1 drivers
v0x20f64b0_0 .net *"_ivl_4", 0 0, L_0x20a5e70;  1 drivers
v0x20f6590_0 .net *"_ivl_6", 0 0, L_0x20a60f0;  1 drivers
v0x20f6670_0 .net *"_ivl_8", 0 0, L_0x20bd080;  1 drivers
v0x20f6750_0 .net "a", 0 0, v0x20f7940_0;  alias, 1 drivers
v0x20f6810_0 .net "b", 0 0, v0x20f79e0_0;  alias, 1 drivers
v0x20f68d0_0 .net "c", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f6990_0 .net "d", 0 0, v0x20f7bc0_0;  alias, 1 drivers
v0x20f6a50_0 .net "out_pos", 0 0, L_0x20fc130;  alias, 1 drivers
v0x20f6b10_0 .net "out_sop", 0 0, L_0x20d20f0;  alias, 1 drivers
v0x20f6bd0_0 .net "pos0", 0 0, L_0x20fb930;  1 drivers
v0x20f6c90_0 .net "pos1", 0 0, L_0x20fbe70;  1 drivers
L_0x20fc130 .functor MUXZ 1, L_0x7fc1acf9e018, L_0x20fb930, L_0x20fc020, C4<>;
S_0x20f6e10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20b2570;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20f7940_0 .var "a", 0 0;
v0x20f79e0_0 .var "b", 0 0;
v0x20f7a80_0 .var "c", 0 0;
v0x20f7b20_0 .net "clk", 0 0, v0x20fa910_0;  1 drivers
v0x20f7bc0_0 .var "d", 0 0;
v0x20f7cb0_0 .var/2u "fail", 0 0;
v0x20f7d50_0 .var/2u "fail1", 0 0;
v0x20f7df0_0 .net "tb_match", 0 0, L_0x20fe420;  alias, 1 drivers
v0x20f7e90_0 .var "wavedrom_enable", 0 0;
v0x20f7f30_0 .var "wavedrom_title", 511 0;
E_0x20b0d50/0 .event negedge, v0x20f7b20_0;
E_0x20b0d50/1 .event posedge, v0x20f7b20_0;
E_0x20b0d50 .event/or E_0x20b0d50/0, E_0x20b0d50/1;
S_0x20f7140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20f6e10;
 .timescale -12 -12;
v0x20f7380_0 .var/2s "i", 31 0;
E_0x20b0bf0 .event posedge, v0x20f7b20_0;
S_0x20f7480 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20f6e10;
 .timescale -12 -12;
v0x20f7680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20f7760 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20f6e10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20f8110 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20b2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20fc2e0 .functor NOT 1, v0x20f7940_0, C4<0>, C4<0>, C4<0>;
L_0x20fc370 .functor AND 1, L_0x20fc2e0, v0x20f79e0_0, C4<1>, C4<1>;
L_0x20fc560 .functor NOT 1, v0x20f7a80_0, C4<0>, C4<0>, C4<0>;
L_0x20fc6e0 .functor AND 1, L_0x20fc370, L_0x20fc560, C4<1>, C4<1>;
L_0x20fc820 .functor AND 1, L_0x20fc6e0, v0x20f7bc0_0, C4<1>, C4<1>;
L_0x20fc9f0 .functor AND 1, v0x20f7940_0, v0x20f79e0_0, C4<1>, C4<1>;
L_0x20fcbb0 .functor AND 1, L_0x20fc9f0, v0x20f7a80_0, C4<1>, C4<1>;
L_0x20fcc70 .functor NOT 1, v0x20f7bc0_0, C4<0>, C4<0>, C4<0>;
L_0x20fcd30 .functor AND 1, L_0x20fcbb0, L_0x20fcc70, C4<1>, C4<1>;
L_0x20fce40 .functor OR 1, L_0x20fc820, L_0x20fcd30, C4<0>, C4<0>;
L_0x20fcfb0 .functor AND 1, v0x20f7940_0, v0x20f79e0_0, C4<1>, C4<1>;
L_0x20fd020 .functor AND 1, L_0x20fcfb0, v0x20f7a80_0, C4<1>, C4<1>;
L_0x20fd100 .functor AND 1, L_0x20fd020, v0x20f7bc0_0, C4<1>, C4<1>;
L_0x20fd1c0 .functor OR 1, L_0x20fce40, L_0x20fd100, C4<0>, C4<0>;
L_0x20fd090 .functor NOT 1, v0x20f79e0_0, C4<0>, C4<0>, C4<0>;
L_0x20fd3a0 .functor OR 1, v0x20f7940_0, L_0x20fd090, C4<0>, C4<0>;
L_0x20fd4f0 .functor OR 1, L_0x20fd3a0, v0x20f7a80_0, C4<0>, C4<0>;
L_0x20fd5b0 .functor NOT 1, v0x20f79e0_0, C4<0>, C4<0>, C4<0>;
L_0x20fd6c0 .functor OR 1, v0x20f7940_0, L_0x20fd5b0, C4<0>, C4<0>;
L_0x20fd780 .functor NOT 1, v0x20f7bc0_0, C4<0>, C4<0>, C4<0>;
L_0x20fd8a0 .functor OR 1, L_0x20fd6c0, L_0x20fd780, C4<0>, C4<0>;
L_0x20fd9b0 .functor AND 1, L_0x20fd4f0, L_0x20fd8a0, C4<1>, C4<1>;
L_0x20fdb80 .functor NOT 1, v0x20f7940_0, C4<0>, C4<0>, C4<0>;
L_0x20fdbf0 .functor OR 1, L_0x20fdb80, v0x20f79e0_0, C4<0>, C4<0>;
L_0x20fdd80 .functor OR 1, L_0x20fdbf0, v0x20f7bc0_0, C4<0>, C4<0>;
L_0x20fde40 .functor AND 1, L_0x20fd9b0, L_0x20fdd80, C4<1>, C4<1>;
v0x20f82d0_0 .net *"_ivl_0", 0 0, L_0x20fc2e0;  1 drivers
v0x20f83b0_0 .net *"_ivl_10", 0 0, L_0x20fc9f0;  1 drivers
v0x20f8490_0 .net *"_ivl_12", 0 0, L_0x20fcbb0;  1 drivers
v0x20f8580_0 .net *"_ivl_14", 0 0, L_0x20fcc70;  1 drivers
v0x20f8660_0 .net *"_ivl_16", 0 0, L_0x20fcd30;  1 drivers
v0x20f8790_0 .net *"_ivl_18", 0 0, L_0x20fce40;  1 drivers
v0x20f8870_0 .net *"_ivl_2", 0 0, L_0x20fc370;  1 drivers
v0x20f8950_0 .net *"_ivl_20", 0 0, L_0x20fcfb0;  1 drivers
v0x20f8a30_0 .net *"_ivl_22", 0 0, L_0x20fd020;  1 drivers
v0x20f8ba0_0 .net *"_ivl_24", 0 0, L_0x20fd100;  1 drivers
v0x20f8c80_0 .net *"_ivl_28", 0 0, L_0x20fd090;  1 drivers
v0x20f8d60_0 .net *"_ivl_30", 0 0, L_0x20fd3a0;  1 drivers
v0x20f8e40_0 .net *"_ivl_32", 0 0, L_0x20fd4f0;  1 drivers
v0x20f8f20_0 .net *"_ivl_34", 0 0, L_0x20fd5b0;  1 drivers
v0x20f9000_0 .net *"_ivl_36", 0 0, L_0x20fd6c0;  1 drivers
v0x20f90e0_0 .net *"_ivl_38", 0 0, L_0x20fd780;  1 drivers
v0x20f91c0_0 .net *"_ivl_4", 0 0, L_0x20fc560;  1 drivers
v0x20f93b0_0 .net *"_ivl_40", 0 0, L_0x20fd8a0;  1 drivers
v0x20f9490_0 .net *"_ivl_42", 0 0, L_0x20fd9b0;  1 drivers
v0x20f9570_0 .net *"_ivl_44", 0 0, L_0x20fdb80;  1 drivers
v0x20f9650_0 .net *"_ivl_46", 0 0, L_0x20fdbf0;  1 drivers
v0x20f9730_0 .net *"_ivl_48", 0 0, L_0x20fdd80;  1 drivers
v0x20f9810_0 .net *"_ivl_6", 0 0, L_0x20fc6e0;  1 drivers
v0x20f98f0_0 .net *"_ivl_8", 0 0, L_0x20fc820;  1 drivers
v0x20f99d0_0 .net "a", 0 0, v0x20f7940_0;  alias, 1 drivers
v0x20f9a70_0 .net "b", 0 0, v0x20f79e0_0;  alias, 1 drivers
v0x20f9b60_0 .net "c", 0 0, v0x20f7a80_0;  alias, 1 drivers
v0x20f9c50_0 .net "d", 0 0, v0x20f7bc0_0;  alias, 1 drivers
v0x20f9d40_0 .net "out_pos", 0 0, L_0x20fde40;  alias, 1 drivers
v0x20f9e00_0 .net "out_sop", 0 0, L_0x20fd1c0;  alias, 1 drivers
S_0x20f9f80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20b2570;
 .timescale -12 -12;
E_0x209a9f0 .event anyedge, v0x20fad70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20fad70_0;
    %nor/r;
    %assign/vec4 v0x20fad70_0, 0;
    %wait E_0x209a9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20f6e10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f7cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20f7d50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20f6e10;
T_4 ;
    %wait E_0x20b0d50;
    %load/vec4 v0x20f7df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20f7cb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20f6e10;
T_5 ;
    %wait E_0x20b0bf0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %wait E_0x20b0bf0;
    %load/vec4 v0x20f7cb0_0;
    %store/vec4 v0x20f7d50_0, 0, 1;
    %fork t_1, S_0x20f7140;
    %jmp t_0;
    .scope S_0x20f7140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20f7380_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20f7380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20b0bf0;
    %load/vec4 v0x20f7380_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20f7380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20f7380_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20f6e10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20b0d50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20f7bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f7a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20f79e0_0, 0;
    %assign/vec4 v0x20f7940_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20f7cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20f7d50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20b2570;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fa910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20fad70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20b2570;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20fa910_0;
    %inv;
    %store/vec4 v0x20fa910_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20b2570;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20f7b20_0, v0x20faff0_0, v0x20fa730_0, v0x20fa7d0_0, v0x20fa870_0, v0x20fa9b0_0, v0x20fac30_0, v0x20fab90_0, v0x20faaf0_0, v0x20faa50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20b2570;
T_9 ;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20b2570;
T_10 ;
    %wait E_0x20b0d50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20facd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20facd0_0, 4, 32;
    %load/vec4 v0x20faf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20facd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20facd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20facd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20fac30_0;
    %load/vec4 v0x20fac30_0;
    %load/vec4 v0x20fab90_0;
    %xor;
    %load/vec4 v0x20fac30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20facd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20facd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20faaf0_0;
    %load/vec4 v0x20faaf0_0;
    %load/vec4 v0x20faa50_0;
    %xor;
    %load/vec4 v0x20faaf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20facd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20facd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20facd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter0/response0/top_module.sv";
