// Seed: 509068474
module module_0;
  wire id_1;
  assign id_2 = {-1};
  wire id_3, id_4, id_5, id_6;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1,
    input logic id_2,
    input wire id_3
);
  module_0 modCall_1 ();
  assign id_1 = id_2;
  always @(id_2 + -1) begin : LABEL_0
    id_1 = -1'b0;
    @(1'h0) id_1 <= -1;
  end
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4
);
  assign id_6 = id_4;
  assign id_7 = -1;
  wire id_8, id_9;
  wire id_10;
  assign id_7 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
