---
title: "[ğŸ€ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš© 4]"
excerpt: "Instructions: Language of the Computer"

categories:
  - ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„
tags:
  - [ìˆ˜ì—…]

permalink: /categories10/computer_architecture4/

use_math: true
toc: true
toc_sticky: true

date: 2023-04-14
last_modified_at: 2023-04-14
---

# ì»´í“¨í„°êµ¬ì¡°ì„¤ê³„ ë° ì‘ìš©

ìˆ˜ì—…ì„ ë“£ê³  ì •ë¦¬í•œ í˜ì´ì§€ ì…ë‹ˆë‹¤.

---

ì»´í“¨í„°ëŠ” instructionì— ë”°ë¼ ëª…ë ¹ì„ ìˆ˜í–‰í•˜ëŠ”ë°, instruction formatì€ ë‹¤ìŒê³¼ ê°™ì´ ìˆìŠµë‹ˆë‹¤. ëª©ì ì— ë”°ë¼ instruction formatì„ ë‹¤ë¥´ê²Œ ìƒì„±í•©ë‹ˆë‹¤.

R-format/S-format/I-format

<p align="center"><img src="../../assets/images/041419.jpg" width="600px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

computerì˜ instructionì— ëŒ€í•œ datapathëŠ” ìœ„ì™€ ê°™ìŠµë‹ˆë‹¤. ê·¸ëŸ¼ [(1) RISC-V](#ì¶”ê°€ì„¤ëª…)ì—ì„œì˜ formatì„ ì•Œì•„ë³´ê² ìŠµë‹ˆë‹¤.

---

#### RISC-V format

|Name|||Field||||Comments|
|---|---|---|
|<mark style='background-color: #fff5b1'>(Field Size)|<mark style='background-color: #fff5b1'>7 bits|<mark style='background-color: #fff5b1'>5 bits|<mark style='background-color: #fff5b1'>5 bits|<mark style='background-color: #fff5b1'>3 bits|<mark style='background-color: #fff5b1'>5 bits|<mark style='background-color: #fff5b1'>7 bits</mark>|
|R-type|funct7|rs2|rs1|funct3|rd|opcode|Arithmetic instruction format|
|I-type|immediate[11:0]||rs1|funct3|rd|opcode|Loads&immediate arithmetic|
|S-type|immed[11:5]|rs2|rs1|funct3|immed[4:0]|opcode|Stores|
|SB-type|immed[12,10:5]|rs2|rs1|funct3|immed[4:1,11]|opcode|Conditional branch format|
|UJ-type||immediate[20,10:1,11,19:12]|||rd|opcode|Unconditional jump format|
|U-type||immediate[31:12]|||rd|opcode|Upper immediate format|

---

#### Insturction Set

RISC : Reduced Instruction Set Architecture
- HW ê°„ë‹¨í•´ì§‘ë‹ˆë‹¤.
- ìš”ì¦˜ ë§ì´ ì“°ì…ë‹ˆë‹¤.

CISC : Complex Instruction Set Architecture

-> many modern computers have simple instruction sets.

RISC-V Foundationì—ì„œ ê´€ë¦¬í•˜ê³  ìˆìŠµë‹ˆë‹¤.
- [riscv.org](https://riscv.org/)

binary numberë¡œ encodingë˜ì–´ ìˆìŠµë‹ˆë‹¤. machine codeë¼ê³ ë„ ë¶ˆë¦½ë‹ˆë‹¤.

32-bit instruction wordsë¡œ Encodingë˜ì–´ ìˆìŠµë‹ˆë‹¤.

Regularity(ê°„ë‹¨í•œ ê²ƒì´ ì¤‘ìš”í•´ì„œ ê·œìœ¨ì´ ì¤‘ìš”í•©ë‹ˆë‹¤.)

---

#### Arithmetic

ìˆœì°¨ì ìœ¼ë¡œ ì—°ì‚°ì„ ì§„í–‰í•©ë‹ˆë‹¤.

**ì˜ˆ)**

C code:
```c
f = (g+h)-(i+j);
```

Compiledëœ RISC-V code:
```
add t0, g, h // temp t0 = g + h
add t1, i, j // temp t1 = i + j
sub f, t0, t1 // f = t0 - t1
```

---

#### RISC-V Registers

<p align="center"><img src="../../assets/images/041701.jpg" width="400px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

##### Register Operand Example

C code:
```c
f = (g+h) - (i+j);
```
- f, ..., j in x19, x20, ..., x23

Compiledëœ RISC-V code:
```
add x5, x20, x21
add x6, x22, x23
sub x19, x5, x6
```

---

#### Memory Operands

- Main memory used for composite data
  - Arrays, structures, dynamic data

- ì—°ì‚° ì§„í–‰í•˜ë ¤ë©´
  - Memoryì—ì„œ registerë¡œ Load
  - Registerì—ì„œ memoryë¡œ store

- RISC-V : Little Endian
  - Little Endian 0111 => LSBê°€ ë§ˆì§€ë§‰ bitì—
  - Big Endian 1110 => LSBê°€ ì²«ë²ˆì§¸ bitì—

---

##### Memory Operand Example

C code:
```c
A[12] = h + A[8];
```
- h in x21, base address of A in x22

Compiled RISV-C code:
```
ld x9, 64(x22)
add x9, x21, x9
sd x9, 96(x22)
```

<p align="center"><img src="../../assets/images/041702.jpg" width="400px" height="400px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>


Registerì•ˆì— ê°’ìœ¼ë¡œ Base addressë¥¼ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤. 

---

#### Registers vs. Memory 

- Registerê°€ Memoryë¥¼ accessí•˜ëŠ” ê²ƒë³´ë‹¤ ë¹ ë¦…ë‹ˆë‹¤.
- Memory dataëŠ” loadì™€ storeë¥¼ ë™ë°˜í•˜ê¸° ë•Œë¬¸ì— instructionì´ ë” ë§ì´ í•„ìš”í•©ë‹ˆë‹¤.
- CompilerëŠ” registerë¥¼ ê°€ëŠ¥í•œ ë§ì´ ì‚¬ìš©í•´ì•¼í•©ë‹ˆë‹¤. 
  - ì¦‰ Register ìµœì í™”ê°€ ì¤‘ìš”í•©ë‹ˆë‹¤.

---

#### Immediate Operands

- Constant data specified in an instruction
  - addi x22, x22, 4
  - memory accessê°€ ì—†ê¸° ë•Œë¬¸ì— ì†ë„ í–¥ìƒë©ë‹ˆë‹¤.

- ë§ì´ ë‚˜ì˜¤ëŠ” caseì—ì„œ ë¹¨ë¼ì§‘ë‹ˆë‹¤. load instructionì´ í•„ìš” ì—†ê¸° ë•Œë¬¸ì…ë‹ˆë‹¤. 

---

#### RISC-V R-format Instructions

|funct7|rs2|rs1|funct3|rd|opcode|
|7bits|5bits|5bits|3bits|5bits|7bits|

- Instruction fields
  - opcode: operation code
  - rd: destination register number
  - funct3: 3-bit function code (additional opcode)
  - rs1: the first source register number
  - rs2: the second source register number
  - funct7: 7-bit function code (additional opcode)

---

##### R-format Example

add x9, x20, x21

|0|21|20|0|9|51|
|0000000|10101|10100|000|01001|0110011|

- 0000 0001 0101 1010 0000 0100 1011 0011 = 015A04B3

---

#### RISC-V I-format Instructions

|immediate|rs1|funct3|rd|opcode|
|12bits|5bits|3bits|5bits|7bits|

- register í•œ ê°œë¥¼ immediateë¡œ ëŒ€ì²´í•¨
  - rs1: source or base address register number
  - immediate: constant operand, or offset added to base address
    - 2s-complement, sign extended

--- 

#### RISC-V S-format Instructions

|imm[11:5]|rs2|rs1|funct3|imm[4:0]|opcode|
|7bits|5bits|5bits|3bits|5bits|7bits|

- Different immediate format for store instructions
  - rs1: base address register number
  - rs2: source operand register number
  - immediate: offset added to base address
    - Split so that rs1 and rs2 fields always in the same place


---

#### Shift Operations

|funct6|immed|rs1|funct3|rd|opcode|
|6bits|6bits|5bits|3bits|5bits|7bits|

- immed: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - slli by i bits multiplies by $2^i$
- Shift right logical
  - Shift right and fill with 0 bits
  - srli by i bits divides by $2^i$ (unsigned only)

---

#### And Operations

- Useful to mask bits in a word
  - Select some bits, clear others to 0

```
and x9, x10, x11
```

<p align="center"><img src="../../assets/images/041703.jpg" width="600px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Or Operations

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

```
or x9, x10, x11
```

<p align="center"><img src="../../assets/images/041704.jpg" width="600px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Xor Operations

- Differencing operation
  - Set some bits to 1, leave others unchanged

```
xor x9, x10, x12 // Not operation
```

<p align="center"><img src="../../assets/images/041705.jpg" width="600px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

#### Conditional Operations

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially 

- beq rs1, rs2, l1
  - if (rs1 == rs2) branch to instruction labeled l1

- bne rs1, rs2, l1
  - if (rs1 != rs2) branch to instruction labeled l1

---

#### Compiling If Statements

C code:
```c
if (i==j) f=g+h;
else f = g-h;
```
- f, g, ... in x19, x20, ...

Compiledëœ RISC-V code:
```
      bne x22, x23, else
      add x19, x20, x21
      beq x0, x0, Exit // unconditional 
Else: sub x10, x20, x21 
Exit: ...
```

---

#### Compiling Loop Statements

C code:
```c
while (save[i]==k) i += 1;
```
- i in x22, k in x24, address of save in x25

Compiledëœ RISC-V code:
```
Loop: slli x10, x22, 3
      add  x10, x10, x25
      ld   x9,  0(x10)
      bne  x9,  x24, Exit
      addi x22, x22, 1
      beq  x0,  x0, Loop
Exit: ... 
```

8 byte memoryì´ê¸° ë•Œë¬¸ì— x25 + 8ië¡œ í•´ì•¼í•©ë‹ˆë‹¤. ë”°ë¼ì„œ ië¥¼ 3-bit left shiftì‹œì¼œì£¼ê³  ì´ë¥¼ x25ì— ë”í•´ì„œ x10ì— ì €ì¥í•©ë‹ˆë‹¤. 

---

#### More Conditional Operations

- blt rs1, rs2, l1
  - if (rs1<rs2) branch to instruction labeled l1

- bge rs1, rs2, l1
  - if (rs1>=rs2) branch to instruction labeled l1

- Example
  - if (a>b) a+=1;
  - a in x22, b in x23
    - bge x23, x22, Exit //branch if b>=a
    - addi x22, x22, 1

---

#### Branch Addressing

- Branch instructions specify 
  - opcode, two registers, target address

- Most branch targets are near branch
  - Forward or backward

- SB format

|imm[12]|imm[10:5]|rs2|rs1|funct3|imm[4:1]|imm[11]|opcode|

- PC-relative addressing
  - Target address = PC + immediate  2 
  - x 2ì¸ ì´ìœ ëŠ” í˜¸í™˜ì„±ì„ ìœ„í•´ì„œ í•©ë‹ˆë‹¤.
  - RISC-V half word ë‹¨ìœ„ì—ë„ ëŒ€ì‘í•  ìˆ˜ ìˆê²Œ ë” x2ë¥¼ í•©ë‹ˆë‹¤.

---

#### Base, Offsetì„ ë‘ëŠ” ì´ìœ 

- Base register 64bitì¸ë° ì´ê²ƒì„ addressë¡œ ì“°ë©´ $2^64$ë§Œí¼ì˜ addressë¥¼ í‘œí˜„í•  ìˆ˜ ìˆê²Œ ë˜ê¸° ë•Œë¬¸ì— baseì™€ offsetì„ ì‚¬ìš©í•©ë‹ˆë‹¤.

---

#### Fallacies (ì˜¤í•´)

- Powerful instruction => higher performance
  - Fewer instructions required
  - But complex instructions are hard to implement
    - May slow down all instructions, including simple onew
  - Compilers are good at making fast code from simple instructions

- Use assembly code for high performance
  - But modern compilers are better at dealing with modern processors
  - More lines of code => more errors and less productivity 

- Backward compatibility => instruction set doesn't change
  - But they do accrete more instructions
  - instruction ê°œìˆ˜ê°€ ë…„ë§ˆë‹¤ ì ì°¨ ëŠ˜ì–´ë‚˜ê³  ìˆìŒ

---

### í€´ì¦ˆ

1) í”„ë¡œì„¸ì„œì—ì„œ ë” powerfulí•œ (complexí•œ) instructionì„ ì œê³µí• ìˆ˜ë¡, í”„ë¡œê·¸ë¨ì— í•„ìš”í•œ instruction ìˆ˜ê°€ ê°ì†Œí•˜ë¯€ë¡œ ì—°ì‚° ì„±ëŠ¥ì´ ë” í–¥ìƒëœë‹¤. <font color="red">X, instructionì´ ê°ì†Œëœë‹¤ê³  ì—°ì‚° ì„±ëŠ¥ì´ í–¥ìƒë˜ëŠ” ê²ƒì€ ì•„ë‹˜, instruction cycleì´ ì¤‘ìš”í•¨</font>

2) RISC-Vì˜ branch instruction (SB format)ì—ì„œ immediate ì£¼ì†Œê°’ì˜ 0ë²ˆì§¸ bit (imm[0])ì„ ì‚¬ìš©í•˜ì§€ ì•ŠëŠ” ì´ìœ ëŠ” branch í•  ìˆ˜ ìˆëŠ” rangeë¥¼ ëŠ˜ë¦¬ê¸° ìœ„í•´ì„œì´ë‹¤. <font color="red">O, bit í•˜ë‚˜ë¥¼ ë¹¼ì„œ x2ë¥¼ í•¨</font>

3) ì•„ë˜ì˜ instructionë“¤ì— ëŒ€í•´ ê°ê°ì˜ ë¹„ì–´ìˆëŠ” í•­ëª©ì— ë“¤ì–´ê°ˆ binary ê°’ì„ ì±„ìš°ì‹œì˜¤. 

<p align="center"><img src="../../assets/images/041706.jpg" width="600px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

4) ì•„ë˜ ì½”ë“œê°€ ìˆ˜í–‰ëœ í›„ ì˜¤ë¥¸ìª½ registerì™€ memoryì˜ ê° ê³µê°„ì—ì„œ ìµœì¢…ì ìœ¼ë¡œ ë³€í™”ëœ ê°’ì„ í‘œì‹œí•˜ì‹œì˜¤.

(1) sub x5, x20, x21
    add x24, x22, x5

(2) ld x6, 16(x23)
    add x6, x19, x6
    sd x6, 32(x23)

(3) addi x18, x18, 4

<p align="center"><img src="../../assets/images/041707.jpg" width="600px" height="600px" title="OP code ì˜ˆì‹œ" alt="OP code" ><img></p>

---

### ì¶”ê°€ì„¤ëª… 
