Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/spi_slave_5.v" into library work
Parsing module <spi_slave_5>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_tx_7.v" into library work
Parsing module <serial_tx_7>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_tx_7.v" Line 14. parameter declaration becomes local in serial_tx_7 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_rx_6.v" into library work
Parsing module <serial_rx_6>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_rx_6.v" Line 12. parameter declaration becomes local in serial_rx_6 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/hello_world_rom_8.v" into library work
Parsing module <hello_world_rom_8>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/cclk_detector_4.v" into library work
Parsing module <cclk_detector_4>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/cclk_detector_4.v" Line 10. parameter declaration becomes local in cclk_detector_4 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/helloPrinter_3.v" into library work
Parsing module <helloPrinter_3>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/clk_div_1.v" into library work
Parsing module <clk_div_1>.
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/avr_interface_2.v" into library work
Parsing module <avr_interface_2>.
INFO:HDLCompiler:693 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/avr_interface_2.v" Line 80. parameter declaration becomes local in avr_interface_2 with formal parameter declaration list
Analyzing Verilog file "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <clk_div_1>.
WARNING:HDLCompiler:413 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/clk_div_1.v" Line 34: Result of 6-bit expression is truncated to fit in 5-bit target.

Elaborating module <avr_interface_2>.

Elaborating module <cclk_detector_4(CLK_RATE=50000000)>.

Elaborating module <spi_slave_5>.

Elaborating module <serial_rx_6(CLK_PER_BIT=100)>.

Elaborating module <serial_tx_7(CLK_PER_BIT=100)>.

Elaborating module <helloPrinter_3>.

Elaborating module <hello_world_rom_8>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <pdm_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" line 47: Output port <sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" line 47: Output port <sample_channel> of the instance <avr_interface> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/mojo_top_0.v" line 47: Output port <new_sample> of the instance <avr_interface> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <mojo_top_0> synthesized.

Synthesizing Unit <clk_div_1>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/clk_div_1.v".
        WIDTH = 5
        N = 9
    Found 5-bit register for signal <r_reg>.
    Found 1-bit register for signal <clk_track>.
    Found 5-bit adder for signal <r_nxt> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div_1> synthesized.

Synthesizing Unit <avr_interface_2>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/avr_interface_2.v".
        CLK_RATE = 50000000
        SERIAL_BAUD_RATE = 500000
    Found 10-bit register for signal <sample_q>.
    Found 1-bit register for signal <new_sample_q>.
    Found 4-bit register for signal <block_q>.
    Found 1-bit register for signal <busy_q>.
    Found 4-bit register for signal <sample_channel_q>.
    Found 1-bit register for signal <byte_ct_q>.
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 106
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 106
    Found 1-bit tristate buffer for signal <spi_miso> created at line 107
    Found 1-bit tristate buffer for signal <tx> created at line 108
    Summary:
	inferred  21 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <avr_interface_2> synthesized.

Synthesizing Unit <cclk_detector_4>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/cclk_detector_4.v".
        CLK_RATE = 50000000
    Found 1-bit register for signal <ready_q>.
    Found 10-bit register for signal <ctr_q>.
    Found 10-bit adder for signal <ctr_q[9]_GND_10_o_add_2_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
Unit <cclk_detector_4> synthesized.

Synthesizing Unit <spi_slave_5>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/spi_slave_5.v".
    Found 3-bit register for signal <bit_ct_q>.
    Found 8-bit register for signal <dout_q>.
    Found 1-bit register for signal <miso_q>.
    Found 1-bit register for signal <sck_q>.
    Found 1-bit register for signal <mosi_q>.
    Found 1-bit register for signal <ss_q>.
    Found 8-bit register for signal <data_q>.
    Found 1-bit register for signal <sck_old_q>.
    Found 1-bit register for signal <done_q>.
    Found 3-bit adder for signal <bit_ct_q[2]_GND_11_o_add_1_OUT> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <spi_slave_5> synthesized.

Synthesizing Unit <serial_rx_6>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_rx_6.v".
        CLK_PER_BIT = 100
    Found 3-bit register for signal <bit_ctr_q>.
    Found 1-bit register for signal <new_data_q>.
    Found 2-bit register for signal <state_q>.
    Found 1-bit register for signal <rx_q>.
    Found 8-bit register for signal <data_q>.
    Found 7-bit register for signal <ctr_q>.
    Found finite state machine <FSM_0> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <ctr_q[6]_GND_12_o_add_7_OUT> created at line 54.
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_12_o_add_9_OUT> created at line 57.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_rx_6> synthesized.

Synthesizing Unit <serial_tx_7>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/serial_tx_7.v".
        CLK_PER_BIT = 100
    Found 1-bit register for signal <tx_q>.
    Found 1-bit register for signal <block_q>.
    Found 8-bit register for signal <data_q>.
    Found 3-bit register for signal <bit_ctr_q>.
    Found 7-bit register for signal <ctr_q>.
    Found 1-bit register for signal <busy_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_1> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <bit_ctr_q[2]_GND_13_o_add_13_OUT> created at line 73.
    Found 7-bit adder for signal <ctr_q[6]_GND_13_o_add_19_OUT> created at line 82.
    Found 1-bit 8-to-1 multiplexer for signal <bit_ctr_q[2]_data_q[7]_Mux_10_o> created at line 69.
    Found 7-bit 4-to-1 multiplexer for signal <ctr_d> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serial_tx_7> synthesized.

Synthesizing Unit <helloPrinter_3>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/helloPrinter_3.v".
    Found 6-bit register for signal <addr_q>.
    Found 2-bit register for signal <state_q>.
    Found finite state machine <FSM_2> for signal <state_q>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 10                                             |
    | Inputs             | 7                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <addr_q[5]_GND_20_o_add_16_OUT> created at line 69.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   6 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <helloPrinter_3> synthesized.

Synthesizing Unit <hello_world_rom_8>.
    Related source file is "/home/parallels/git_repos/ss18_talk_to_two/mojo/mems/work/planAhead/mems/mems.srcs/sources_1/imports/verilog/hello_world_rom_8.v".
    Found 8-bit register for signal <data_q>.
    Found 32x8-bit Read Only RAM for signal <addr[4]_X_21_o_wide_mux_20_OUT>
    Found 6-bit comparator greater for signal <GND_21_o_addr[5]_LessThan_20_o> created at line 33
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <hello_world_rom_8> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 8
 10-bit adder                                          : 1
 3-bit adder                                           : 3
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 2
# Registers                                            : 32
 1-bit register                                        : 16
 10-bit register                                       : 2
 3-bit register                                        : 3
 4-bit register                                        : 2
 5-bit register                                        : 1
 6-bit register                                        : 1
 7-bit register                                        : 2
 8-bit register                                        : 5
# Comparators                                          : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 20
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <cclk_detector_4>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <cclk_detector_4> synthesized (advanced).

Synthesizing (advanced) Unit <helloPrinter_3>.
The following registers are absorbed into counter <addr_q>: 1 register on signal <addr_q>.
Unit <helloPrinter_3> synthesized (advanced).

Synthesizing (advanced) Unit <hello_world_rom_8>.
INFO:Xst:3231 - The small RAM <Mram_addr[4]_X_21_o_wide_mux_20_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addr<4:0>>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hello_world_rom_8> synthesized (advanced).

Synthesizing (advanced) Unit <serial_rx_6>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_rx_6> synthesized (advanced).

Synthesizing (advanced) Unit <serial_tx_7>.
The following registers are absorbed into counter <bit_ctr_q>: 1 register on signal <bit_ctr_q>.
Unit <serial_tx_7> synthesized (advanced).

Synthesizing (advanced) Unit <spi_slave_5>.
The following registers are absorbed into counter <bit_ct_q>: 1 register on signal <bit_ct_q>.
Unit <spi_slave_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 32x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 1
 7-bit adder                                           : 2
# Counters                                             : 5
 10-bit up counter                                     : 1
 3-bit up counter                                      : 3
 6-bit up counter                                      : 1
# Registers                                            : 93
 Flip-Flops                                            : 93
# Comparators                                          : 1
 6-bit comparator greater                              : 1
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 5
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 6
 7-bit 4-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_tx/FSM_1> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <avr_interface/serial_rx/FSM_0> on signal <state_q[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <helloPrinter/FSM_2> on signal <state_q[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <data_q_7> (without init value) has a constant value of 0 in block <hello_world_rom_8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/sample_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/new_sample_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/byte_ct_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/sample_channel_q_0> of sequential type is unconnected in block <mojo_top_0>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <clk_div_1> ...

Optimizing unit <serial_tx_7> ...

Optimizing unit <spi_slave_5> ...

Optimizing unit <serial_rx_6> ...

Optimizing unit <helloPrinter_3> ...

Optimizing unit <hello_world_rom_8> ...
WARNING:Xst:1710 - FF/Latch <avr_interface/serial_tx/data_q_7> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_5> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_2> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_1> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/dout_q_0> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <avr_interface/spi_slave/done_q> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:1710 - FF/Latch <clk_div/r_reg_4> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 2.

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 3-bit shift register for signal <avr_interface/block_q_2>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 168
#      GND                         : 4
#      INV                         : 4
#      LUT1                        : 9
#      LUT2                        : 11
#      LUT3                        : 14
#      LUT4                        : 26
#      LUT5                        : 21
#      LUT6                        : 53
#      MUXCY                       : 9
#      MUXF7                       : 4
#      VCC                         : 3
#      XORCY                       : 10
# FlipFlops/Latches                : 94
#      FD                          : 27
#      FDC                         : 5
#      FDE                         : 16
#      FDR                         : 10
#      FDRE                        : 26
#      FDS                         : 2
#      FDSE                        : 8
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 7
#      OBUF                        : 9
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              94  out of  11440     0%  
 Number of Slice LUTs:                  139  out of   5720     2%  
    Number used as Logic:               138  out of   5720     2%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    162
   Number with an unused Flip Flop:      68  out of    162    41%  
   Number with an unused LUT:            23  out of    162    14%  
   Number of fully used LUT-FF pairs:    71  out of    162    43%  
   Number of unique control sets:        19

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  23  out of    102    22%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 95    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.558ns (Maximum Frequency: 219.394MHz)
   Minimum input arrival time before clock: 3.918ns
   Maximum output required time after clock: 5.790ns
   Maximum combinational path delay: 6.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.558ns (frequency: 219.394MHz)
  Total number of paths / destination ports: 1002 / 173
-------------------------------------------------------------------------
Delay:               4.558ns (Levels of Logic = 2)
  Source:            avr_interface/serial_rx/ctr_q_3 (FF)
  Destination:       avr_interface/serial_rx/data_q_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: avr_interface/serial_rx/ctr_q_3 to avr_interface/serial_rx/data_q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.525   1.172  ctr_q_3 (ctr_q_3)
     LUT4:I1->O           14   0.235   1.127  GND_12_o_GND_12_o_equal_5_o<6>11 (GND_12_o_GND_12_o_equal_5_o<6>1)
     LUT6:I5->O            8   0.254   0.943  _n0093_inv11 (_n0093_inv1)
     FDE:CE                    0.302          data_q_0
    ----------------------------------------
    Total                      4.558ns (1.316ns logic, 3.242ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 23
-------------------------------------------------------------------------
Offset:              3.918ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       avr_interface/cclk_detector/ctr_q_9 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to avr_interface/cclk_detector/ctr_q_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.874  rst_n_IBUF (rst_n_IBUF)
     begin scope: 'avr_interface:rst_n_IBUF'
     begin scope: 'avr_interface/cclk_detector:rst_n_IBUF'
     LUT2:I0->O           10   0.250   1.007  Mcount_ctr_q_val1 (Mcount_ctr_q_val)
     FDRE:R                    0.459          ctr_q_0
    ----------------------------------------
    Total                      3.918ns (2.037ns logic, 1.881ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 7
-------------------------------------------------------------------------
Offset:              5.790ns (Levels of Logic = 3)
  Source:            avr_interface/cclk_detector/ready_q (FF)
  Destination:       spi_channel<3> (PAD)
  Source Clock:      clk rising

  Data Path: avr_interface/cclk_detector/ready_q to spi_channel<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.525   0.765  ready_q (ready_q)
     end scope: 'avr_interface/cclk_detector:ready'
     INV:I->O             22   0.255   1.333  n_rdy1_INV_0 (n_rdy)
     end scope: 'avr_interface:n_rdy'
     OBUFT:T->O                2.912          spi_channel_3_OBUFT (spi_channel<3>)
    ----------------------------------------
    Total                      5.790ns (3.692ns logic, 2.098ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               6.005ns (Levels of Logic = 4)
  Source:            spi_ss (PAD)
  Destination:       spi_miso (PAD)

  Data Path: spi_ss to spi_miso
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  spi_ss_IBUF (spi_ss_IBUF)
     begin scope: 'avr_interface:spi_ss'
     LUT2:I0->O            1   0.250   0.681  ready_spi_ss_AND_3_o_inv1 (ready_spi_ss_AND_3_o_inv)
     end scope: 'avr_interface:ready_spi_ss_AND_3_o_inv'
     OBUFT:T->O                2.912          spi_miso_OBUFT (spi_miso)
    ----------------------------------------
    Total                      6.005ns (4.490ns logic, 1.515ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.558|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 4.88 secs
 
--> 


Total memory usage is 388676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    4 (   0 filtered)

