Classic Timing Analyzer report for IT
Wed Dec 09 11:50:35 2015
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clock'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.939 ns                         ; programEn                                                                                              ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.849 ns                         ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Output[5]                                                                                              ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.502 ns                        ; AddrSel[0]                                                                                             ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 140.19 MHz ( period = 7.133 ns ) ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                        ;                                                                                                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 140.19 MHz ( period = 7.133 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.817 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 140.83 MHz ( period = 7.101 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.791 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 141.54 MHz ( period = 7.065 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.749 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 142.67 MHz ( period = 7.009 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.699 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 143.16 MHz ( period = 6.985 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.669 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 144.26 MHz ( period = 6.932 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 146.63 MHz ( period = 6.820 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 151.56 MHz ( period = 6.598 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 203.00 MHz ( period = 4.926 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[6]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.611 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 203.83 MHz ( period = 4.906 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.597 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; 204.75 MHz ( period = 4.884 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[7]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.517 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.517 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.517 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.517 ns                ;
; N/A                                     ; 207.21 MHz ( period = 4.826 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.517 ns                ;
; N/A                                     ; 208.55 MHz ( period = 4.795 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 208.55 MHz ( period = 4.795 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 208.55 MHz ( period = 4.795 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 208.55 MHz ( period = 4.795 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 208.55 MHz ( period = 4.795 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 210.26 MHz ( period = 4.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.447 ns                ;
; N/A                                     ; 210.26 MHz ( period = 4.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.447 ns                ;
; N/A                                     ; 210.26 MHz ( period = 4.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.447 ns                ;
; N/A                                     ; 210.26 MHz ( period = 4.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.447 ns                ;
; N/A                                     ; 210.26 MHz ( period = 4.756 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.447 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 219.73 MHz ( period = 4.551 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.320 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; 222.92 MHz ( period = 4.486 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.255 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[5]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.170 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; 223.61 MHz ( period = 4.472 ns )                    ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.163 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 4.131 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 4.042 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.977 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.912 ns                ;
; N/A                                     ; 246.43 MHz ( period = 4.058 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.813 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.745 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.671 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.665 ns                ;
; N/A                                     ; 261.92 MHz ( period = 3.818 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.579 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 265.60 MHz ( period = 3.765 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.528 ns                ;
; N/A                                     ; 267.31 MHz ( period = 3.741 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.502 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 3.453 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 3.440 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 275.48 MHz ( period = 3.630 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; Clock      ; Clock    ; None                        ; None                      ; 3.393 ns                ;
; N/A                                     ; 275.56 MHz ( period = 3.629 ns )                    ; LAB2_CU:cu1|state.SUB                                                                                  ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.384 ns                ;
; N/A                                     ; 275.63 MHz ( period = 3.628 ns )                    ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock      ; Clock    ; None                        ; None                      ; 3.383 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 3.327 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a1~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a2~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a3~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a4~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a5~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a6~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a7~porta_memory_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.780 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.DECODE                                                                               ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 2.509 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 2.481 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 2.485 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 2.228 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 2.194 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[4]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 2.169 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[0]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock      ; Clock    ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.796 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:IRreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[2]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.796 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_we_reg       ; Clock      ; Clock    ; None                        ; None                      ; 1.754 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; LAB2_CU:cu1|state.STORE                                                                                ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.753 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.751 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.751 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock      ; Clock    ; None                        ; None                      ; 1.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.681 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[1]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock      ; Clock    ; None                        ; None                      ; 1.681 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.643 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.639 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock      ; Clock    ; None                        ; None                      ; 1.643 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock      ; Clock    ; None                        ; None                      ; 1.639 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:PCreg|Q[3]                                                                        ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock      ; Clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock      ; Clock    ; None                        ; None                      ; 1.452 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock      ; Clock    ; None                        ; None                      ; 1.436 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock      ; Clock    ; None                        ; None                      ; 1.435 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock      ; Clock    ; None                        ; None                      ; 1.422 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock      ; Clock    ; None                        ; None                      ; 1.421 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock      ; Clock    ; None                        ; None                      ; 1.417 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                     ; To Clock ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.939 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A   ; None         ; 5.903 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A   ; None         ; 5.821 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A   ; None         ; 5.785 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A   ; None         ; 5.698 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A   ; None         ; 5.662 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A   ; None         ; 5.591 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A   ; None         ; 5.591 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.555 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A   ; None         ; 5.555 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A   ; None         ; 5.501 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
; N/A   ; None         ; 5.270 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A   ; None         ; 5.260 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A   ; None         ; 5.258 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A   ; None         ; 5.245 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A   ; None         ; 5.237 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A   ; None         ; 5.236 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A   ; None         ; 5.227 ns   ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A   ; None         ; 4.420 ns   ; Input[1]   ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock    ;
; N/A   ; None         ; 4.359 ns   ; Input[6]   ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock    ;
; N/A   ; None         ; 4.338 ns   ; Input[0]   ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A   ; None         ; 4.329 ns   ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A   ; None         ; 4.297 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
; N/A   ; None         ; 4.297 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A   ; None         ; 4.297 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A   ; None         ; 4.297 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A   ; None         ; 4.297 ns   ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A   ; None         ; 4.280 ns   ; Enter      ; LAB2_CU:cu1|state.START                                                                                ; Clock    ;
; N/A   ; None         ; 4.263 ns   ; Input[7]   ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock    ;
; N/A   ; None         ; 4.245 ns   ; Enter      ; LAB2_CU:cu1|state.INPUT                                                                                ; Clock    ;
; N/A   ; None         ; 4.062 ns   ; Input[4]   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A   ; None         ; 4.061 ns   ; Input[5]   ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock    ;
; N/A   ; None         ; 4.057 ns   ; Input[4]   ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock    ;
; N/A   ; None         ; 4.050 ns   ; Input[1]   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A   ; None         ; 4.049 ns   ; Input[2]   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A   ; None         ; 4.029 ns   ; Input[6]   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A   ; None         ; 4.028 ns   ; Input[3]   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A   ; None         ; 4.028 ns   ; Input[2]   ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock    ;
; N/A   ; None         ; 4.021 ns   ; Input[5]   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A   ; None         ; 4.017 ns   ; AddrSel[4] ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A   ; None         ; 4.011 ns   ; Input[3]   ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock    ;
; N/A   ; None         ; 4.008 ns   ; Input[0]   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A   ; None         ; 3.993 ns   ; AddrSel[3] ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A   ; None         ; 3.981 ns   ; AddrSel[2] ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A   ; None         ; 3.970 ns   ; Input[7]   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A   ; None         ; 3.959 ns   ; AddrSel[1] ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A   ; None         ; 3.750 ns   ; AddrSel[0] ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
+-------+--------------+------------+------------+--------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------+
; tco                                                                                         ;
+-------+--------------+------------+--------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------+-----------+------------+
; N/A   ; None         ; 7.849 ns   ; DP:dp1|nBitsRegister:Areg|Q[5] ; Output[5] ; Clock      ;
; N/A   ; None         ; 7.618 ns   ; DP:dp1|nBitsRegister:Areg|Q[0] ; Output[0] ; Clock      ;
; N/A   ; None         ; 7.607 ns   ; DP:dp1|nBitsRegister:Areg|Q[4] ; Output[4] ; Clock      ;
; N/A   ; None         ; 7.586 ns   ; DP:dp1|nBitsRegister:Areg|Q[6] ; Output[6] ; Clock      ;
; N/A   ; None         ; 7.572 ns   ; DP:dp1|nBitsRegister:Areg|Q[2] ; Output[2] ; Clock      ;
; N/A   ; None         ; 7.393 ns   ; DP:dp1|nBitsRegister:Areg|Q[3] ; Output[3] ; Clock      ;
; N/A   ; None         ; 7.380 ns   ; DP:dp1|nBitsRegister:Areg|Q[1] ; Output[1] ; Clock      ;
; N/A   ; None         ; 7.329 ns   ; DP:dp1|nBitsRegister:Areg|Q[7] ; Output[7] ; Clock      ;
; N/A   ; None         ; 7.304 ns   ; LAB2_CU:cu1|state.HALT         ; Halt      ; Clock      ;
+-------+--------------+------------+--------------------------------+-----------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                       ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                     ; To Clock ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.502 ns ; AddrSel[0] ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
; N/A           ; None        ; -3.711 ns ; AddrSel[1] ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A           ; None        ; -3.722 ns ; Input[7]   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A           ; None        ; -3.733 ns ; AddrSel[2] ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A           ; None        ; -3.745 ns ; AddrSel[3] ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A           ; None        ; -3.760 ns ; Input[0]   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A           ; None        ; -3.763 ns ; Input[3]   ; DP:dp1|nBitsRegister:Areg|Q[3]                                                                         ; Clock    ;
; N/A           ; None        ; -3.769 ns ; AddrSel[4] ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A           ; None        ; -3.773 ns ; Input[5]   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A           ; None        ; -3.780 ns ; Input[3]   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A           ; None        ; -3.780 ns ; Input[2]   ; DP:dp1|nBitsRegister:Areg|Q[2]                                                                         ; Clock    ;
; N/A           ; None        ; -3.781 ns ; Input[6]   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A           ; None        ; -3.801 ns ; Input[2]   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A           ; None        ; -3.802 ns ; Input[1]   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A           ; None        ; -3.809 ns ; Input[4]   ; DP:dp1|nBitsRegister:Areg|Q[4]                                                                         ; Clock    ;
; N/A           ; None        ; -3.813 ns ; Input[5]   ; DP:dp1|nBitsRegister:Areg|Q[5]                                                                         ; Clock    ;
; N/A           ; None        ; -3.814 ns ; Input[4]   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A           ; None        ; -3.997 ns ; Enter      ; LAB2_CU:cu1|state.INPUT                                                                                ; Clock    ;
; N/A           ; None        ; -4.015 ns ; Input[7]   ; DP:dp1|nBitsRegister:Areg|Q[7]                                                                         ; Clock    ;
; N/A           ; None        ; -4.032 ns ; Enter      ; LAB2_CU:cu1|state.START                                                                                ; Clock    ;
; N/A           ; None        ; -4.049 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[0]                                                                   ; Clock    ;
; N/A           ; None        ; -4.049 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[1]                                                                   ; Clock    ;
; N/A           ; None        ; -4.049 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[2]                                                                   ; Clock    ;
; N/A           ; None        ; -4.049 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[3]                                                                   ; Clock    ;
; N/A           ; None        ; -4.049 ns ; PRload     ; DP:dp1|nBitsRegister:ProgramReg|Q[4]                                                                   ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[0]                                                                      ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[1]                                                                      ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[2]                                                                      ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[3]                                                                      ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[4]                                                                      ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[5]                                                                      ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[6]                                                                      ; Clock    ;
; N/A           ; None        ; -4.081 ns ; Addrload   ; DP:dp1|nBitsRegister:AddrReg|Q[7]                                                                      ; Clock    ;
; N/A           ; None        ; -4.090 ns ; Input[0]   ; DP:dp1|nBitsRegister:Areg|Q[0]                                                                         ; Clock    ;
; N/A           ; None        ; -4.111 ns ; Input[6]   ; DP:dp1|nBitsRegister:Areg|Q[6]                                                                         ; Clock    ;
; N/A           ; None        ; -4.172 ns ; Input[1]   ; DP:dp1|nBitsRegister:Areg|Q[1]                                                                         ; Clock    ;
; N/A           ; None        ; -4.554 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.590 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4 ; Clock    ;
; N/A           ; None        ; -4.767 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.770 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.772 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.803 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock    ;
; N/A           ; None        ; -4.804 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.806 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg2 ; Clock    ;
; N/A           ; None        ; -4.808 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg1 ; Clock    ;
; N/A           ; None        ; -4.840 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg3 ; Clock    ;
; N/A           ; None        ; -4.937 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg5  ; Clock    ;
; N/A           ; None        ; -4.946 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg6  ; Clock    ;
; N/A           ; None        ; -4.947 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg3  ; Clock    ;
; N/A           ; None        ; -4.955 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg2  ; Clock    ;
; N/A           ; None        ; -4.968 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg7  ; Clock    ;
; N/A           ; None        ; -4.970 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg4  ; Clock    ;
; N/A           ; None        ; -4.980 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg1  ; Clock    ;
; N/A           ; None        ; -5.211 ns ; programEn  ; DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_datain_reg0  ; Clock    ;
+---------------+-------------+-----------+------------+--------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Wed Dec 09 11:50:35 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 140.19 MHz between source memory "DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "DP:dp1|nBitsRegister:Areg|Q[5]" (period= 7.133 ns)
    Info: + Longest memory to register delay is 6.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y19; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y19; Fanout = 3; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0]'
        Info: 3: + IC(0.793 ns) + CELL(0.178 ns) = 4.345 ns; Loc. = LCCOMB_X39_Y19_N0; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~327'
        Info: 4: + IC(0.300 ns) + CELL(0.596 ns) = 5.241 ns; Loc. = LCCOMB_X39_Y19_N14; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~331'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.321 ns; Loc. = LCCOMB_X39_Y19_N16; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~334'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.401 ns; Loc. = LCCOMB_X39_Y19_N18; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~337'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.481 ns; Loc. = LCCOMB_X39_Y19_N20; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~340'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.561 ns; Loc. = LCCOMB_X39_Y19_N22; Fanout = 2; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~343'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 6.019 ns; Loc. = LCCOMB_X39_Y19_N24; Fanout = 1; COMB Node = 'DP:dp1|SubOrAdd:SubAdd|Add0~345'
        Info: 10: + IC(0.524 ns) + CELL(0.178 ns) = 6.721 ns; Loc. = LCCOMB_X39_Y19_N10; Fanout = 1; COMB Node = 'DP:dp1|nBitsRegister:Areg|Q[5]~77'
        Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 6.817 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[5]'
        Info: Total cell delay = 5.200 ns ( 76.28 % )
        Info: Total interconnect delay = 1.617 ns ( 23.72 % )
    Info: - Smallest clock skew is -0.120 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[5]'
            Info: Total cell delay = 1.628 ns ( 57.26 % )
            Info: Total interconnect delay = 1.215 ns ( 42.74 % )
        Info: - Longest clock path from clock "Clock" to source memory is 2.963 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.916 ns) + CELL(0.783 ns) = 2.963 ns; Loc. = M4K_X41_Y19; Fanout = 8; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.809 ns ( 61.05 % )
            Info: Total interconnect delay = 1.154 ns ( 38.95 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for memory "DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "programEn", clock pin = "Clock") is 5.939 ns
    Info: + Longest pin to memory delay is 8.826 ns
        Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_D16; Fanout = 18; PIN Node = 'programEn'
        Info: 2: + IC(5.814 ns) + CELL(0.545 ns) = 7.202 ns; Loc. = LCCOMB_X42_Y19_N2; Fanout = 1; COMB Node = 'DP:dp1|AddrIn[4]~557'
        Info: 3: + IC(0.295 ns) + CELL(0.521 ns) = 8.018 ns; Loc. = LCCOMB_X42_Y19_N14; Fanout = 2; COMB Node = 'DP:dp1|AddrIn[4]~558'
        Info: 4: + IC(0.649 ns) + CELL(0.159 ns) = 8.826 ns; Loc. = M4K_X41_Y19; Fanout = 0; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 2.068 ns ( 23.43 % )
        Info: Total interconnect delay = 6.758 ns ( 76.57 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "Clock" to destination memory is 2.927 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.916 ns) + CELL(0.747 ns) = 2.927 ns; Loc. = M4K_X41_Y19; Fanout = 0; MEM Node = 'DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.773 ns ( 60.57 % )
        Info: Total interconnect delay = 1.154 ns ( 39.43 % )
Info: tco from clock "Clock" to destination pin "Output[5]" through register "DP:dp1|nBitsRegister:Areg|Q[5]" is 7.849 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.843 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.977 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[5]'
        Info: Total cell delay = 1.628 ns ( 57.26 % )
        Info: Total interconnect delay = 1.215 ns ( 42.74 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.729 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y19_N11; Fanout = 5; REG Node = 'DP:dp1|nBitsRegister:Areg|Q[5]'
        Info: 2: + IC(1.909 ns) + CELL(2.820 ns) = 4.729 ns; Loc. = PIN_H17; Fanout = 0; PIN Node = 'Output[5]'
        Info: Total cell delay = 2.820 ns ( 59.63 % )
        Info: Total interconnect delay = 1.909 ns ( 40.37 % )
Info: th for register "DP:dp1|nBitsRegister:ProgramReg|Q[0]" (data pin = "AddrSel[0]", clock pin = "Clock") is -3.502 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 72; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.984 ns) + CELL(0.602 ns) = 2.850 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 1; REG Node = 'DP:dp1|nBitsRegister:ProgramReg|Q[0]'
        Info: Total cell delay = 1.628 ns ( 57.12 % )
        Info: Total interconnect delay = 1.222 ns ( 42.88 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_J17; Fanout = 1; PIN Node = 'AddrSel[0]'
        Info: 2: + IC(5.381 ns) + CELL(0.413 ns) = 6.638 ns; Loc. = LCFF_X42_Y19_N19; Fanout = 1; REG Node = 'DP:dp1|nBitsRegister:ProgramReg|Q[0]'
        Info: Total cell delay = 1.257 ns ( 18.94 % )
        Info: Total interconnect delay = 5.381 ns ( 81.06 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Wed Dec 09 11:50:35 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


