Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Jul 21 10:06:14 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_FPMAC_Test_timing_summary_routed.rpt -pb top_FPMAC_Test_timing_summary_routed.pb -rpx top_FPMAC_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : top_FPMAC_Test
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      20          
TIMING-16  Warning   Large setup violation          82          
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.464     -450.140                     85                  242        0.198        0.000                      0                  242        2.833        0.000                       0                   168  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -8.464     -450.140                     85                  242        0.198        0.000                      0                  242        2.833        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           85  Failing Endpoints,  Worst Slack       -8.464ns,  Total Violation     -450.140ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.464ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.001ns  (logic 4.670ns (31.131%)  route 10.331ns (68.869%))
  Logic Levels:           23  (CARRY4=8 LUT3=6 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.609 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.819    16.110    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.307    16.417 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[17]_i_1/O
                         net (fo=4, routed)           0.846    17.263    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[16]
    SLICE_X14Y63         LUT6 (Prop_lut6_I2_O)        0.124    17.387 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[2]_i_3/O
                         net (fo=6, routed)           0.674    18.061    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[2]_i_3_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.185 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[2]_i_1/O
                         net (fo=12, routed)          0.354    18.540    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp
    SLICE_X15Y65         LUT3 (Prop_lut3_I2_O)        0.124    18.664 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[5]_i_1_comp/O
                         net (fo=1, routed)           0.415    19.079    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[5]_repN
    SLICE_X14Y66         LUT3 (Prop_lut3_I1_O)        0.124    19.203 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[4]_i_1_comp/O
                         net (fo=1, routed)           1.001    20.204    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[4]_repN
    SLICE_X15Y63         LUT6 (Prop_lut6_I4_O)        0.124    20.328 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[0]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    20.328    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[0]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.519    11.609    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X15Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[0]/C
                         clock pessimism              0.259    11.868    
                         clock uncertainty           -0.035    11.832    
    SLICE_X15Y63         FDRE (Setup_fdre_C_D)        0.031    11.863    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.863    
                         arrival time                         -20.328    
  -------------------------------------------------------------------
                         slack                                 -8.464    

Slack (VIOLATED) :        -8.298ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.776ns  (logic 4.546ns (30.767%)  route 10.230ns (69.233%))
  Logic Levels:           22  (CARRY4=8 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.609 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.887    16.178    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.307    16.485 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[18]_i_1/O
                         net (fo=5, routed)           0.862    17.347    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[17]
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.471 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10/O
                         net (fo=2, routed)           0.438    17.909    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.033 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_3/O
                         net (fo=1, routed)           0.794    18.827    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level4__14[13]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    18.951 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_1/O
                         net (fo=9, routed)           0.369    19.320    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp_1
    SLICE_X15Y62         LUT5 (Prop_lut5_I3_O)        0.124    19.444 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[4]_i_1/O
                         net (fo=1, routed)           0.659    20.102    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[4]
    SLICE_X14Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.519    11.609    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X14Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[4]/C
                         clock pessimism              0.259    11.868    
                         clock uncertainty           -0.035    11.832    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)       -0.028    11.804    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                         -20.102    
  -------------------------------------------------------------------
                         slack                                 -8.298    

Slack (VIOLATED) :        -7.865ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.401ns  (logic 4.546ns (31.568%)  route 9.855ns (68.432%))
  Logic Levels:           22  (CARRY4=8 LUT3=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.610 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.887    16.178    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.307    16.485 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[18]_i_1/O
                         net (fo=5, routed)           0.862    17.347    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[17]
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.471 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10/O
                         net (fo=2, routed)           0.438    17.909    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.033 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_3/O
                         net (fo=1, routed)           0.794    18.827    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level4__14[13]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    18.951 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_1/O
                         net (fo=9, routed)           0.653    19.604    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.728 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[6]_i_1/O
                         net (fo=2, routed)           0.000    19.728    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[6]
    SLICE_X15Y62         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.520    11.610    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X15Y62         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[6]/C
                         clock pessimism              0.259    11.869    
                         clock uncertainty           -0.035    11.833    
    SLICE_X15Y62         FDRE (Setup_fdre_C_D)        0.029    11.862    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.862    
                         arrival time                         -19.728    
  -------------------------------------------------------------------
                         slack                                 -7.865    

Slack (VIOLATED) :        -7.862ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.445ns  (logic 4.546ns (31.470%)  route 9.899ns (68.530%))
  Logic Levels:           22  (CARRY4=8 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.610 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.887    16.178    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.307    16.485 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[18]_i_1/O
                         net (fo=5, routed)           0.862    17.347    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[17]
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.471 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10/O
                         net (fo=2, routed)           0.438    17.909    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.033 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_3/O
                         net (fo=1, routed)           0.794    18.827    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level4__14[13]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    18.951 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_1/O
                         net (fo=9, routed)           0.697    19.648    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp_1
    SLICE_X8Y62          LUT5 (Prop_lut5_I3_O)        0.124    19.772 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[2]_i_1/O
                         net (fo=1, routed)           0.000    19.772    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[2]
    SLICE_X8Y62          FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.520    11.610    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X8Y62          FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[2]/C
                         clock pessimism              0.259    11.869    
                         clock uncertainty           -0.035    11.833    
    SLICE_X8Y62          FDRE (Setup_fdre_C_D)        0.077    11.910    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.910    
                         arrival time                         -19.772    
  -------------------------------------------------------------------
                         slack                                 -7.862    

Slack (VIOLATED) :        -7.843ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.381ns  (logic 4.546ns (31.612%)  route 9.835ns (68.388%))
  Logic Levels:           22  (CARRY4=8 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 11.612 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.887    16.178    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.307    16.485 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[18]_i_1/O
                         net (fo=5, routed)           0.862    17.347    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[17]
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.471 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10/O
                         net (fo=2, routed)           0.438    17.909    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.033 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_3/O
                         net (fo=1, routed)           0.794    18.827    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level4__14[13]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    18.951 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_1/O
                         net (fo=9, routed)           0.632    19.583    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp_1
    SLICE_X11Y63         LUT5 (Prop_lut5_I3_O)        0.124    19.707 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[0]_i_1/O
                         net (fo=1, routed)           0.000    19.707    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[0]
    SLICE_X11Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.522    11.612    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X11Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[0]/C
                         clock pessimism              0.259    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X11Y63         FDRE (Setup_fdre_C_D)        0.029    11.864    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                         -19.707    
  -------------------------------------------------------------------
                         slack                                 -7.843    

Slack (VIOLATED) :        -7.812ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.289ns  (logic 4.422ns (30.946%)  route 9.867ns (69.054%))
  Logic Levels:           21  (CARRY4=8 LUT3=4 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.609 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.887    16.178    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.307    16.485 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[18]_i_1/O
                         net (fo=5, routed)           0.862    17.347    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[17]
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.471 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10/O
                         net (fo=2, routed)           0.438    17.909    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.033 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_3/O
                         net (fo=1, routed)           0.794    18.827    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level4__14[13]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    18.951 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_1/O
                         net (fo=9, routed)           0.665    19.616    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp_1
    SLICE_X14Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.519    11.609    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X14Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[1]/C
                         clock pessimism              0.259    11.868    
                         clock uncertainty           -0.035    11.832    
    SLICE_X14Y63         FDRE (Setup_fdre_C_D)       -0.028    11.804    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.804    
                         arrival time                         -19.616    
  -------------------------------------------------------------------
                         slack                                 -7.812    

Slack (VIOLATED) :        -7.709ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.295ns  (logic 4.546ns (31.802%)  route 9.749ns (68.198%))
  Logic Levels:           22  (CARRY4=8 LUT3=4 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 11.612 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.887    16.178    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.307    16.485 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[18]_i_1/O
                         net (fo=5, routed)           0.862    17.347    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[17]
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.471 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10/O
                         net (fo=2, routed)           0.438    17.909    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.033 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_3/O
                         net (fo=1, routed)           0.794    18.827    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level4__14[13]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    18.951 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_1/O
                         net (fo=9, routed)           0.546    19.497    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp_1
    SLICE_X10Y63         LUT5 (Prop_lut5_I3_O)        0.124    19.621 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[1]_i_1/O
                         net (fo=1, routed)           0.000    19.621    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[1]
    SLICE_X10Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.522    11.612    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X10Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[1]/C
                         clock pessimism              0.259    11.871    
                         clock uncertainty           -0.035    11.835    
    SLICE_X10Y63         FDRE (Setup_fdre_C_D)        0.077    11.912    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.912    
                         arrival time                         -19.621    
  -------------------------------------------------------------------
                         slack                                 -7.709    

Slack (VIOLATED) :        -7.581ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.119ns  (logic 4.546ns (32.198%)  route 9.573ns (67.802%))
  Logic Levels:           22  (CARRY4=8 LUT3=4 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 11.610 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.887    16.178    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.307    16.485 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[18]_i_1/O
                         net (fo=5, routed)           0.862    17.347    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[17]
    SLICE_X14Y62         LUT6 (Prop_lut6_I0_O)        0.124    17.471 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10/O
                         net (fo=2, routed)           0.438    17.909    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_10_n_0
    SLICE_X14Y64         LUT6 (Prop_lut6_I4_O)        0.124    18.033 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_3/O
                         net (fo=1, routed)           0.794    18.827    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level4__14[13]
    SLICE_X14Y63         LUT6 (Prop_lut6_I1_O)        0.124    18.951 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[1]_i_1/O
                         net (fo=9, routed)           0.371    19.321    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp_1
    SLICE_X15Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.445 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[5]_i_1/O
                         net (fo=1, routed)           0.000    19.445    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_0[5]
    SLICE_X15Y62         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.520    11.610    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X15Y62         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[5]/C
                         clock pessimism              0.259    11.869    
                         clock uncertainty           -0.035    11.833    
    SLICE_X15Y62         FDRE (Setup_fdre_C_D)        0.031    11.864    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                         -19.445    
  -------------------------------------------------------------------
                         slack                                 -7.581    

Slack (VIOLATED) :        -7.114ns  (required time - arrival time)
  Source:                 C_internal_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.559ns  (logic 4.298ns (31.699%)  route 9.261ns (68.301%))
  Logic Levels:           20  (CARRY4=8 LUT3=4 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 11.609 - 6.667 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.724     5.327    clk_IBUF_BUFG
    SLICE_X7Y56          FDCE                                         r  C_internal_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  C_internal_reg[12]/Q
                         net (fo=19, routed)          0.638     6.421    DUT/Csgn_d1_reg_0[12]
    SLICE_X4Y56          LUT3 (Prop_lut3_I2_O)        0.124     6.545 r  DUT/CisNormal_d1_i_1_comp/O
                         net (fo=1, routed)           0.754     7.299    DUT/BisNormal67_out_repN
    SLICE_X7Y56          LUT6 (Prop_lut6_I5_O)        0.124     7.423 r  DUT/i___0_carry_i_8_comp/O
                         net (fo=6, routed)           0.360     7.783    DUT/i___0_carry_i_8_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     7.907 r  DUT/i___0_carry__0_i_6_comp/O
                         net (fo=10, routed)          0.209     8.116    DUT/i___0_carry__0_i_6_n_0
    SLICE_X6Y55          LUT6 (Prop_lut6_I4_O)        0.124     8.240 r  DUT/i__carry__0_i_1__1/O
                         net (fo=7, routed)           0.819     9.058    DUT/i__carry__0_i_1__1_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I2_O)        0.124     9.182 r  DUT/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000     9.182    DUT/i__carry__0_i_4_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     9.726 r  DUT/minusOp_inferred__5/i__carry__0/O[2]
                         net (fo=16, routed)          0.690    10.416    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1_reg[1][0]
    SLICE_X8Y56          LUT3 (Prop_lut3_I1_O)        0.301    10.717 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/ShiftValue_d1[0]_i_1/O
                         net (fo=24, routed)          0.584    11.301    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/S_1[0]
    SLICE_X11Y54         LUT5 (Prop_lut5_I3_O)        0.124    11.425 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/minusOp_carry__0_i_14/O
                         net (fo=7, routed)           0.609    12.034    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level2[0]
    SLICE_X11Y54         LUT3 (Prop_lut3_I2_O)        0.124    12.158 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[1]_i_5/O
                         net (fo=4, routed)           0.733    12.891    DUT/level3[6]
    SLICE_X10Y57         LUT6 (Prop_lut6_I3_O)        0.124    13.015 r  DUT/minusOp_carry__1_i_4/O
                         net (fo=1, routed)           0.826    13.841    DUT/minusOp_carry__1_i_4_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.391 r  DUT/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.391    DUT/minusOp_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.508 r  DUT/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000    14.508    DUT/minusOp_carry__2_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.625 r  DUT/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000    14.625    DUT/minusOp_carry__3_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.742 r  DUT/minusOp_carry__4/CO[3]
                         net (fo=1, routed)           0.000    14.742    DUT/minusOp_carry__4_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.859 r  DUT/minusOp_carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.859    DUT/minusOp_carry__5_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.976 r  DUT/minusOp_carry__6/CO[3]
                         net (fo=1, routed)           0.000    14.976    DUT/minusOp_carry__6_n_0
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.291 r  DUT/minusOp_carry__7/O[3]
                         net (fo=42, routed)          0.819    16.110    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1_reg[8][0]
    SLICE_X15Y61         LUT6 (Prop_lut6_I1_O)        0.307    16.417 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level0_d1[17]_i_1/O
                         net (fo=4, routed)           0.846    17.263    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/D[16]
    SLICE_X14Y63         LUT6 (Prop_lut6_I2_O)        0.124    17.387 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[2]_i_3/O
                         net (fo=6, routed)           0.674    18.061    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[2]_i_3_n_0
    SLICE_X15Y64         LUT6 (Prop_lut6_I5_O)        0.124    18.185 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1[2]_i_1/O
                         net (fo=12, routed)          0.700    18.886    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/eqOp
    SLICE_X15Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.519    11.609    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X15Y63         FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[2]/C
                         clock pessimism              0.259    11.868    
                         clock uncertainty           -0.035    11.832    
    SLICE_X15Y63         FDRE (Setup_fdre_C_D)       -0.061    11.771    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/outHighBits_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.771    
                         arrival time                         -18.886    
  -------------------------------------------------------------------
                         slack                                 -7.114    

Slack (VIOLATED) :        -6.607ns  (required time - arrival time)
  Source:                 DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            C_internal_reg[11]_replica_1/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (sys_clk_pin rise@6.667ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.149ns  (logic 4.104ns (31.212%)  route 9.045ns (68.788%))
  Logic Levels:           17  (CARRY4=6 LUT2=1 LUT3=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 11.614 - 6.667 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.642     5.245    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/CLK
    SLICE_X8Y62          FDRE                                         r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518     5.763 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1_reg[2]/Q
                         net (fo=4, routed)           0.840     6.602    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/level3_d1[2]
    SLICE_X6Y62          LUT3 (Prop_lut3_I0_O)        0.124     6.726 f  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/i__carry_i_7/O
                         net (fo=1, routed)           0.446     7.173    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/i__carry_i_7_n_0
    SLICE_X0Y62          LUT6 (Prop_lut6_I5_O)        0.124     7.297 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/i__carry_i_6__1/O
                         net (fo=3, routed)           0.426     7.723    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/i__carry_i_6__1_n_0
    SLICE_X1Y60          LUT2 (Prop_lut2_I1_O)        0.124     7.847 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     7.847    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter_n_85
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.379 r  DUT/minusOp_inferred__4/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.379    DUT/minusOp_inferred__4/i__carry_n_0
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.618 r  DUT/minusOp_inferred__4/i__carry__0/O[2]
                         net (fo=13, routed)          0.423     9.041    DUT/p_0_in39_in
    SLICE_X0Y61          LUT5 (Prop_lut5_I1_O)        0.302     9.343 r  DUT/C_internal[11]_i_39/O
                         net (fo=45, routed)          0.870    10.212    DUT/NormalizationShifter/C_internal[7]_i_23_1
    SLICE_X4Y63          LUT6 (Prop_lut6_I2_O)        0.124    10.336 r  DUT/NormalizationShifter/C_internal[11]_i_41/O
                         net (fo=3, routed)           0.635    10.972    DUT/NormalizationShifter/C_internal[11]_i_41_n_0
    SLICE_X2Y63          LUT3 (Prop_lut3_I0_O)        0.124    11.096 r  DUT/NormalizationShifter/C_internal[7]_i_23/O
                         net (fo=3, routed)           0.946    12.042    DUT/NormalizationShifter/level0_d1_reg[19]_1
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.124    12.166 r  DUT/NormalizationShifter/C_internal[3]_i_34/O
                         net (fo=1, routed)           1.288    13.454    DUT/NormalizationShifter/C_internal[3]_i_34_n_0
    SLICE_X6Y58          LUT6 (Prop_lut6_I2_O)        0.124    13.578 r  DUT/NormalizationShifter/C_internal[3]_i_13/O
                         net (fo=1, routed)           0.789    14.367    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[3]_i_2_1
    SLICE_X4Y58          LUT5 (Prop_lut5_I1_O)        0.124    14.491 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal[3]_i_7/O
                         net (fo=1, routed)           0.000    14.491    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal[3]_i_7_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.023 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.023    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[3]_i_2_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.137 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.137    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[7]_i_2_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.251 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    15.251    DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[11]_i_2_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.585 r  DUT/IEEEFPFMA_5_10_Freq150_uid2LeadingZeroCounter/C_internal_reg[14]_i_3/O[1]
                         net (fo=2, routed)           0.739    16.324    DUT/plusOp[13]
    SLICE_X5Y59          LUT6 (Prop_lut6_I2_O)        0.303    16.627 r  DUT/C_internal[14]_i_4/O
                         net (fo=15, routed)          0.699    17.326    DUT/C_internal[14]_i_4_n_0
    SLICE_X7Y59          LUT6 (Prop_lut6_I2_O)        0.124    17.450 r  DUT/C_internal[11]_i_1/O
                         net (fo=5, routed)           0.944    18.394    C_internal0_in[11]
    SLICE_X9Y56          FDCE                                         r  C_internal_reg[11]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      6.667     6.667 r  
    E3                                                0.000     6.667 r  clk (IN)
                         net (fo=0)                   0.000     6.667    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.078 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     9.998    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524    11.614    clk_IBUF_BUFG
    SLICE_X9Y56          FDCE                                         r  C_internal_reg[11]_replica_1/C
                         clock pessimism              0.277    11.891    
                         clock uncertainty           -0.035    11.855    
    SLICE_X9Y56          FDCE (Setup_fdce_C_D)       -0.069    11.786    C_internal_reg[11]_replica_1
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                         -18.394    
  -------------------------------------------------------------------
                         slack                                 -6.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 prev_start_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            start_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  prev_start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.128     1.651 f  prev_start_reg/Q
                         net (fo=1, routed)           0.062     1.713    prev_start
    SLICE_X0Y55          LUT2 (Prop_lut2_I1_O)        0.099     1.812 r  start_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.812    start_pulse_i_1_n_0
    SLICE_X0Y55          FDRE                                         r  start_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y55          FDRE                                         r  start_pulse_reg/C
                         clock pessimism             -0.518     1.523    
    SLICE_X0Y55          FDRE (Hold_fdre_C_D)         0.091     1.614    start_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            A_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.169%)  route 0.188ns (49.831%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  index_reg[0]/Q
                         net (fo=38, routed)          0.188     1.851    index_reg_n_0_[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I3_O)        0.048     1.899 r  A[2]_i_1/O
                         net (fo=1, routed)           0.000     1.899    A[2]_i_1_n_0
    SLICE_X7Y54          FDCE                                         r  A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  A_reg[2]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.107     1.645    A_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 C_internal_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/CisZero_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  C_internal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  C_internal_reg[14]/Q
                         net (fo=18, routed)          0.180     1.842    DUT/Csgn_d1_reg_0[14]
    SLICE_X5Y56          LUT6 (Prop_lut6_I0_O)        0.045     1.887 r  DUT/CisZero_d1_i_1/O
                         net (fo=1, routed)           0.000     1.887    DUT/CisZero
    SLICE_X5Y56          FDRE                                         r  DUT/CisZero_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.874     2.039    DUT/CLK
    SLICE_X5Y56          FDRE                                         r  DUT/CisZero_d1_reg/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.092     1.630    DUT/CisZero_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.289%)  route 0.170ns (47.711%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.170     1.834    fsm_done
    SLICE_X3Y55          LUT4 (Prop_lut4_I1_O)        0.045     1.879 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.091     1.614    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            A_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.769%)  route 0.188ns (50.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  index_reg[0]/Q
                         net (fo=38, routed)          0.188     1.851    index_reg_n_0_[0]
    SLICE_X7Y54          LUT5 (Prop_lut5_I4_O)        0.045     1.896 r  A[10]_i_1/O
                         net (fo=2, routed)           0.000     1.896    A[10]_i_1_n_0
    SLICE_X7Y54          FDCE                                         r  A_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X7Y54          FDCE                                         r  A_reg[10]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X7Y54          FDCE (Hold_fdce_C_D)         0.091     1.629    A_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 C_internal_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/Cexp_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.190ns (45.764%)  route 0.225ns (54.237%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  C_internal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  C_internal_reg[14]/Q
                         net (fo=18, routed)          0.225     1.888    DUT/Csgn_d1_reg_0[14]
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.049     1.937 r  DUT/Cexp_d1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.937    DUT/minusOp0_out[4]
    SLICE_X3Y57          FDRE                                         r  DUT/Cexp_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    DUT/CLK
    SLICE_X3Y57          FDRE                                         r  DUT/Cexp_d1_reg[4]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.107     1.668    DUT/Cexp_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            wait_cycles_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.180     1.844    state[0]
    SLICE_X3Y55          LUT6 (Prop_lut6_I5_O)        0.045     1.889 r  wait_cycles[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    wait_cycles[0]_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  wait_cycles_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  wait_cycles_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.092     1.615    wait_cycles_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            index_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (45.990%)  route 0.218ns (54.010%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_sequential_state_reg[1]/Q
                         net (fo=58, routed)          0.218     1.883    fsm_done
    SLICE_X4Y55          LUT2 (Prop_lut2_I0_O)        0.045     1.928 r  index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.928    index[0]
    SLICE_X4Y55          FDCE                                         r  index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.874     2.039    clk_IBUF_BUFG
    SLICE_X4Y55          FDCE                                         r  index_reg[0]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.091     1.650    index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 C_internal_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            DUT/Cexp_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.236%)  route 0.225ns (54.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  C_internal_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  C_internal_reg[14]/Q
                         net (fo=18, routed)          0.225     1.888    DUT/Csgn_d1_reg_0[14]
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.045     1.933 r  DUT/Cexp_d1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.933    DUT/minusOp0_out[1]
    SLICE_X3Y57          FDRE                                         r  DUT/Cexp_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    DUT/CLK
    SLICE_X3Y57          FDRE                                         r  DUT/Cexp_d1_reg[1]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.092     1.653    DUT/Cexp_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.193     1.858    state[0]
    SLICE_X3Y55          LUT5 (Prop_lut5_I4_O)        0.045     1.903 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    FSM_sequential_state[1]_i_1_n_0
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.877     2.042    clk_IBUF_BUFG
    SLICE_X3Y55          FDCE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y55          FDCE (Hold_fdce_C_D)         0.092     1.615    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.667       4.512      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X13Y54    A_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X7Y54     A_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X9Y57     A_reg[10]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X10Y57    A_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X11Y58    A_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X11Y57    A_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X10Y57    A_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X6Y55     A_reg[14]_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         6.667       5.667      SLICE_X11Y56    A_reg[14]_replica_1/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X13Y54    A_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X13Y54    A_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X7Y54     A_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X7Y54     A_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X9Y57     A_reg[10]_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X9Y57     A_reg[10]_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X10Y57    A_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X10Y57    A_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X11Y58    A_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         3.334       2.834      SLICE_X11Y58    A_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X13Y54    A_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X13Y54    A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X7Y54     A_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X7Y54     A_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X9Y57     A_reg[10]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X9Y57     A_reg[10]_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X10Y57    A_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X10Y57    A_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X11Y58    A_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         3.333       2.833      SLICE_X11Y58    A_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.521ns  (logic 4.009ns (53.299%)  route 3.512ns (46.701%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  C_internal_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  C_internal_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.512     9.294    C_internal_reg[2]_lopt_replica_1
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.847 r  R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.847    R[2]
    J13                                                               r  R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.509ns  (logic 4.038ns (53.780%)  route 3.471ns (46.220%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  C_internal_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.471     9.314    C_internal_reg[0]_lopt_replica_1
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.835 r  R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.835    R[0]
    H17                                                               r  R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 3.991ns (55.875%)  route 3.152ns (44.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X5Y59          FDCE                                         r  C_internal_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  C_internal_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.152     8.933    C_internal_reg[1]_lopt_replica_1
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.468 r  R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.468    R[1]
    K15                                                               r  R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.968ns  (logic 4.025ns (57.763%)  route 2.943ns (42.237%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.644     5.247    clk_IBUF_BUFG
    SLICE_X15Y60         FDCE                                         r  C_internal_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDCE (Prop_fdce_C_Q)         0.456     5.703 r  C_internal_reg[15]/Q
                         net (fo=79, routed)          2.943     8.646    R_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.215 r  R_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.215    R[15]
    V11                                                               r  R[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.701ns  (logic 4.008ns (59.805%)  route 2.694ns (40.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X5Y58          FDCE                                         r  C_internal_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  C_internal_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.694     8.475    C_internal_reg[4]_lopt_replica_1
    R18                  OBUF (Prop_obuf_I_O)         3.552    12.027 r  R_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.027    R[4]
    R18                                                               r  R[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.526ns  (logic 4.039ns (61.886%)  route 2.487ns (38.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.725     5.328    clk_IBUF_BUFG
    SLICE_X2Y56          FDCE                                         r  fsm_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  fsm_done_reg/Q
                         net (fo=1, routed)           2.487     8.333    done_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    11.854 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    11.854    done
    M16                                                               r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.441ns  (logic 4.069ns (63.165%)  route 2.373ns (36.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  C_internal_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.373     8.216    C_internal_reg[3]_lopt_replica_1
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.767 r  R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.767    R[3]
    N14                                                               r  R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 4.010ns (66.027%)  route 2.063ns (33.973%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           2.063     7.845    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.399 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.399    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.031ns  (logic 3.987ns (66.118%)  route 2.043ns (33.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.722     5.325    clk_IBUF_BUFG
    SLICE_X5Y59          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.456     5.781 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.043     7.824    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         3.531    11.355 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.355    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 4.070ns (67.981%)  route 1.917ns (32.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.844 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           1.917     7.761    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.312 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.312    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C_internal_reg[13]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.419ns (81.250%)  route 0.327ns (18.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.604     1.523    clk_IBUF_BUFG
    SLICE_X2Y55          FDCE                                         r  C_internal_reg[13]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y55          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  C_internal_reg[13]_lopt_replica/Q
                         net (fo=1, routed)           0.327     2.015    C_internal_reg[13]_lopt_replica_1
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.270 r  R_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.270    R[13]
    V14                                                               r  R[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.775ns  (logic 1.394ns (78.536%)  route 0.381ns (21.464%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  C_internal_reg[10]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  C_internal_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           0.381     2.044    C_internal_reg[10]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.297 r  R_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.297    R[10]
    U14                                                               r  R[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[14]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.412ns (78.255%)  route 0.392ns (21.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X5Y57          FDCE                                         r  C_internal_reg[14]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  C_internal_reg[14]_lopt_replica/Q
                         net (fo=1, routed)           0.392     2.055    C_internal_reg[14]_lopt_replica_1
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.325 r  R_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.325    R[14]
    V12                                                               r  R[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.389ns (76.234%)  route 0.433ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X5Y59          FDCE                                         r  C_internal_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  C_internal_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.433     2.095    C_internal_reg[8]_lopt_replica_1
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.344 r  R_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.344    R[8]
    V16                                                               r  R[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.453ns (79.465%)  route 0.376ns (20.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.148     1.670 r  C_internal_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.376     2.046    C_internal_reg[5]_lopt_replica_1
    V17                  OBUF (Prop_obuf_I_O)         1.305     3.351 r  R_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.351    R[5]
    V17                                                               r  R[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.831ns  (logic 1.420ns (77.533%)  route 0.411ns (22.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  C_internal_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  C_internal_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.411     2.098    C_internal_reg[7]_lopt_replica_1
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.354 r  R_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.354    R[7]
    U16                                                               r  R[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.416ns (76.635%)  route 0.432ns (23.365%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  C_internal_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.432     2.118    C_internal_reg[12]_lopt_replica_1
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.371 r  R_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.371    R[12]
    V15                                                               r  R[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.420ns (76.619%)  route 0.433ns (23.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  C_internal_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  C_internal_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.433     2.120    C_internal_reg[6]_lopt_replica_1
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.375 r  R_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.375    R[6]
    U17                                                               r  R[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.863ns  (logic 1.373ns (73.690%)  route 0.490ns (26.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.602     1.521    clk_IBUF_BUFG
    SLICE_X5Y59          FDCE                                         r  C_internal_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  C_internal_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.490     2.153    C_internal_reg[11]_lopt_replica_1
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.385 r  R_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.385    R[11]
    T16                                                               r  R[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C_internal_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            R[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.396ns (73.768%)  route 0.496ns (26.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.603     1.522    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  C_internal_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  C_internal_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.496     2.160    C_internal_reg[9]_lopt_replica_1
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.415 r  R_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.415    R[9]
    T15                                                               r  R[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X13Y55         FDCE                                         f  A_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  A_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X13Y55         FDCE                                         f  A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  A_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X12Y55         FDCE                                         f  A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  A_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X13Y55         FDCE                                         f  A_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  A_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X13Y55         FDCE                                         f  B_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  B_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X13Y55         FDCE                                         f  B_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  B_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X13Y55         FDCE                                         f  B_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y55         FDCE                                         r  B_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            B_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.379ns  (logic 1.480ns (27.506%)  route 3.899ns (72.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.899     5.379    rst_IBUF
    SLICE_X12Y55         FDCE                                         f  B_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X12Y55         FDCE                                         r  B_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.480ns (27.761%)  route 3.850ns (72.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.850     5.330    rst_IBUF
    SLICE_X13Y54         FDCE                                         f  A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  A_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            A_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.330ns  (logic 1.480ns (27.761%)  route 3.850ns (72.239%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  rst_IBUF_inst/O
                         net (fo=79, routed)          3.850     5.330    rst_IBUF
    SLICE_X13Y54         FDCE                                         f  A_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.524     4.947    clk_IBUF_BUFG
    SLICE_X13Y54         FDCE                                         r  A_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X2Y59          FDCE                                         f  C_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[0]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X2Y59          FDCE                                         f  C_internal_reg[0]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[12]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X2Y59          FDCE                                         f  C_internal_reg[12]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[12]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X3Y59          FDCE                                         f  C_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  C_internal_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X2Y59          FDCE                                         f  C_internal_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X3Y59          FDCE                                         f  C_internal_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  C_internal_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[5]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X2Y59          FDCE                                         f  C_internal_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y59          FDCE                                         r  C_internal_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X3Y59          FDCE                                         f  C_internal_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  C_internal_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[9]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.247ns (21.052%)  route 0.928ns (78.948%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.928     1.175    rst_IBUF
    SLICE_X3Y59          FDCE                                         f  C_internal_reg[9]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X3Y59          FDCE                                         r  C_internal_reg[9]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            C_internal_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.232ns  (logic 0.247ns (20.089%)  route 0.984ns (79.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  rst_IBUF_inst/O
                         net (fo=79, routed)          0.984     1.232    rst_IBUF
    SLICE_X2Y58          FDCE                                         f  C_internal_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.876     2.041    clk_IBUF_BUFG
    SLICE_X2Y58          FDCE                                         r  C_internal_reg[6]/C





