Using TensorFlow backend.
N = 320
L = True
repeats = 1
##################################################
#                                                #
#                 fc layer first                 #
#                                                #
##################################################

++++++++++++++++++++++++++++++++++++++++++++++++++
load : 0.566 sec



,
 Performance counter stats for 'system wide':

    12,229,227,643      cpu-cycles                                                    (15.36%)
     6,123,845,181      bus-cycles                                                    (15.47%)
     6,796,221,993      instructions              #    0.56  insn per cycle           (15.57%)
       533,289,150      branches                                                      (15.67%)
       125,804,969      branch-misses             #   23.59% of all branches          (15.78%)
     3,240,663,216      cache-references                                              (15.88%)
        87,253,458      cache-misses              #    2.692 % of all cache refs      (15.99%)
        18,378,705      LLC-load-misses           #    6.14% of all LL-cache hits     (13.73%)
       299,427,384      LLC-loads                                                     (13.73%)
        18,634,820      LLC-store-misses                                              (13.73%)
       300,172,593      LLC-stores                                                    (13.73%)
            27,726      page-faults                                                 
         3,083,168      dTLB-load-misses                                              (13.73%)
         3,130,650      dTLB-store-misses                                             (13.73%)
           703,469      iTLB-load-misses                                              (13.73%)
     1,138,240,391      "armv7_cortex_a7/br_immed_retired/"                                     (13.73%)
       123,545,612      "armv7_cortex_a7/br_mis_pred/"                                     (13.73%)
     1,323,095,588      "armv7_cortex_a7/br_pred/"                                     (13.73%)
                 0      "armv7_cortex_a7/br_return_retired/"                                     (13.73%)
        61,029,026      "armv7_cortex_a7/bus_access/"                                     (13.73%)
     6,081,585,160      "armv7_cortex_a7/bus_cycles/"                                     (13.73%)
               306      "armv7_cortex_a7/cid_write_retired/"                                     (13.74%)
    11,966,533,751      "armv7_cortex_a7/cpu_cycles/"                                     (13.73%)
           158,832      "armv7_cortex_a7/exc_return/"                                     (13.74%)
           133,194      "armv7_cortex_a7/exc_taken/"                                     (13.74%)
     6,446,228,005      "armv7_cortex_a7/inst_retired/"                                     (13.74%)
                 0      "armv7_cortex_a7/inst_spec/"                                     (13.74%)
     3,060,932,895      "armv7_cortex_a7/l1d_cache/"                                     (13.74%)
        89,495,476      "armv7_cortex_a7/l1d_cache_refill/"                                     (13.74%)
        97,938,783      "armv7_cortex_a7/l1d_cache_wb/"                                     (13.74%)
         3,490,129      "armv7_cortex_a7/l1d_tlb_refill/"                                     (13.74%)
     4,155,039,747      "armv7_cortex_a7/l1i_cache/"                                     (13.74%)
       124,874,064      "armv7_cortex_a7/l1i_cache_refill/"                                     (13.74%)
           753,327      "armv7_cortex_a7/l1i_tlb_refill/"                                     (13.74%)
       324,227,251      "armv7_cortex_a7/l2d_cache/"                                     (13.74%)
        11,962,145      "armv7_cortex_a7/l2d_cache_refill/"                                     (13.74%)
         4,943,450      "armv7_cortex_a7/l2d_cache_wb/"                                     (13.74%)
     1,905,350,427      "armv7_cortex_a7/ld_retired/"                                     (13.74%)
     3,257,990,403      "armv7_cortex_a7/mem_access/"                                     (13.69%)
                 0      "armv7_cortex_a7/memory_error/"                                     (13.58%)
       545,999,695      "armv7_cortex_a7/pc_write_retired/"                                     (13.48%)
       782,757,252      "armv7_cortex_a7/st_retired/"                                     (13.38%)
                 0      "armv7_cortex_a7/sw_incr/"                                     (13.27%)
                 0      "armv7_cortex_a7/ttbr_write_retired/                                     (13.17%)
         5,335,482      "armv7_cortex_a7/unaligned_ldst_retired/"                                     (13.11%)

       9.612611893 seconds time elapsed

Using TensorFlow backend.
N = 320
L = False
repeats = 1
##################################################
#                                                #
#                 fc layer first                 #
#                                                #
##################################################

++++++++++++++++++++++++++++++++++++++++++++++++++
load : 0.571 sec
++++++++++++++++++++++++++++++++++++++++++++++++++
inference : 1.921 sec



,
 Performance counter stats for 'system wide':

   826,674,478,485      cpu-cycles                                                    (15.89%)
   412,670,713,290      bus-cycles                                                    (15.90%)
   529,063,936,445      instructions              #    0.64  insn per cycle           (15.90%)
    46,352,543,221      branches                                                      (15.91%)
     5,185,615,023      branch-misses             #   11.19% of all branches          (15.91%)
   124,659,575,844      cache-references                                              (15.92%)
     2,074,643,669      cache-misses              #    1.664 % of all cache refs      (15.92%)
     2,217,613,703      LLC-load-misses           #   26.35% of all LL-cache hits     (13.65%)
     8,417,433,217      LLC-loads                                                     (13.65%)
     2,218,620,784      LLC-store-misses                                              (13.65%)
     8,435,023,191      LLC-stores                                                    (13.65%)
        14,183,867      page-faults                                                 
       334,227,798      dTLB-load-misses                                              (13.65%)
       329,645,068      dTLB-store-misses                                             (13.65%)
         4,006,668      iTLB-load-misses                                              (13.65%)
    54,091,496,285      "armv7_cortex_a7/br_immed_retired/"                                     (13.65%)
     5,210,488,059      "armv7_cortex_a7/br_mis_pred/"                                     (13.65%)
    70,571,016,182      "armv7_cortex_a7/br_pred/"                                     (13.65%)
                 0      "armv7_cortex_a7/br_return_retired/"                                     (13.65%)
    10,801,122,429      "armv7_cortex_a7/bus_access/"                                     (13.65%)
   408,934,883,957      "armv7_cortex_a7/bus_cycles/"                                     (13.65%)
             5,282      "armv7_cortex_a7/cid_write_retired/"                                     (13.65%)
   815,039,633,744      "armv7_cortex_a7/cpu_cycles/"                                     (13.65%)
        30,121,164      "armv7_cortex_a7/exc_return/"                                     (13.65%)
        15,980,582      "armv7_cortex_a7/exc_taken/"                                     (13.65%)
   520,536,894,589      "armv7_cortex_a7/inst_retired/"                                     (13.65%)
                 0      "armv7_cortex_a7/inst_spec/"                                     (13.65%)
   124,942,898,548      "armv7_cortex_a7/l1d_cache/"                                     (13.64%)
     2,047,943,884      "armv7_cortex_a7/l1d_cache_refill/"                                     (13.64%)
     3,226,701,558      "armv7_cortex_a7/l1d_cache_wb/"                                     (13.63%)
       325,334,378      "armv7_cortex_a7/l1d_tlb_refill/"                                     (13.63%)
   369,315,919,185      "armv7_cortex_a7/l1i_cache/"                                     (13.62%)
       544,164,858      "armv7_cortex_a7/l1i_cache_refill/"                                     (13.62%)
         4,078,679      "armv7_cortex_a7/l1i_tlb_refill/"                                     (13.62%)
     8,419,957,194      "armv7_cortex_a7/l2d_cache/"                                     (13.62%)
     2,186,814,810      "armv7_cortex_a7/l2d_cache_refill/"                                     (13.62%)
     1,191,341,572      "armv7_cortex_a7/l2d_cache_wb/"                                     (13.62%)
    64,815,935,136      "armv7_cortex_a7/ld_retired/"                                     (13.62%)
   125,406,597,936      "armv7_cortex_a7/mem_access/"                                     (13.62%)
                 0      "armv7_cortex_a7/memory_error/"                                     (13.62%)
    47,521,382,876      "armv7_cortex_a7/pc_write_retired/"                                     (13.62%)
    22,412,207,688      "armv7_cortex_a7/st_retired/"                                     (13.62%)
                 0      "armv7_cortex_a7/sw_incr/"                                     (13.62%)
                 0      "armv7_cortex_a7/ttbr_write_retired/                                     (13.62%)
        38,485,606      "armv7_cortex_a7/unaligned_ldst_retired/"                                     (13.62%)

     201.772833882 seconds time elapsed

