
Start_node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000058d4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08005b6c  08005b6c  00006b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005bb0  08005bb0  00006bb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005bb8  08005bb8  00006bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08005bbc  08005bbc  00006bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000002c  24000000  08005bc0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000248  2400002c  08005bec  0000702c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24000274  08005bec  00007274  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  0000702c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00014e32  00000000  00000000  0000705a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002673  00000000  00000000  0001be8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000e38  00000000  00000000  0001e500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000b0d  00000000  00000000  0001f338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036e1b  00000000  00000000  0001fe45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000138aa  00000000  00000000  00056c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015af5d  00000000  00000000  0006a50a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001c5467  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003b48  00000000  00000000  001c54ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006c  00000000  00000000  001c8ff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005b54 	.word	0x08005b54

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08005b54 	.word	0x08005b54

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000608:	f000 fe42 	bl	8001290 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800060c:	f000 f834 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000610:	f000 f974 	bl	80008fc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000614:	f000 f8da 	bl	80007cc <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8000618:	f000 f924 	bl	8000864 <MX_USART6_UART_Init>
  MX_I2C2_Init();
 800061c:	f000 f896 	bl	800074c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000620:	2000      	movs	r0, #0
 8000622:	f000 fc6d 	bl	8000f00 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8000626:	2001      	movs	r0, #1
 8000628:	f000 fc6a 	bl	8000f00 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800062c:	2002      	movs	r0, #2
 800062e:	f000 fc67 	bl	8000f00 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8000632:	2101      	movs	r1, #1
 8000634:	2000      	movs	r0, #0
 8000636:	f000 fcd9 	bl	8000fec <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800063a:	4b0e      	ldr	r3, [pc, #56]	@ (8000674 <main+0x70>)
 800063c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000640:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000642:	4b0c      	ldr	r3, [pc, #48]	@ (8000674 <main+0x70>)
 8000644:	2200      	movs	r2, #0
 8000646:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8000648:	4b0a      	ldr	r3, [pc, #40]	@ (8000674 <main+0x70>)
 800064a:	2200      	movs	r2, #0
 800064c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800064e:	4b09      	ldr	r3, [pc, #36]	@ (8000674 <main+0x70>)
 8000650:	2200      	movs	r2, #0
 8000652:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000654:	4b07      	ldr	r3, [pc, #28]	@ (8000674 <main+0x70>)
 8000656:	2200      	movs	r2, #0
 8000658:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800065a:	4906      	ldr	r1, [pc, #24]	@ (8000674 <main+0x70>)
 800065c:	2000      	movs	r0, #0
 800065e:	f000 fd55 	bl	800110c <BSP_COM_Init>
 8000662:	4603      	mov	r3, r0
 8000664:	2b00      	cmp	r3, #0
 8000666:	d002      	beq.n	800066e <main+0x6a>
  {
    Error_Handler();
 8000668:	f000 f9c8 	bl	80009fc <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800066c:	bf00      	nop
 800066e:	bf00      	nop
 8000670:	e7fd      	b.n	800066e <main+0x6a>
 8000672:	bf00      	nop
 8000674:	24000048 	.word	0x24000048

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b09c      	sub	sp, #112	@ 0x70
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000682:	224c      	movs	r2, #76	@ 0x4c
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f005 fa38 	bl	8005afc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	1d3b      	adds	r3, r7, #4
 800068e:	2220      	movs	r2, #32
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f005 fa32 	bl	8005afc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000698:	2002      	movs	r0, #2
 800069a:	f001 fb07 	bl	8001cac <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800069e:	2300      	movs	r3, #0
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	4b28      	ldr	r3, [pc, #160]	@ (8000744 <SystemClock_Config+0xcc>)
 80006a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006a6:	4a27      	ldr	r2, [pc, #156]	@ (8000744 <SystemClock_Config+0xcc>)
 80006a8:	f023 0301 	bic.w	r3, r3, #1
 80006ac:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80006ae:	4b25      	ldr	r3, [pc, #148]	@ (8000744 <SystemClock_Config+0xcc>)
 80006b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80006b2:	f003 0301 	and.w	r3, r3, #1
 80006b6:	603b      	str	r3, [r7, #0]
 80006b8:	4b23      	ldr	r3, [pc, #140]	@ (8000748 <SystemClock_Config+0xd0>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006c0:	4a21      	ldr	r2, [pc, #132]	@ (8000748 <SystemClock_Config+0xd0>)
 80006c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006c6:	6193      	str	r3, [r2, #24]
 80006c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000748 <SystemClock_Config+0xd0>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d0:	603b      	str	r3, [r7, #0]
 80006d2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80006d4:	bf00      	nop
 80006d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000748 <SystemClock_Config+0xd0>)
 80006d8:	699b      	ldr	r3, [r3, #24]
 80006da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80006de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80006e2:	d1f8      	bne.n	80006d6 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e4:	2302      	movs	r3, #2
 80006e6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006e8:	2301      	movs	r3, #1
 80006ea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ec:	2340      	movs	r3, #64	@ 0x40
 80006ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006f0:	2300      	movs	r3, #0
 80006f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006f8:	4618      	mov	r0, r3
 80006fa:	f001 fb11 	bl	8001d20 <HAL_RCC_OscConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000704:	f000 f97a 	bl	80009fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000708:	233f      	movs	r3, #63	@ 0x3f
 800070a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800070c:	2300      	movs	r3, #0
 800070e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000710:	2300      	movs	r3, #0
 8000712:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800071c:	2300      	movs	r3, #0
 800071e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000720:	2300      	movs	r3, #0
 8000722:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000724:	2300      	movs	r3, #0
 8000726:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2101      	movs	r1, #1
 800072c:	4618      	mov	r0, r3
 800072e:	f001 ff51 	bl	80025d4 <HAL_RCC_ClockConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000738:	f000 f960 	bl	80009fc <Error_Handler>
  }
}
 800073c:	bf00      	nop
 800073e:	3770      	adds	r7, #112	@ 0x70
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	58000400 	.word	0x58000400
 8000748:	58024800 	.word	0x58024800

0800074c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000750:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <MX_I2C2_Init+0x74>)
 8000752:	4a1c      	ldr	r2, [pc, #112]	@ (80007c4 <MX_I2C2_Init+0x78>)
 8000754:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10707DBC;
 8000756:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <MX_I2C2_Init+0x74>)
 8000758:	4a1b      	ldr	r2, [pc, #108]	@ (80007c8 <MX_I2C2_Init+0x7c>)
 800075a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800075c:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <MX_I2C2_Init+0x74>)
 800075e:	2200      	movs	r2, #0
 8000760:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000762:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <MX_I2C2_Init+0x74>)
 8000764:	2201      	movs	r2, #1
 8000766:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000768:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <MX_I2C2_Init+0x74>)
 800076a:	2200      	movs	r2, #0
 800076c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800076e:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <MX_I2C2_Init+0x74>)
 8000770:	2200      	movs	r2, #0
 8000772:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000774:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <MX_I2C2_Init+0x74>)
 8000776:	2200      	movs	r2, #0
 8000778:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800077a:	4b11      	ldr	r3, [pc, #68]	@ (80007c0 <MX_I2C2_Init+0x74>)
 800077c:	2200      	movs	r2, #0
 800077e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000780:	4b0f      	ldr	r3, [pc, #60]	@ (80007c0 <MX_I2C2_Init+0x74>)
 8000782:	2200      	movs	r2, #0
 8000784:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000786:	480e      	ldr	r0, [pc, #56]	@ (80007c0 <MX_I2C2_Init+0x74>)
 8000788:	f001 f95c 	bl	8001a44 <HAL_I2C_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000792:	f000 f933 	bl	80009fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000796:	2100      	movs	r1, #0
 8000798:	4809      	ldr	r0, [pc, #36]	@ (80007c0 <MX_I2C2_Init+0x74>)
 800079a:	f001 f9ef 	bl	8001b7c <HAL_I2CEx_ConfigAnalogFilter>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80007a4:	f000 f92a 	bl	80009fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80007a8:	2100      	movs	r1, #0
 80007aa:	4805      	ldr	r0, [pc, #20]	@ (80007c0 <MX_I2C2_Init+0x74>)
 80007ac:	f001 fa31 	bl	8001c12 <HAL_I2CEx_ConfigDigitalFilter>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80007b6:	f000 f921 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}
 80007be:	bf00      	nop
 80007c0:	24000058 	.word	0x24000058
 80007c4:	40005800 	.word	0x40005800
 80007c8:	10707dbc 	.word	0x10707dbc

080007cc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80007d0:	4b22      	ldr	r3, [pc, #136]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007d2:	4a23      	ldr	r2, [pc, #140]	@ (8000860 <MX_USART1_UART_Init+0x94>)
 80007d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80007d6:	4b21      	ldr	r3, [pc, #132]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80007de:	4b1f      	ldr	r3, [pc, #124]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80007e4:	4b1d      	ldr	r3, [pc, #116]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80007ea:	4b1c      	ldr	r3, [pc, #112]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80007f0:	4b1a      	ldr	r3, [pc, #104]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007f2:	220c      	movs	r2, #12
 80007f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007f6:	4b19      	ldr	r3, [pc, #100]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007fc:	4b17      	ldr	r3, [pc, #92]	@ (800085c <MX_USART1_UART_Init+0x90>)
 80007fe:	2200      	movs	r2, #0
 8000800:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000802:	4b16      	ldr	r3, [pc, #88]	@ (800085c <MX_USART1_UART_Init+0x90>)
 8000804:	2200      	movs	r2, #0
 8000806:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000808:	4b14      	ldr	r3, [pc, #80]	@ (800085c <MX_USART1_UART_Init+0x90>)
 800080a:	2200      	movs	r2, #0
 800080c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800080e:	4b13      	ldr	r3, [pc, #76]	@ (800085c <MX_USART1_UART_Init+0x90>)
 8000810:	2200      	movs	r2, #0
 8000812:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000814:	4811      	ldr	r0, [pc, #68]	@ (800085c <MX_USART1_UART_Init+0x90>)
 8000816:	f004 f895 	bl	8004944 <HAL_UART_Init>
 800081a:	4603      	mov	r3, r0
 800081c:	2b00      	cmp	r3, #0
 800081e:	d001      	beq.n	8000824 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000820:	f000 f8ec 	bl	80009fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000824:	2100      	movs	r1, #0
 8000826:	480d      	ldr	r0, [pc, #52]	@ (800085c <MX_USART1_UART_Init+0x90>)
 8000828:	f005 f89d 	bl	8005966 <HAL_UARTEx_SetTxFifoThreshold>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000832:	f000 f8e3 	bl	80009fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000836:	2100      	movs	r1, #0
 8000838:	4808      	ldr	r0, [pc, #32]	@ (800085c <MX_USART1_UART_Init+0x90>)
 800083a:	f005 f8d2 	bl	80059e2 <HAL_UARTEx_SetRxFifoThreshold>
 800083e:	4603      	mov	r3, r0
 8000840:	2b00      	cmp	r3, #0
 8000842:	d001      	beq.n	8000848 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000844:	f000 f8da 	bl	80009fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000848:	4804      	ldr	r0, [pc, #16]	@ (800085c <MX_USART1_UART_Init+0x90>)
 800084a:	f005 f853 	bl	80058f4 <HAL_UARTEx_DisableFifoMode>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000854:	f000 f8d2 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}
 800085c:	240000ac 	.word	0x240000ac
 8000860:	40011000 	.word	0x40011000

08000864 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000868:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 800086a:	4a23      	ldr	r2, [pc, #140]	@ (80008f8 <MX_USART6_UART_Init+0x94>)
 800086c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800086e:	4b21      	ldr	r3, [pc, #132]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 8000870:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000874:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b1d      	ldr	r3, [pc, #116]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000882:	4b1c      	ldr	r3, [pc, #112]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b19      	ldr	r3, [pc, #100]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000894:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800089a:	4b16      	ldr	r3, [pc, #88]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008a0:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008a6:	4b13      	ldr	r3, [pc, #76]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80008ac:	4811      	ldr	r0, [pc, #68]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 80008ae:	f004 f849 	bl	8004944 <HAL_UART_Init>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80008b8:	f000 f8a0 	bl	80009fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008bc:	2100      	movs	r1, #0
 80008be:	480d      	ldr	r0, [pc, #52]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 80008c0:	f005 f851 	bl	8005966 <HAL_UARTEx_SetTxFifoThreshold>
 80008c4:	4603      	mov	r3, r0
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d001      	beq.n	80008ce <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80008ca:	f000 f897 	bl	80009fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008ce:	2100      	movs	r1, #0
 80008d0:	4808      	ldr	r0, [pc, #32]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 80008d2:	f005 f886 	bl	80059e2 <HAL_UARTEx_SetRxFifoThreshold>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80008dc:	f000 f88e 	bl	80009fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_USART6_UART_Init+0x90>)
 80008e2:	f005 f807 	bl	80058f4 <HAL_UARTEx_DisableFifoMode>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80008ec:	f000 f886 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	24000140 	.word	0x24000140
 80008f8:	40011400 	.word	0x40011400

080008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08c      	sub	sp, #48	@ 0x30
 8000900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000912:	4b38      	ldr	r3, [pc, #224]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000918:	4a36      	ldr	r2, [pc, #216]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 800091a:	f043 0304 	orr.w	r3, r3, #4
 800091e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000922:	4b34      	ldr	r3, [pc, #208]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000928:	f003 0304 	and.w	r3, r3, #4
 800092c:	61bb      	str	r3, [r7, #24]
 800092e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000930:	4b30      	ldr	r3, [pc, #192]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000936:	4a2f      	ldr	r2, [pc, #188]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000938:	f043 0320 	orr.w	r3, r3, #32
 800093c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000940:	4b2c      	ldr	r3, [pc, #176]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000946:	f003 0320 	and.w	r3, r3, #32
 800094a:	617b      	str	r3, [r7, #20]
 800094c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800094e:	4b29      	ldr	r3, [pc, #164]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000954:	4a27      	ldr	r2, [pc, #156]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800095a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800095e:	4b25      	ldr	r3, [pc, #148]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096c:	4b21      	ldr	r3, [pc, #132]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 800096e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000972:	4a20      	ldr	r2, [pc, #128]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000974:	f043 0302 	orr.w	r3, r3, #2
 8000978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800097c:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 800097e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000982:	f003 0302 	and.w	r3, r3, #2
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	4b1a      	ldr	r3, [pc, #104]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000990:	4a18      	ldr	r2, [pc, #96]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 8000992:	f043 0301 	orr.w	r3, r3, #1
 8000996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099a:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	f003 0301 	and.w	r3, r3, #1
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009a8:	4b12      	ldr	r3, [pc, #72]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	4a11      	ldr	r2, [pc, #68]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 80009b0:	f043 0310 	orr.w	r3, r3, #16
 80009b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b8:	4b0e      	ldr	r3, [pc, #56]	@ (80009f4 <MX_GPIO_Init+0xf8>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009be:	f003 0310 	and.w	r3, r3, #16
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2102      	movs	r1, #2
 80009ca:	480b      	ldr	r0, [pc, #44]	@ (80009f8 <MX_GPIO_Init+0xfc>)
 80009cc:	f001 f820 	bl	8001a10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80009d0:	2302      	movs	r3, #2
 80009d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d4:	2301      	movs	r3, #1
 80009d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	2300      	movs	r3, #0
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	4619      	mov	r1, r3
 80009e6:	4804      	ldr	r0, [pc, #16]	@ (80009f8 <MX_GPIO_Init+0xfc>)
 80009e8:	f000 fe62 	bl	80016b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ec:	bf00      	nop
 80009ee:	3730      	adds	r7, #48	@ 0x30
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	58024400 	.word	0x58024400
 80009f8:	58021000 	.word	0x58021000

080009fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a00:	b672      	cpsid	i
}
 8000a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <Error_Handler+0x8>

08000a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a38 <HAL_MspInit+0x30>)
 8000a10:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a14:	4a08      	ldr	r2, [pc, #32]	@ (8000a38 <HAL_MspInit+0x30>)
 8000a16:	f043 0302 	orr.w	r3, r3, #2
 8000a1a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000a1e:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_MspInit+0x30>)
 8000a20:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000a24:	f003 0302 	and.w	r3, r3, #2
 8000a28:	607b      	str	r3, [r7, #4]
 8000a2a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a2c:	bf00      	nop
 8000a2e:	370c      	adds	r7, #12
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	58024400 	.word	0x58024400

08000a3c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b0ba      	sub	sp, #232	@ 0xe8
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a44:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a54:	f107 0310 	add.w	r3, r7, #16
 8000a58:	22c0      	movs	r2, #192	@ 0xc0
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f005 f84d 	bl	8005afc <memset>
  if(hi2c->Instance==I2C2)
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	681b      	ldr	r3, [r3, #0]
 8000a66:	4a26      	ldr	r2, [pc, #152]	@ (8000b00 <HAL_I2C_MspInit+0xc4>)
 8000a68:	4293      	cmp	r3, r2
 8000a6a:	d145      	bne.n	8000af8 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000a6c:	f04f 0208 	mov.w	r2, #8
 8000a70:	f04f 0300 	mov.w	r3, #0
 8000a74:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a7e:	f107 0310 	add.w	r3, r7, #16
 8000a82:	4618      	mov	r0, r3
 8000a84:	f002 f932 	bl	8002cec <HAL_RCCEx_PeriphCLKConfig>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d001      	beq.n	8000a92 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8000a8e:	f7ff ffb5 	bl	80009fc <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a92:	4b1c      	ldr	r3, [pc, #112]	@ (8000b04 <HAL_I2C_MspInit+0xc8>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a98:	4a1a      	ldr	r2, [pc, #104]	@ (8000b04 <HAL_I2C_MspInit+0xc8>)
 8000a9a:	f043 0320 	orr.w	r3, r3, #32
 8000a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aa2:	4b18      	ldr	r3, [pc, #96]	@ (8000b04 <HAL_I2C_MspInit+0xc8>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa8:	f003 0320 	and.w	r3, r3, #32
 8000aac:	60fb      	str	r3, [r7, #12]
 8000aae:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab6:	2312      	movs	r3, #18
 8000ab8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ace:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	480c      	ldr	r0, [pc, #48]	@ (8000b08 <HAL_I2C_MspInit+0xcc>)
 8000ad6:	f000 fdeb 	bl	80016b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000ada:	4b0a      	ldr	r3, [pc, #40]	@ (8000b04 <HAL_I2C_MspInit+0xc8>)
 8000adc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000ae0:	4a08      	ldr	r2, [pc, #32]	@ (8000b04 <HAL_I2C_MspInit+0xc8>)
 8000ae2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ae6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000aea:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <HAL_I2C_MspInit+0xc8>)
 8000aec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000af0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000af4:	60bb      	str	r3, [r7, #8]
 8000af6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8000af8:	bf00      	nop
 8000afa:	37e8      	adds	r7, #232	@ 0xe8
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40005800 	.word	0x40005800
 8000b04:	58024400 	.word	0x58024400
 8000b08:	58021400 	.word	0x58021400

08000b0c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b0be      	sub	sp, #248	@ 0xf8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b14:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000b18:	2200      	movs	r2, #0
 8000b1a:	601a      	str	r2, [r3, #0]
 8000b1c:	605a      	str	r2, [r3, #4]
 8000b1e:	609a      	str	r2, [r3, #8]
 8000b20:	60da      	str	r2, [r3, #12]
 8000b22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b24:	f107 0320 	add.w	r3, r7, #32
 8000b28:	22c0      	movs	r2, #192	@ 0xc0
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f004 ffe5 	bl	8005afc <memset>
  if(huart->Instance==USART1)
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a5f      	ldr	r2, [pc, #380]	@ (8000cb4 <HAL_UART_MspInit+0x1a8>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d16c      	bne.n	8000c16 <HAL_UART_MspInit+0x10a>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000b3c:	f04f 0201 	mov.w	r2, #1
 8000b40:	f04f 0300 	mov.w	r3, #0
 8000b44:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b4e:	f107 0320 	add.w	r3, r7, #32
 8000b52:	4618      	mov	r0, r3
 8000b54:	f002 f8ca 	bl	8002cec <HAL_RCCEx_PeriphCLKConfig>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d001      	beq.n	8000b62 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000b5e:	f7ff ff4d 	bl	80009fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b62:	4b55      	ldr	r3, [pc, #340]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000b64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b68:	4a53      	ldr	r2, [pc, #332]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000b6a:	f043 0310 	orr.w	r3, r3, #16
 8000b6e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000b72:	4b51      	ldr	r3, [pc, #324]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000b74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000b78:	f003 0310 	and.w	r3, r3, #16
 8000b7c:	61fb      	str	r3, [r7, #28]
 8000b7e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b80:	4b4d      	ldr	r3, [pc, #308]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b86:	4a4c      	ldr	r2, [pc, #304]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000b88:	f043 0302 	orr.w	r3, r3, #2
 8000b8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b90:	4b49      	ldr	r3, [pc, #292]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000b92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b96:	f003 0302 	and.w	r3, r3, #2
 8000b9a:	61bb      	str	r3, [r7, #24]
 8000b9c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b9e:	4b46      	ldr	r3, [pc, #280]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000ba0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ba4:	4a44      	ldr	r2, [pc, #272]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000ba6:	f043 0301 	orr.w	r3, r3, #1
 8000baa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000bae:	4b42      	ldr	r3, [pc, #264]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000bb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bb4:	f003 0301 	and.w	r3, r3, #1
 8000bb8:	617b      	str	r3, [r7, #20]
 8000bba:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000bbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bc0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc4:	2302      	movs	r3, #2
 8000bc6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000bd6:	2304      	movs	r3, #4
 8000bd8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bdc:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000be0:	4619      	mov	r1, r3
 8000be2:	4836      	ldr	r0, [pc, #216]	@ (8000cbc <HAL_UART_MspInit+0x1b0>)
 8000be4:	f000 fd64 	bl	80016b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000be8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000bec:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf0:	2302      	movs	r3, #2
 8000bf2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000c02:	2307      	movs	r3, #7
 8000c04:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c08:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000c0c:	4619      	mov	r1, r3
 8000c0e:	482c      	ldr	r0, [pc, #176]	@ (8000cc0 <HAL_UART_MspInit+0x1b4>)
 8000c10:	f000 fd4e 	bl	80016b0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8000c14:	e04a      	b.n	8000cac <HAL_UART_MspInit+0x1a0>
  else if(huart->Instance==USART6)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	4a2a      	ldr	r2, [pc, #168]	@ (8000cc4 <HAL_UART_MspInit+0x1b8>)
 8000c1c:	4293      	cmp	r3, r2
 8000c1e:	d145      	bne.n	8000cac <HAL_UART_MspInit+0x1a0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8000c20:	f04f 0201 	mov.w	r2, #1
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c32:	f107 0320 	add.w	r3, r7, #32
 8000c36:	4618      	mov	r0, r3
 8000c38:	f002 f858 	bl	8002cec <HAL_RCCEx_PeriphCLKConfig>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d001      	beq.n	8000c46 <HAL_UART_MspInit+0x13a>
      Error_Handler();
 8000c42:	f7ff fedb 	bl	80009fc <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8000c46:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000c48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000c4e:	f043 0320 	orr.w	r3, r3, #32
 8000c52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000c56:	4b18      	ldr	r3, [pc, #96]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000c58:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000c5c:	f003 0320 	and.w	r3, r3, #32
 8000c60:	613b      	str	r3, [r7, #16]
 8000c62:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c64:	4b14      	ldr	r3, [pc, #80]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c6a:	4a13      	ldr	r2, [pc, #76]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000c6c:	f043 0304 	orr.w	r3, r3, #4
 8000c70:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c74:	4b10      	ldr	r3, [pc, #64]	@ (8000cb8 <HAL_UART_MspInit+0x1ac>)
 8000c76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c7a:	f003 0304 	and.w	r3, r3, #4
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c82:	23c0      	movs	r3, #192	@ 0xc0
 8000c84:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c94:	2300      	movs	r3, #0
 8000c96:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8000c9a:	2307      	movs	r3, #7
 8000c9c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ca0:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4808      	ldr	r0, [pc, #32]	@ (8000cc8 <HAL_UART_MspInit+0x1bc>)
 8000ca8:	f000 fd02 	bl	80016b0 <HAL_GPIO_Init>
}
 8000cac:	bf00      	nop
 8000cae:	37f8      	adds	r7, #248	@ 0xf8
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40011000 	.word	0x40011000
 8000cb8:	58024400 	.word	0x58024400
 8000cbc:	58020400 	.word	0x58020400
 8000cc0:	58020000 	.word	0x58020000
 8000cc4:	40011400 	.word	0x40011400
 8000cc8:	58020800 	.word	0x58020800

08000ccc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cd0:	bf00      	nop
 8000cd2:	e7fd      	b.n	8000cd0 <NMI_Handler+0x4>

08000cd4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cd8:	bf00      	nop
 8000cda:	e7fd      	b.n	8000cd8 <HardFault_Handler+0x4>

08000cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce0:	bf00      	nop
 8000ce2:	e7fd      	b.n	8000ce0 <MemManage_Handler+0x4>

08000ce4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ce8:	bf00      	nop
 8000cea:	e7fd      	b.n	8000ce8 <BusFault_Handler+0x4>

08000cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf0:	bf00      	nop
 8000cf2:	e7fd      	b.n	8000cf0 <UsageFault_Handler+0x4>

08000cf4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr

08000d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d06:	bf00      	nop
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr

08000d10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d1e:	b580      	push	{r7, lr}
 8000d20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d22:	f000 fb27 	bl	8001374 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d26:	bf00      	nop
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8000d2e:	2000      	movs	r0, #0
 8000d30:	f000 f9ce 	bl	80010d0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000d34:	bf00      	nop
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000d3c:	4b43      	ldr	r3, [pc, #268]	@ (8000e4c <SystemInit+0x114>)
 8000d3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d42:	4a42      	ldr	r2, [pc, #264]	@ (8000e4c <SystemInit+0x114>)
 8000d44:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d4c:	4b40      	ldr	r3, [pc, #256]	@ (8000e50 <SystemInit+0x118>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f003 030f 	and.w	r3, r3, #15
 8000d54:	2b06      	cmp	r3, #6
 8000d56:	d807      	bhi.n	8000d68 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d58:	4b3d      	ldr	r3, [pc, #244]	@ (8000e50 <SystemInit+0x118>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	f023 030f 	bic.w	r3, r3, #15
 8000d60:	4a3b      	ldr	r2, [pc, #236]	@ (8000e50 <SystemInit+0x118>)
 8000d62:	f043 0307 	orr.w	r3, r3, #7
 8000d66:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000d68:	4b3a      	ldr	r3, [pc, #232]	@ (8000e54 <SystemInit+0x11c>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a39      	ldr	r2, [pc, #228]	@ (8000e54 <SystemInit+0x11c>)
 8000d6e:	f043 0301 	orr.w	r3, r3, #1
 8000d72:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000d74:	4b37      	ldr	r3, [pc, #220]	@ (8000e54 <SystemInit+0x11c>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000d7a:	4b36      	ldr	r3, [pc, #216]	@ (8000e54 <SystemInit+0x11c>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	4935      	ldr	r1, [pc, #212]	@ (8000e54 <SystemInit+0x11c>)
 8000d80:	4b35      	ldr	r3, [pc, #212]	@ (8000e58 <SystemInit+0x120>)
 8000d82:	4013      	ands	r3, r2
 8000d84:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000d86:	4b32      	ldr	r3, [pc, #200]	@ (8000e50 <SystemInit+0x118>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f003 0308 	and.w	r3, r3, #8
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d007      	beq.n	8000da2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000d92:	4b2f      	ldr	r3, [pc, #188]	@ (8000e50 <SystemInit+0x118>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f023 030f 	bic.w	r3, r3, #15
 8000d9a:	4a2d      	ldr	r2, [pc, #180]	@ (8000e50 <SystemInit+0x118>)
 8000d9c:	f043 0307 	orr.w	r3, r3, #7
 8000da0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000da2:	4b2c      	ldr	r3, [pc, #176]	@ (8000e54 <SystemInit+0x11c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000da8:	4b2a      	ldr	r3, [pc, #168]	@ (8000e54 <SystemInit+0x11c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000dae:	4b29      	ldr	r3, [pc, #164]	@ (8000e54 <SystemInit+0x11c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000db4:	4b27      	ldr	r3, [pc, #156]	@ (8000e54 <SystemInit+0x11c>)
 8000db6:	4a29      	ldr	r2, [pc, #164]	@ (8000e5c <SystemInit+0x124>)
 8000db8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000dba:	4b26      	ldr	r3, [pc, #152]	@ (8000e54 <SystemInit+0x11c>)
 8000dbc:	4a28      	ldr	r2, [pc, #160]	@ (8000e60 <SystemInit+0x128>)
 8000dbe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000dc0:	4b24      	ldr	r3, [pc, #144]	@ (8000e54 <SystemInit+0x11c>)
 8000dc2:	4a28      	ldr	r2, [pc, #160]	@ (8000e64 <SystemInit+0x12c>)
 8000dc4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000dc6:	4b23      	ldr	r3, [pc, #140]	@ (8000e54 <SystemInit+0x11c>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000dcc:	4b21      	ldr	r3, [pc, #132]	@ (8000e54 <SystemInit+0x11c>)
 8000dce:	4a25      	ldr	r2, [pc, #148]	@ (8000e64 <SystemInit+0x12c>)
 8000dd0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000dd2:	4b20      	ldr	r3, [pc, #128]	@ (8000e54 <SystemInit+0x11c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000dd8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e54 <SystemInit+0x11c>)
 8000dda:	4a22      	ldr	r2, [pc, #136]	@ (8000e64 <SystemInit+0x12c>)
 8000ddc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000dde:	4b1d      	ldr	r3, [pc, #116]	@ (8000e54 <SystemInit+0x11c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e54 <SystemInit+0x11c>)
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	4a1a      	ldr	r2, [pc, #104]	@ (8000e54 <SystemInit+0x11c>)
 8000dea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dee:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000df0:	4b18      	ldr	r3, [pc, #96]	@ (8000e54 <SystemInit+0x11c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000df6:	4b1c      	ldr	r3, [pc, #112]	@ (8000e68 <SystemInit+0x130>)
 8000df8:	681a      	ldr	r2, [r3, #0]
 8000dfa:	4b1c      	ldr	r3, [pc, #112]	@ (8000e6c <SystemInit+0x134>)
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000e02:	d202      	bcs.n	8000e0a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000e04:	4b1a      	ldr	r3, [pc, #104]	@ (8000e70 <SystemInit+0x138>)
 8000e06:	2201      	movs	r2, #1
 8000e08:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000e0a:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <SystemInit+0x11c>)
 8000e0c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d113      	bne.n	8000e40 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e18:	4b0e      	ldr	r3, [pc, #56]	@ (8000e54 <SystemInit+0x11c>)
 8000e1a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e1e:	4a0d      	ldr	r2, [pc, #52]	@ (8000e54 <SystemInit+0x11c>)
 8000e20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e24:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000e28:	4b12      	ldr	r3, [pc, #72]	@ (8000e74 <SystemInit+0x13c>)
 8000e2a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000e2e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000e30:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <SystemInit+0x11c>)
 8000e32:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000e36:	4a07      	ldr	r2, [pc, #28]	@ (8000e54 <SystemInit+0x11c>)
 8000e38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e3c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000e40:	bf00      	nop
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr
 8000e4a:	bf00      	nop
 8000e4c:	e000ed00 	.word	0xe000ed00
 8000e50:	52002000 	.word	0x52002000
 8000e54:	58024400 	.word	0x58024400
 8000e58:	eaf6ed7f 	.word	0xeaf6ed7f
 8000e5c:	02020200 	.word	0x02020200
 8000e60:	01ff0000 	.word	0x01ff0000
 8000e64:	01010280 	.word	0x01010280
 8000e68:	5c001000 	.word	0x5c001000
 8000e6c:	ffff0000 	.word	0xffff0000
 8000e70:	51008108 	.word	0x51008108
 8000e74:	52004000 	.word	0x52004000

08000e78 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000e7c:	4b09      	ldr	r3, [pc, #36]	@ (8000ea4 <ExitRun0Mode+0x2c>)
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	4a08      	ldr	r2, [pc, #32]	@ (8000ea4 <ExitRun0Mode+0x2c>)
 8000e82:	f043 0302 	orr.w	r3, r3, #2
 8000e86:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000e88:	bf00      	nop
 8000e8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ea4 <ExitRun0Mode+0x2c>)
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d0f9      	beq.n	8000e8a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000e96:	bf00      	nop
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	58024800 	.word	0x58024800

08000ea8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ea8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000ee4 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000eac:	f7ff ffe4 	bl	8000e78 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000eb0:	f7ff ff42 	bl	8000d38 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eb4:	480c      	ldr	r0, [pc, #48]	@ (8000ee8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eb6:	490d      	ldr	r1, [pc, #52]	@ (8000eec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000ef0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ebc:	e002      	b.n	8000ec4 <LoopCopyDataInit>

08000ebe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ebe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ec0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ec2:	3304      	adds	r3, #4

08000ec4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ec4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ec6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec8:	d3f9      	bcc.n	8000ebe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eca:	4a0a      	ldr	r2, [pc, #40]	@ (8000ef4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ecc:	4c0a      	ldr	r4, [pc, #40]	@ (8000ef8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ece:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ed0:	e001      	b.n	8000ed6 <LoopFillZerobss>

08000ed2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ed2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ed4:	3204      	adds	r2, #4

08000ed6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ed6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed8:	d3fb      	bcc.n	8000ed2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eda:	f004 fe17 	bl	8005b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ede:	f7ff fb91 	bl	8000604 <main>
  bx  lr
 8000ee2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ee4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000ee8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000eec:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000ef0:	08005bc0 	.word	0x08005bc0
  ldr r2, =_sbss
 8000ef4:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000ef8:	24000274 	.word	0x24000274

08000efc <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000efc:	e7fe      	b.n	8000efc <ADC3_IRQHandler>
	...

08000f00 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08c      	sub	sp, #48	@ 0x30
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	4603      	mov	r3, r0
 8000f08:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d009      	beq.n	8000f28 <BSP_LED_Init+0x28>
 8000f14:	79fb      	ldrb	r3, [r7, #7]
 8000f16:	2b01      	cmp	r3, #1
 8000f18:	d006      	beq.n	8000f28 <BSP_LED_Init+0x28>
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d003      	beq.n	8000f28 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000f20:	f06f 0301 	mvn.w	r3, #1
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000f26:	e055      	b.n	8000fd4 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8000f28:	79fb      	ldrb	r3, [r7, #7]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d10f      	bne.n	8000f4e <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 8000f2e:	4b2c      	ldr	r3, [pc, #176]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f34:	4a2a      	ldr	r2, [pc, #168]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f36:	f043 0302 	orr.w	r3, r3, #2
 8000f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f3e:	4b28      	ldr	r3, [pc, #160]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	697b      	ldr	r3, [r7, #20]
 8000f4c:	e021      	b.n	8000f92 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 8000f4e:	79fb      	ldrb	r3, [r7, #7]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d10f      	bne.n	8000f74 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8000f54:	4b22      	ldr	r3, [pc, #136]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f5a:	4a21      	ldr	r2, [pc, #132]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f5c:	f043 0302 	orr.w	r3, r3, #2
 8000f60:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f64:	4b1e      	ldr	r3, [pc, #120]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	613b      	str	r3, [r7, #16]
 8000f70:	693b      	ldr	r3, [r7, #16]
 8000f72:	e00e      	b.n	8000f92 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 8000f74:	4b1a      	ldr	r3, [pc, #104]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f7a:	4a19      	ldr	r2, [pc, #100]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f7c:	f043 0302 	orr.w	r3, r3, #2
 8000f80:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f84:	4b16      	ldr	r3, [pc, #88]	@ (8000fe0 <BSP_LED_Init+0xe0>)
 8000f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f8a:	f003 0302 	and.w	r3, r3, #2
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	4a13      	ldr	r2, [pc, #76]	@ (8000fe4 <BSP_LED_Init+0xe4>)
 8000f96:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f9a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fa4:	2303      	movs	r3, #3
 8000fa6:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	4a0f      	ldr	r2, [pc, #60]	@ (8000fe8 <BSP_LED_Init+0xe8>)
 8000fac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000fb0:	f107 0218 	add.w	r2, r7, #24
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	f000 fb7a 	bl	80016b0 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000fbc:	79fb      	ldrb	r3, [r7, #7]
 8000fbe:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe8 <BSP_LED_Init+0xe8>)
 8000fc0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	4a07      	ldr	r2, [pc, #28]	@ (8000fe4 <BSP_LED_Init+0xe4>)
 8000fc8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f000 fd1e 	bl	8001a10 <HAL_GPIO_WritePin>
  }

  return ret;
 8000fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3730      	adds	r7, #48	@ 0x30
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	58024400 	.word	0x58024400
 8000fe4:	08005b7c 	.word	0x08005b7c
 8000fe8:	2400000c 	.word	0x2400000c

08000fec <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	460a      	mov	r2, r1
 8000ff6:	71fb      	strb	r3, [r7, #7]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000ffc:	4b2e      	ldr	r3, [pc, #184]	@ (80010b8 <BSP_PB_Init+0xcc>)
 8000ffe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001002:	4a2d      	ldr	r2, [pc, #180]	@ (80010b8 <BSP_PB_Init+0xcc>)
 8001004:	f043 0304 	orr.w	r3, r3, #4
 8001008:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800100c:	4b2a      	ldr	r3, [pc, #168]	@ (80010b8 <BSP_PB_Init+0xcc>)
 800100e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001012:	f003 0304 	and.w	r3, r3, #4
 8001016:	60bb      	str	r3, [r7, #8]
 8001018:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800101a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800101e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8001020:	2302      	movs	r3, #2
 8001022:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001024:	2302      	movs	r3, #2
 8001026:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8001028:	79bb      	ldrb	r3, [r7, #6]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d10c      	bne.n	8001048 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800102e:	2300      	movs	r3, #0
 8001030:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	4a21      	ldr	r2, [pc, #132]	@ (80010bc <BSP_PB_Init+0xd0>)
 8001036:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800103a:	f107 020c 	add.w	r2, r7, #12
 800103e:	4611      	mov	r1, r2
 8001040:	4618      	mov	r0, r3
 8001042:	f000 fb35 	bl	80016b0 <HAL_GPIO_Init>
 8001046:	e031      	b.n	80010ac <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8001048:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800104c:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800104e:	79fb      	ldrb	r3, [r7, #7]
 8001050:	4a1a      	ldr	r2, [pc, #104]	@ (80010bc <BSP_PB_Init+0xd0>)
 8001052:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001056:	f107 020c 	add.w	r2, r7, #12
 800105a:	4611      	mov	r1, r2
 800105c:	4618      	mov	r0, r3
 800105e:	f000 fb27 	bl	80016b0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	00db      	lsls	r3, r3, #3
 8001066:	4a16      	ldr	r2, [pc, #88]	@ (80010c0 <BSP_PB_Init+0xd4>)
 8001068:	441a      	add	r2, r3
 800106a:	79fb      	ldrb	r3, [r7, #7]
 800106c:	4915      	ldr	r1, [pc, #84]	@ (80010c4 <BSP_PB_Init+0xd8>)
 800106e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001072:	4619      	mov	r1, r3
 8001074:	4610      	mov	r0, r2
 8001076:	f000 fad7 	bl	8001628 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	00db      	lsls	r3, r3, #3
 800107e:	4a10      	ldr	r2, [pc, #64]	@ (80010c0 <BSP_PB_Init+0xd4>)
 8001080:	1898      	adds	r0, r3, r2
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <BSP_PB_Init+0xdc>)
 8001086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800108a:	461a      	mov	r2, r3
 800108c:	2100      	movs	r1, #0
 800108e:	f000 faac 	bl	80015ea <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8001092:	2028      	movs	r0, #40	@ 0x28
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	4a0d      	ldr	r2, [pc, #52]	@ (80010cc <BSP_PB_Init+0xe0>)
 8001098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800109c:	2200      	movs	r2, #0
 800109e:	4619      	mov	r1, r3
 80010a0:	f000 fa6f 	bl	8001582 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80010a4:	2328      	movs	r3, #40	@ 0x28
 80010a6:	4618      	mov	r0, r3
 80010a8:	f000 fa85 	bl	80015b6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3720      	adds	r7, #32
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	58024400 	.word	0x58024400
 80010bc:	24000018 	.word	0x24000018
 80010c0:	240001d4 	.word	0x240001d4
 80010c4:	08005b84 	.word	0x08005b84
 80010c8:	2400001c 	.word	0x2400001c
 80010cc:	24000020 	.word	0x24000020

080010d0 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	4603      	mov	r3, r0
 80010d8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80010da:	79fb      	ldrb	r3, [r7, #7]
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	4a04      	ldr	r2, [pc, #16]	@ (80010f0 <BSP_PB_IRQHandler+0x20>)
 80010e0:	4413      	add	r3, r2
 80010e2:	4618      	mov	r0, r3
 80010e4:	f000 fab4 	bl	8001650 <HAL_EXTI_IRQHandler>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	240001d4 	.word	0x240001d4

080010f4 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80010fe:	bf00      	nop
 8001100:	370c      	adds	r7, #12
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
	...

0800110c <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	6039      	str	r1, [r7, #0]
 8001116:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001118:	2300      	movs	r3, #0
 800111a:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d003      	beq.n	800112a <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001122:	f06f 0301 	mvn.w	r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	e018      	b.n	800115c <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 800112a:	79fb      	ldrb	r3, [r7, #7]
 800112c:	2294      	movs	r2, #148	@ 0x94
 800112e:	fb02 f303 	mul.w	r3, r2, r3
 8001132:	4a0d      	ldr	r2, [pc, #52]	@ (8001168 <BSP_COM_Init+0x5c>)
 8001134:	4413      	add	r3, r2
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f852 	bl	80011e0 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 800113c:	79fb      	ldrb	r3, [r7, #7]
 800113e:	2294      	movs	r2, #148	@ 0x94
 8001140:	fb02 f303 	mul.w	r3, r2, r3
 8001144:	4a08      	ldr	r2, [pc, #32]	@ (8001168 <BSP_COM_Init+0x5c>)
 8001146:	4413      	add	r3, r2
 8001148:	6839      	ldr	r1, [r7, #0]
 800114a:	4618      	mov	r0, r3
 800114c:	f000 f80e 	bl	800116c <MX_USART3_Init>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d002      	beq.n	800115c <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8001156:	f06f 0303 	mvn.w	r3, #3
 800115a:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800115c:	68fb      	ldr	r3, [r7, #12]
}
 800115e:	4618      	mov	r0, r3
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	240001dc 	.word	0x240001dc

0800116c <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8001176:	4b15      	ldr	r3, [pc, #84]	@ (80011cc <MX_USART3_Init+0x60>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	681a      	ldr	r2, [r3, #0]
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	220c      	movs	r2, #12
 800118a:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	895b      	ldrh	r3, [r3, #10]
 8001190:	461a      	mov	r2, r3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8001196:	683b      	ldr	r3, [r7, #0]
 8001198:	685a      	ldr	r2, [r3, #4]
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	891b      	ldrh	r3, [r3, #8]
 80011a2:	461a      	mov	r2, r3
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	899b      	ldrh	r3, [r3, #12]
 80011ac:	461a      	mov	r2, r3
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011b8:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f003 fbc2 	bl	8004944 <HAL_UART_Init>
 80011c0:	4603      	mov	r3, r0
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3708      	adds	r7, #8
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	24000008 	.word	0x24000008

080011d0 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 80011d4:	2000      	movs	r0, #0
 80011d6:	f7ff ff8d 	bl	80010f4 <BSP_PB_Callback>
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	@ 0x28
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 80011e8:	4b27      	ldr	r3, [pc, #156]	@ (8001288 <COM1_MspInit+0xa8>)
 80011ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011ee:	4a26      	ldr	r2, [pc, #152]	@ (8001288 <COM1_MspInit+0xa8>)
 80011f0:	f043 0308 	orr.w	r3, r3, #8
 80011f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011f8:	4b23      	ldr	r3, [pc, #140]	@ (8001288 <COM1_MspInit+0xa8>)
 80011fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011fe:	f003 0308 	and.w	r3, r3, #8
 8001202:	613b      	str	r3, [r7, #16]
 8001204:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8001206:	4b20      	ldr	r3, [pc, #128]	@ (8001288 <COM1_MspInit+0xa8>)
 8001208:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800120c:	4a1e      	ldr	r2, [pc, #120]	@ (8001288 <COM1_MspInit+0xa8>)
 800120e:	f043 0308 	orr.w	r3, r3, #8
 8001212:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001216:	4b1c      	ldr	r3, [pc, #112]	@ (8001288 <COM1_MspInit+0xa8>)
 8001218:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800121c:	f003 0308 	and.w	r3, r3, #8
 8001220:	60fb      	str	r3, [r7, #12]
 8001222:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8001224:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <COM1_MspInit+0xa8>)
 8001226:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800122a:	4a17      	ldr	r2, [pc, #92]	@ (8001288 <COM1_MspInit+0xa8>)
 800122c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001230:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001234:	4b14      	ldr	r3, [pc, #80]	@ (8001288 <COM1_MspInit+0xa8>)
 8001236:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800123a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8001242:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001246:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800124c:	2302      	movs	r3, #2
 800124e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001250:	2301      	movs	r3, #1
 8001252:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8001254:	2307      	movs	r3, #7
 8001256:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8001258:	f107 0314 	add.w	r3, r7, #20
 800125c:	4619      	mov	r1, r3
 800125e:	480b      	ldr	r0, [pc, #44]	@ (800128c <COM1_MspInit+0xac>)
 8001260:	f000 fa26 	bl	80016b0 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8001264:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001268:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 800126a:	2302      	movs	r3, #2
 800126c:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800126e:	2307      	movs	r3, #7
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8001272:	f107 0314 	add.w	r3, r7, #20
 8001276:	4619      	mov	r1, r3
 8001278:	4804      	ldr	r0, [pc, #16]	@ (800128c <COM1_MspInit+0xac>)
 800127a:	f000 fa19 	bl	80016b0 <HAL_GPIO_Init>
}
 800127e:	bf00      	nop
 8001280:	3728      	adds	r7, #40	@ 0x28
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	58024400 	.word	0x58024400
 800128c:	58020c00 	.word	0x58020c00

08001290 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001296:	2003      	movs	r0, #3
 8001298:	f000 f968 	bl	800156c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800129c:	f001 fb50 	bl	8002940 <HAL_RCC_GetSysClockFreq>
 80012a0:	4602      	mov	r2, r0
 80012a2:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <HAL_Init+0x68>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	0a1b      	lsrs	r3, r3, #8
 80012a8:	f003 030f 	and.w	r3, r3, #15
 80012ac:	4913      	ldr	r1, [pc, #76]	@ (80012fc <HAL_Init+0x6c>)
 80012ae:	5ccb      	ldrb	r3, [r1, r3]
 80012b0:	f003 031f 	and.w	r3, r3, #31
 80012b4:	fa22 f303 	lsr.w	r3, r2, r3
 80012b8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80012ba:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <HAL_Init+0x68>)
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	f003 030f 	and.w	r3, r3, #15
 80012c2:	4a0e      	ldr	r2, [pc, #56]	@ (80012fc <HAL_Init+0x6c>)
 80012c4:	5cd3      	ldrb	r3, [r2, r3]
 80012c6:	f003 031f 	and.w	r3, r3, #31
 80012ca:	687a      	ldr	r2, [r7, #4]
 80012cc:	fa22 f303 	lsr.w	r3, r2, r3
 80012d0:	4a0b      	ldr	r2, [pc, #44]	@ (8001300 <HAL_Init+0x70>)
 80012d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80012d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001304 <HAL_Init+0x74>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012da:	2000      	movs	r0, #0
 80012dc:	f000 f814 	bl	8001308 <HAL_InitTick>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e002      	b.n	80012f0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80012ea:	f7ff fb8d 	bl	8000a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	58024400 	.word	0x58024400
 80012fc:	08005b6c 	.word	0x08005b6c
 8001300:	24000004 	.word	0x24000004
 8001304:	24000000 	.word	0x24000000

08001308 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001310:	4b15      	ldr	r3, [pc, #84]	@ (8001368 <HAL_InitTick+0x60>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e021      	b.n	8001360 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 800131c:	4b13      	ldr	r3, [pc, #76]	@ (800136c <HAL_InitTick+0x64>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b11      	ldr	r3, [pc, #68]	@ (8001368 <HAL_InitTick+0x60>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	4619      	mov	r1, r3
 8001326:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800132a:	fbb3 f3f1 	udiv	r3, r3, r1
 800132e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001332:	4618      	mov	r0, r3
 8001334:	f000 f94d 	bl	80015d2 <HAL_SYSTICK_Config>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800133e:	2301      	movs	r3, #1
 8001340:	e00e      	b.n	8001360 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	2b0f      	cmp	r3, #15
 8001346:	d80a      	bhi.n	800135e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001348:	2200      	movs	r2, #0
 800134a:	6879      	ldr	r1, [r7, #4]
 800134c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001350:	f000 f917 	bl	8001582 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001354:	4a06      	ldr	r2, [pc, #24]	@ (8001370 <HAL_InitTick+0x68>)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800135a:	2300      	movs	r3, #0
 800135c:	e000      	b.n	8001360 <HAL_InitTick+0x58>
    return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	24000028 	.word	0x24000028
 800136c:	24000000 	.word	0x24000000
 8001370:	24000024 	.word	0x24000024

08001374 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <HAL_IncTick+0x20>)
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	461a      	mov	r2, r3
 800137e:	4b06      	ldr	r3, [pc, #24]	@ (8001398 <HAL_IncTick+0x24>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4413      	add	r3, r2
 8001384:	4a04      	ldr	r2, [pc, #16]	@ (8001398 <HAL_IncTick+0x24>)
 8001386:	6013      	str	r3, [r2, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	24000028 	.word	0x24000028
 8001398:	24000270 	.word	0x24000270

0800139c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return uwTick;
 80013a0:	4b03      	ldr	r3, [pc, #12]	@ (80013b0 <HAL_GetTick+0x14>)
 80013a2:	681b      	ldr	r3, [r3, #0]
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	24000270 	.word	0x24000270

080013b4 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80013b8:	4b03      	ldr	r3, [pc, #12]	@ (80013c8 <HAL_GetREVID+0x14>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	0c1b      	lsrs	r3, r3, #16
}
 80013be:	4618      	mov	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr
 80013c8:	5c001000 	.word	0x5c001000

080013cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013cc:	b480      	push	{r7}
 80013ce:	b085      	sub	sp, #20
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013dc:	4b0b      	ldr	r3, [pc, #44]	@ (800140c <__NVIC_SetPriorityGrouping+0x40>)
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013e2:	68ba      	ldr	r2, [r7, #8]
 80013e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013e8:	4013      	ands	r3, r2
 80013ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013f0:	68bb      	ldr	r3, [r7, #8]
 80013f2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013f4:	4b06      	ldr	r3, [pc, #24]	@ (8001410 <__NVIC_SetPriorityGrouping+0x44>)
 80013f6:	4313      	orrs	r3, r2
 80013f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013fa:	4a04      	ldr	r2, [pc, #16]	@ (800140c <__NVIC_SetPriorityGrouping+0x40>)
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	60d3      	str	r3, [r2, #12]
}
 8001400:	bf00      	nop
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00
 8001410:	05fa0000 	.word	0x05fa0000

08001414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001418:	4b04      	ldr	r3, [pc, #16]	@ (800142c <__NVIC_GetPriorityGrouping+0x18>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	0a1b      	lsrs	r3, r3, #8
 800141e:	f003 0307 	and.w	r3, r3, #7
}
 8001422:	4618      	mov	r0, r3
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr
 800142c:	e000ed00 	.word	0xe000ed00

08001430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	4603      	mov	r3, r0
 8001438:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800143a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800143e:	2b00      	cmp	r3, #0
 8001440:	db0b      	blt.n	800145a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001442:	88fb      	ldrh	r3, [r7, #6]
 8001444:	f003 021f 	and.w	r2, r3, #31
 8001448:	4907      	ldr	r1, [pc, #28]	@ (8001468 <__NVIC_EnableIRQ+0x38>)
 800144a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800144e:	095b      	lsrs	r3, r3, #5
 8001450:	2001      	movs	r0, #1
 8001452:	fa00 f202 	lsl.w	r2, r0, r2
 8001456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800145a:	bf00      	nop
 800145c:	370c      	adds	r7, #12
 800145e:	46bd      	mov	sp, r7
 8001460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001464:	4770      	bx	lr
 8001466:	bf00      	nop
 8001468:	e000e100 	.word	0xe000e100

0800146c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	6039      	str	r1, [r7, #0]
 8001476:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001478:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800147c:	2b00      	cmp	r3, #0
 800147e:	db0a      	blt.n	8001496 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	b2da      	uxtb	r2, r3
 8001484:	490c      	ldr	r1, [pc, #48]	@ (80014b8 <__NVIC_SetPriority+0x4c>)
 8001486:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800148a:	0112      	lsls	r2, r2, #4
 800148c:	b2d2      	uxtb	r2, r2
 800148e:	440b      	add	r3, r1
 8001490:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001494:	e00a      	b.n	80014ac <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	b2da      	uxtb	r2, r3
 800149a:	4908      	ldr	r1, [pc, #32]	@ (80014bc <__NVIC_SetPriority+0x50>)
 800149c:	88fb      	ldrh	r3, [r7, #6]
 800149e:	f003 030f 	and.w	r3, r3, #15
 80014a2:	3b04      	subs	r3, #4
 80014a4:	0112      	lsls	r2, r2, #4
 80014a6:	b2d2      	uxtb	r2, r2
 80014a8:	440b      	add	r3, r1
 80014aa:	761a      	strb	r2, [r3, #24]
}
 80014ac:	bf00      	nop
 80014ae:	370c      	adds	r7, #12
 80014b0:	46bd      	mov	sp, r7
 80014b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b6:	4770      	bx	lr
 80014b8:	e000e100 	.word	0xe000e100
 80014bc:	e000ed00 	.word	0xe000ed00

080014c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b089      	sub	sp, #36	@ 0x24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	f1c3 0307 	rsb	r3, r3, #7
 80014da:	2b04      	cmp	r3, #4
 80014dc:	bf28      	it	cs
 80014de:	2304      	movcs	r3, #4
 80014e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	3304      	adds	r3, #4
 80014e6:	2b06      	cmp	r3, #6
 80014e8:	d902      	bls.n	80014f0 <NVIC_EncodePriority+0x30>
 80014ea:	69fb      	ldr	r3, [r7, #28]
 80014ec:	3b03      	subs	r3, #3
 80014ee:	e000      	b.n	80014f2 <NVIC_EncodePriority+0x32>
 80014f0:	2300      	movs	r3, #0
 80014f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43da      	mvns	r2, r3
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	401a      	ands	r2, r3
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001508:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	fa01 f303 	lsl.w	r3, r1, r3
 8001512:	43d9      	mvns	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001518:	4313      	orrs	r3, r2
         );
}
 800151a:	4618      	mov	r0, r3
 800151c:	3724      	adds	r7, #36	@ 0x24
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr
	...

08001528 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b082      	sub	sp, #8
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001538:	d301      	bcc.n	800153e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800153a:	2301      	movs	r3, #1
 800153c:	e00f      	b.n	800155e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800153e:	4a0a      	ldr	r2, [pc, #40]	@ (8001568 <SysTick_Config+0x40>)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	3b01      	subs	r3, #1
 8001544:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001546:	210f      	movs	r1, #15
 8001548:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800154c:	f7ff ff8e 	bl	800146c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001550:	4b05      	ldr	r3, [pc, #20]	@ (8001568 <SysTick_Config+0x40>)
 8001552:	2200      	movs	r2, #0
 8001554:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001556:	4b04      	ldr	r3, [pc, #16]	@ (8001568 <SysTick_Config+0x40>)
 8001558:	2207      	movs	r2, #7
 800155a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800155c:	2300      	movs	r3, #0
}
 800155e:	4618      	mov	r0, r3
 8001560:	3708      	adds	r7, #8
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	e000e010 	.word	0xe000e010

0800156c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f7ff ff29 	bl	80013cc <__NVIC_SetPriorityGrouping>
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}

08001582 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001582:	b580      	push	{r7, lr}
 8001584:	b086      	sub	sp, #24
 8001586:	af00      	add	r7, sp, #0
 8001588:	4603      	mov	r3, r0
 800158a:	60b9      	str	r1, [r7, #8]
 800158c:	607a      	str	r2, [r7, #4]
 800158e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001590:	f7ff ff40 	bl	8001414 <__NVIC_GetPriorityGrouping>
 8001594:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	6978      	ldr	r0, [r7, #20]
 800159c:	f7ff ff90 	bl	80014c0 <NVIC_EncodePriority>
 80015a0:	4602      	mov	r2, r0
 80015a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff5f 	bl	800146c <__NVIC_SetPriority>
}
 80015ae:	bf00      	nop
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff33 	bl	8001430 <__NVIC_EnableIRQ>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ffa4 	bl	8001528 <SysTick_Config>
 80015e0:	4603      	mov	r3, r0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}

080015ea <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80015ea:	b480      	push	{r7}
 80015ec:	b087      	sub	sp, #28
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	60f8      	str	r0, [r7, #12]
 80015f2:	460b      	mov	r3, r1
 80015f4:	607a      	str	r2, [r7, #4]
 80015f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80015f8:	2300      	movs	r3, #0
 80015fa:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d101      	bne.n	8001606 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e00a      	b.n	800161c <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001606:	7afb      	ldrb	r3, [r7, #11]
 8001608:	2b00      	cmp	r3, #0
 800160a:	d103      	bne.n	8001614 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	605a      	str	r2, [r3, #4]
      break;
 8001612:	e002      	b.n	800161a <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	75fb      	strb	r3, [r7, #23]
      break;
 8001618:	bf00      	nop
  }

  return status;
 800161a:	7dfb      	ldrb	r3, [r7, #23]
}
 800161c:	4618      	mov	r0, r3
 800161e:	371c      	adds	r7, #28
 8001620:	46bd      	mov	sp, r7
 8001622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001626:	4770      	bx	lr

08001628 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001628:	b480      	push	{r7}
 800162a:	b083      	sub	sp, #12
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
 8001630:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e003      	b.n	8001644 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	683a      	ldr	r2, [r7, #0]
 8001640:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001642:	2300      	movs	r3, #0
  }
}
 8001644:	4618      	mov	r0, r3
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b086      	sub	sp, #24
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	0c1b      	lsrs	r3, r3, #16
 800165e:	f003 0303 	and.w	r3, r3, #3
 8001662:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 031f 	and.w	r3, r3, #31
 800166c:	2201      	movs	r2, #1
 800166e:	fa02 f303 	lsl.w	r3, r2, r3
 8001672:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	011a      	lsls	r2, r3, #4
 8001678:	4b0c      	ldr	r3, [pc, #48]	@ (80016ac <HAL_EXTI_IRQHandler+0x5c>)
 800167a:	4413      	add	r3, r2
 800167c:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4013      	ands	r3, r2
 8001686:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001688:	68bb      	ldr	r3, [r7, #8]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d009      	beq.n	80016a2 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	693a      	ldr	r2, [r7, #16]
 8001692:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d002      	beq.n	80016a2 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	685b      	ldr	r3, [r3, #4]
 80016a0:	4798      	blx	r3
    }
  }
}
 80016a2:	bf00      	nop
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	58000088 	.word	0x58000088

080016b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b089      	sub	sp, #36	@ 0x24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80016ba:	2300      	movs	r3, #0
 80016bc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80016be:	4b89      	ldr	r3, [pc, #548]	@ (80018e4 <HAL_GPIO_Init+0x234>)
 80016c0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80016c2:	e194      	b.n	80019ee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	2101      	movs	r1, #1
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	fa01 f303 	lsl.w	r3, r1, r3
 80016d0:	4013      	ands	r3, r2
 80016d2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	2b00      	cmp	r3, #0
 80016d8:	f000 8186 	beq.w	80019e8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f003 0303 	and.w	r3, r3, #3
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d005      	beq.n	80016f4 <HAL_GPIO_Init+0x44>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f003 0303 	and.w	r3, r3, #3
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d130      	bne.n	8001756 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80016fa:	69fb      	ldr	r3, [r7, #28]
 80016fc:	005b      	lsls	r3, r3, #1
 80016fe:	2203      	movs	r2, #3
 8001700:	fa02 f303 	lsl.w	r3, r2, r3
 8001704:	43db      	mvns	r3, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4013      	ands	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	68da      	ldr	r2, [r3, #12]
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	005b      	lsls	r3, r3, #1
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	69ba      	ldr	r2, [r7, #24]
 800171a:	4313      	orrs	r3, r2
 800171c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800172a:	2201      	movs	r2, #1
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	fa02 f303 	lsl.w	r3, r2, r3
 8001732:	43db      	mvns	r3, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4013      	ands	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	091b      	lsrs	r3, r3, #4
 8001740:	f003 0201 	and.w	r2, r3, #1
 8001744:	69fb      	ldr	r3, [r7, #28]
 8001746:	fa02 f303 	lsl.w	r3, r2, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4313      	orrs	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	69ba      	ldr	r2, [r7, #24]
 8001754:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	f003 0303 	and.w	r3, r3, #3
 800175e:	2b03      	cmp	r3, #3
 8001760:	d017      	beq.n	8001792 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001768:	69fb      	ldr	r3, [r7, #28]
 800176a:	005b      	lsls	r3, r3, #1
 800176c:	2203      	movs	r2, #3
 800176e:	fa02 f303 	lsl.w	r3, r2, r3
 8001772:	43db      	mvns	r3, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4013      	ands	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	689a      	ldr	r2, [r3, #8]
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	4313      	orrs	r3, r2
 800178a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f003 0303 	and.w	r3, r3, #3
 800179a:	2b02      	cmp	r3, #2
 800179c:	d123      	bne.n	80017e6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	08da      	lsrs	r2, r3, #3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	3208      	adds	r2, #8
 80017a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	220f      	movs	r2, #15
 80017b6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ba:	43db      	mvns	r3, r3
 80017bc:	69ba      	ldr	r2, [r7, #24]
 80017be:	4013      	ands	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	691a      	ldr	r2, [r3, #16]
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	f003 0307 	and.w	r3, r3, #7
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	08da      	lsrs	r2, r3, #3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	3208      	adds	r2, #8
 80017e0:	69b9      	ldr	r1, [r7, #24]
 80017e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	2203      	movs	r2, #3
 80017f2:	fa02 f303 	lsl.w	r3, r2, r3
 80017f6:	43db      	mvns	r3, r3
 80017f8:	69ba      	ldr	r2, [r7, #24]
 80017fa:	4013      	ands	r3, r2
 80017fc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f003 0203 	and.w	r2, r3, #3
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	005b      	lsls	r3, r3, #1
 800180a:	fa02 f303 	lsl.w	r3, r2, r3
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	4313      	orrs	r3, r2
 8001812:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	69ba      	ldr	r2, [r7, #24]
 8001818:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001822:	2b00      	cmp	r3, #0
 8001824:	f000 80e0 	beq.w	80019e8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001828:	4b2f      	ldr	r3, [pc, #188]	@ (80018e8 <HAL_GPIO_Init+0x238>)
 800182a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800182e:	4a2e      	ldr	r2, [pc, #184]	@ (80018e8 <HAL_GPIO_Init+0x238>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001838:	4b2b      	ldr	r3, [pc, #172]	@ (80018e8 <HAL_GPIO_Init+0x238>)
 800183a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001846:	4a29      	ldr	r2, [pc, #164]	@ (80018ec <HAL_GPIO_Init+0x23c>)
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	089b      	lsrs	r3, r3, #2
 800184c:	3302      	adds	r3, #2
 800184e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001852:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	f003 0303 	and.w	r3, r3, #3
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	220f      	movs	r2, #15
 800185e:	fa02 f303 	lsl.w	r3, r2, r3
 8001862:	43db      	mvns	r3, r3
 8001864:	69ba      	ldr	r2, [r7, #24]
 8001866:	4013      	ands	r3, r2
 8001868:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a20      	ldr	r2, [pc, #128]	@ (80018f0 <HAL_GPIO_Init+0x240>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d052      	beq.n	8001918 <HAL_GPIO_Init+0x268>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	4a1f      	ldr	r2, [pc, #124]	@ (80018f4 <HAL_GPIO_Init+0x244>)
 8001876:	4293      	cmp	r3, r2
 8001878:	d031      	beq.n	80018de <HAL_GPIO_Init+0x22e>
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	4a1e      	ldr	r2, [pc, #120]	@ (80018f8 <HAL_GPIO_Init+0x248>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d02b      	beq.n	80018da <HAL_GPIO_Init+0x22a>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4a1d      	ldr	r2, [pc, #116]	@ (80018fc <HAL_GPIO_Init+0x24c>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d025      	beq.n	80018d6 <HAL_GPIO_Init+0x226>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a1c      	ldr	r2, [pc, #112]	@ (8001900 <HAL_GPIO_Init+0x250>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d01f      	beq.n	80018d2 <HAL_GPIO_Init+0x222>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a1b      	ldr	r2, [pc, #108]	@ (8001904 <HAL_GPIO_Init+0x254>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d019      	beq.n	80018ce <HAL_GPIO_Init+0x21e>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a1a      	ldr	r2, [pc, #104]	@ (8001908 <HAL_GPIO_Init+0x258>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d013      	beq.n	80018ca <HAL_GPIO_Init+0x21a>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a19      	ldr	r2, [pc, #100]	@ (800190c <HAL_GPIO_Init+0x25c>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d00d      	beq.n	80018c6 <HAL_GPIO_Init+0x216>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a18      	ldr	r2, [pc, #96]	@ (8001910 <HAL_GPIO_Init+0x260>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d007      	beq.n	80018c2 <HAL_GPIO_Init+0x212>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a17      	ldr	r2, [pc, #92]	@ (8001914 <HAL_GPIO_Init+0x264>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d101      	bne.n	80018be <HAL_GPIO_Init+0x20e>
 80018ba:	2309      	movs	r3, #9
 80018bc:	e02d      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018be:	230a      	movs	r3, #10
 80018c0:	e02b      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018c2:	2308      	movs	r3, #8
 80018c4:	e029      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018c6:	2307      	movs	r3, #7
 80018c8:	e027      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018ca:	2306      	movs	r3, #6
 80018cc:	e025      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018ce:	2305      	movs	r3, #5
 80018d0:	e023      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018d2:	2304      	movs	r3, #4
 80018d4:	e021      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018d6:	2303      	movs	r3, #3
 80018d8:	e01f      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018da:	2302      	movs	r3, #2
 80018dc:	e01d      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018de:	2301      	movs	r3, #1
 80018e0:	e01b      	b.n	800191a <HAL_GPIO_Init+0x26a>
 80018e2:	bf00      	nop
 80018e4:	58000080 	.word	0x58000080
 80018e8:	58024400 	.word	0x58024400
 80018ec:	58000400 	.word	0x58000400
 80018f0:	58020000 	.word	0x58020000
 80018f4:	58020400 	.word	0x58020400
 80018f8:	58020800 	.word	0x58020800
 80018fc:	58020c00 	.word	0x58020c00
 8001900:	58021000 	.word	0x58021000
 8001904:	58021400 	.word	0x58021400
 8001908:	58021800 	.word	0x58021800
 800190c:	58021c00 	.word	0x58021c00
 8001910:	58022000 	.word	0x58022000
 8001914:	58022400 	.word	0x58022400
 8001918:	2300      	movs	r3, #0
 800191a:	69fa      	ldr	r2, [r7, #28]
 800191c:	f002 0203 	and.w	r2, r2, #3
 8001920:	0092      	lsls	r2, r2, #2
 8001922:	4093      	lsls	r3, r2
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	4313      	orrs	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800192a:	4938      	ldr	r1, [pc, #224]	@ (8001a0c <HAL_GPIO_Init+0x35c>)
 800192c:	69fb      	ldr	r3, [r7, #28]
 800192e:	089b      	lsrs	r3, r3, #2
 8001930:	3302      	adds	r3, #2
 8001932:	69ba      	ldr	r2, [r7, #24]
 8001934:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	43db      	mvns	r3, r3
 8001944:	69ba      	ldr	r2, [r7, #24]
 8001946:	4013      	ands	r3, r2
 8001948:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	4313      	orrs	r3, r2
 800195c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800195e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001966:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	43db      	mvns	r3, r3
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	4013      	ands	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001980:	2b00      	cmp	r3, #0
 8001982:	d003      	beq.n	800198c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001984:	69ba      	ldr	r2, [r7, #24]
 8001986:	693b      	ldr	r3, [r7, #16]
 8001988:	4313      	orrs	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800198c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001994:	697b      	ldr	r3, [r7, #20]
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	43db      	mvns	r3, r3
 800199e:	69ba      	ldr	r2, [r7, #24]
 80019a0:	4013      	ands	r3, r2
 80019a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d003      	beq.n	80019b8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	4313      	orrs	r3, r2
 80019b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80019b8:	697b      	ldr	r3, [r7, #20]
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80019c4:	693b      	ldr	r3, [r7, #16]
 80019c6:	43db      	mvns	r3, r3
 80019c8:	69ba      	ldr	r2, [r7, #24]
 80019ca:	4013      	ands	r3, r2
 80019cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d003      	beq.n	80019e2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80019da:	69ba      	ldr	r2, [r7, #24]
 80019dc:	693b      	ldr	r3, [r7, #16]
 80019de:	4313      	orrs	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	3301      	adds	r3, #1
 80019ec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	69fb      	ldr	r3, [r7, #28]
 80019f4:	fa22 f303 	lsr.w	r3, r2, r3
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f47f ae63 	bne.w	80016c4 <HAL_GPIO_Init+0x14>
  }
}
 80019fe:	bf00      	nop
 8001a00:	bf00      	nop
 8001a02:	3724      	adds	r7, #36	@ 0x24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	58000400 	.word	0x58000400

08001a10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	460b      	mov	r3, r1
 8001a1a:	807b      	strh	r3, [r7, #2]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a20:	787b      	ldrb	r3, [r7, #1]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d003      	beq.n	8001a2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a26:	887a      	ldrh	r2, [r7, #2]
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001a2c:	e003      	b.n	8001a36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001a2e:	887b      	ldrh	r3, [r7, #2]
 8001a30:	041a      	lsls	r2, r3, #16
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	619a      	str	r2, [r3, #24]
}
 8001a36:	bf00      	nop
 8001a38:	370c      	adds	r7, #12
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
	...

08001a44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e08b      	b.n	8001b6e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001a5c:	b2db      	uxtb	r3, r3
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d106      	bne.n	8001a70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001a6a:	6878      	ldr	r0, [r7, #4]
 8001a6c:	f7fe ffe6 	bl	8000a3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2224      	movs	r2, #36	@ 0x24
 8001a74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f022 0201 	bic.w	r2, r2, #1
 8001a86:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001a94:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001aa4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	68db      	ldr	r3, [r3, #12]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d107      	bne.n	8001abe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	689a      	ldr	r2, [r3, #8]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	e006      	b.n	8001acc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	689a      	ldr	r2, [r3, #8]
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001aca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d108      	bne.n	8001ae6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	685a      	ldr	r2, [r3, #4]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ae2:	605a      	str	r2, [r3, #4]
 8001ae4:	e007      	b.n	8001af6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	685a      	ldr	r2, [r3, #4]
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001af4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	6859      	ldr	r1, [r3, #4]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b1d      	ldr	r3, [pc, #116]	@ (8001b78 <HAL_I2C_Init+0x134>)
 8001b02:	430b      	orrs	r3, r1
 8001b04:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	68da      	ldr	r2, [r3, #12]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001b14:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	691a      	ldr	r2, [r3, #16]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	695b      	ldr	r3, [r3, #20]
 8001b1e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	430a      	orrs	r2, r1
 8001b2e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	69d9      	ldr	r1, [r3, #28]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a1a      	ldr	r2, [r3, #32]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	430a      	orrs	r2, r1
 8001b3e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f042 0201 	orr.w	r2, r2, #1
 8001b4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2200      	movs	r2, #0
 8001b54:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	2220      	movs	r2, #32
 8001b5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	02008000 	.word	0x02008000

08001b7c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b083      	sub	sp, #12
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b20      	cmp	r3, #32
 8001b90:	d138      	bne.n	8001c04 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d101      	bne.n	8001ba0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	e032      	b.n	8001c06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2201      	movs	r2, #1
 8001ba4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2224      	movs	r2, #36	@ 0x24
 8001bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	681a      	ldr	r2, [r3, #0]
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f022 0201 	bic.w	r2, r2, #1
 8001bbe:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001bce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6819      	ldr	r1, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	683a      	ldr	r2, [r7, #0]
 8001bdc:	430a      	orrs	r2, r1
 8001bde:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	f042 0201 	orr.w	r2, r2, #1
 8001bee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2220      	movs	r2, #32
 8001bf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	e000      	b.n	8001c06 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001c04:	2302      	movs	r3, #2
  }
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr

08001c12 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001c12:	b480      	push	{r7}
 8001c14:	b085      	sub	sp, #20
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
 8001c1a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c22:	b2db      	uxtb	r3, r3
 8001c24:	2b20      	cmp	r3, #32
 8001c26:	d139      	bne.n	8001c9c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d101      	bne.n	8001c36 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001c32:	2302      	movs	r3, #2
 8001c34:	e033      	b.n	8001c9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2224      	movs	r2, #36	@ 0x24
 8001c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 0201 	bic.w	r2, r2, #1
 8001c54:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001c64:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	021b      	lsls	r3, r3, #8
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	68fa      	ldr	r2, [r7, #12]
 8001c76:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681a      	ldr	r2, [r3, #0]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f042 0201 	orr.w	r2, r2, #1
 8001c86:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2220      	movs	r2, #32
 8001c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2200      	movs	r2, #0
 8001c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	e000      	b.n	8001c9e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8001c9c:	2302      	movs	r3, #2
  }
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3714      	adds	r7, #20
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
	...

08001cac <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b084      	sub	sp, #16
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001cb4:	4b19      	ldr	r3, [pc, #100]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001cb6:	68db      	ldr	r3, [r3, #12]
 8001cb8:	f003 0304 	and.w	r3, r3, #4
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d00a      	beq.n	8001cd6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001cc0:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001cc2:	68db      	ldr	r3, [r3, #12]
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	687a      	ldr	r2, [r7, #4]
 8001cca:	429a      	cmp	r2, r3
 8001ccc:	d001      	beq.n	8001cd2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e01f      	b.n	8001d12 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	e01d      	b.n	8001d12 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001cd6:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	f023 0207 	bic.w	r2, r3, #7
 8001cde:	490f      	ldr	r1, [pc, #60]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001ce6:	f7ff fb59 	bl	800139c <HAL_GetTick>
 8001cea:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001cec:	e009      	b.n	8001d02 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001cee:	f7ff fb55 	bl	800139c <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001cfc:	d901      	bls.n	8001d02 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e007      	b.n	8001d12 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001d02:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <HAL_PWREx_ConfigSupply+0x70>)
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001d0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001d0e:	d1ee      	bne.n	8001cee <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	58024800 	.word	0x58024800

08001d20 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b08c      	sub	sp, #48	@ 0x30
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d102      	bne.n	8001d34 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	f000 bc48 	b.w	80025c4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	f000 8088 	beq.w	8001e52 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001d42:	4b99      	ldr	r3, [pc, #612]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001d44:	691b      	ldr	r3, [r3, #16]
 8001d46:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001d4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001d4c:	4b96      	ldr	r3, [pc, #600]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001d4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d50:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d54:	2b10      	cmp	r3, #16
 8001d56:	d007      	beq.n	8001d68 <HAL_RCC_OscConfig+0x48>
 8001d58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d5a:	2b18      	cmp	r3, #24
 8001d5c:	d111      	bne.n	8001d82 <HAL_RCC_OscConfig+0x62>
 8001d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d60:	f003 0303 	and.w	r3, r3, #3
 8001d64:	2b02      	cmp	r3, #2
 8001d66:	d10c      	bne.n	8001d82 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d68:	4b8f      	ldr	r3, [pc, #572]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d06d      	beq.n	8001e50 <HAL_RCC_OscConfig+0x130>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d169      	bne.n	8001e50 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	f000 bc21 	b.w	80025c4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001d8a:	d106      	bne.n	8001d9a <HAL_RCC_OscConfig+0x7a>
 8001d8c:	4b86      	ldr	r3, [pc, #536]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a85      	ldr	r2, [pc, #532]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001d92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d96:	6013      	str	r3, [r2, #0]
 8001d98:	e02e      	b.n	8001df8 <HAL_RCC_OscConfig+0xd8>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d10c      	bne.n	8001dbc <HAL_RCC_OscConfig+0x9c>
 8001da2:	4b81      	ldr	r3, [pc, #516]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	4a80      	ldr	r2, [pc, #512]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001da8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dac:	6013      	str	r3, [r2, #0]
 8001dae:	4b7e      	ldr	r3, [pc, #504]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a7d      	ldr	r2, [pc, #500]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001db4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	e01d      	b.n	8001df8 <HAL_RCC_OscConfig+0xd8>
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dc4:	d10c      	bne.n	8001de0 <HAL_RCC_OscConfig+0xc0>
 8001dc6:	4b78      	ldr	r3, [pc, #480]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4a77      	ldr	r2, [pc, #476]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001dcc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	4b75      	ldr	r3, [pc, #468]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a74      	ldr	r2, [pc, #464]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001dd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ddc:	6013      	str	r3, [r2, #0]
 8001dde:	e00b      	b.n	8001df8 <HAL_RCC_OscConfig+0xd8>
 8001de0:	4b71      	ldr	r3, [pc, #452]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4a70      	ldr	r2, [pc, #448]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001de6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dea:	6013      	str	r3, [r2, #0]
 8001dec:	4b6e      	ldr	r3, [pc, #440]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	4a6d      	ldr	r2, [pc, #436]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001df2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d013      	beq.n	8001e28 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e00:	f7ff facc 	bl	800139c <HAL_GetTick>
 8001e04:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e06:	e008      	b.n	8001e1a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e08:	f7ff fac8 	bl	800139c <HAL_GetTick>
 8001e0c:	4602      	mov	r2, r0
 8001e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e10:	1ad3      	subs	r3, r2, r3
 8001e12:	2b64      	cmp	r3, #100	@ 0x64
 8001e14:	d901      	bls.n	8001e1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001e16:	2303      	movs	r3, #3
 8001e18:	e3d4      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e1a:	4b63      	ldr	r3, [pc, #396]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d0f0      	beq.n	8001e08 <HAL_RCC_OscConfig+0xe8>
 8001e26:	e014      	b.n	8001e52 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e28:	f7ff fab8 	bl	800139c <HAL_GetTick>
 8001e2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e30:	f7ff fab4 	bl	800139c <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b64      	cmp	r3, #100	@ 0x64
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e3c0      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001e42:	4b59      	ldr	r3, [pc, #356]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1f0      	bne.n	8001e30 <HAL_RCC_OscConfig+0x110>
 8001e4e:	e000      	b.n	8001e52 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 80ca 	beq.w	8001ff4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e60:	4b51      	ldr	r3, [pc, #324]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001e62:	691b      	ldr	r3, [r3, #16]
 8001e64:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001e68:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001e6a:	4b4f      	ldr	r3, [pc, #316]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001e70:	6a3b      	ldr	r3, [r7, #32]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d007      	beq.n	8001e86 <HAL_RCC_OscConfig+0x166>
 8001e76:	6a3b      	ldr	r3, [r7, #32]
 8001e78:	2b18      	cmp	r3, #24
 8001e7a:	d156      	bne.n	8001f2a <HAL_RCC_OscConfig+0x20a>
 8001e7c:	69fb      	ldr	r3, [r7, #28]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d151      	bne.n	8001f2a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001e86:	4b48      	ldr	r3, [pc, #288]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f003 0304 	and.w	r3, r3, #4
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d005      	beq.n	8001e9e <HAL_RCC_OscConfig+0x17e>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	68db      	ldr	r3, [r3, #12]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d101      	bne.n	8001e9e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e392      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001e9e:	4b42      	ldr	r3, [pc, #264]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f023 0219 	bic.w	r2, r3, #25
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	493f      	ldr	r1, [pc, #252]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001eac:	4313      	orrs	r3, r2
 8001eae:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eb0:	f7ff fa74 	bl	800139c <HAL_GetTick>
 8001eb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eb6:	e008      	b.n	8001eca <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eb8:	f7ff fa70 	bl	800139c <HAL_GetTick>
 8001ebc:	4602      	mov	r2, r0
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec0:	1ad3      	subs	r3, r2, r3
 8001ec2:	2b02      	cmp	r3, #2
 8001ec4:	d901      	bls.n	8001eca <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001ec6:	2303      	movs	r3, #3
 8001ec8:	e37c      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eca:	4b37      	ldr	r3, [pc, #220]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0304 	and.w	r3, r3, #4
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d0f0      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ed6:	f7ff fa6d 	bl	80013b4 <HAL_GetREVID>
 8001eda:	4603      	mov	r3, r0
 8001edc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d817      	bhi.n	8001f14 <HAL_RCC_OscConfig+0x1f4>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	691b      	ldr	r3, [r3, #16]
 8001ee8:	2b40      	cmp	r3, #64	@ 0x40
 8001eea:	d108      	bne.n	8001efe <HAL_RCC_OscConfig+0x1de>
 8001eec:	4b2e      	ldr	r3, [pc, #184]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001eee:	685b      	ldr	r3, [r3, #4]
 8001ef0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001ef4:	4a2c      	ldr	r2, [pc, #176]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001ef6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001efa:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001efc:	e07a      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001efe:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	031b      	lsls	r3, r3, #12
 8001f0c:	4926      	ldr	r1, [pc, #152]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f12:	e06f      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f14:	4b24      	ldr	r3, [pc, #144]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	061b      	lsls	r3, r3, #24
 8001f22:	4921      	ldr	r1, [pc, #132]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f24:	4313      	orrs	r3, r2
 8001f26:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001f28:	e064      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d047      	beq.n	8001fc2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001f32:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f023 0219 	bic.w	r2, r3, #25
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	491a      	ldr	r1, [pc, #104]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f44:	f7ff fa2a 	bl	800139c <HAL_GetTick>
 8001f48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f4a:	e008      	b.n	8001f5e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f4c:	f7ff fa26 	bl	800139c <HAL_GetTick>
 8001f50:	4602      	mov	r2, r0
 8001f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	2b02      	cmp	r3, #2
 8001f58:	d901      	bls.n	8001f5e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001f5a:	2303      	movs	r3, #3
 8001f5c:	e332      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f5e:	4b12      	ldr	r3, [pc, #72]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d0f0      	beq.n	8001f4c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f6a:	f7ff fa23 	bl	80013b4 <HAL_GetREVID>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d819      	bhi.n	8001fac <HAL_RCC_OscConfig+0x28c>
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	2b40      	cmp	r3, #64	@ 0x40
 8001f7e:	d108      	bne.n	8001f92 <HAL_RCC_OscConfig+0x272>
 8001f80:	4b09      	ldr	r3, [pc, #36]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8001f88:	4a07      	ldr	r2, [pc, #28]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f8e:	6053      	str	r3, [r2, #4]
 8001f90:	e030      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2d4>
 8001f92:	4b05      	ldr	r3, [pc, #20]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	691b      	ldr	r3, [r3, #16]
 8001f9e:	031b      	lsls	r3, r3, #12
 8001fa0:	4901      	ldr	r1, [pc, #4]	@ (8001fa8 <HAL_RCC_OscConfig+0x288>)
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	604b      	str	r3, [r1, #4]
 8001fa6:	e025      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2d4>
 8001fa8:	58024400 	.word	0x58024400
 8001fac:	4b9a      	ldr	r3, [pc, #616]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	691b      	ldr	r3, [r3, #16]
 8001fb8:	061b      	lsls	r3, r3, #24
 8001fba:	4997      	ldr	r1, [pc, #604]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8001fbc:	4313      	orrs	r3, r2
 8001fbe:	604b      	str	r3, [r1, #4]
 8001fc0:	e018      	b.n	8001ff4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fc2:	4b95      	ldr	r3, [pc, #596]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a94      	ldr	r2, [pc, #592]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8001fc8:	f023 0301 	bic.w	r3, r3, #1
 8001fcc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fce:	f7ff f9e5 	bl	800139c <HAL_GetTick>
 8001fd2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001fd4:	e008      	b.n	8001fe8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fd6:	f7ff f9e1 	bl	800139c <HAL_GetTick>
 8001fda:	4602      	mov	r2, r0
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fde:	1ad3      	subs	r3, r2, r3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d901      	bls.n	8001fe8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e2ed      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001fe8:	4b8b      	ldr	r3, [pc, #556]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0304 	and.w	r3, r3, #4
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1f0      	bne.n	8001fd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 0310 	and.w	r3, r3, #16
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	f000 80a9 	beq.w	8002154 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002002:	4b85      	ldr	r3, [pc, #532]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800200a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800200c:	4b82      	ldr	r3, [pc, #520]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800200e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002010:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	2b08      	cmp	r3, #8
 8002016:	d007      	beq.n	8002028 <HAL_RCC_OscConfig+0x308>
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	2b18      	cmp	r3, #24
 800201c:	d13a      	bne.n	8002094 <HAL_RCC_OscConfig+0x374>
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f003 0303 	and.w	r3, r3, #3
 8002024:	2b01      	cmp	r3, #1
 8002026:	d135      	bne.n	8002094 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002028:	4b7b      	ldr	r3, [pc, #492]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002030:	2b00      	cmp	r3, #0
 8002032:	d005      	beq.n	8002040 <HAL_RCC_OscConfig+0x320>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	69db      	ldr	r3, [r3, #28]
 8002038:	2b80      	cmp	r3, #128	@ 0x80
 800203a:	d001      	beq.n	8002040 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e2c1      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002040:	f7ff f9b8 	bl	80013b4 <HAL_GetREVID>
 8002044:	4603      	mov	r3, r0
 8002046:	f241 0203 	movw	r2, #4099	@ 0x1003
 800204a:	4293      	cmp	r3, r2
 800204c:	d817      	bhi.n	800207e <HAL_RCC_OscConfig+0x35e>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	6a1b      	ldr	r3, [r3, #32]
 8002052:	2b20      	cmp	r3, #32
 8002054:	d108      	bne.n	8002068 <HAL_RCC_OscConfig+0x348>
 8002056:	4b70      	ldr	r3, [pc, #448]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800205e:	4a6e      	ldr	r2, [pc, #440]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002060:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002064:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002066:	e075      	b.n	8002154 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002068:	4b6b      	ldr	r3, [pc, #428]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	069b      	lsls	r3, r3, #26
 8002076:	4968      	ldr	r1, [pc, #416]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002078:	4313      	orrs	r3, r2
 800207a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800207c:	e06a      	b.n	8002154 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800207e:	4b66      	ldr	r3, [pc, #408]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002080:	68db      	ldr	r3, [r3, #12]
 8002082:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6a1b      	ldr	r3, [r3, #32]
 800208a:	061b      	lsls	r3, r3, #24
 800208c:	4962      	ldr	r1, [pc, #392]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800208e:	4313      	orrs	r3, r2
 8002090:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002092:	e05f      	b.n	8002154 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d042      	beq.n	8002122 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800209c:	4b5e      	ldr	r3, [pc, #376]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a5d      	ldr	r2, [pc, #372]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80020a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020a8:	f7ff f978 	bl	800139c <HAL_GetTick>
 80020ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80020ae:	e008      	b.n	80020c2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80020b0:	f7ff f974 	bl	800139c <HAL_GetTick>
 80020b4:	4602      	mov	r2, r0
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	1ad3      	subs	r3, r2, r3
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d901      	bls.n	80020c2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80020be:	2303      	movs	r3, #3
 80020c0:	e280      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80020c2:	4b55      	ldr	r3, [pc, #340]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d0f0      	beq.n	80020b0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80020ce:	f7ff f971 	bl	80013b4 <HAL_GetREVID>
 80020d2:	4603      	mov	r3, r0
 80020d4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80020d8:	4293      	cmp	r3, r2
 80020da:	d817      	bhi.n	800210c <HAL_RCC_OscConfig+0x3ec>
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	6a1b      	ldr	r3, [r3, #32]
 80020e0:	2b20      	cmp	r3, #32
 80020e2:	d108      	bne.n	80020f6 <HAL_RCC_OscConfig+0x3d6>
 80020e4:	4b4c      	ldr	r3, [pc, #304]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80020ec:	4a4a      	ldr	r2, [pc, #296]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80020ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80020f2:	6053      	str	r3, [r2, #4]
 80020f4:	e02e      	b.n	8002154 <HAL_RCC_OscConfig+0x434>
 80020f6:	4b48      	ldr	r3, [pc, #288]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6a1b      	ldr	r3, [r3, #32]
 8002102:	069b      	lsls	r3, r3, #26
 8002104:	4944      	ldr	r1, [pc, #272]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002106:	4313      	orrs	r3, r2
 8002108:	604b      	str	r3, [r1, #4]
 800210a:	e023      	b.n	8002154 <HAL_RCC_OscConfig+0x434>
 800210c:	4b42      	ldr	r3, [pc, #264]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	061b      	lsls	r3, r3, #24
 800211a:	493f      	ldr	r1, [pc, #252]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800211c:	4313      	orrs	r3, r2
 800211e:	60cb      	str	r3, [r1, #12]
 8002120:	e018      	b.n	8002154 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002122:	4b3d      	ldr	r3, [pc, #244]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4a3c      	ldr	r2, [pc, #240]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002128:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800212c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800212e:	f7ff f935 	bl	800139c <HAL_GetTick>
 8002132:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002134:	e008      	b.n	8002148 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002136:	f7ff f931 	bl	800139c <HAL_GetTick>
 800213a:	4602      	mov	r2, r0
 800213c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213e:	1ad3      	subs	r3, r2, r3
 8002140:	2b02      	cmp	r3, #2
 8002142:	d901      	bls.n	8002148 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002144:	2303      	movs	r3, #3
 8002146:	e23d      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002148:	4b33      	ldr	r3, [pc, #204]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002150:	2b00      	cmp	r3, #0
 8002152:	d1f0      	bne.n	8002136 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0308 	and.w	r3, r3, #8
 800215c:	2b00      	cmp	r3, #0
 800215e:	d036      	beq.n	80021ce <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	695b      	ldr	r3, [r3, #20]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d019      	beq.n	800219c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002168:	4b2b      	ldr	r3, [pc, #172]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800216a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800216c:	4a2a      	ldr	r2, [pc, #168]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800216e:	f043 0301 	orr.w	r3, r3, #1
 8002172:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002174:	f7ff f912 	bl	800139c <HAL_GetTick>
 8002178:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800217c:	f7ff f90e 	bl	800139c <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e21a      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800218e:	4b22      	ldr	r3, [pc, #136]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 8002190:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d0f0      	beq.n	800217c <HAL_RCC_OscConfig+0x45c>
 800219a:	e018      	b.n	80021ce <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800219c:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800219e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021a0:	4a1d      	ldr	r2, [pc, #116]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80021a2:	f023 0301 	bic.w	r3, r3, #1
 80021a6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a8:	f7ff f8f8 	bl	800139c <HAL_GetTick>
 80021ac:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80021ae:	e008      	b.n	80021c2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021b0:	f7ff f8f4 	bl	800139c <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	2b02      	cmp	r3, #2
 80021bc:	d901      	bls.n	80021c2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80021be:	2303      	movs	r3, #3
 80021c0:	e200      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80021c2:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80021c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021c6:	f003 0302 	and.w	r3, r3, #2
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d1f0      	bne.n	80021b0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f003 0320 	and.w	r3, r3, #32
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d039      	beq.n	800224e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d01c      	beq.n	800221c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80021e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 80021e8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80021ec:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80021ee:	f7ff f8d5 	bl	800139c <HAL_GetTick>
 80021f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80021f4:	e008      	b.n	8002208 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80021f6:	f7ff f8d1 	bl	800139c <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e1dd      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002208:	4b03      	ldr	r3, [pc, #12]	@ (8002218 <HAL_RCC_OscConfig+0x4f8>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002210:	2b00      	cmp	r3, #0
 8002212:	d0f0      	beq.n	80021f6 <HAL_RCC_OscConfig+0x4d6>
 8002214:	e01b      	b.n	800224e <HAL_RCC_OscConfig+0x52e>
 8002216:	bf00      	nop
 8002218:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800221c:	4b9b      	ldr	r3, [pc, #620]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a9a      	ldr	r2, [pc, #616]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002222:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002226:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002228:	f7ff f8b8 	bl	800139c <HAL_GetTick>
 800222c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800222e:	e008      	b.n	8002242 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002230:	f7ff f8b4 	bl	800139c <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e1c0      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002242:	4b92      	ldr	r3, [pc, #584]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1f0      	bne.n	8002230 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0304 	and.w	r3, r3, #4
 8002256:	2b00      	cmp	r3, #0
 8002258:	f000 8081 	beq.w	800235e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800225c:	4b8c      	ldr	r3, [pc, #560]	@ (8002490 <HAL_RCC_OscConfig+0x770>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a8b      	ldr	r2, [pc, #556]	@ (8002490 <HAL_RCC_OscConfig+0x770>)
 8002262:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002266:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002268:	f7ff f898 	bl	800139c <HAL_GetTick>
 800226c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800226e:	e008      	b.n	8002282 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002270:	f7ff f894 	bl	800139c <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	2b64      	cmp	r3, #100	@ 0x64
 800227c:	d901      	bls.n	8002282 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800227e:	2303      	movs	r3, #3
 8002280:	e1a0      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002282:	4b83      	ldr	r3, [pc, #524]	@ (8002490 <HAL_RCC_OscConfig+0x770>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0f0      	beq.n	8002270 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	2b01      	cmp	r3, #1
 8002294:	d106      	bne.n	80022a4 <HAL_RCC_OscConfig+0x584>
 8002296:	4b7d      	ldr	r3, [pc, #500]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002298:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800229a:	4a7c      	ldr	r2, [pc, #496]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 800229c:	f043 0301 	orr.w	r3, r3, #1
 80022a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80022a2:	e02d      	b.n	8002300 <HAL_RCC_OscConfig+0x5e0>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10c      	bne.n	80022c6 <HAL_RCC_OscConfig+0x5a6>
 80022ac:	4b77      	ldr	r3, [pc, #476]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022b0:	4a76      	ldr	r2, [pc, #472]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022b2:	f023 0301 	bic.w	r3, r3, #1
 80022b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80022b8:	4b74      	ldr	r3, [pc, #464]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022bc:	4a73      	ldr	r2, [pc, #460]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022be:	f023 0304 	bic.w	r3, r3, #4
 80022c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80022c4:	e01c      	b.n	8002300 <HAL_RCC_OscConfig+0x5e0>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b05      	cmp	r3, #5
 80022cc:	d10c      	bne.n	80022e8 <HAL_RCC_OscConfig+0x5c8>
 80022ce:	4b6f      	ldr	r3, [pc, #444]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022d2:	4a6e      	ldr	r2, [pc, #440]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022d4:	f043 0304 	orr.w	r3, r3, #4
 80022d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80022da:	4b6c      	ldr	r3, [pc, #432]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022de:	4a6b      	ldr	r2, [pc, #428]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022e0:	f043 0301 	orr.w	r3, r3, #1
 80022e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e6:	e00b      	b.n	8002300 <HAL_RCC_OscConfig+0x5e0>
 80022e8:	4b68      	ldr	r3, [pc, #416]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022ec:	4a67      	ldr	r2, [pc, #412]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022ee:	f023 0301 	bic.w	r3, r3, #1
 80022f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80022f4:	4b65      	ldr	r3, [pc, #404]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f8:	4a64      	ldr	r2, [pc, #400]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80022fa:	f023 0304 	bic.w	r3, r3, #4
 80022fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d015      	beq.n	8002334 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002308:	f7ff f848 	bl	800139c <HAL_GetTick>
 800230c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800230e:	e00a      	b.n	8002326 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002310:	f7ff f844 	bl	800139c <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800231e:	4293      	cmp	r3, r2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e14e      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002326:	4b59      	ldr	r3, [pc, #356]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800232a:	f003 0302 	and.w	r3, r3, #2
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0ee      	beq.n	8002310 <HAL_RCC_OscConfig+0x5f0>
 8002332:	e014      	b.n	800235e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002334:	f7ff f832 	bl	800139c <HAL_GetTick>
 8002338:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800233a:	e00a      	b.n	8002352 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800233c:	f7ff f82e 	bl	800139c <HAL_GetTick>
 8002340:	4602      	mov	r2, r0
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	1ad3      	subs	r3, r2, r3
 8002346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800234a:	4293      	cmp	r3, r2
 800234c:	d901      	bls.n	8002352 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800234e:	2303      	movs	r3, #3
 8002350:	e138      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002352:	4b4e      	ldr	r3, [pc, #312]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002356:	f003 0302 	and.w	r3, r3, #2
 800235a:	2b00      	cmp	r3, #0
 800235c:	d1ee      	bne.n	800233c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002362:	2b00      	cmp	r3, #0
 8002364:	f000 812d 	beq.w	80025c2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002368:	4b48      	ldr	r3, [pc, #288]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 800236a:	691b      	ldr	r3, [r3, #16]
 800236c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002370:	2b18      	cmp	r3, #24
 8002372:	f000 80bd 	beq.w	80024f0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800237a:	2b02      	cmp	r3, #2
 800237c:	f040 809e 	bne.w	80024bc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002380:	4b42      	ldr	r3, [pc, #264]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	4a41      	ldr	r2, [pc, #260]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002386:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800238a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800238c:	f7ff f806 	bl	800139c <HAL_GetTick>
 8002390:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002392:	e008      	b.n	80023a6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002394:	f7ff f802 	bl	800139c <HAL_GetTick>
 8002398:	4602      	mov	r2, r0
 800239a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800239c:	1ad3      	subs	r3, r2, r3
 800239e:	2b02      	cmp	r3, #2
 80023a0:	d901      	bls.n	80023a6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80023a2:	2303      	movs	r3, #3
 80023a4:	e10e      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80023a6:	4b39      	ldr	r3, [pc, #228]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d1f0      	bne.n	8002394 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023b2:	4b36      	ldr	r3, [pc, #216]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80023b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80023b6:	4b37      	ldr	r3, [pc, #220]	@ (8002494 <HAL_RCC_OscConfig+0x774>)
 80023b8:	4013      	ands	r3, r2
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80023c2:	0112      	lsls	r2, r2, #4
 80023c4:	430a      	orrs	r2, r1
 80023c6:	4931      	ldr	r1, [pc, #196]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80023c8:	4313      	orrs	r3, r2
 80023ca:	628b      	str	r3, [r1, #40]	@ 0x28
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d0:	3b01      	subs	r3, #1
 80023d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023da:	3b01      	subs	r3, #1
 80023dc:	025b      	lsls	r3, r3, #9
 80023de:	b29b      	uxth	r3, r3
 80023e0:	431a      	orrs	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023e6:	3b01      	subs	r3, #1
 80023e8:	041b      	lsls	r3, r3, #16
 80023ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80023f4:	3b01      	subs	r3, #1
 80023f6:	061b      	lsls	r3, r3, #24
 80023f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80023fc:	4923      	ldr	r1, [pc, #140]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002402:	4b22      	ldr	r3, [pc, #136]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002406:	4a21      	ldr	r2, [pc, #132]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002408:	f023 0301 	bic.w	r3, r3, #1
 800240c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800240e:	4b1f      	ldr	r3, [pc, #124]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002410:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002412:	4b21      	ldr	r3, [pc, #132]	@ (8002498 <HAL_RCC_OscConfig+0x778>)
 8002414:	4013      	ands	r3, r2
 8002416:	687a      	ldr	r2, [r7, #4]
 8002418:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800241a:	00d2      	lsls	r2, r2, #3
 800241c:	491b      	ldr	r1, [pc, #108]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 800241e:	4313      	orrs	r3, r2
 8002420:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002422:	4b1a      	ldr	r3, [pc, #104]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002424:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002426:	f023 020c 	bic.w	r2, r3, #12
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	4917      	ldr	r1, [pc, #92]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002430:	4313      	orrs	r3, r2
 8002432:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002434:	4b15      	ldr	r3, [pc, #84]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002438:	f023 0202 	bic.w	r2, r3, #2
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002440:	4912      	ldr	r1, [pc, #72]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002442:	4313      	orrs	r3, r2
 8002444:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002446:	4b11      	ldr	r3, [pc, #68]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800244a:	4a10      	ldr	r2, [pc, #64]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 800244c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002450:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002452:	4b0e      	ldr	r3, [pc, #56]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002456:	4a0d      	ldr	r2, [pc, #52]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002458:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800245c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800245e:	4b0b      	ldr	r3, [pc, #44]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002462:	4a0a      	ldr	r2, [pc, #40]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002464:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002468:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800246a:	4b08      	ldr	r3, [pc, #32]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 800246c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800246e:	4a07      	ldr	r2, [pc, #28]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002470:	f043 0301 	orr.w	r3, r3, #1
 8002474:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002476:	4b05      	ldr	r3, [pc, #20]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	4a04      	ldr	r2, [pc, #16]	@ (800248c <HAL_RCC_OscConfig+0x76c>)
 800247c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002480:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002482:	f7fe ff8b 	bl	800139c <HAL_GetTick>
 8002486:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002488:	e011      	b.n	80024ae <HAL_RCC_OscConfig+0x78e>
 800248a:	bf00      	nop
 800248c:	58024400 	.word	0x58024400
 8002490:	58024800 	.word	0x58024800
 8002494:	fffffc0c 	.word	0xfffffc0c
 8002498:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800249c:	f7fe ff7e 	bl	800139c <HAL_GetTick>
 80024a0:	4602      	mov	r2, r0
 80024a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a4:	1ad3      	subs	r3, r2, r3
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d901      	bls.n	80024ae <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e08a      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80024ae:	4b47      	ldr	r3, [pc, #284]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0f0      	beq.n	800249c <HAL_RCC_OscConfig+0x77c>
 80024ba:	e082      	b.n	80025c2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024bc:	4b43      	ldr	r3, [pc, #268]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a42      	ldr	r2, [pc, #264]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80024c2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c8:	f7fe ff68 	bl	800139c <HAL_GetTick>
 80024cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024d0:	f7fe ff64 	bl	800139c <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e070      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80024e2:	4b3a      	ldr	r3, [pc, #232]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1f0      	bne.n	80024d0 <HAL_RCC_OscConfig+0x7b0>
 80024ee:	e068      	b.n	80025c2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80024f0:	4b36      	ldr	r3, [pc, #216]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80024f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80024f6:	4b35      	ldr	r3, [pc, #212]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80024f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024fa:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002500:	2b01      	cmp	r3, #1
 8002502:	d031      	beq.n	8002568 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002504:	693b      	ldr	r3, [r7, #16]
 8002506:	f003 0203 	and.w	r2, r3, #3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800250e:	429a      	cmp	r2, r3
 8002510:	d12a      	bne.n	8002568 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002512:	693b      	ldr	r3, [r7, #16]
 8002514:	091b      	lsrs	r3, r3, #4
 8002516:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251e:	429a      	cmp	r2, r3
 8002520:	d122      	bne.n	8002568 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800252c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800252e:	429a      	cmp	r2, r3
 8002530:	d11a      	bne.n	8002568 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	0a5b      	lsrs	r3, r3, #9
 8002536:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800253e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002540:	429a      	cmp	r2, r3
 8002542:	d111      	bne.n	8002568 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	0c1b      	lsrs	r3, r3, #16
 8002548:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002550:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002552:	429a      	cmp	r2, r3
 8002554:	d108      	bne.n	8002568 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	0e1b      	lsrs	r3, r3, #24
 800255a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002562:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002564:	429a      	cmp	r2, r3
 8002566:	d001      	beq.n	800256c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e02b      	b.n	80025c4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800256c:	4b17      	ldr	r3, [pc, #92]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 800256e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002570:	08db      	lsrs	r3, r3, #3
 8002572:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002576:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800257c:	693a      	ldr	r2, [r7, #16]
 800257e:	429a      	cmp	r2, r3
 8002580:	d01f      	beq.n	80025c2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002582:	4b12      	ldr	r3, [pc, #72]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 8002584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002586:	4a11      	ldr	r2, [pc, #68]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 8002588:	f023 0301 	bic.w	r3, r3, #1
 800258c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800258e:	f7fe ff05 	bl	800139c <HAL_GetTick>
 8002592:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002594:	bf00      	nop
 8002596:	f7fe ff01 	bl	800139c <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259e:	4293      	cmp	r3, r2
 80025a0:	d0f9      	beq.n	8002596 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80025a2:	4b0a      	ldr	r3, [pc, #40]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80025a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80025a6:	4b0a      	ldr	r3, [pc, #40]	@ (80025d0 <HAL_RCC_OscConfig+0x8b0>)
 80025a8:	4013      	ands	r3, r2
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80025ae:	00d2      	lsls	r2, r2, #3
 80025b0:	4906      	ldr	r1, [pc, #24]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80025b6:	4b05      	ldr	r3, [pc, #20]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80025b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025ba:	4a04      	ldr	r2, [pc, #16]	@ (80025cc <HAL_RCC_OscConfig+0x8ac>)
 80025bc:	f043 0301 	orr.w	r3, r3, #1
 80025c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80025c2:	2300      	movs	r3, #0
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3730      	adds	r7, #48	@ 0x30
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	58024400 	.word	0x58024400
 80025d0:	ffff0007 	.word	0xffff0007

080025d4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
 80025dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d101      	bne.n	80025e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80025e4:	2301      	movs	r3, #1
 80025e6:	e19c      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025e8:	4b8a      	ldr	r3, [pc, #552]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f003 030f 	and.w	r3, r3, #15
 80025f0:	683a      	ldr	r2, [r7, #0]
 80025f2:	429a      	cmp	r2, r3
 80025f4:	d910      	bls.n	8002618 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025f6:	4b87      	ldr	r3, [pc, #540]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 020f 	bic.w	r2, r3, #15
 80025fe:	4985      	ldr	r1, [pc, #532]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	4313      	orrs	r3, r2
 8002604:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002606:	4b83      	ldr	r3, [pc, #524]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 030f 	and.w	r3, r3, #15
 800260e:	683a      	ldr	r2, [r7, #0]
 8002610:	429a      	cmp	r2, r3
 8002612:	d001      	beq.n	8002618 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002614:	2301      	movs	r3, #1
 8002616:	e184      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f003 0304 	and.w	r3, r3, #4
 8002620:	2b00      	cmp	r3, #0
 8002622:	d010      	beq.n	8002646 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	4b7b      	ldr	r3, [pc, #492]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 800262a:	699b      	ldr	r3, [r3, #24]
 800262c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002630:	429a      	cmp	r2, r3
 8002632:	d908      	bls.n	8002646 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002634:	4b78      	ldr	r3, [pc, #480]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	691b      	ldr	r3, [r3, #16]
 8002640:	4975      	ldr	r1, [pc, #468]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002642:	4313      	orrs	r3, r2
 8002644:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f003 0308 	and.w	r3, r3, #8
 800264e:	2b00      	cmp	r3, #0
 8002650:	d010      	beq.n	8002674 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	695a      	ldr	r2, [r3, #20]
 8002656:	4b70      	ldr	r3, [pc, #448]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800265e:	429a      	cmp	r2, r3
 8002660:	d908      	bls.n	8002674 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002662:	4b6d      	ldr	r3, [pc, #436]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	496a      	ldr	r1, [pc, #424]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002670:	4313      	orrs	r3, r2
 8002672:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0310 	and.w	r3, r3, #16
 800267c:	2b00      	cmp	r3, #0
 800267e:	d010      	beq.n	80026a2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	699a      	ldr	r2, [r3, #24]
 8002684:	4b64      	ldr	r3, [pc, #400]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800268c:	429a      	cmp	r2, r3
 800268e:	d908      	bls.n	80026a2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002690:	4b61      	ldr	r3, [pc, #388]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	699b      	ldr	r3, [r3, #24]
 800269c:	495e      	ldr	r1, [pc, #376]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0320 	and.w	r3, r3, #32
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d010      	beq.n	80026d0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	69da      	ldr	r2, [r3, #28]
 80026b2:	4b59      	ldr	r3, [pc, #356]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80026b4:	6a1b      	ldr	r3, [r3, #32]
 80026b6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d908      	bls.n	80026d0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80026be:	4b56      	ldr	r3, [pc, #344]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	4953      	ldr	r1, [pc, #332]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0302 	and.w	r3, r3, #2
 80026d8:	2b00      	cmp	r3, #0
 80026da:	d010      	beq.n	80026fe <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	4b4d      	ldr	r3, [pc, #308]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	f003 030f 	and.w	r3, r3, #15
 80026e8:	429a      	cmp	r2, r3
 80026ea:	d908      	bls.n	80026fe <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80026ee:	699b      	ldr	r3, [r3, #24]
 80026f0:	f023 020f 	bic.w	r2, r3, #15
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	4947      	ldr	r1, [pc, #284]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80026fa:	4313      	orrs	r3, r2
 80026fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	2b00      	cmp	r3, #0
 8002708:	d055      	beq.n	80027b6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800270a:	4b43      	ldr	r3, [pc, #268]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 800270c:	699b      	ldr	r3, [r3, #24]
 800270e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	689b      	ldr	r3, [r3, #8]
 8002716:	4940      	ldr	r1, [pc, #256]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002718:	4313      	orrs	r3, r2
 800271a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	2b02      	cmp	r3, #2
 8002722:	d107      	bne.n	8002734 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002724:	4b3c      	ldr	r3, [pc, #240]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272c:	2b00      	cmp	r3, #0
 800272e:	d121      	bne.n	8002774 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e0f6      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	2b03      	cmp	r3, #3
 800273a:	d107      	bne.n	800274c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800273c:	4b36      	ldr	r3, [pc, #216]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002744:	2b00      	cmp	r3, #0
 8002746:	d115      	bne.n	8002774 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e0ea      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d107      	bne.n	8002764 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002754:	4b30      	ldr	r3, [pc, #192]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800275c:	2b00      	cmp	r3, #0
 800275e:	d109      	bne.n	8002774 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002760:	2301      	movs	r3, #1
 8002762:	e0de      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002764:	4b2c      	ldr	r3, [pc, #176]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	2b00      	cmp	r3, #0
 800276e:	d101      	bne.n	8002774 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e0d6      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002774:	4b28      	ldr	r3, [pc, #160]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002776:	691b      	ldr	r3, [r3, #16]
 8002778:	f023 0207 	bic.w	r2, r3, #7
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	4925      	ldr	r1, [pc, #148]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 8002782:	4313      	orrs	r3, r2
 8002784:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002786:	f7fe fe09 	bl	800139c <HAL_GetTick>
 800278a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800278c:	e00a      	b.n	80027a4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800278e:	f7fe fe05 	bl	800139c <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	f241 3288 	movw	r2, #5000	@ 0x1388
 800279c:	4293      	cmp	r3, r2
 800279e:	d901      	bls.n	80027a4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80027a0:	2303      	movs	r3, #3
 80027a2:	e0be      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	00db      	lsls	r3, r3, #3
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d1eb      	bne.n	800278e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0302 	and.w	r3, r3, #2
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d010      	beq.n	80027e4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	68da      	ldr	r2, [r3, #12]
 80027c6:	4b14      	ldr	r3, [pc, #80]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	f003 030f 	and.w	r3, r3, #15
 80027ce:	429a      	cmp	r2, r3
 80027d0:	d208      	bcs.n	80027e4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027d2:	4b11      	ldr	r3, [pc, #68]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f023 020f 	bic.w	r2, r3, #15
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	68db      	ldr	r3, [r3, #12]
 80027de:	490e      	ldr	r1, [pc, #56]	@ (8002818 <HAL_RCC_ClockConfig+0x244>)
 80027e0:	4313      	orrs	r3, r2
 80027e2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f003 030f 	and.w	r3, r3, #15
 80027ec:	683a      	ldr	r2, [r7, #0]
 80027ee:	429a      	cmp	r2, r3
 80027f0:	d214      	bcs.n	800281c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027f2:	4b08      	ldr	r3, [pc, #32]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f023 020f 	bic.w	r2, r3, #15
 80027fa:	4906      	ldr	r1, [pc, #24]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	4313      	orrs	r3, r2
 8002800:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002802:	4b04      	ldr	r3, [pc, #16]	@ (8002814 <HAL_RCC_ClockConfig+0x240>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 030f 	and.w	r3, r3, #15
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	429a      	cmp	r2, r3
 800280e:	d005      	beq.n	800281c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e086      	b.n	8002922 <HAL_RCC_ClockConfig+0x34e>
 8002814:	52002000 	.word	0x52002000
 8002818:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f003 0304 	and.w	r3, r3, #4
 8002824:	2b00      	cmp	r3, #0
 8002826:	d010      	beq.n	800284a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	691a      	ldr	r2, [r3, #16]
 800282c:	4b3f      	ldr	r3, [pc, #252]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002834:	429a      	cmp	r2, r3
 8002836:	d208      	bcs.n	800284a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002838:	4b3c      	ldr	r3, [pc, #240]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	4939      	ldr	r1, [pc, #228]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 8002846:	4313      	orrs	r3, r2
 8002848:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 0308 	and.w	r3, r3, #8
 8002852:	2b00      	cmp	r3, #0
 8002854:	d010      	beq.n	8002878 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	695a      	ldr	r2, [r3, #20]
 800285a:	4b34      	ldr	r3, [pc, #208]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002862:	429a      	cmp	r2, r3
 8002864:	d208      	bcs.n	8002878 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002866:	4b31      	ldr	r3, [pc, #196]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	492e      	ldr	r1, [pc, #184]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 8002874:	4313      	orrs	r3, r2
 8002876:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0310 	and.w	r3, r3, #16
 8002880:	2b00      	cmp	r3, #0
 8002882:	d010      	beq.n	80028a6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	699a      	ldr	r2, [r3, #24]
 8002888:	4b28      	ldr	r3, [pc, #160]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002890:	429a      	cmp	r2, r3
 8002892:	d208      	bcs.n	80028a6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002894:	4b25      	ldr	r3, [pc, #148]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 8002896:	69db      	ldr	r3, [r3, #28]
 8002898:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	4922      	ldr	r1, [pc, #136]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f003 0320 	and.w	r3, r3, #32
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d010      	beq.n	80028d4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69da      	ldr	r2, [r3, #28]
 80028b6:	4b1d      	ldr	r3, [pc, #116]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80028be:	429a      	cmp	r2, r3
 80028c0:	d208      	bcs.n	80028d4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80028c2:	4b1a      	ldr	r3, [pc, #104]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 80028c4:	6a1b      	ldr	r3, [r3, #32]
 80028c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	69db      	ldr	r3, [r3, #28]
 80028ce:	4917      	ldr	r1, [pc, #92]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 80028d0:	4313      	orrs	r3, r2
 80028d2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80028d4:	f000 f834 	bl	8002940 <HAL_RCC_GetSysClockFreq>
 80028d8:	4602      	mov	r2, r0
 80028da:	4b14      	ldr	r3, [pc, #80]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 80028dc:	699b      	ldr	r3, [r3, #24]
 80028de:	0a1b      	lsrs	r3, r3, #8
 80028e0:	f003 030f 	and.w	r3, r3, #15
 80028e4:	4912      	ldr	r1, [pc, #72]	@ (8002930 <HAL_RCC_ClockConfig+0x35c>)
 80028e6:	5ccb      	ldrb	r3, [r1, r3]
 80028e8:	f003 031f 	and.w	r3, r3, #31
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
 80028f0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80028f2:	4b0e      	ldr	r3, [pc, #56]	@ (800292c <HAL_RCC_ClockConfig+0x358>)
 80028f4:	699b      	ldr	r3, [r3, #24]
 80028f6:	f003 030f 	and.w	r3, r3, #15
 80028fa:	4a0d      	ldr	r2, [pc, #52]	@ (8002930 <HAL_RCC_ClockConfig+0x35c>)
 80028fc:	5cd3      	ldrb	r3, [r2, r3]
 80028fe:	f003 031f 	and.w	r3, r3, #31
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	fa22 f303 	lsr.w	r3, r2, r3
 8002908:	4a0a      	ldr	r2, [pc, #40]	@ (8002934 <HAL_RCC_ClockConfig+0x360>)
 800290a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800290c:	4a0a      	ldr	r2, [pc, #40]	@ (8002938 <HAL_RCC_ClockConfig+0x364>)
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002912:	4b0a      	ldr	r3, [pc, #40]	@ (800293c <HAL_RCC_ClockConfig+0x368>)
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe fcf6 	bl	8001308 <HAL_InitTick>
 800291c:	4603      	mov	r3, r0
 800291e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002920:	7bfb      	ldrb	r3, [r7, #15]
}
 8002922:	4618      	mov	r0, r3
 8002924:	3718      	adds	r7, #24
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	58024400 	.word	0x58024400
 8002930:	08005b6c 	.word	0x08005b6c
 8002934:	24000004 	.word	0x24000004
 8002938:	24000000 	.word	0x24000000
 800293c:	24000024 	.word	0x24000024

08002940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002940:	b480      	push	{r7}
 8002942:	b089      	sub	sp, #36	@ 0x24
 8002944:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002946:	4bb3      	ldr	r3, [pc, #716]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800294e:	2b18      	cmp	r3, #24
 8002950:	f200 8155 	bhi.w	8002bfe <HAL_RCC_GetSysClockFreq+0x2be>
 8002954:	a201      	add	r2, pc, #4	@ (adr r2, 800295c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800295a:	bf00      	nop
 800295c:	080029c1 	.word	0x080029c1
 8002960:	08002bff 	.word	0x08002bff
 8002964:	08002bff 	.word	0x08002bff
 8002968:	08002bff 	.word	0x08002bff
 800296c:	08002bff 	.word	0x08002bff
 8002970:	08002bff 	.word	0x08002bff
 8002974:	08002bff 	.word	0x08002bff
 8002978:	08002bff 	.word	0x08002bff
 800297c:	080029e7 	.word	0x080029e7
 8002980:	08002bff 	.word	0x08002bff
 8002984:	08002bff 	.word	0x08002bff
 8002988:	08002bff 	.word	0x08002bff
 800298c:	08002bff 	.word	0x08002bff
 8002990:	08002bff 	.word	0x08002bff
 8002994:	08002bff 	.word	0x08002bff
 8002998:	08002bff 	.word	0x08002bff
 800299c:	080029ed 	.word	0x080029ed
 80029a0:	08002bff 	.word	0x08002bff
 80029a4:	08002bff 	.word	0x08002bff
 80029a8:	08002bff 	.word	0x08002bff
 80029ac:	08002bff 	.word	0x08002bff
 80029b0:	08002bff 	.word	0x08002bff
 80029b4:	08002bff 	.word	0x08002bff
 80029b8:	08002bff 	.word	0x08002bff
 80029bc:	080029f3 	.word	0x080029f3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80029c0:	4b94      	ldr	r3, [pc, #592]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0320 	and.w	r3, r3, #32
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d009      	beq.n	80029e0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80029cc:	4b91      	ldr	r3, [pc, #580]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	08db      	lsrs	r3, r3, #3
 80029d2:	f003 0303 	and.w	r3, r3, #3
 80029d6:	4a90      	ldr	r2, [pc, #576]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80029d8:	fa22 f303 	lsr.w	r3, r2, r3
 80029dc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80029de:	e111      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80029e0:	4b8d      	ldr	r3, [pc, #564]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80029e2:	61bb      	str	r3, [r7, #24]
      break;
 80029e4:	e10e      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80029e6:	4b8d      	ldr	r3, [pc, #564]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80029e8:	61bb      	str	r3, [r7, #24]
      break;
 80029ea:	e10b      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80029ec:	4b8c      	ldr	r3, [pc, #560]	@ (8002c20 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80029ee:	61bb      	str	r3, [r7, #24]
      break;
 80029f0:	e108      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80029f2:	4b88      	ldr	r3, [pc, #544]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029f6:	f003 0303 	and.w	r3, r3, #3
 80029fa:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80029fc:	4b85      	ldr	r3, [pc, #532]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	091b      	lsrs	r3, r3, #4
 8002a02:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a06:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002a08:	4b82      	ldr	r3, [pc, #520]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002a12:	4b80      	ldr	r3, [pc, #512]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a16:	08db      	lsrs	r3, r3, #3
 8002a18:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	fb02 f303 	mul.w	r3, r2, r3
 8002a22:	ee07 3a90 	vmov	s15, r3
 8002a26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a2a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 80e1 	beq.w	8002bf8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	2b02      	cmp	r3, #2
 8002a3a:	f000 8083 	beq.w	8002b44 <HAL_RCC_GetSysClockFreq+0x204>
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	2b02      	cmp	r3, #2
 8002a42:	f200 80a1 	bhi.w	8002b88 <HAL_RCC_GetSysClockFreq+0x248>
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_RCC_GetSysClockFreq+0x114>
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	2b01      	cmp	r3, #1
 8002a50:	d056      	beq.n	8002b00 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002a52:	e099      	b.n	8002b88 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a54:	4b6f      	ldr	r3, [pc, #444]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0320 	and.w	r3, r3, #32
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d02d      	beq.n	8002abc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002a60:	4b6c      	ldr	r3, [pc, #432]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	08db      	lsrs	r3, r3, #3
 8002a66:	f003 0303 	and.w	r3, r3, #3
 8002a6a:	4a6b      	ldr	r2, [pc, #428]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002a6c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a70:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	ee07 3a90 	vmov	s15, r3
 8002a78:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a7c:	693b      	ldr	r3, [r7, #16]
 8002a7e:	ee07 3a90 	vmov	s15, r3
 8002a82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a8a:	4b62      	ldr	r3, [pc, #392]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a92:	ee07 3a90 	vmov	s15, r3
 8002a96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002a9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8002a9e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002c24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002aa2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002aa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aaa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002aae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ab2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ab6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002aba:	e087      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	ee07 3a90 	vmov	s15, r3
 8002ac2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ac6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002c28 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002aca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ace:	4b51      	ldr	r3, [pc, #324]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ad6:	ee07 3a90 	vmov	s15, r3
 8002ada:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ade:	ed97 6a02 	vldr	s12, [r7, #8]
 8002ae2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002c24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ae6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002aee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002af2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002af6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002afa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002afe:	e065      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	ee07 3a90 	vmov	s15, r3
 8002b06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b0a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002c2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002b0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b12:	4b40      	ldr	r3, [pc, #256]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b1a:	ee07 3a90 	vmov	s15, r3
 8002b1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b22:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b26:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002c24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002b42:	e043      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	ee07 3a90 	vmov	s15, r3
 8002b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b4e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002c30 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002b52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b56:	4b2f      	ldr	r3, [pc, #188]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002b5e:	ee07 3a90 	vmov	s15, r3
 8002b62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002b66:	ed97 6a02 	vldr	s12, [r7, #8]
 8002b6a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002c24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002b6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002b72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002b76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002b7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002b7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002b86:	e021      	b.n	8002bcc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	ee07 3a90 	vmov	s15, r3
 8002b8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b92:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002c2c <HAL_RCC_GetSysClockFreq+0x2ec>
 8002b96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b9a:	4b1e      	ldr	r3, [pc, #120]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ba2:	ee07 3a90 	vmov	s15, r3
 8002ba6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002baa:	ed97 6a02 	vldr	s12, [r7, #8]
 8002bae:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002c24 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002bb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002bb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002bba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002bbe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002bc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002bca:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002bcc:	4b11      	ldr	r3, [pc, #68]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002bce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd0:	0a5b      	lsrs	r3, r3, #9
 8002bd2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	ee07 3a90 	vmov	s15, r3
 8002be0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002be4:	edd7 6a07 	vldr	s13, [r7, #28]
 8002be8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002bec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002bf0:	ee17 3a90 	vmov	r3, s15
 8002bf4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002bf6:	e005      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	61bb      	str	r3, [r7, #24]
      break;
 8002bfc:	e002      	b.n	8002c04 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002bfe:	4b07      	ldr	r3, [pc, #28]	@ (8002c1c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002c00:	61bb      	str	r3, [r7, #24]
      break;
 8002c02:	bf00      	nop
  }

  return sysclockfreq;
 8002c04:	69bb      	ldr	r3, [r7, #24]
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3724      	adds	r7, #36	@ 0x24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	58024400 	.word	0x58024400
 8002c18:	03d09000 	.word	0x03d09000
 8002c1c:	003d0900 	.word	0x003d0900
 8002c20:	007a1200 	.word	0x007a1200
 8002c24:	46000000 	.word	0x46000000
 8002c28:	4c742400 	.word	0x4c742400
 8002c2c:	4a742400 	.word	0x4a742400
 8002c30:	4af42400 	.word	0x4af42400

08002c34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8002c3a:	f7ff fe81 	bl	8002940 <HAL_RCC_GetSysClockFreq>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	4b10      	ldr	r3, [pc, #64]	@ (8002c84 <HAL_RCC_GetHCLKFreq+0x50>)
 8002c42:	699b      	ldr	r3, [r3, #24]
 8002c44:	0a1b      	lsrs	r3, r3, #8
 8002c46:	f003 030f 	and.w	r3, r3, #15
 8002c4a:	490f      	ldr	r1, [pc, #60]	@ (8002c88 <HAL_RCC_GetHCLKFreq+0x54>)
 8002c4c:	5ccb      	ldrb	r3, [r1, r3]
 8002c4e:	f003 031f 	and.w	r3, r3, #31
 8002c52:	fa22 f303 	lsr.w	r3, r2, r3
 8002c56:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002c58:	4b0a      	ldr	r3, [pc, #40]	@ (8002c84 <HAL_RCC_GetHCLKFreq+0x50>)
 8002c5a:	699b      	ldr	r3, [r3, #24]
 8002c5c:	f003 030f 	and.w	r3, r3, #15
 8002c60:	4a09      	ldr	r2, [pc, #36]	@ (8002c88 <HAL_RCC_GetHCLKFreq+0x54>)
 8002c62:	5cd3      	ldrb	r3, [r2, r3]
 8002c64:	f003 031f 	and.w	r3, r3, #31
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c6e:	4a07      	ldr	r2, [pc, #28]	@ (8002c8c <HAL_RCC_GetHCLKFreq+0x58>)
 8002c70:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002c72:	4a07      	ldr	r2, [pc, #28]	@ (8002c90 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8002c78:	4b04      	ldr	r3, [pc, #16]	@ (8002c8c <HAL_RCC_GetHCLKFreq+0x58>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
}
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	58024400 	.word	0x58024400
 8002c88:	08005b6c 	.word	0x08005b6c
 8002c8c:	24000004 	.word	0x24000004
 8002c90:	24000000 	.word	0x24000000

08002c94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8002c98:	f7ff ffcc 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	4b06      	ldr	r3, [pc, #24]	@ (8002cb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ca0:	69db      	ldr	r3, [r3, #28]
 8002ca2:	091b      	lsrs	r3, r3, #4
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	4904      	ldr	r1, [pc, #16]	@ (8002cbc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002caa:	5ccb      	ldrb	r3, [r1, r3]
 8002cac:	f003 031f 	and.w	r3, r3, #31
 8002cb0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	58024400 	.word	0x58024400
 8002cbc:	08005b6c 	.word	0x08005b6c

08002cc0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002cc4:	f7ff ffb6 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	4b06      	ldr	r3, [pc, #24]	@ (8002ce4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	0a1b      	lsrs	r3, r3, #8
 8002cd0:	f003 0307 	and.w	r3, r3, #7
 8002cd4:	4904      	ldr	r1, [pc, #16]	@ (8002ce8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cd6:	5ccb      	ldrb	r3, [r1, r3]
 8002cd8:	f003 031f 	and.w	r3, r3, #31
 8002cdc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	bd80      	pop	{r7, pc}
 8002ce4:	58024400 	.word	0x58024400
 8002ce8:	08005b6c 	.word	0x08005b6c

08002cec <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cf0:	b0ca      	sub	sp, #296	@ 0x128
 8002cf2:	af00      	add	r7, sp, #0
 8002cf4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002cfe:	2300      	movs	r3, #0
 8002d00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8002d10:	2500      	movs	r5, #0
 8002d12:	ea54 0305 	orrs.w	r3, r4, r5
 8002d16:	d049      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8002d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002d22:	d02f      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002d24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8002d28:	d828      	bhi.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002d2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d2e:	d01a      	beq.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002d30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d34:	d822      	bhi.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8002d3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d3e:	d007      	beq.n	8002d50 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002d40:	e01c      	b.n	8002d7c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002d42:	4bb8      	ldr	r3, [pc, #736]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d46:	4ab7      	ldr	r2, [pc, #732]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002d4e:	e01a      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8002d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d54:	3308      	adds	r3, #8
 8002d56:	2102      	movs	r1, #2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f001 fc8f 	bl	800467c <RCCEx_PLL2_Config>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002d64:	e00f      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8002d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d6a:	3328      	adds	r3, #40	@ 0x28
 8002d6c:	2102      	movs	r1, #2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f001 fd36 	bl	80047e0 <RCCEx_PLL3_Config>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8002d7a:	e004      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002d82:	e000      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8002d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10a      	bne.n	8002da4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8002d8e:	4ba5      	ldr	r3, [pc, #660]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002d92:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002d96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d9a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002d9c:	4aa1      	ldr	r2, [pc, #644]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002d9e:	430b      	orrs	r3, r1
 8002da0:	6513      	str	r3, [r2, #80]	@ 0x50
 8002da2:	e003      	b.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002da8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002dac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db4:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8002db8:	f04f 0900 	mov.w	r9, #0
 8002dbc:	ea58 0309 	orrs.w	r3, r8, r9
 8002dc0:	d047      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8002dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc8:	2b04      	cmp	r3, #4
 8002dca:	d82a      	bhi.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8002dcc:	a201      	add	r2, pc, #4	@ (adr r2, 8002dd4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002dce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dd2:	bf00      	nop
 8002dd4:	08002de9 	.word	0x08002de9
 8002dd8:	08002df7 	.word	0x08002df7
 8002ddc:	08002e0d 	.word	0x08002e0d
 8002de0:	08002e2b 	.word	0x08002e2b
 8002de4:	08002e2b 	.word	0x08002e2b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002de8:	4b8e      	ldr	r3, [pc, #568]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002dea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dec:	4a8d      	ldr	r2, [pc, #564]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002dee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002df2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002df4:	e01a      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002df6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002dfa:	3308      	adds	r3, #8
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f001 fc3c 	bl	800467c <RCCEx_PLL2_Config>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e0a:	e00f      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002e0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e10:	3328      	adds	r3, #40	@ 0x28
 8002e12:	2100      	movs	r1, #0
 8002e14:	4618      	mov	r0, r3
 8002e16:	f001 fce3 	bl	80047e0 <RCCEx_PLL3_Config>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002e20:	e004      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002e28:	e000      	b.n	8002e2c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8002e2a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d10a      	bne.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e34:	4b7b      	ldr	r3, [pc, #492]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002e38:	f023 0107 	bic.w	r1, r3, #7
 8002e3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e42:	4a78      	ldr	r2, [pc, #480]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e44:	430b      	orrs	r3, r1
 8002e46:	6513      	str	r3, [r2, #80]	@ 0x50
 8002e48:	e003      	b.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002e4e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8002e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8002e5e:	f04f 0b00 	mov.w	fp, #0
 8002e62:	ea5a 030b 	orrs.w	r3, sl, fp
 8002e66:	d04c      	beq.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8002e68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e72:	d030      	beq.n	8002ed6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8002e74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002e78:	d829      	bhi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002e7a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e7c:	d02d      	beq.n	8002eda <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8002e7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002e80:	d825      	bhi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002e82:	2b80      	cmp	r3, #128	@ 0x80
 8002e84:	d018      	beq.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002e86:	2b80      	cmp	r3, #128	@ 0x80
 8002e88:	d821      	bhi.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d002      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8002e8e:	2b40      	cmp	r3, #64	@ 0x40
 8002e90:	d007      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8002e92:	e01c      	b.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002e94:	4b63      	ldr	r3, [pc, #396]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e98:	4a62      	ldr	r2, [pc, #392]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002e9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002ea0:	e01c      	b.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ea6:	3308      	adds	r3, #8
 8002ea8:	2100      	movs	r1, #0
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f001 fbe6 	bl	800467c <RCCEx_PLL2_Config>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002eb6:	e011      	b.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002eb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ebc:	3328      	adds	r3, #40	@ 0x28
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f001 fc8d 	bl	80047e0 <RCCEx_PLL3_Config>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8002ecc:	e006      	b.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002ece:	2301      	movs	r3, #1
 8002ed0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002ed4:	e002      	b.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002ed6:	bf00      	nop
 8002ed8:	e000      	b.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8002eda:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002edc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d10a      	bne.n	8002efa <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8002ee4:	4b4f      	ldr	r3, [pc, #316]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ee6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002ee8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002eec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ef2:	4a4c      	ldr	r2, [pc, #304]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002ef4:	430b      	orrs	r3, r1
 8002ef6:	6513      	str	r3, [r2, #80]	@ 0x50
 8002ef8:	e003      	b.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002efe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8002f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0a:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8002f0e:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8002f12:	2300      	movs	r3, #0
 8002f14:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002f18:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	d053      	beq.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8002f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f26:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002f2a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f2e:	d035      	beq.n	8002f9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8002f30:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002f34:	d82e      	bhi.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002f36:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002f3a:	d031      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8002f3c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8002f40:	d828      	bhi.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002f42:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f46:	d01a      	beq.n	8002f7e <HAL_RCCEx_PeriphCLKConfig+0x292>
 8002f48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f4c:	d822      	bhi.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d003      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002f52:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002f56:	d007      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8002f58:	e01c      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f5a:	4b32      	ldr	r3, [pc, #200]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f5e:	4a31      	ldr	r2, [pc, #196]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f66:	e01c      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8002f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f6c:	3308      	adds	r3, #8
 8002f6e:	2100      	movs	r1, #0
 8002f70:	4618      	mov	r0, r3
 8002f72:	f001 fb83 	bl	800467c <RCCEx_PLL2_Config>
 8002f76:	4603      	mov	r3, r0
 8002f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8002f7c:	e011      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8002f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002f82:	3328      	adds	r3, #40	@ 0x28
 8002f84:	2100      	movs	r1, #0
 8002f86:	4618      	mov	r0, r3
 8002f88:	f001 fc2a 	bl	80047e0 <RCCEx_PLL3_Config>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8002f92:	e006      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8002f9a:	e002      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002f9c:	bf00      	nop
 8002f9e:	e000      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8002fa0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002fa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d10b      	bne.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8002faa:	4b1e      	ldr	r3, [pc, #120]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fae:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8002fb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fb6:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8002fba:	4a1a      	ldr	r2, [pc, #104]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002fbc:	430b      	orrs	r3, r1
 8002fbe:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fc0:	e003      	b.n	8002fca <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002fc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8002fc6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8002fca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fd2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8002fd6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8002fda:	2300      	movs	r3, #0
 8002fdc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8002fe0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	d056      	beq.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8002fea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002fee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8002ff2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ff6:	d038      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8002ff8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ffc:	d831      	bhi.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8002ffe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003002:	d034      	beq.n	800306e <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003004:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003008:	d82b      	bhi.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800300a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800300e:	d01d      	beq.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003010:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003014:	d825      	bhi.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003016:	2b00      	cmp	r3, #0
 8003018:	d006      	beq.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800301a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800301e:	d00a      	beq.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003020:	e01f      	b.n	8003062 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003022:	bf00      	nop
 8003024:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003028:	4ba2      	ldr	r3, [pc, #648]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800302a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800302c:	4aa1      	ldr	r2, [pc, #644]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800302e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003032:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003034:	e01c      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800303a:	3308      	adds	r3, #8
 800303c:	2100      	movs	r1, #0
 800303e:	4618      	mov	r0, r3
 8003040:	f001 fb1c 	bl	800467c <RCCEx_PLL2_Config>
 8003044:	4603      	mov	r3, r0
 8003046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800304a:	e011      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800304c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003050:	3328      	adds	r3, #40	@ 0x28
 8003052:	2100      	movs	r1, #0
 8003054:	4618      	mov	r0, r3
 8003056:	f001 fbc3 	bl	80047e0 <RCCEx_PLL3_Config>
 800305a:	4603      	mov	r3, r0
 800305c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003060:	e006      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003068:	e002      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800306a:	bf00      	nop
 800306c:	e000      	b.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800306e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003070:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003074:	2b00      	cmp	r3, #0
 8003076:	d10b      	bne.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003078:	4b8e      	ldr	r3, [pc, #568]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800307a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800307c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003084:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003088:	4a8a      	ldr	r2, [pc, #552]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800308a:	430b      	orrs	r3, r1
 800308c:	6593      	str	r3, [r2, #88]	@ 0x58
 800308e:	e003      	b.n	8003098 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003090:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003094:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003098:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800309c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030a0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80030a4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80030a8:	2300      	movs	r3, #0
 80030aa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80030ae:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80030b2:	460b      	mov	r3, r1
 80030b4:	4313      	orrs	r3, r2
 80030b6:	d03a      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80030b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80030be:	2b30      	cmp	r3, #48	@ 0x30
 80030c0:	d01f      	beq.n	8003102 <HAL_RCCEx_PeriphCLKConfig+0x416>
 80030c2:	2b30      	cmp	r3, #48	@ 0x30
 80030c4:	d819      	bhi.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80030c6:	2b20      	cmp	r3, #32
 80030c8:	d00c      	beq.n	80030e4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80030ca:	2b20      	cmp	r3, #32
 80030cc:	d815      	bhi.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d019      	beq.n	8003106 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80030d2:	2b10      	cmp	r3, #16
 80030d4:	d111      	bne.n	80030fa <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80030d6:	4b77      	ldr	r3, [pc, #476]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030da:	4a76      	ldr	r2, [pc, #472]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80030dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80030e2:	e011      	b.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80030e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e8:	3308      	adds	r3, #8
 80030ea:	2102      	movs	r1, #2
 80030ec:	4618      	mov	r0, r3
 80030ee:	f001 fac5 	bl	800467c <RCCEx_PLL2_Config>
 80030f2:	4603      	mov	r3, r0
 80030f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80030f8:	e006      	b.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003100:	e002      	b.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003102:	bf00      	nop
 8003104:	e000      	b.n	8003108 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003106:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003108:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800310c:	2b00      	cmp	r3, #0
 800310e:	d10a      	bne.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003110:	4b68      	ldr	r3, [pc, #416]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003112:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003114:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800311e:	4a65      	ldr	r2, [pc, #404]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003120:	430b      	orrs	r3, r1
 8003122:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003124:	e003      	b.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003126:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800312a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800312e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003136:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800313a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800313e:	2300      	movs	r3, #0
 8003140:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003144:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003148:	460b      	mov	r3, r1
 800314a:	4313      	orrs	r3, r2
 800314c:	d051      	beq.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800314e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003152:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003154:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003158:	d035      	beq.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800315a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800315e:	d82e      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003160:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003164:	d031      	beq.n	80031ca <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003166:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800316a:	d828      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800316c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003170:	d01a      	beq.n	80031a8 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003176:	d822      	bhi.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003178:	2b00      	cmp	r3, #0
 800317a:	d003      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800317c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003180:	d007      	beq.n	8003192 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003182:	e01c      	b.n	80031be <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003184:	4b4b      	ldr	r3, [pc, #300]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003188:	4a4a      	ldr	r2, [pc, #296]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800318a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800318e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003190:	e01c      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003192:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003196:	3308      	adds	r3, #8
 8003198:	2100      	movs	r1, #0
 800319a:	4618      	mov	r0, r3
 800319c:	f001 fa6e 	bl	800467c <RCCEx_PLL2_Config>
 80031a0:	4603      	mov	r3, r0
 80031a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80031a6:	e011      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031ac:	3328      	adds	r3, #40	@ 0x28
 80031ae:	2100      	movs	r1, #0
 80031b0:	4618      	mov	r0, r3
 80031b2:	f001 fb15 	bl	80047e0 <RCCEx_PLL3_Config>
 80031b6:	4603      	mov	r3, r0
 80031b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80031bc:	e006      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031c4:	e002      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80031c6:	bf00      	nop
 80031c8:	e000      	b.n	80031cc <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80031ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10a      	bne.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80031d4:	4b37      	ldr	r3, [pc, #220]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031d8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80031dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031e2:	4a34      	ldr	r2, [pc, #208]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80031e4:	430b      	orrs	r3, r1
 80031e6:	6513      	str	r3, [r2, #80]	@ 0x50
 80031e8:	e003      	b.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031ee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80031f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031fa:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80031fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003202:	2300      	movs	r3, #0
 8003204:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003208:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800320c:	460b      	mov	r3, r1
 800320e:	4313      	orrs	r3, r2
 8003210:	d056      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003212:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003216:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003218:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800321c:	d033      	beq.n	8003286 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800321e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003222:	d82c      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003224:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003228:	d02f      	beq.n	800328a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800322a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800322e:	d826      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003230:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003234:	d02b      	beq.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003236:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800323a:	d820      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800323c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003240:	d012      	beq.n	8003268 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003242:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003246:	d81a      	bhi.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003248:	2b00      	cmp	r3, #0
 800324a:	d022      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800324c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003250:	d115      	bne.n	800327e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003252:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003256:	3308      	adds	r3, #8
 8003258:	2101      	movs	r1, #1
 800325a:	4618      	mov	r0, r3
 800325c:	f001 fa0e 	bl	800467c <RCCEx_PLL2_Config>
 8003260:	4603      	mov	r3, r0
 8003262:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003266:	e015      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800326c:	3328      	adds	r3, #40	@ 0x28
 800326e:	2101      	movs	r1, #1
 8003270:	4618      	mov	r0, r3
 8003272:	f001 fab5 	bl	80047e0 <RCCEx_PLL3_Config>
 8003276:	4603      	mov	r3, r0
 8003278:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800327c:	e00a      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003284:	e006      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003286:	bf00      	nop
 8003288:	e004      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800328a:	bf00      	nop
 800328c:	e002      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800328e:	bf00      	nop
 8003290:	e000      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003292:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003294:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10d      	bne.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800329c:	4b05      	ldr	r3, [pc, #20]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800329e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032a0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80032a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032a8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032aa:	4a02      	ldr	r2, [pc, #8]	@ (80032b4 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80032ac:	430b      	orrs	r3, r1
 80032ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80032b0:	e006      	b.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80032b2:	bf00      	nop
 80032b4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80032c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80032cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80032d0:	2300      	movs	r3, #0
 80032d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80032d6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80032da:	460b      	mov	r3, r1
 80032dc:	4313      	orrs	r3, r2
 80032de:	d055      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80032e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032e4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80032e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032ec:	d033      	beq.n	8003356 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80032ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032f2:	d82c      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x662>
 80032f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032f8:	d02f      	beq.n	800335a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80032fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032fe:	d826      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003300:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003304:	d02b      	beq.n	800335e <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003306:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800330a:	d820      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800330c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003310:	d012      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003312:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003316:	d81a      	bhi.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003318:	2b00      	cmp	r3, #0
 800331a:	d022      	beq.n	8003362 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800331c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003320:	d115      	bne.n	800334e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003326:	3308      	adds	r3, #8
 8003328:	2101      	movs	r1, #1
 800332a:	4618      	mov	r0, r3
 800332c:	f001 f9a6 	bl	800467c <RCCEx_PLL2_Config>
 8003330:	4603      	mov	r3, r0
 8003332:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003336:	e015      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003338:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800333c:	3328      	adds	r3, #40	@ 0x28
 800333e:	2101      	movs	r1, #1
 8003340:	4618      	mov	r0, r3
 8003342:	f001 fa4d 	bl	80047e0 <RCCEx_PLL3_Config>
 8003346:	4603      	mov	r3, r0
 8003348:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800334c:	e00a      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800334e:	2301      	movs	r3, #1
 8003350:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003354:	e006      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003356:	bf00      	nop
 8003358:	e004      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800335a:	bf00      	nop
 800335c:	e002      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800335e:	bf00      	nop
 8003360:	e000      	b.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003364:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003368:	2b00      	cmp	r3, #0
 800336a:	d10b      	bne.n	8003384 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800336c:	4ba3      	ldr	r3, [pc, #652]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800336e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003370:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003374:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003378:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800337c:	4a9f      	ldr	r2, [pc, #636]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800337e:	430b      	orrs	r3, r1
 8003380:	6593      	str	r3, [r2, #88]	@ 0x58
 8003382:	e003      	b.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003384:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003388:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800338c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003394:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003398:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800339c:	2300      	movs	r3, #0
 800339e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80033a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033a6:	460b      	mov	r3, r1
 80033a8:	4313      	orrs	r3, r2
 80033aa:	d037      	beq.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80033ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033b6:	d00e      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80033b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80033bc:	d816      	bhi.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x700>
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d018      	beq.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80033c2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80033c6:	d111      	bne.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033c8:	4b8c      	ldr	r3, [pc, #560]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033cc:	4a8b      	ldr	r2, [pc, #556]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80033ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80033d4:	e00f      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80033d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033da:	3308      	adds	r3, #8
 80033dc:	2101      	movs	r1, #1
 80033de:	4618      	mov	r0, r3
 80033e0:	f001 f94c 	bl	800467c <RCCEx_PLL2_Config>
 80033e4:	4603      	mov	r3, r0
 80033e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80033ea:	e004      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80033f2:	e000      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80033f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80033f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d10a      	bne.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80033fe:	4b7f      	ldr	r3, [pc, #508]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003400:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003402:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800340a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340c:	4a7b      	ldr	r2, [pc, #492]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800340e:	430b      	orrs	r3, r1
 8003410:	6513      	str	r3, [r2, #80]	@ 0x50
 8003412:	e003      	b.n	800341c <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003414:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003418:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800341c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003424:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003428:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800342c:	2300      	movs	r3, #0
 800342e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003432:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003436:	460b      	mov	r3, r1
 8003438:	4313      	orrs	r3, r2
 800343a:	d039      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800343c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003440:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003442:	2b03      	cmp	r3, #3
 8003444:	d81c      	bhi.n	8003480 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003446:	a201      	add	r2, pc, #4	@ (adr r2, 800344c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800344c:	08003489 	.word	0x08003489
 8003450:	0800345d 	.word	0x0800345d
 8003454:	0800346b 	.word	0x0800346b
 8003458:	08003489 	.word	0x08003489
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800345c:	4b67      	ldr	r3, [pc, #412]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800345e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003460:	4a66      	ldr	r2, [pc, #408]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003462:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003466:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003468:	e00f      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800346a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800346e:	3308      	adds	r3, #8
 8003470:	2102      	movs	r1, #2
 8003472:	4618      	mov	r0, r3
 8003474:	f001 f902 	bl	800467c <RCCEx_PLL2_Config>
 8003478:	4603      	mov	r3, r0
 800347a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800347e:	e004      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003486:	e000      	b.n	800348a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003488:	bf00      	nop
    }

    if (ret == HAL_OK)
 800348a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800348e:	2b00      	cmp	r3, #0
 8003490:	d10a      	bne.n	80034a8 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003492:	4b5a      	ldr	r3, [pc, #360]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003496:	f023 0103 	bic.w	r1, r3, #3
 800349a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800349e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034a0:	4a56      	ldr	r2, [pc, #344]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80034a2:	430b      	orrs	r3, r1
 80034a4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034a6:	e003      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80034b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034b8:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80034bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80034c0:	2300      	movs	r3, #0
 80034c2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80034c6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80034ca:	460b      	mov	r3, r1
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f000 809f 	beq.w	8003610 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80034d2:	4b4b      	ldr	r3, [pc, #300]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a4a      	ldr	r2, [pc, #296]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80034d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034dc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80034de:	f7fd ff5d 	bl	800139c <HAL_GetTick>
 80034e2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80034e6:	e00b      	b.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e8:	f7fd ff58 	bl	800139c <HAL_GetTick>
 80034ec:	4602      	mov	r2, r0
 80034ee:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80034f2:	1ad3      	subs	r3, r2, r3
 80034f4:	2b64      	cmp	r3, #100	@ 0x64
 80034f6:	d903      	bls.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80034f8:	2303      	movs	r3, #3
 80034fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034fe:	e005      	b.n	800350c <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003500:	4b3f      	ldr	r3, [pc, #252]	@ (8003600 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003508:	2b00      	cmp	r3, #0
 800350a:	d0ed      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800350c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003510:	2b00      	cmp	r3, #0
 8003512:	d179      	bne.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003514:	4b39      	ldr	r3, [pc, #228]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003516:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003518:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003520:	4053      	eors	r3, r2
 8003522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003526:	2b00      	cmp	r3, #0
 8003528:	d015      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800352a:	4b34      	ldr	r3, [pc, #208]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800352c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800352e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003532:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003536:	4b31      	ldr	r3, [pc, #196]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800353a:	4a30      	ldr	r2, [pc, #192]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800353c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003540:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003542:	4b2e      	ldr	r3, [pc, #184]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003544:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003546:	4a2d      	ldr	r2, [pc, #180]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003548:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800354c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800354e:	4a2b      	ldr	r2, [pc, #172]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003550:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003554:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003556:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800355e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003562:	d118      	bne.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003564:	f7fd ff1a 	bl	800139c <HAL_GetTick>
 8003568:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800356c:	e00d      	b.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356e:	f7fd ff15 	bl	800139c <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003578:	1ad2      	subs	r2, r2, r3
 800357a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800357e:	429a      	cmp	r2, r3
 8003580:	d903      	bls.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003588:	e005      	b.n	8003596 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800358a:	4b1c      	ldr	r3, [pc, #112]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800358c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800358e:	f003 0302 	and.w	r3, r3, #2
 8003592:	2b00      	cmp	r3, #0
 8003594:	d0eb      	beq.n	800356e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003596:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800359a:	2b00      	cmp	r3, #0
 800359c:	d129      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800359e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80035a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035ae:	d10e      	bne.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80035b0:	4b12      	ldr	r3, [pc, #72]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035b2:	691b      	ldr	r3, [r3, #16]
 80035b4:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80035b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035bc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80035c0:	091a      	lsrs	r2, r3, #4
 80035c2:	4b10      	ldr	r3, [pc, #64]	@ (8003604 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80035c4:	4013      	ands	r3, r2
 80035c6:	4a0d      	ldr	r2, [pc, #52]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035c8:	430b      	orrs	r3, r1
 80035ca:	6113      	str	r3, [r2, #16]
 80035cc:	e005      	b.n	80035da <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80035ce:	4b0b      	ldr	r3, [pc, #44]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	4a0a      	ldr	r2, [pc, #40]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035d4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80035d8:	6113      	str	r3, [r2, #16]
 80035da:	4b08      	ldr	r3, [pc, #32]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035dc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80035de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80035e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80035ea:	4a04      	ldr	r2, [pc, #16]	@ (80035fc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80035ec:	430b      	orrs	r3, r1
 80035ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f0:	e00e      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80035f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80035fa:	e009      	b.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80035fc:	58024400 	.word	0x58024400
 8003600:	58024800 	.word	0x58024800
 8003604:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003608:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800360c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003610:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003618:	f002 0301 	and.w	r3, r2, #1
 800361c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003620:	2300      	movs	r3, #0
 8003622:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003626:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800362a:	460b      	mov	r3, r1
 800362c:	4313      	orrs	r3, r2
 800362e:	f000 8089 	beq.w	8003744 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003636:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003638:	2b28      	cmp	r3, #40	@ 0x28
 800363a:	d86b      	bhi.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800363c:	a201      	add	r2, pc, #4	@ (adr r2, 8003644 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800363e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003642:	bf00      	nop
 8003644:	0800371d 	.word	0x0800371d
 8003648:	08003715 	.word	0x08003715
 800364c:	08003715 	.word	0x08003715
 8003650:	08003715 	.word	0x08003715
 8003654:	08003715 	.word	0x08003715
 8003658:	08003715 	.word	0x08003715
 800365c:	08003715 	.word	0x08003715
 8003660:	08003715 	.word	0x08003715
 8003664:	080036e9 	.word	0x080036e9
 8003668:	08003715 	.word	0x08003715
 800366c:	08003715 	.word	0x08003715
 8003670:	08003715 	.word	0x08003715
 8003674:	08003715 	.word	0x08003715
 8003678:	08003715 	.word	0x08003715
 800367c:	08003715 	.word	0x08003715
 8003680:	08003715 	.word	0x08003715
 8003684:	080036ff 	.word	0x080036ff
 8003688:	08003715 	.word	0x08003715
 800368c:	08003715 	.word	0x08003715
 8003690:	08003715 	.word	0x08003715
 8003694:	08003715 	.word	0x08003715
 8003698:	08003715 	.word	0x08003715
 800369c:	08003715 	.word	0x08003715
 80036a0:	08003715 	.word	0x08003715
 80036a4:	0800371d 	.word	0x0800371d
 80036a8:	08003715 	.word	0x08003715
 80036ac:	08003715 	.word	0x08003715
 80036b0:	08003715 	.word	0x08003715
 80036b4:	08003715 	.word	0x08003715
 80036b8:	08003715 	.word	0x08003715
 80036bc:	08003715 	.word	0x08003715
 80036c0:	08003715 	.word	0x08003715
 80036c4:	0800371d 	.word	0x0800371d
 80036c8:	08003715 	.word	0x08003715
 80036cc:	08003715 	.word	0x08003715
 80036d0:	08003715 	.word	0x08003715
 80036d4:	08003715 	.word	0x08003715
 80036d8:	08003715 	.word	0x08003715
 80036dc:	08003715 	.word	0x08003715
 80036e0:	08003715 	.word	0x08003715
 80036e4:	0800371d 	.word	0x0800371d
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ec:	3308      	adds	r3, #8
 80036ee:	2101      	movs	r1, #1
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 ffc3 	bl	800467c <RCCEx_PLL2_Config>
 80036f6:	4603      	mov	r3, r0
 80036f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80036fc:	e00f      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80036fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003702:	3328      	adds	r3, #40	@ 0x28
 8003704:	2101      	movs	r1, #1
 8003706:	4618      	mov	r0, r3
 8003708:	f001 f86a 	bl	80047e0 <RCCEx_PLL3_Config>
 800370c:	4603      	mov	r3, r0
 800370e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003712:	e004      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800371a:	e000      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800371c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800371e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003722:	2b00      	cmp	r3, #0
 8003724:	d10a      	bne.n	800373c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003726:	4bbf      	ldr	r3, [pc, #764]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800372a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800372e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003732:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003734:	4abb      	ldr	r2, [pc, #748]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003736:	430b      	orrs	r3, r1
 8003738:	6553      	str	r3, [r2, #84]	@ 0x54
 800373a:	e003      	b.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800373c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003740:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800374c:	f002 0302 	and.w	r3, r2, #2
 8003750:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003754:	2300      	movs	r3, #0
 8003756:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800375a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800375e:	460b      	mov	r3, r1
 8003760:	4313      	orrs	r3, r2
 8003762:	d041      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003764:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003768:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800376a:	2b05      	cmp	r3, #5
 800376c:	d824      	bhi.n	80037b8 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800376e:	a201      	add	r2, pc, #4	@ (adr r2, 8003774 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003774:	080037c1 	.word	0x080037c1
 8003778:	0800378d 	.word	0x0800378d
 800377c:	080037a3 	.word	0x080037a3
 8003780:	080037c1 	.word	0x080037c1
 8003784:	080037c1 	.word	0x080037c1
 8003788:	080037c1 	.word	0x080037c1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800378c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003790:	3308      	adds	r3, #8
 8003792:	2101      	movs	r1, #1
 8003794:	4618      	mov	r0, r3
 8003796:	f000 ff71 	bl	800467c <RCCEx_PLL2_Config>
 800379a:	4603      	mov	r3, r0
 800379c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80037a0:	e00f      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80037a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a6:	3328      	adds	r3, #40	@ 0x28
 80037a8:	2101      	movs	r1, #1
 80037aa:	4618      	mov	r0, r3
 80037ac:	f001 f818 	bl	80047e0 <RCCEx_PLL3_Config>
 80037b0:	4603      	mov	r3, r0
 80037b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80037b6:	e004      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037be:	e000      	b.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80037c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10a      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80037ca:	4b96      	ldr	r3, [pc, #600]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037ce:	f023 0107 	bic.w	r1, r3, #7
 80037d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037d8:	4a92      	ldr	r2, [pc, #584]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80037da:	430b      	orrs	r3, r1
 80037dc:	6553      	str	r3, [r2, #84]	@ 0x54
 80037de:	e003      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80037e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037f0:	f002 0304 	and.w	r3, r2, #4
 80037f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80037f8:	2300      	movs	r3, #0
 80037fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80037fe:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003802:	460b      	mov	r3, r1
 8003804:	4313      	orrs	r3, r2
 8003806:	d044      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003810:	2b05      	cmp	r3, #5
 8003812:	d825      	bhi.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003814:	a201      	add	r2, pc, #4	@ (adr r2, 800381c <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003816:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800381a:	bf00      	nop
 800381c:	08003869 	.word	0x08003869
 8003820:	08003835 	.word	0x08003835
 8003824:	0800384b 	.word	0x0800384b
 8003828:	08003869 	.word	0x08003869
 800382c:	08003869 	.word	0x08003869
 8003830:	08003869 	.word	0x08003869
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003834:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003838:	3308      	adds	r3, #8
 800383a:	2101      	movs	r1, #1
 800383c:	4618      	mov	r0, r3
 800383e:	f000 ff1d 	bl	800467c <RCCEx_PLL2_Config>
 8003842:	4603      	mov	r3, r0
 8003844:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003848:	e00f      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800384a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800384e:	3328      	adds	r3, #40	@ 0x28
 8003850:	2101      	movs	r1, #1
 8003852:	4618      	mov	r0, r3
 8003854:	f000 ffc4 	bl	80047e0 <RCCEx_PLL3_Config>
 8003858:	4603      	mov	r3, r0
 800385a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800385e:	e004      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003866:	e000      	b.n	800386a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003868:	bf00      	nop
    }

    if (ret == HAL_OK)
 800386a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10b      	bne.n	800388a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003872:	4b6c      	ldr	r3, [pc, #432]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003876:	f023 0107 	bic.w	r1, r3, #7
 800387a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003882:	4a68      	ldr	r2, [pc, #416]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003884:	430b      	orrs	r3, r1
 8003886:	6593      	str	r3, [r2, #88]	@ 0x58
 8003888:	e003      	b.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800388a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800388e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003892:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389a:	f002 0320 	and.w	r3, r2, #32
 800389e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80038a2:	2300      	movs	r3, #0
 80038a4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80038a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80038ac:	460b      	mov	r3, r1
 80038ae:	4313      	orrs	r3, r2
 80038b0:	d055      	beq.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80038b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038be:	d033      	beq.n	8003928 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80038c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80038c4:	d82c      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80038c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038ca:	d02f      	beq.n	800392c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80038cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038d0:	d826      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80038d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80038d6:	d02b      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80038d8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80038dc:	d820      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80038de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038e2:	d012      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80038e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80038e8:	d81a      	bhi.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d022      	beq.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80038ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038f2:	d115      	bne.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038f8:	3308      	adds	r3, #8
 80038fa:	2100      	movs	r1, #0
 80038fc:	4618      	mov	r0, r3
 80038fe:	f000 febd 	bl	800467c <RCCEx_PLL2_Config>
 8003902:	4603      	mov	r3, r0
 8003904:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003908:	e015      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800390a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800390e:	3328      	adds	r3, #40	@ 0x28
 8003910:	2102      	movs	r1, #2
 8003912:	4618      	mov	r0, r3
 8003914:	f000 ff64 	bl	80047e0 <RCCEx_PLL3_Config>
 8003918:	4603      	mov	r3, r0
 800391a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800391e:	e00a      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003926:	e006      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003928:	bf00      	nop
 800392a:	e004      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800392c:	bf00      	nop
 800392e:	e002      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003930:	bf00      	nop
 8003932:	e000      	b.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800393a:	2b00      	cmp	r3, #0
 800393c:	d10b      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800393e:	4b39      	ldr	r3, [pc, #228]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003942:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800394a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800394e:	4a35      	ldr	r2, [pc, #212]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003950:	430b      	orrs	r3, r1
 8003952:	6553      	str	r3, [r2, #84]	@ 0x54
 8003954:	e003      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003956:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800395a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800395e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003966:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800396a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800396e:	2300      	movs	r3, #0
 8003970:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003974:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003978:	460b      	mov	r3, r1
 800397a:	4313      	orrs	r3, r2
 800397c:	d058      	beq.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800397e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003982:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003986:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800398a:	d033      	beq.n	80039f4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800398c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003990:	d82c      	bhi.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003992:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003996:	d02f      	beq.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003998:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800399c:	d826      	bhi.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800399e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80039a2:	d02b      	beq.n	80039fc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80039a4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80039a8:	d820      	bhi.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80039aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039ae:	d012      	beq.n	80039d6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80039b0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80039b4:	d81a      	bhi.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d022      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80039ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039be:	d115      	bne.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039c4:	3308      	adds	r3, #8
 80039c6:	2100      	movs	r1, #0
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 fe57 	bl	800467c <RCCEx_PLL2_Config>
 80039ce:	4603      	mov	r3, r0
 80039d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80039d4:	e015      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80039d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039da:	3328      	adds	r3, #40	@ 0x28
 80039dc:	2102      	movs	r1, #2
 80039de:	4618      	mov	r0, r3
 80039e0:	f000 fefe 	bl	80047e0 <RCCEx_PLL3_Config>
 80039e4:	4603      	mov	r3, r0
 80039e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80039ea:	e00a      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80039f2:	e006      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80039f4:	bf00      	nop
 80039f6:	e004      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80039f8:	bf00      	nop
 80039fa:	e002      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80039fc:	bf00      	nop
 80039fe:	e000      	b.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003a00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d10e      	bne.n	8003a28 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a0a:	4b06      	ldr	r3, [pc, #24]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a0e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003a12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a1a:	4a02      	ldr	r2, [pc, #8]	@ (8003a24 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003a1c:	430b      	orrs	r3, r1
 8003a1e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a20:	e006      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003a22:	bf00      	nop
 8003a24:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a28:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a2c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a38:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003a3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003a40:	2300      	movs	r3, #0
 8003a42:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003a46:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	d055      	beq.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a54:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003a58:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003a5c:	d033      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003a5e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003a62:	d82c      	bhi.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003a64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a68:	d02f      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003a6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a6e:	d826      	bhi.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003a70:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003a74:	d02b      	beq.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003a76:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003a7a:	d820      	bhi.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003a7c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a80:	d012      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003a82:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a86:	d81a      	bhi.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d022      	beq.n	8003ad2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003a8c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a90:	d115      	bne.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a96:	3308      	adds	r3, #8
 8003a98:	2100      	movs	r1, #0
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f000 fdee 	bl	800467c <RCCEx_PLL2_Config>
 8003aa0:	4603      	mov	r3, r0
 8003aa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003aa6:	e015      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003aa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aac:	3328      	adds	r3, #40	@ 0x28
 8003aae:	2102      	movs	r1, #2
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	f000 fe95 	bl	80047e0 <RCCEx_PLL3_Config>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003abc:	e00a      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ac4:	e006      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003ac6:	bf00      	nop
 8003ac8:	e004      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003aca:	bf00      	nop
 8003acc:	e002      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003ace:	bf00      	nop
 8003ad0:	e000      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003ad2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ad4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d10b      	bne.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003adc:	4ba1      	ldr	r3, [pc, #644]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ade:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003ae4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003aec:	4a9d      	ldr	r2, [pc, #628]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003aee:	430b      	orrs	r3, r1
 8003af0:	6593      	str	r3, [r2, #88]	@ 0x58
 8003af2:	e003      	b.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003af8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003afc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b04:	f002 0308 	and.w	r3, r2, #8
 8003b08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003b12:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003b16:	460b      	mov	r3, r1
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	d01e      	beq.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b20:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003b28:	d10c      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b2e:	3328      	adds	r3, #40	@ 0x28
 8003b30:	2102      	movs	r1, #2
 8003b32:	4618      	mov	r0, r3
 8003b34:	f000 fe54 	bl	80047e0 <RCCEx_PLL3_Config>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d002      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003b3e:	2301      	movs	r3, #1
 8003b40:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003b44:	4b87      	ldr	r3, [pc, #540]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b48:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b50:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003b54:	4a83      	ldr	r2, [pc, #524]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003b56:	430b      	orrs	r3, r1
 8003b58:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003b5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b62:	f002 0310 	and.w	r3, r2, #16
 8003b66:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003b70:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003b74:	460b      	mov	r3, r1
 8003b76:	4313      	orrs	r3, r2
 8003b78:	d01e      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003b7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b86:	d10c      	bne.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003b88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b8c:	3328      	adds	r3, #40	@ 0x28
 8003b8e:	2102      	movs	r1, #2
 8003b90:	4618      	mov	r0, r3
 8003b92:	f000 fe25 	bl	80047e0 <RCCEx_PLL3_Config>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d002      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003ba2:	4b70      	ldr	r3, [pc, #448]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003bb2:	4a6c      	ldr	r2, [pc, #432]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003bb4:	430b      	orrs	r3, r1
 8003bb6:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003bc4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003bce:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	d03e      	beq.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003be0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003be4:	d022      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003be6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bea:	d81b      	bhi.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d003      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bf4:	d00b      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003bf6:	e015      	b.n	8003c24 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bfc:	3308      	adds	r3, #8
 8003bfe:	2100      	movs	r1, #0
 8003c00:	4618      	mov	r0, r3
 8003c02:	f000 fd3b 	bl	800467c <RCCEx_PLL2_Config>
 8003c06:	4603      	mov	r3, r0
 8003c08:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003c0c:	e00f      	b.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c12:	3328      	adds	r3, #40	@ 0x28
 8003c14:	2102      	movs	r1, #2
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 fde2 	bl	80047e0 <RCCEx_PLL3_Config>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003c22:	e004      	b.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c2a:	e000      	b.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003c2c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d10b      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c36:	4b4b      	ldr	r3, [pc, #300]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8003c3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c42:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003c46:	4a47      	ldr	r2, [pc, #284]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c48:	430b      	orrs	r3, r1
 8003c4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c4c:	e003      	b.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c5e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8003c62:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c64:	2300      	movs	r3, #0
 8003c66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003c68:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	d03b      	beq.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8003c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c7a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c7e:	d01f      	beq.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003c80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c84:	d818      	bhi.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8003c86:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c8a:	d003      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8003c8c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c90:	d007      	beq.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8003c92:	e011      	b.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c94:	4b33      	ldr	r3, [pc, #204]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c98:	4a32      	ldr	r2, [pc, #200]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003c9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8003ca0:	e00f      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ca2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ca6:	3328      	adds	r3, #40	@ 0x28
 8003ca8:	2101      	movs	r1, #1
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 fd98 	bl	80047e0 <RCCEx_PLL3_Config>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8003cb6:	e004      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cbe:	e000      	b.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8003cc0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cc2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10b      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cca:	4b26      	ldr	r3, [pc, #152]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ccc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cce:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cda:	4a22      	ldr	r2, [pc, #136]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003cdc:	430b      	orrs	r3, r1
 8003cde:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ce0:	e003      	b.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ce6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003cea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8003cf6:	673b      	str	r3, [r7, #112]	@ 0x70
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	677b      	str	r3, [r7, #116]	@ 0x74
 8003cfc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8003d00:	460b      	mov	r3, r1
 8003d02:	4313      	orrs	r3, r2
 8003d04:	d034      	beq.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8003d06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d003      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8003d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d14:	d007      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8003d16:	e011      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d18:	4b12      	ldr	r3, [pc, #72]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d1c:	4a11      	ldr	r2, [pc, #68]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d1e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d22:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003d24:	e00e      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2a:	3308      	adds	r3, #8
 8003d2c:	2102      	movs	r1, #2
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f000 fca4 	bl	800467c <RCCEx_PLL2_Config>
 8003d34:	4603      	mov	r3, r0
 8003d36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8003d3a:	e003      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d10d      	bne.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003d4c:	4b05      	ldr	r3, [pc, #20]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d50:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d5a:	4a02      	ldr	r2, [pc, #8]	@ (8003d64 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003d5c:	430b      	orrs	r3, r1
 8003d5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d60:	e006      	b.n	8003d70 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8003d62:	bf00      	nop
 8003d64:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d6c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003d70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d78:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8003d7c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d7e:	2300      	movs	r3, #0
 8003d80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d82:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8003d86:	460b      	mov	r3, r1
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	d00c      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003d8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d90:	3328      	adds	r3, #40	@ 0x28
 8003d92:	2102      	movs	r1, #2
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 fd23 	bl	80047e0 <RCCEx_PLL3_Config>
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d002      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8003da0:	2301      	movs	r3, #1
 8003da2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8003db2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003db4:	2300      	movs	r3, #0
 8003db6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003db8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	d038      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8003dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003dca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dce:	d018      	beq.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8003dd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003dd4:	d811      	bhi.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003dd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dda:	d014      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8003ddc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003de0:	d80b      	bhi.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d011      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8003de6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dea:	d106      	bne.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dec:	4bc3      	ldr	r3, [pc, #780]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df0:	4ac2      	ldr	r2, [pc, #776]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003df6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8003df8:	e008      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e00:	e004      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003e02:	bf00      	nop
 8003e04:	e002      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003e06:	bf00      	nop
 8003e08:	e000      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8003e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10b      	bne.n	8003e2c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e14:	4bb9      	ldr	r3, [pc, #740]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e18:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003e24:	4ab5      	ldr	r2, [pc, #724]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e26:	430b      	orrs	r3, r1
 8003e28:	6553      	str	r3, [r2, #84]	@ 0x54
 8003e2a:	e003      	b.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e30:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003e34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8003e40:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003e42:	2300      	movs	r3, #0
 8003e44:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e46:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8003e4a:	460b      	mov	r3, r1
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	d009      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e50:	4baa      	ldr	r3, [pc, #680]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e54:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003e58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e5e:	4aa7      	ldr	r2, [pc, #668]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e60:	430b      	orrs	r3, r1
 8003e62:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e6c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003e70:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e72:	2300      	movs	r3, #0
 8003e74:	657b      	str	r3, [r7, #84]	@ 0x54
 8003e76:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	d00a      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003e80:	4b9e      	ldr	r3, [pc, #632]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8003e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8003e90:	4a9a      	ldr	r2, [pc, #616]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003e92:	430b      	orrs	r3, r1
 8003e94:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e9e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8003ea2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ea8:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003eac:	460b      	mov	r3, r1
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	d009      	beq.n	8003ec6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003eb2:	4b92      	ldr	r3, [pc, #584]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003eb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003eb6:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8003eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ebe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003ec0:	4a8e      	ldr	r2, [pc, #568]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ec2:	430b      	orrs	r3, r1
 8003ec4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8003ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ece:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8003ed2:	643b      	str	r3, [r7, #64]	@ 0x40
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	647b      	str	r3, [r7, #68]	@ 0x44
 8003ed8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8003edc:	460b      	mov	r3, r1
 8003ede:	4313      	orrs	r3, r2
 8003ee0:	d00e      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003ee2:	4b86      	ldr	r3, [pc, #536]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ee4:	691b      	ldr	r3, [r3, #16]
 8003ee6:	4a85      	ldr	r2, [pc, #532]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ee8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003eec:	6113      	str	r3, [r2, #16]
 8003eee:	4b83      	ldr	r3, [pc, #524]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003ef0:	6919      	ldr	r1, [r3, #16]
 8003ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8003efa:	4a80      	ldr	r2, [pc, #512]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003efc:	430b      	orrs	r3, r1
 8003efe:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8003f00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f08:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8003f0c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003f0e:	2300      	movs	r3, #0
 8003f10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f12:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003f16:	460b      	mov	r3, r1
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	d009      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8003f1c:	4b77      	ldr	r3, [pc, #476]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f20:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f2a:	4a74      	ldr	r2, [pc, #464]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f38:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8003f3c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f3e:	2300      	movs	r3, #0
 8003f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f42:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8003f46:	460b      	mov	r3, r1
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	d00a      	beq.n	8003f62 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003f4c:	4b6b      	ldr	r3, [pc, #428]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f50:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8003f54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f58:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f5c:	4a67      	ldr	r2, [pc, #412]	@ (80040fc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8003f5e:	430b      	orrs	r3, r1
 8003f60:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8003f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f6a:	2100      	movs	r1, #0
 8003f6c:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f74:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003f78:	460b      	mov	r3, r1
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	d011      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f82:	3308      	adds	r3, #8
 8003f84:	2100      	movs	r1, #0
 8003f86:	4618      	mov	r0, r3
 8003f88:	f000 fb78 	bl	800467c <RCCEx_PLL2_Config>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003f92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d003      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f9a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f9e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8003fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003faa:	2100      	movs	r1, #0
 8003fac:	6239      	str	r1, [r7, #32]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fb4:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	d011      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc2:	3308      	adds	r3, #8
 8003fc4:	2101      	movs	r1, #1
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fb58 	bl	800467c <RCCEx_PLL2_Config>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8003fd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fde:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8003fe2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fea:	2100      	movs	r1, #0
 8003fec:	61b9      	str	r1, [r7, #24]
 8003fee:	f003 0304 	and.w	r3, r3, #4
 8003ff2:	61fb      	str	r3, [r7, #28]
 8003ff4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	d011      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ffe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004002:	3308      	adds	r3, #8
 8004004:	2102      	movs	r1, #2
 8004006:	4618      	mov	r0, r3
 8004008:	f000 fb38 	bl	800467c <RCCEx_PLL2_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004012:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800401a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800401e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004022:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800402a:	2100      	movs	r1, #0
 800402c:	6139      	str	r1, [r7, #16]
 800402e:	f003 0308 	and.w	r3, r3, #8
 8004032:	617b      	str	r3, [r7, #20]
 8004034:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004038:	460b      	mov	r3, r1
 800403a:	4313      	orrs	r3, r2
 800403c:	d011      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800403e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004042:	3328      	adds	r3, #40	@ 0x28
 8004044:	2100      	movs	r1, #0
 8004046:	4618      	mov	r0, r3
 8004048:	f000 fbca 	bl	80047e0 <RCCEx_PLL3_Config>
 800404c:	4603      	mov	r3, r0
 800404e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004052:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004056:	2b00      	cmp	r3, #0
 8004058:	d003      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800405a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800405e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004062:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406a:	2100      	movs	r1, #0
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	f003 0310 	and.w	r3, r3, #16
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004078:	460b      	mov	r3, r1
 800407a:	4313      	orrs	r3, r2
 800407c:	d011      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800407e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004082:	3328      	adds	r3, #40	@ 0x28
 8004084:	2101      	movs	r1, #1
 8004086:	4618      	mov	r0, r3
 8004088:	f000 fbaa 	bl	80047e0 <RCCEx_PLL3_Config>
 800408c:	4603      	mov	r3, r0
 800408e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004092:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004096:	2b00      	cmp	r3, #0
 8004098:	d003      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800409a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800409e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80040a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040aa:	2100      	movs	r1, #0
 80040ac:	6039      	str	r1, [r7, #0]
 80040ae:	f003 0320 	and.w	r3, r3, #32
 80040b2:	607b      	str	r3, [r7, #4]
 80040b4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80040b8:	460b      	mov	r3, r1
 80040ba:	4313      	orrs	r3, r2
 80040bc:	d011      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80040be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c2:	3328      	adds	r3, #40	@ 0x28
 80040c4:	2102      	movs	r1, #2
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 fb8a 	bl	80047e0 <RCCEx_PLL3_Config>
 80040cc:	4603      	mov	r3, r0
 80040ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80040d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80040e2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d101      	bne.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80040ea:	2300      	movs	r3, #0
 80040ec:	e000      	b.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80040f6:	46bd      	mov	sp, r7
 80040f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80040fc:	58024400 	.word	0x58024400

08004100 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004104:	f7fe fd96 	bl	8002c34 <HAL_RCC_GetHCLKFreq>
 8004108:	4602      	mov	r2, r0
 800410a:	4b06      	ldr	r3, [pc, #24]	@ (8004124 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	091b      	lsrs	r3, r3, #4
 8004110:	f003 0307 	and.w	r3, r3, #7
 8004114:	4904      	ldr	r1, [pc, #16]	@ (8004128 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004116:	5ccb      	ldrb	r3, [r1, r3]
 8004118:	f003 031f 	and.w	r3, r3, #31
 800411c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004120:	4618      	mov	r0, r3
 8004122:	bd80      	pop	{r7, pc}
 8004124:	58024400 	.word	0x58024400
 8004128:	08005b6c 	.word	0x08005b6c

0800412c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800412c:	b480      	push	{r7}
 800412e:	b089      	sub	sp, #36	@ 0x24
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004134:	4ba1      	ldr	r3, [pc, #644]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004138:	f003 0303 	and.w	r3, r3, #3
 800413c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800413e:	4b9f      	ldr	r3, [pc, #636]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004140:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004142:	0b1b      	lsrs	r3, r3, #12
 8004144:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004148:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800414a:	4b9c      	ldr	r3, [pc, #624]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800414c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800414e:	091b      	lsrs	r3, r3, #4
 8004150:	f003 0301 	and.w	r3, r3, #1
 8004154:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004156:	4b99      	ldr	r3, [pc, #612]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004158:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800415a:	08db      	lsrs	r3, r3, #3
 800415c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004160:	693a      	ldr	r2, [r7, #16]
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	ee07 3a90 	vmov	s15, r3
 800416a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800416e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	2b00      	cmp	r3, #0
 8004176:	f000 8111 	beq.w	800439c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800417a:	69bb      	ldr	r3, [r7, #24]
 800417c:	2b02      	cmp	r3, #2
 800417e:	f000 8083 	beq.w	8004288 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004182:	69bb      	ldr	r3, [r7, #24]
 8004184:	2b02      	cmp	r3, #2
 8004186:	f200 80a1 	bhi.w	80042cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800418a:	69bb      	ldr	r3, [r7, #24]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	2b01      	cmp	r3, #1
 8004194:	d056      	beq.n	8004244 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004196:	e099      	b.n	80042cc <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004198:	4b88      	ldr	r3, [pc, #544]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0320 	and.w	r3, r3, #32
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d02d      	beq.n	8004200 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80041a4:	4b85      	ldr	r3, [pc, #532]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	08db      	lsrs	r3, r3, #3
 80041aa:	f003 0303 	and.w	r3, r3, #3
 80041ae:	4a84      	ldr	r2, [pc, #528]	@ (80043c0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80041b0:	fa22 f303 	lsr.w	r3, r2, r3
 80041b4:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	ee07 3a90 	vmov	s15, r3
 80041bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	ee07 3a90 	vmov	s15, r3
 80041c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041ce:	4b7b      	ldr	r3, [pc, #492]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041d6:	ee07 3a90 	vmov	s15, r3
 80041da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041de:	ed97 6a03 	vldr	s12, [r7, #12]
 80041e2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80041fe:	e087      	b.n	8004310 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004200:	697b      	ldr	r3, [r7, #20]
 8004202:	ee07 3a90 	vmov	s15, r3
 8004206:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800420a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80043c8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800420e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004212:	4b6a      	ldr	r3, [pc, #424]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004214:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004216:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800421a:	ee07 3a90 	vmov	s15, r3
 800421e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004222:	ed97 6a03 	vldr	s12, [r7, #12]
 8004226:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800422a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800422e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004232:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004236:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800423a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800423e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004242:	e065      	b.n	8004310 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004244:	697b      	ldr	r3, [r7, #20]
 8004246:	ee07 3a90 	vmov	s15, r3
 800424a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800424e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80043cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004252:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004256:	4b59      	ldr	r3, [pc, #356]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800425a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800425e:	ee07 3a90 	vmov	s15, r3
 8004262:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004266:	ed97 6a03 	vldr	s12, [r7, #12]
 800426a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800426e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004272:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004276:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800427a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800427e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004282:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004286:	e043      	b.n	8004310 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	ee07 3a90 	vmov	s15, r3
 800428e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004292:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80043d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004296:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800429a:	4b48      	ldr	r3, [pc, #288]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800429c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042a2:	ee07 3a90 	vmov	s15, r3
 80042a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042aa:	ed97 6a03 	vldr	s12, [r7, #12]
 80042ae:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80042b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80042ca:	e021      	b.n	8004310 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80043cc <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80042da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042de:	4b37      	ldr	r3, [pc, #220]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042e6:	ee07 3a90 	vmov	s15, r3
 80042ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80042f2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80043c4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80042f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004302:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004306:	ee67 7a27 	vmul.f32	s15, s14, s15
 800430a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800430e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004310:	4b2a      	ldr	r3, [pc, #168]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004312:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004314:	0a5b      	lsrs	r3, r3, #9
 8004316:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800431a:	ee07 3a90 	vmov	s15, r3
 800431e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004322:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004326:	ee37 7a87 	vadd.f32	s14, s15, s14
 800432a:	edd7 6a07 	vldr	s13, [r7, #28]
 800432e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004332:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004336:	ee17 2a90 	vmov	r2, s15
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800433e:	4b1f      	ldr	r3, [pc, #124]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004342:	0c1b      	lsrs	r3, r3, #16
 8004344:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004348:	ee07 3a90 	vmov	s15, r3
 800434c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004350:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004354:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004358:	edd7 6a07 	vldr	s13, [r7, #28]
 800435c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004360:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004364:	ee17 2a90 	vmov	r2, s15
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800436c:	4b13      	ldr	r3, [pc, #76]	@ (80043bc <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800436e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004370:	0e1b      	lsrs	r3, r3, #24
 8004372:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004376:	ee07 3a90 	vmov	s15, r3
 800437a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800437e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004382:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004386:	edd7 6a07 	vldr	s13, [r7, #28]
 800438a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800438e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004392:	ee17 2a90 	vmov	r2, s15
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800439a:	e008      	b.n	80043ae <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2200      	movs	r2, #0
 80043a0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2200      	movs	r2, #0
 80043a6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	609a      	str	r2, [r3, #8]
}
 80043ae:	bf00      	nop
 80043b0:	3724      	adds	r7, #36	@ 0x24
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	58024400 	.word	0x58024400
 80043c0:	03d09000 	.word	0x03d09000
 80043c4:	46000000 	.word	0x46000000
 80043c8:	4c742400 	.word	0x4c742400
 80043cc:	4a742400 	.word	0x4a742400
 80043d0:	4af42400 	.word	0x4af42400

080043d4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b089      	sub	sp, #36	@ 0x24
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80043dc:	4ba1      	ldr	r3, [pc, #644]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e0:	f003 0303 	and.w	r3, r3, #3
 80043e4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80043e6:	4b9f      	ldr	r3, [pc, #636]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ea:	0d1b      	lsrs	r3, r3, #20
 80043ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80043f0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80043f2:	4b9c      	ldr	r3, [pc, #624]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043f6:	0a1b      	lsrs	r3, r3, #8
 80043f8:	f003 0301 	and.w	r3, r3, #1
 80043fc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80043fe:	4b99      	ldr	r3, [pc, #612]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004400:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004402:	08db      	lsrs	r3, r3, #3
 8004404:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	fb02 f303 	mul.w	r3, r2, r3
 800440e:	ee07 3a90 	vmov	s15, r3
 8004412:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004416:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2b00      	cmp	r3, #0
 800441e:	f000 8111 	beq.w	8004644 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004422:	69bb      	ldr	r3, [r7, #24]
 8004424:	2b02      	cmp	r3, #2
 8004426:	f000 8083 	beq.w	8004530 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	2b02      	cmp	r3, #2
 800442e:	f200 80a1 	bhi.w	8004574 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	2b01      	cmp	r3, #1
 800443c:	d056      	beq.n	80044ec <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800443e:	e099      	b.n	8004574 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004440:	4b88      	ldr	r3, [pc, #544]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 0320 	and.w	r3, r3, #32
 8004448:	2b00      	cmp	r3, #0
 800444a:	d02d      	beq.n	80044a8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800444c:	4b85      	ldr	r3, [pc, #532]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	08db      	lsrs	r3, r3, #3
 8004452:	f003 0303 	and.w	r3, r3, #3
 8004456:	4a84      	ldr	r2, [pc, #528]	@ (8004668 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004458:	fa22 f303 	lsr.w	r3, r2, r3
 800445c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	ee07 3a90 	vmov	s15, r3
 8004464:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	ee07 3a90 	vmov	s15, r3
 800446e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004472:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004476:	4b7b      	ldr	r3, [pc, #492]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800447e:	ee07 3a90 	vmov	s15, r3
 8004482:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004486:	ed97 6a03 	vldr	s12, [r7, #12]
 800448a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800448e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004492:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004496:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800449a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800449e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044a2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80044a6:	e087      	b.n	80045b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	ee07 3a90 	vmov	s15, r3
 80044ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044b2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004670 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80044b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044ba:	4b6a      	ldr	r3, [pc, #424]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044c2:	ee07 3a90 	vmov	s15, r3
 80044c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ca:	ed97 6a03 	vldr	s12, [r7, #12]
 80044ce:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80044de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044e6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80044ea:	e065      	b.n	80045b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	ee07 3a90 	vmov	s15, r3
 80044f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044f6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004674 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80044fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044fe:	4b59      	ldr	r3, [pc, #356]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004502:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004506:	ee07 3a90 	vmov	s15, r3
 800450a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800450e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004512:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004516:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800451a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800451e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004522:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004526:	ee67 7a27 	vmul.f32	s15, s14, s15
 800452a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800452e:	e043      	b.n	80045b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	ee07 3a90 	vmov	s15, r3
 8004536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800453a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004678 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800453e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004542:	4b48      	ldr	r3, [pc, #288]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004546:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800454a:	ee07 3a90 	vmov	s15, r3
 800454e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004552:	ed97 6a03 	vldr	s12, [r7, #12]
 8004556:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800455a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800455e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004562:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004566:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800456a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800456e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004572:	e021      	b.n	80045b8 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	ee07 3a90 	vmov	s15, r3
 800457a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800457e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004674 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004582:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004586:	4b37      	ldr	r3, [pc, #220]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800458a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800458e:	ee07 3a90 	vmov	s15, r3
 8004592:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004596:	ed97 6a03 	vldr	s12, [r7, #12]
 800459a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800466c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800459e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80045b6:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80045b8:	4b2a      	ldr	r3, [pc, #168]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045bc:	0a5b      	lsrs	r3, r3, #9
 80045be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045c2:	ee07 3a90 	vmov	s15, r3
 80045c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045ce:	ee37 7a87 	vadd.f32	s14, s15, s14
 80045d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80045d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045de:	ee17 2a90 	vmov	r2, s15
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80045e6:	4b1f      	ldr	r3, [pc, #124]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ea:	0c1b      	lsrs	r3, r3, #16
 80045ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80045f0:	ee07 3a90 	vmov	s15, r3
 80045f4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045f8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80045fc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004600:	edd7 6a07 	vldr	s13, [r7, #28]
 8004604:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004608:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800460c:	ee17 2a90 	vmov	r2, s15
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004614:	4b13      	ldr	r3, [pc, #76]	@ (8004664 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004616:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004618:	0e1b      	lsrs	r3, r3, #24
 800461a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800461e:	ee07 3a90 	vmov	s15, r3
 8004622:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004626:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800462a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800462e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004632:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004636:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800463a:	ee17 2a90 	vmov	r2, s15
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004642:	e008      	b.n	8004656 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	609a      	str	r2, [r3, #8]
}
 8004656:	bf00      	nop
 8004658:	3724      	adds	r7, #36	@ 0x24
 800465a:	46bd      	mov	sp, r7
 800465c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004660:	4770      	bx	lr
 8004662:	bf00      	nop
 8004664:	58024400 	.word	0x58024400
 8004668:	03d09000 	.word	0x03d09000
 800466c:	46000000 	.word	0x46000000
 8004670:	4c742400 	.word	0x4c742400
 8004674:	4a742400 	.word	0x4a742400
 8004678:	4af42400 	.word	0x4af42400

0800467c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b084      	sub	sp, #16
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004686:	2300      	movs	r3, #0
 8004688:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800468a:	4b53      	ldr	r3, [pc, #332]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 800468c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	2b03      	cmp	r3, #3
 8004694:	d101      	bne.n	800469a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004696:	2301      	movs	r3, #1
 8004698:	e099      	b.n	80047ce <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800469a:	4b4f      	ldr	r3, [pc, #316]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a4e      	ldr	r2, [pc, #312]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 80046a0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80046a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046a6:	f7fc fe79 	bl	800139c <HAL_GetTick>
 80046aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80046ac:	e008      	b.n	80046c0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80046ae:	f7fc fe75 	bl	800139c <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e086      	b.n	80047ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80046c0:	4b45      	ldr	r3, [pc, #276]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1f0      	bne.n	80046ae <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80046cc:	4b42      	ldr	r3, [pc, #264]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 80046ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046d0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	031b      	lsls	r3, r3, #12
 80046da:	493f      	ldr	r1, [pc, #252]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 80046dc:	4313      	orrs	r3, r2
 80046de:	628b      	str	r3, [r1, #40]	@ 0x28
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	3b01      	subs	r3, #1
 80046e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	3b01      	subs	r3, #1
 80046f0:	025b      	lsls	r3, r3, #9
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	431a      	orrs	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	3b01      	subs	r3, #1
 80046fc:	041b      	lsls	r3, r3, #16
 80046fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	691b      	ldr	r3, [r3, #16]
 8004708:	3b01      	subs	r3, #1
 800470a:	061b      	lsls	r3, r3, #24
 800470c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004710:	4931      	ldr	r1, [pc, #196]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004712:	4313      	orrs	r3, r2
 8004714:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004716:	4b30      	ldr	r3, [pc, #192]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800471a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	695b      	ldr	r3, [r3, #20]
 8004722:	492d      	ldr	r1, [pc, #180]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004724:	4313      	orrs	r3, r2
 8004726:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004728:	4b2b      	ldr	r3, [pc, #172]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 800472a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800472c:	f023 0220 	bic.w	r2, r3, #32
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	4928      	ldr	r1, [pc, #160]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004736:	4313      	orrs	r3, r2
 8004738:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800473a:	4b27      	ldr	r3, [pc, #156]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 800473c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800473e:	4a26      	ldr	r2, [pc, #152]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004740:	f023 0310 	bic.w	r3, r3, #16
 8004744:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004746:	4b24      	ldr	r3, [pc, #144]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004748:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800474a:	4b24      	ldr	r3, [pc, #144]	@ (80047dc <RCCEx_PLL2_Config+0x160>)
 800474c:	4013      	ands	r3, r2
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	69d2      	ldr	r2, [r2, #28]
 8004752:	00d2      	lsls	r2, r2, #3
 8004754:	4920      	ldr	r1, [pc, #128]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004756:	4313      	orrs	r3, r2
 8004758:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800475a:	4b1f      	ldr	r3, [pc, #124]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 800475c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800475e:	4a1e      	ldr	r2, [pc, #120]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004760:	f043 0310 	orr.w	r3, r3, #16
 8004764:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d106      	bne.n	800477a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800476c:	4b1a      	ldr	r3, [pc, #104]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 800476e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004770:	4a19      	ldr	r2, [pc, #100]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004772:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004776:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004778:	e00f      	b.n	800479a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d106      	bne.n	800478e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004780:	4b15      	ldr	r3, [pc, #84]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004782:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004784:	4a14      	ldr	r2, [pc, #80]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004786:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800478a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800478c:	e005      	b.n	800479a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800478e:	4b12      	ldr	r3, [pc, #72]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004792:	4a11      	ldr	r2, [pc, #68]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 8004794:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004798:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800479a:	4b0f      	ldr	r3, [pc, #60]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a0e      	ldr	r2, [pc, #56]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 80047a0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80047a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a6:	f7fc fdf9 	bl	800139c <HAL_GetTick>
 80047aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047ac:	e008      	b.n	80047c0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80047ae:	f7fc fdf5 	bl	800139c <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	2b02      	cmp	r3, #2
 80047ba:	d901      	bls.n	80047c0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e006      	b.n	80047ce <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80047c0:	4b05      	ldr	r3, [pc, #20]	@ (80047d8 <RCCEx_PLL2_Config+0x15c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d0f0      	beq.n	80047ae <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3710      	adds	r7, #16
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	58024400 	.word	0x58024400
 80047dc:	ffff0007 	.word	0xffff0007

080047e0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047ea:	2300      	movs	r3, #0
 80047ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80047ee:	4b53      	ldr	r3, [pc, #332]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80047f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047f2:	f003 0303 	and.w	r3, r3, #3
 80047f6:	2b03      	cmp	r3, #3
 80047f8:	d101      	bne.n	80047fe <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e099      	b.n	8004932 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80047fe:	4b4f      	ldr	r3, [pc, #316]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4a4e      	ldr	r2, [pc, #312]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004804:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004808:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800480a:	f7fc fdc7 	bl	800139c <HAL_GetTick>
 800480e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004810:	e008      	b.n	8004824 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004812:	f7fc fdc3 	bl	800139c <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b02      	cmp	r3, #2
 800481e:	d901      	bls.n	8004824 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e086      	b.n	8004932 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004824:	4b45      	ldr	r3, [pc, #276]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1f0      	bne.n	8004812 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004830:	4b42      	ldr	r3, [pc, #264]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004834:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	051b      	lsls	r3, r3, #20
 800483e:	493f      	ldr	r1, [pc, #252]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004840:	4313      	orrs	r3, r2
 8004842:	628b      	str	r3, [r1, #40]	@ 0x28
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	3b01      	subs	r3, #1
 800484a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	3b01      	subs	r3, #1
 8004854:	025b      	lsls	r3, r3, #9
 8004856:	b29b      	uxth	r3, r3
 8004858:	431a      	orrs	r2, r3
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	3b01      	subs	r3, #1
 8004860:	041b      	lsls	r3, r3, #16
 8004862:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004866:	431a      	orrs	r2, r3
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	691b      	ldr	r3, [r3, #16]
 800486c:	3b01      	subs	r3, #1
 800486e:	061b      	lsls	r3, r3, #24
 8004870:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004874:	4931      	ldr	r1, [pc, #196]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004876:	4313      	orrs	r3, r2
 8004878:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800487a:	4b30      	ldr	r3, [pc, #192]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 800487c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800487e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	492d      	ldr	r1, [pc, #180]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004888:	4313      	orrs	r3, r2
 800488a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800488c:	4b2b      	ldr	r3, [pc, #172]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 800488e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004890:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	4928      	ldr	r1, [pc, #160]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 800489a:	4313      	orrs	r3, r2
 800489c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800489e:	4b27      	ldr	r3, [pc, #156]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048a2:	4a26      	ldr	r2, [pc, #152]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80048aa:	4b24      	ldr	r3, [pc, #144]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048ae:	4b24      	ldr	r3, [pc, #144]	@ (8004940 <RCCEx_PLL3_Config+0x160>)
 80048b0:	4013      	ands	r3, r2
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	69d2      	ldr	r2, [r2, #28]
 80048b6:	00d2      	lsls	r2, r2, #3
 80048b8:	4920      	ldr	r1, [pc, #128]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80048be:	4b1f      	ldr	r3, [pc, #124]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048c2:	4a1e      	ldr	r2, [pc, #120]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80048c8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d106      	bne.n	80048de <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80048d0:	4b1a      	ldr	r3, [pc, #104]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d4:	4a19      	ldr	r2, [pc, #100]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048d6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80048da:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80048dc:	e00f      	b.n	80048fe <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d106      	bne.n	80048f2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80048e4:	4b15      	ldr	r3, [pc, #84]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e8:	4a14      	ldr	r2, [pc, #80]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048ea:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048ee:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80048f0:	e005      	b.n	80048fe <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80048f2:	4b12      	ldr	r3, [pc, #72]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048f6:	4a11      	ldr	r2, [pc, #68]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 80048f8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80048fc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80048fe:	4b0f      	ldr	r3, [pc, #60]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4a0e      	ldr	r2, [pc, #56]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004904:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004908:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800490a:	f7fc fd47 	bl	800139c <HAL_GetTick>
 800490e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004910:	e008      	b.n	8004924 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004912:	f7fc fd43 	bl	800139c <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	2b02      	cmp	r3, #2
 800491e:	d901      	bls.n	8004924 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e006      	b.n	8004932 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004924:	4b05      	ldr	r3, [pc, #20]	@ (800493c <RCCEx_PLL3_Config+0x15c>)
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800492c:	2b00      	cmp	r3, #0
 800492e:	d0f0      	beq.n	8004912 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004930:	7bfb      	ldrb	r3, [r7, #15]
}
 8004932:	4618      	mov	r0, r3
 8004934:	3710      	adds	r7, #16
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
 800493a:	bf00      	nop
 800493c:	58024400 	.word	0x58024400
 8004940:	ffff0007 	.word	0xffff0007

08004944 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004944:	b580      	push	{r7, lr}
 8004946:	b082      	sub	sp, #8
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d101      	bne.n	8004956 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e042      	b.n	80049dc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800495c:	2b00      	cmp	r3, #0
 800495e:	d106      	bne.n	800496e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004968:	6878      	ldr	r0, [r7, #4]
 800496a:	f7fc f8cf 	bl	8000b0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2224      	movs	r2, #36	@ 0x24
 8004972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f022 0201 	bic.w	r2, r2, #1
 8004984:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800498a:	2b00      	cmp	r3, #0
 800498c:	d002      	beq.n	8004994 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800498e:	6878      	ldr	r0, [r7, #4]
 8004990:	f000 fd90 	bl	80054b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f000 f825 	bl	80049e4 <UART_SetConfig>
 800499a:	4603      	mov	r3, r0
 800499c:	2b01      	cmp	r3, #1
 800499e:	d101      	bne.n	80049a4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e01b      	b.n	80049dc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049b2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	689a      	ldr	r2, [r3, #8]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049c2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	681a      	ldr	r2, [r3, #0]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f042 0201 	orr.w	r2, r2, #1
 80049d2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 fe0f 	bl	80055f8 <UART_CheckIdleState>
 80049da:	4603      	mov	r3, r0
}
 80049dc:	4618      	mov	r0, r3
 80049de:	3708      	adds	r7, #8
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bd80      	pop	{r7, pc}

080049e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049e8:	b092      	sub	sp, #72	@ 0x48
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80049ee:	2300      	movs	r3, #0
 80049f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80049f4:	697b      	ldr	r3, [r7, #20]
 80049f6:	689a      	ldr	r2, [r3, #8]
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	431a      	orrs	r2, r3
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	431a      	orrs	r2, r3
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	69db      	ldr	r3, [r3, #28]
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	4bbe      	ldr	r3, [pc, #760]	@ (8004d0c <UART_SetConfig+0x328>)
 8004a14:	4013      	ands	r3, r2
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	6812      	ldr	r2, [r2, #0]
 8004a1a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a1c:	430b      	orrs	r3, r1
 8004a1e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a20:	697b      	ldr	r3, [r7, #20]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004a2a:	697b      	ldr	r3, [r7, #20]
 8004a2c:	68da      	ldr	r2, [r3, #12]
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	430a      	orrs	r2, r1
 8004a34:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	4ab3      	ldr	r2, [pc, #716]	@ (8004d10 <UART_SetConfig+0x32c>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d004      	beq.n	8004a50 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	6a1b      	ldr	r3, [r3, #32]
 8004a4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	689a      	ldr	r2, [r3, #8]
 8004a56:	4baf      	ldr	r3, [pc, #700]	@ (8004d14 <UART_SetConfig+0x330>)
 8004a58:	4013      	ands	r3, r2
 8004a5a:	697a      	ldr	r2, [r7, #20]
 8004a5c:	6812      	ldr	r2, [r2, #0]
 8004a5e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8004a60:	430b      	orrs	r3, r1
 8004a62:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a6a:	f023 010f 	bic.w	r1, r3, #15
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	430a      	orrs	r2, r1
 8004a78:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	4aa6      	ldr	r2, [pc, #664]	@ (8004d18 <UART_SetConfig+0x334>)
 8004a80:	4293      	cmp	r3, r2
 8004a82:	d177      	bne.n	8004b74 <UART_SetConfig+0x190>
 8004a84:	4ba5      	ldr	r3, [pc, #660]	@ (8004d1c <UART_SetConfig+0x338>)
 8004a86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004a8c:	2b28      	cmp	r3, #40	@ 0x28
 8004a8e:	d86d      	bhi.n	8004b6c <UART_SetConfig+0x188>
 8004a90:	a201      	add	r2, pc, #4	@ (adr r2, 8004a98 <UART_SetConfig+0xb4>)
 8004a92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a96:	bf00      	nop
 8004a98:	08004b3d 	.word	0x08004b3d
 8004a9c:	08004b6d 	.word	0x08004b6d
 8004aa0:	08004b6d 	.word	0x08004b6d
 8004aa4:	08004b6d 	.word	0x08004b6d
 8004aa8:	08004b6d 	.word	0x08004b6d
 8004aac:	08004b6d 	.word	0x08004b6d
 8004ab0:	08004b6d 	.word	0x08004b6d
 8004ab4:	08004b6d 	.word	0x08004b6d
 8004ab8:	08004b45 	.word	0x08004b45
 8004abc:	08004b6d 	.word	0x08004b6d
 8004ac0:	08004b6d 	.word	0x08004b6d
 8004ac4:	08004b6d 	.word	0x08004b6d
 8004ac8:	08004b6d 	.word	0x08004b6d
 8004acc:	08004b6d 	.word	0x08004b6d
 8004ad0:	08004b6d 	.word	0x08004b6d
 8004ad4:	08004b6d 	.word	0x08004b6d
 8004ad8:	08004b4d 	.word	0x08004b4d
 8004adc:	08004b6d 	.word	0x08004b6d
 8004ae0:	08004b6d 	.word	0x08004b6d
 8004ae4:	08004b6d 	.word	0x08004b6d
 8004ae8:	08004b6d 	.word	0x08004b6d
 8004aec:	08004b6d 	.word	0x08004b6d
 8004af0:	08004b6d 	.word	0x08004b6d
 8004af4:	08004b6d 	.word	0x08004b6d
 8004af8:	08004b55 	.word	0x08004b55
 8004afc:	08004b6d 	.word	0x08004b6d
 8004b00:	08004b6d 	.word	0x08004b6d
 8004b04:	08004b6d 	.word	0x08004b6d
 8004b08:	08004b6d 	.word	0x08004b6d
 8004b0c:	08004b6d 	.word	0x08004b6d
 8004b10:	08004b6d 	.word	0x08004b6d
 8004b14:	08004b6d 	.word	0x08004b6d
 8004b18:	08004b5d 	.word	0x08004b5d
 8004b1c:	08004b6d 	.word	0x08004b6d
 8004b20:	08004b6d 	.word	0x08004b6d
 8004b24:	08004b6d 	.word	0x08004b6d
 8004b28:	08004b6d 	.word	0x08004b6d
 8004b2c:	08004b6d 	.word	0x08004b6d
 8004b30:	08004b6d 	.word	0x08004b6d
 8004b34:	08004b6d 	.word	0x08004b6d
 8004b38:	08004b65 	.word	0x08004b65
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b42:	e222      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004b44:	2304      	movs	r3, #4
 8004b46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b4a:	e21e      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004b4c:	2308      	movs	r3, #8
 8004b4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b52:	e21a      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004b54:	2310      	movs	r3, #16
 8004b56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b5a:	e216      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004b5c:	2320      	movs	r3, #32
 8004b5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b62:	e212      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004b64:	2340      	movs	r3, #64	@ 0x40
 8004b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b6a:	e20e      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004b6c:	2380      	movs	r3, #128	@ 0x80
 8004b6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004b72:	e20a      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a69      	ldr	r2, [pc, #420]	@ (8004d20 <UART_SetConfig+0x33c>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d130      	bne.n	8004be0 <UART_SetConfig+0x1fc>
 8004b7e:	4b67      	ldr	r3, [pc, #412]	@ (8004d1c <UART_SetConfig+0x338>)
 8004b80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	2b05      	cmp	r3, #5
 8004b88:	d826      	bhi.n	8004bd8 <UART_SetConfig+0x1f4>
 8004b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8004b90 <UART_SetConfig+0x1ac>)
 8004b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b90:	08004ba9 	.word	0x08004ba9
 8004b94:	08004bb1 	.word	0x08004bb1
 8004b98:	08004bb9 	.word	0x08004bb9
 8004b9c:	08004bc1 	.word	0x08004bc1
 8004ba0:	08004bc9 	.word	0x08004bc9
 8004ba4:	08004bd1 	.word	0x08004bd1
 8004ba8:	2300      	movs	r3, #0
 8004baa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bae:	e1ec      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004bb0:	2304      	movs	r3, #4
 8004bb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bb6:	e1e8      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004bb8:	2308      	movs	r3, #8
 8004bba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bbe:	e1e4      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004bc0:	2310      	movs	r3, #16
 8004bc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bc6:	e1e0      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004bc8:	2320      	movs	r3, #32
 8004bca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bce:	e1dc      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004bd0:	2340      	movs	r3, #64	@ 0x40
 8004bd2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bd6:	e1d8      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004bd8:	2380      	movs	r3, #128	@ 0x80
 8004bda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004bde:	e1d4      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004be0:	697b      	ldr	r3, [r7, #20]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a4f      	ldr	r2, [pc, #316]	@ (8004d24 <UART_SetConfig+0x340>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d130      	bne.n	8004c4c <UART_SetConfig+0x268>
 8004bea:	4b4c      	ldr	r3, [pc, #304]	@ (8004d1c <UART_SetConfig+0x338>)
 8004bec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	2b05      	cmp	r3, #5
 8004bf4:	d826      	bhi.n	8004c44 <UART_SetConfig+0x260>
 8004bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bfc <UART_SetConfig+0x218>)
 8004bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfc:	08004c15 	.word	0x08004c15
 8004c00:	08004c1d 	.word	0x08004c1d
 8004c04:	08004c25 	.word	0x08004c25
 8004c08:	08004c2d 	.word	0x08004c2d
 8004c0c:	08004c35 	.word	0x08004c35
 8004c10:	08004c3d 	.word	0x08004c3d
 8004c14:	2300      	movs	r3, #0
 8004c16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c1a:	e1b6      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c1c:	2304      	movs	r3, #4
 8004c1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c22:	e1b2      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c24:	2308      	movs	r3, #8
 8004c26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c2a:	e1ae      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c2c:	2310      	movs	r3, #16
 8004c2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c32:	e1aa      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c34:	2320      	movs	r3, #32
 8004c36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c3a:	e1a6      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c3c:	2340      	movs	r3, #64	@ 0x40
 8004c3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c42:	e1a2      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c44:	2380      	movs	r3, #128	@ 0x80
 8004c46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c4a:	e19e      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a35      	ldr	r2, [pc, #212]	@ (8004d28 <UART_SetConfig+0x344>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d130      	bne.n	8004cb8 <UART_SetConfig+0x2d4>
 8004c56:	4b31      	ldr	r3, [pc, #196]	@ (8004d1c <UART_SetConfig+0x338>)
 8004c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c5a:	f003 0307 	and.w	r3, r3, #7
 8004c5e:	2b05      	cmp	r3, #5
 8004c60:	d826      	bhi.n	8004cb0 <UART_SetConfig+0x2cc>
 8004c62:	a201      	add	r2, pc, #4	@ (adr r2, 8004c68 <UART_SetConfig+0x284>)
 8004c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c68:	08004c81 	.word	0x08004c81
 8004c6c:	08004c89 	.word	0x08004c89
 8004c70:	08004c91 	.word	0x08004c91
 8004c74:	08004c99 	.word	0x08004c99
 8004c78:	08004ca1 	.word	0x08004ca1
 8004c7c:	08004ca9 	.word	0x08004ca9
 8004c80:	2300      	movs	r3, #0
 8004c82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c86:	e180      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c88:	2304      	movs	r3, #4
 8004c8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c8e:	e17c      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c90:	2308      	movs	r3, #8
 8004c92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c96:	e178      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004c98:	2310      	movs	r3, #16
 8004c9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004c9e:	e174      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004ca0:	2320      	movs	r3, #32
 8004ca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ca6:	e170      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004ca8:	2340      	movs	r3, #64	@ 0x40
 8004caa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cae:	e16c      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004cb0:	2380      	movs	r3, #128	@ 0x80
 8004cb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cb6:	e168      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a1b      	ldr	r2, [pc, #108]	@ (8004d2c <UART_SetConfig+0x348>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d142      	bne.n	8004d48 <UART_SetConfig+0x364>
 8004cc2:	4b16      	ldr	r3, [pc, #88]	@ (8004d1c <UART_SetConfig+0x338>)
 8004cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc6:	f003 0307 	and.w	r3, r3, #7
 8004cca:	2b05      	cmp	r3, #5
 8004ccc:	d838      	bhi.n	8004d40 <UART_SetConfig+0x35c>
 8004cce:	a201      	add	r2, pc, #4	@ (adr r2, 8004cd4 <UART_SetConfig+0x2f0>)
 8004cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd4:	08004ced 	.word	0x08004ced
 8004cd8:	08004cf5 	.word	0x08004cf5
 8004cdc:	08004cfd 	.word	0x08004cfd
 8004ce0:	08004d05 	.word	0x08004d05
 8004ce4:	08004d31 	.word	0x08004d31
 8004ce8:	08004d39 	.word	0x08004d39
 8004cec:	2300      	movs	r3, #0
 8004cee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cf2:	e14a      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004cf4:	2304      	movs	r3, #4
 8004cf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004cfa:	e146      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004cfc:	2308      	movs	r3, #8
 8004cfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d02:	e142      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004d04:	2310      	movs	r3, #16
 8004d06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d0a:	e13e      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004d0c:	cfff69f3 	.word	0xcfff69f3
 8004d10:	58000c00 	.word	0x58000c00
 8004d14:	11fff4ff 	.word	0x11fff4ff
 8004d18:	40011000 	.word	0x40011000
 8004d1c:	58024400 	.word	0x58024400
 8004d20:	40004400 	.word	0x40004400
 8004d24:	40004800 	.word	0x40004800
 8004d28:	40004c00 	.word	0x40004c00
 8004d2c:	40005000 	.word	0x40005000
 8004d30:	2320      	movs	r3, #32
 8004d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d36:	e128      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004d38:	2340      	movs	r3, #64	@ 0x40
 8004d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d3e:	e124      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004d40:	2380      	movs	r3, #128	@ 0x80
 8004d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004d46:	e120      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4acb      	ldr	r2, [pc, #812]	@ (800507c <UART_SetConfig+0x698>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d176      	bne.n	8004e40 <UART_SetConfig+0x45c>
 8004d52:	4bcb      	ldr	r3, [pc, #812]	@ (8005080 <UART_SetConfig+0x69c>)
 8004d54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004d5a:	2b28      	cmp	r3, #40	@ 0x28
 8004d5c:	d86c      	bhi.n	8004e38 <UART_SetConfig+0x454>
 8004d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004d64 <UART_SetConfig+0x380>)
 8004d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d64:	08004e09 	.word	0x08004e09
 8004d68:	08004e39 	.word	0x08004e39
 8004d6c:	08004e39 	.word	0x08004e39
 8004d70:	08004e39 	.word	0x08004e39
 8004d74:	08004e39 	.word	0x08004e39
 8004d78:	08004e39 	.word	0x08004e39
 8004d7c:	08004e39 	.word	0x08004e39
 8004d80:	08004e39 	.word	0x08004e39
 8004d84:	08004e11 	.word	0x08004e11
 8004d88:	08004e39 	.word	0x08004e39
 8004d8c:	08004e39 	.word	0x08004e39
 8004d90:	08004e39 	.word	0x08004e39
 8004d94:	08004e39 	.word	0x08004e39
 8004d98:	08004e39 	.word	0x08004e39
 8004d9c:	08004e39 	.word	0x08004e39
 8004da0:	08004e39 	.word	0x08004e39
 8004da4:	08004e19 	.word	0x08004e19
 8004da8:	08004e39 	.word	0x08004e39
 8004dac:	08004e39 	.word	0x08004e39
 8004db0:	08004e39 	.word	0x08004e39
 8004db4:	08004e39 	.word	0x08004e39
 8004db8:	08004e39 	.word	0x08004e39
 8004dbc:	08004e39 	.word	0x08004e39
 8004dc0:	08004e39 	.word	0x08004e39
 8004dc4:	08004e21 	.word	0x08004e21
 8004dc8:	08004e39 	.word	0x08004e39
 8004dcc:	08004e39 	.word	0x08004e39
 8004dd0:	08004e39 	.word	0x08004e39
 8004dd4:	08004e39 	.word	0x08004e39
 8004dd8:	08004e39 	.word	0x08004e39
 8004ddc:	08004e39 	.word	0x08004e39
 8004de0:	08004e39 	.word	0x08004e39
 8004de4:	08004e29 	.word	0x08004e29
 8004de8:	08004e39 	.word	0x08004e39
 8004dec:	08004e39 	.word	0x08004e39
 8004df0:	08004e39 	.word	0x08004e39
 8004df4:	08004e39 	.word	0x08004e39
 8004df8:	08004e39 	.word	0x08004e39
 8004dfc:	08004e39 	.word	0x08004e39
 8004e00:	08004e39 	.word	0x08004e39
 8004e04:	08004e31 	.word	0x08004e31
 8004e08:	2301      	movs	r3, #1
 8004e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e0e:	e0bc      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e10:	2304      	movs	r3, #4
 8004e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e16:	e0b8      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e18:	2308      	movs	r3, #8
 8004e1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e1e:	e0b4      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e20:	2310      	movs	r3, #16
 8004e22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e26:	e0b0      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e28:	2320      	movs	r3, #32
 8004e2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e2e:	e0ac      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e30:	2340      	movs	r3, #64	@ 0x40
 8004e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e36:	e0a8      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e38:	2380      	movs	r3, #128	@ 0x80
 8004e3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e3e:	e0a4      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a8f      	ldr	r2, [pc, #572]	@ (8005084 <UART_SetConfig+0x6a0>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d130      	bne.n	8004eac <UART_SetConfig+0x4c8>
 8004e4a:	4b8d      	ldr	r3, [pc, #564]	@ (8005080 <UART_SetConfig+0x69c>)
 8004e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	2b05      	cmp	r3, #5
 8004e54:	d826      	bhi.n	8004ea4 <UART_SetConfig+0x4c0>
 8004e56:	a201      	add	r2, pc, #4	@ (adr r2, 8004e5c <UART_SetConfig+0x478>)
 8004e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5c:	08004e75 	.word	0x08004e75
 8004e60:	08004e7d 	.word	0x08004e7d
 8004e64:	08004e85 	.word	0x08004e85
 8004e68:	08004e8d 	.word	0x08004e8d
 8004e6c:	08004e95 	.word	0x08004e95
 8004e70:	08004e9d 	.word	0x08004e9d
 8004e74:	2300      	movs	r3, #0
 8004e76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e7a:	e086      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e7c:	2304      	movs	r3, #4
 8004e7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e82:	e082      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e84:	2308      	movs	r3, #8
 8004e86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e8a:	e07e      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e8c:	2310      	movs	r3, #16
 8004e8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e92:	e07a      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e94:	2320      	movs	r3, #32
 8004e96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004e9a:	e076      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004e9c:	2340      	movs	r3, #64	@ 0x40
 8004e9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ea2:	e072      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004ea4:	2380      	movs	r3, #128	@ 0x80
 8004ea6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eaa:	e06e      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004eac:	697b      	ldr	r3, [r7, #20]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a75      	ldr	r2, [pc, #468]	@ (8005088 <UART_SetConfig+0x6a4>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d130      	bne.n	8004f18 <UART_SetConfig+0x534>
 8004eb6:	4b72      	ldr	r3, [pc, #456]	@ (8005080 <UART_SetConfig+0x69c>)
 8004eb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	2b05      	cmp	r3, #5
 8004ec0:	d826      	bhi.n	8004f10 <UART_SetConfig+0x52c>
 8004ec2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec8 <UART_SetConfig+0x4e4>)
 8004ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec8:	08004ee1 	.word	0x08004ee1
 8004ecc:	08004ee9 	.word	0x08004ee9
 8004ed0:	08004ef1 	.word	0x08004ef1
 8004ed4:	08004ef9 	.word	0x08004ef9
 8004ed8:	08004f01 	.word	0x08004f01
 8004edc:	08004f09 	.word	0x08004f09
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ee6:	e050      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004ee8:	2304      	movs	r3, #4
 8004eea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004eee:	e04c      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004ef0:	2308      	movs	r3, #8
 8004ef2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004ef6:	e048      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004ef8:	2310      	movs	r3, #16
 8004efa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004efe:	e044      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f00:	2320      	movs	r3, #32
 8004f02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f06:	e040      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f08:	2340      	movs	r3, #64	@ 0x40
 8004f0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f0e:	e03c      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f10:	2380      	movs	r3, #128	@ 0x80
 8004f12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f16:	e038      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	4a5b      	ldr	r2, [pc, #364]	@ (800508c <UART_SetConfig+0x6a8>)
 8004f1e:	4293      	cmp	r3, r2
 8004f20:	d130      	bne.n	8004f84 <UART_SetConfig+0x5a0>
 8004f22:	4b57      	ldr	r3, [pc, #348]	@ (8005080 <UART_SetConfig+0x69c>)
 8004f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f26:	f003 0307 	and.w	r3, r3, #7
 8004f2a:	2b05      	cmp	r3, #5
 8004f2c:	d826      	bhi.n	8004f7c <UART_SetConfig+0x598>
 8004f2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f34 <UART_SetConfig+0x550>)
 8004f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f34:	08004f4d 	.word	0x08004f4d
 8004f38:	08004f55 	.word	0x08004f55
 8004f3c:	08004f5d 	.word	0x08004f5d
 8004f40:	08004f65 	.word	0x08004f65
 8004f44:	08004f6d 	.word	0x08004f6d
 8004f48:	08004f75 	.word	0x08004f75
 8004f4c:	2302      	movs	r3, #2
 8004f4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f52:	e01a      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f54:	2304      	movs	r3, #4
 8004f56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f5a:	e016      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f5c:	2308      	movs	r3, #8
 8004f5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f62:	e012      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f64:	2310      	movs	r3, #16
 8004f66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f6a:	e00e      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f6c:	2320      	movs	r3, #32
 8004f6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f72:	e00a      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f74:	2340      	movs	r3, #64	@ 0x40
 8004f76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f7a:	e006      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f7c:	2380      	movs	r3, #128	@ 0x80
 8004f7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8004f82:	e002      	b.n	8004f8a <UART_SetConfig+0x5a6>
 8004f84:	2380      	movs	r3, #128	@ 0x80
 8004f86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a3f      	ldr	r2, [pc, #252]	@ (800508c <UART_SetConfig+0x6a8>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	f040 80f8 	bne.w	8005186 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f96:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8004f9a:	2b20      	cmp	r3, #32
 8004f9c:	dc46      	bgt.n	800502c <UART_SetConfig+0x648>
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	f2c0 8082 	blt.w	80050a8 <UART_SetConfig+0x6c4>
 8004fa4:	3b02      	subs	r3, #2
 8004fa6:	2b1e      	cmp	r3, #30
 8004fa8:	d87e      	bhi.n	80050a8 <UART_SetConfig+0x6c4>
 8004faa:	a201      	add	r2, pc, #4	@ (adr r2, 8004fb0 <UART_SetConfig+0x5cc>)
 8004fac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004fb0:	08005033 	.word	0x08005033
 8004fb4:	080050a9 	.word	0x080050a9
 8004fb8:	0800503b 	.word	0x0800503b
 8004fbc:	080050a9 	.word	0x080050a9
 8004fc0:	080050a9 	.word	0x080050a9
 8004fc4:	080050a9 	.word	0x080050a9
 8004fc8:	0800504b 	.word	0x0800504b
 8004fcc:	080050a9 	.word	0x080050a9
 8004fd0:	080050a9 	.word	0x080050a9
 8004fd4:	080050a9 	.word	0x080050a9
 8004fd8:	080050a9 	.word	0x080050a9
 8004fdc:	080050a9 	.word	0x080050a9
 8004fe0:	080050a9 	.word	0x080050a9
 8004fe4:	080050a9 	.word	0x080050a9
 8004fe8:	0800505b 	.word	0x0800505b
 8004fec:	080050a9 	.word	0x080050a9
 8004ff0:	080050a9 	.word	0x080050a9
 8004ff4:	080050a9 	.word	0x080050a9
 8004ff8:	080050a9 	.word	0x080050a9
 8004ffc:	080050a9 	.word	0x080050a9
 8005000:	080050a9 	.word	0x080050a9
 8005004:	080050a9 	.word	0x080050a9
 8005008:	080050a9 	.word	0x080050a9
 800500c:	080050a9 	.word	0x080050a9
 8005010:	080050a9 	.word	0x080050a9
 8005014:	080050a9 	.word	0x080050a9
 8005018:	080050a9 	.word	0x080050a9
 800501c:	080050a9 	.word	0x080050a9
 8005020:	080050a9 	.word	0x080050a9
 8005024:	080050a9 	.word	0x080050a9
 8005028:	0800509b 	.word	0x0800509b
 800502c:	2b40      	cmp	r3, #64	@ 0x40
 800502e:	d037      	beq.n	80050a0 <UART_SetConfig+0x6bc>
 8005030:	e03a      	b.n	80050a8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8005032:	f7ff f865 	bl	8004100 <HAL_RCCEx_GetD3PCLK1Freq>
 8005036:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005038:	e03c      	b.n	80050b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800503a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800503e:	4618      	mov	r0, r3
 8005040:	f7ff f874 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005046:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005048:	e034      	b.n	80050b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800504a:	f107 0318 	add.w	r3, r7, #24
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff f9c0 	bl	80043d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005058:	e02c      	b.n	80050b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800505a:	4b09      	ldr	r3, [pc, #36]	@ (8005080 <UART_SetConfig+0x69c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f003 0320 	and.w	r3, r3, #32
 8005062:	2b00      	cmp	r3, #0
 8005064:	d016      	beq.n	8005094 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005066:	4b06      	ldr	r3, [pc, #24]	@ (8005080 <UART_SetConfig+0x69c>)
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	08db      	lsrs	r3, r3, #3
 800506c:	f003 0303 	and.w	r3, r3, #3
 8005070:	4a07      	ldr	r2, [pc, #28]	@ (8005090 <UART_SetConfig+0x6ac>)
 8005072:	fa22 f303 	lsr.w	r3, r2, r3
 8005076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005078:	e01c      	b.n	80050b4 <UART_SetConfig+0x6d0>
 800507a:	bf00      	nop
 800507c:	40011400 	.word	0x40011400
 8005080:	58024400 	.word	0x58024400
 8005084:	40007800 	.word	0x40007800
 8005088:	40007c00 	.word	0x40007c00
 800508c:	58000c00 	.word	0x58000c00
 8005090:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005094:	4b9d      	ldr	r3, [pc, #628]	@ (800530c <UART_SetConfig+0x928>)
 8005096:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005098:	e00c      	b.n	80050b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800509a:	4b9d      	ldr	r3, [pc, #628]	@ (8005310 <UART_SetConfig+0x92c>)
 800509c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800509e:	e009      	b.n	80050b4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050a0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80050a6:	e005      	b.n	80050b4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80050b2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	f000 81de 	beq.w	8005478 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050c0:	4a94      	ldr	r2, [pc, #592]	@ (8005314 <UART_SetConfig+0x930>)
 80050c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050c6:	461a      	mov	r2, r3
 80050c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80050ce:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050d0:	697b      	ldr	r3, [r7, #20]
 80050d2:	685a      	ldr	r2, [r3, #4]
 80050d4:	4613      	mov	r3, r2
 80050d6:	005b      	lsls	r3, r3, #1
 80050d8:	4413      	add	r3, r2
 80050da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050dc:	429a      	cmp	r2, r3
 80050de:	d305      	bcc.n	80050ec <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80050e0:	697b      	ldr	r3, [r7, #20]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80050e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050e8:	429a      	cmp	r2, r3
 80050ea:	d903      	bls.n	80050f4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80050f2:	e1c1      	b.n	8005478 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80050f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050f6:	2200      	movs	r2, #0
 80050f8:	60bb      	str	r3, [r7, #8]
 80050fa:	60fa      	str	r2, [r7, #12]
 80050fc:	697b      	ldr	r3, [r7, #20]
 80050fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005100:	4a84      	ldr	r2, [pc, #528]	@ (8005314 <UART_SetConfig+0x930>)
 8005102:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005106:	b29b      	uxth	r3, r3
 8005108:	2200      	movs	r2, #0
 800510a:	603b      	str	r3, [r7, #0]
 800510c:	607a      	str	r2, [r7, #4]
 800510e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005112:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005116:	f7fb f8df 	bl	80002d8 <__aeabi_uldivmod>
 800511a:	4602      	mov	r2, r0
 800511c:	460b      	mov	r3, r1
 800511e:	4610      	mov	r0, r2
 8005120:	4619      	mov	r1, r3
 8005122:	f04f 0200 	mov.w	r2, #0
 8005126:	f04f 0300 	mov.w	r3, #0
 800512a:	020b      	lsls	r3, r1, #8
 800512c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005130:	0202      	lsls	r2, r0, #8
 8005132:	6979      	ldr	r1, [r7, #20]
 8005134:	6849      	ldr	r1, [r1, #4]
 8005136:	0849      	lsrs	r1, r1, #1
 8005138:	2000      	movs	r0, #0
 800513a:	460c      	mov	r4, r1
 800513c:	4605      	mov	r5, r0
 800513e:	eb12 0804 	adds.w	r8, r2, r4
 8005142:	eb43 0905 	adc.w	r9, r3, r5
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	469a      	mov	sl, r3
 800514e:	4693      	mov	fp, r2
 8005150:	4652      	mov	r2, sl
 8005152:	465b      	mov	r3, fp
 8005154:	4640      	mov	r0, r8
 8005156:	4649      	mov	r1, r9
 8005158:	f7fb f8be 	bl	80002d8 <__aeabi_uldivmod>
 800515c:	4602      	mov	r2, r0
 800515e:	460b      	mov	r3, r1
 8005160:	4613      	mov	r3, r2
 8005162:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005164:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005166:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800516a:	d308      	bcc.n	800517e <UART_SetConfig+0x79a>
 800516c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800516e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005172:	d204      	bcs.n	800517e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800517a:	60da      	str	r2, [r3, #12]
 800517c:	e17c      	b.n	8005478 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005184:	e178      	b.n	8005478 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005186:	697b      	ldr	r3, [r7, #20]
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800518e:	f040 80c5 	bne.w	800531c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005192:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005196:	2b20      	cmp	r3, #32
 8005198:	dc48      	bgt.n	800522c <UART_SetConfig+0x848>
 800519a:	2b00      	cmp	r3, #0
 800519c:	db7b      	blt.n	8005296 <UART_SetConfig+0x8b2>
 800519e:	2b20      	cmp	r3, #32
 80051a0:	d879      	bhi.n	8005296 <UART_SetConfig+0x8b2>
 80051a2:	a201      	add	r2, pc, #4	@ (adr r2, 80051a8 <UART_SetConfig+0x7c4>)
 80051a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051a8:	08005233 	.word	0x08005233
 80051ac:	0800523b 	.word	0x0800523b
 80051b0:	08005297 	.word	0x08005297
 80051b4:	08005297 	.word	0x08005297
 80051b8:	08005243 	.word	0x08005243
 80051bc:	08005297 	.word	0x08005297
 80051c0:	08005297 	.word	0x08005297
 80051c4:	08005297 	.word	0x08005297
 80051c8:	08005253 	.word	0x08005253
 80051cc:	08005297 	.word	0x08005297
 80051d0:	08005297 	.word	0x08005297
 80051d4:	08005297 	.word	0x08005297
 80051d8:	08005297 	.word	0x08005297
 80051dc:	08005297 	.word	0x08005297
 80051e0:	08005297 	.word	0x08005297
 80051e4:	08005297 	.word	0x08005297
 80051e8:	08005263 	.word	0x08005263
 80051ec:	08005297 	.word	0x08005297
 80051f0:	08005297 	.word	0x08005297
 80051f4:	08005297 	.word	0x08005297
 80051f8:	08005297 	.word	0x08005297
 80051fc:	08005297 	.word	0x08005297
 8005200:	08005297 	.word	0x08005297
 8005204:	08005297 	.word	0x08005297
 8005208:	08005297 	.word	0x08005297
 800520c:	08005297 	.word	0x08005297
 8005210:	08005297 	.word	0x08005297
 8005214:	08005297 	.word	0x08005297
 8005218:	08005297 	.word	0x08005297
 800521c:	08005297 	.word	0x08005297
 8005220:	08005297 	.word	0x08005297
 8005224:	08005297 	.word	0x08005297
 8005228:	08005289 	.word	0x08005289
 800522c:	2b40      	cmp	r3, #64	@ 0x40
 800522e:	d02e      	beq.n	800528e <UART_SetConfig+0x8aa>
 8005230:	e031      	b.n	8005296 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005232:	f7fd fd2f 	bl	8002c94 <HAL_RCC_GetPCLK1Freq>
 8005236:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005238:	e033      	b.n	80052a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800523a:	f7fd fd41 	bl	8002cc0 <HAL_RCC_GetPCLK2Freq>
 800523e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005240:	e02f      	b.n	80052a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005242:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005246:	4618      	mov	r0, r3
 8005248:	f7fe ff70 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800524c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005250:	e027      	b.n	80052a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005252:	f107 0318 	add.w	r3, r7, #24
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff f8bc 	bl	80043d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800525c:	69fb      	ldr	r3, [r7, #28]
 800525e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005260:	e01f      	b.n	80052a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005262:	4b2d      	ldr	r3, [pc, #180]	@ (8005318 <UART_SetConfig+0x934>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 0320 	and.w	r3, r3, #32
 800526a:	2b00      	cmp	r3, #0
 800526c:	d009      	beq.n	8005282 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800526e:	4b2a      	ldr	r3, [pc, #168]	@ (8005318 <UART_SetConfig+0x934>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	08db      	lsrs	r3, r3, #3
 8005274:	f003 0303 	and.w	r3, r3, #3
 8005278:	4a24      	ldr	r2, [pc, #144]	@ (800530c <UART_SetConfig+0x928>)
 800527a:	fa22 f303 	lsr.w	r3, r2, r3
 800527e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005280:	e00f      	b.n	80052a2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005282:	4b22      	ldr	r3, [pc, #136]	@ (800530c <UART_SetConfig+0x928>)
 8005284:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005286:	e00c      	b.n	80052a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005288:	4b21      	ldr	r3, [pc, #132]	@ (8005310 <UART_SetConfig+0x92c>)
 800528a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800528c:	e009      	b.n	80052a2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800528e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005292:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005294:	e005      	b.n	80052a2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005296:	2300      	movs	r3, #0
 8005298:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80052a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80052a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	f000 80e7 	beq.w	8005478 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80052aa:	697b      	ldr	r3, [r7, #20]
 80052ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ae:	4a19      	ldr	r2, [pc, #100]	@ (8005314 <UART_SetConfig+0x930>)
 80052b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80052b4:	461a      	mov	r2, r3
 80052b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80052b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80052bc:	005a      	lsls	r2, r3, #1
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	085b      	lsrs	r3, r3, #1
 80052c4:	441a      	add	r2, r3
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80052ce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d2:	2b0f      	cmp	r3, #15
 80052d4:	d916      	bls.n	8005304 <UART_SetConfig+0x920>
 80052d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052dc:	d212      	bcs.n	8005304 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80052de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052e0:	b29b      	uxth	r3, r3
 80052e2:	f023 030f 	bic.w	r3, r3, #15
 80052e6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80052e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ea:	085b      	lsrs	r3, r3, #1
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	f003 0307 	and.w	r3, r3, #7
 80052f2:	b29a      	uxth	r2, r3
 80052f4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80052f6:	4313      	orrs	r3, r2
 80052f8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005300:	60da      	str	r2, [r3, #12]
 8005302:	e0b9      	b.n	8005478 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800530a:	e0b5      	b.n	8005478 <UART_SetConfig+0xa94>
 800530c:	03d09000 	.word	0x03d09000
 8005310:	003d0900 	.word	0x003d0900
 8005314:	08005b88 	.word	0x08005b88
 8005318:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800531c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005320:	2b20      	cmp	r3, #32
 8005322:	dc49      	bgt.n	80053b8 <UART_SetConfig+0x9d4>
 8005324:	2b00      	cmp	r3, #0
 8005326:	db7c      	blt.n	8005422 <UART_SetConfig+0xa3e>
 8005328:	2b20      	cmp	r3, #32
 800532a:	d87a      	bhi.n	8005422 <UART_SetConfig+0xa3e>
 800532c:	a201      	add	r2, pc, #4	@ (adr r2, 8005334 <UART_SetConfig+0x950>)
 800532e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005332:	bf00      	nop
 8005334:	080053bf 	.word	0x080053bf
 8005338:	080053c7 	.word	0x080053c7
 800533c:	08005423 	.word	0x08005423
 8005340:	08005423 	.word	0x08005423
 8005344:	080053cf 	.word	0x080053cf
 8005348:	08005423 	.word	0x08005423
 800534c:	08005423 	.word	0x08005423
 8005350:	08005423 	.word	0x08005423
 8005354:	080053df 	.word	0x080053df
 8005358:	08005423 	.word	0x08005423
 800535c:	08005423 	.word	0x08005423
 8005360:	08005423 	.word	0x08005423
 8005364:	08005423 	.word	0x08005423
 8005368:	08005423 	.word	0x08005423
 800536c:	08005423 	.word	0x08005423
 8005370:	08005423 	.word	0x08005423
 8005374:	080053ef 	.word	0x080053ef
 8005378:	08005423 	.word	0x08005423
 800537c:	08005423 	.word	0x08005423
 8005380:	08005423 	.word	0x08005423
 8005384:	08005423 	.word	0x08005423
 8005388:	08005423 	.word	0x08005423
 800538c:	08005423 	.word	0x08005423
 8005390:	08005423 	.word	0x08005423
 8005394:	08005423 	.word	0x08005423
 8005398:	08005423 	.word	0x08005423
 800539c:	08005423 	.word	0x08005423
 80053a0:	08005423 	.word	0x08005423
 80053a4:	08005423 	.word	0x08005423
 80053a8:	08005423 	.word	0x08005423
 80053ac:	08005423 	.word	0x08005423
 80053b0:	08005423 	.word	0x08005423
 80053b4:	08005415 	.word	0x08005415
 80053b8:	2b40      	cmp	r3, #64	@ 0x40
 80053ba:	d02e      	beq.n	800541a <UART_SetConfig+0xa36>
 80053bc:	e031      	b.n	8005422 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80053be:	f7fd fc69 	bl	8002c94 <HAL_RCC_GetPCLK1Freq>
 80053c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80053c4:	e033      	b.n	800542e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80053c6:	f7fd fc7b 	bl	8002cc0 <HAL_RCC_GetPCLK2Freq>
 80053ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80053cc:	e02f      	b.n	800542e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80053ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80053d2:	4618      	mov	r0, r3
 80053d4:	f7fe feaa 	bl	800412c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80053d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053dc:	e027      	b.n	800542e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80053de:	f107 0318 	add.w	r3, r7, #24
 80053e2:	4618      	mov	r0, r3
 80053e4:	f7fe fff6 	bl	80043d4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80053ec:	e01f      	b.n	800542e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80053ee:	4b2d      	ldr	r3, [pc, #180]	@ (80054a4 <UART_SetConfig+0xac0>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0320 	and.w	r3, r3, #32
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d009      	beq.n	800540e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80053fa:	4b2a      	ldr	r3, [pc, #168]	@ (80054a4 <UART_SetConfig+0xac0>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	08db      	lsrs	r3, r3, #3
 8005400:	f003 0303 	and.w	r3, r3, #3
 8005404:	4a28      	ldr	r2, [pc, #160]	@ (80054a8 <UART_SetConfig+0xac4>)
 8005406:	fa22 f303 	lsr.w	r3, r2, r3
 800540a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800540c:	e00f      	b.n	800542e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800540e:	4b26      	ldr	r3, [pc, #152]	@ (80054a8 <UART_SetConfig+0xac4>)
 8005410:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005412:	e00c      	b.n	800542e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005414:	4b25      	ldr	r3, [pc, #148]	@ (80054ac <UART_SetConfig+0xac8>)
 8005416:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005418:	e009      	b.n	800542e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800541a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800541e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005420:	e005      	b.n	800542e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005422:	2300      	movs	r3, #0
 8005424:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800542c:	bf00      	nop
    }

    if (pclk != 0U)
 800542e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005430:	2b00      	cmp	r3, #0
 8005432:	d021      	beq.n	8005478 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005438:	4a1d      	ldr	r2, [pc, #116]	@ (80054b0 <UART_SetConfig+0xacc>)
 800543a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800543e:	461a      	mov	r2, r3
 8005440:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005442:	fbb3 f2f2 	udiv	r2, r3, r2
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	085b      	lsrs	r3, r3, #1
 800544c:	441a      	add	r2, r3
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	fbb2 f3f3 	udiv	r3, r2, r3
 8005456:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545a:	2b0f      	cmp	r3, #15
 800545c:	d909      	bls.n	8005472 <UART_SetConfig+0xa8e>
 800545e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005460:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005464:	d205      	bcs.n	8005472 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005468:	b29a      	uxth	r2, r3
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	60da      	str	r2, [r3, #12]
 8005470:	e002      	b.n	8005478 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	2201      	movs	r2, #1
 800547c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005480:	697b      	ldr	r3, [r7, #20]
 8005482:	2201      	movs	r2, #1
 8005484:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	2200      	movs	r2, #0
 800548c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	2200      	movs	r2, #0
 8005492:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005494:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005498:	4618      	mov	r0, r3
 800549a:	3748      	adds	r7, #72	@ 0x48
 800549c:	46bd      	mov	sp, r7
 800549e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054a2:	bf00      	nop
 80054a4:	58024400 	.word	0x58024400
 80054a8:	03d09000 	.word	0x03d09000
 80054ac:	003d0900 	.word	0x003d0900
 80054b0:	08005b88 	.word	0x08005b88

080054b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00a      	beq.n	80054de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	430a      	orrs	r2, r1
 80054dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054e2:	f003 0301 	and.w	r3, r3, #1
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d00a      	beq.n	8005500 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	430a      	orrs	r2, r1
 80054fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005504:	f003 0302 	and.w	r3, r3, #2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d00a      	beq.n	8005522 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	430a      	orrs	r2, r1
 8005520:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005526:	f003 0304 	and.w	r3, r3, #4
 800552a:	2b00      	cmp	r3, #0
 800552c:	d00a      	beq.n	8005544 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	430a      	orrs	r2, r1
 8005542:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005548:	f003 0310 	and.w	r3, r3, #16
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00a      	beq.n	8005566 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	430a      	orrs	r2, r1
 8005564:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d00a      	beq.n	8005588 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	430a      	orrs	r2, r1
 8005586:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800558c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005590:	2b00      	cmp	r3, #0
 8005592:	d01a      	beq.n	80055ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055b2:	d10a      	bne.n	80055ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	430a      	orrs	r2, r1
 80055c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d00a      	beq.n	80055ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	605a      	str	r2, [r3, #4]
  }
}
 80055ec:	bf00      	nop
 80055ee:	370c      	adds	r7, #12
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr

080055f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b098      	sub	sp, #96	@ 0x60
 80055fc:	af02      	add	r7, sp, #8
 80055fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2200      	movs	r2, #0
 8005604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005608:	f7fb fec8 	bl	800139c <HAL_GetTick>
 800560c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0308 	and.w	r3, r3, #8
 8005618:	2b08      	cmp	r3, #8
 800561a:	d12f      	bne.n	800567c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800561c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005620:	9300      	str	r3, [sp, #0]
 8005622:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005624:	2200      	movs	r2, #0
 8005626:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 f88e 	bl	800574c <UART_WaitOnFlagUntilTimeout>
 8005630:	4603      	mov	r3, r0
 8005632:	2b00      	cmp	r3, #0
 8005634:	d022      	beq.n	800567c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800563c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800563e:	e853 3f00 	ldrex	r3, [r3]
 8005642:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005646:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800564a:	653b      	str	r3, [r7, #80]	@ 0x50
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	461a      	mov	r2, r3
 8005652:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005654:	647b      	str	r3, [r7, #68]	@ 0x44
 8005656:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005658:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800565a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800565c:	e841 2300 	strex	r3, r2, [r1]
 8005660:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005662:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1e6      	bne.n	8005636 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2220      	movs	r2, #32
 800566c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e063      	b.n	8005744 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0304 	and.w	r3, r3, #4
 8005686:	2b04      	cmp	r3, #4
 8005688:	d149      	bne.n	800571e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800568a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800568e:	9300      	str	r3, [sp, #0]
 8005690:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005692:	2200      	movs	r2, #0
 8005694:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f857 	bl	800574c <UART_WaitOnFlagUntilTimeout>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d03c      	beq.n	800571e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	623b      	str	r3, [r7, #32]
   return(result);
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	461a      	mov	r2, r3
 80056c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80056c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80056c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80056d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e6      	bne.n	80056a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3308      	adds	r3, #8
 80056dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f023 0301 	bic.w	r3, r3, #1
 80056ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3308      	adds	r3, #8
 80056f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056f6:	61fa      	str	r2, [r7, #28]
 80056f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	69b9      	ldr	r1, [r7, #24]
 80056fc:	69fa      	ldr	r2, [r7, #28]
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	617b      	str	r3, [r7, #20]
   return(result);
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e5      	bne.n	80056d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2220      	movs	r2, #32
 800570e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e012      	b.n	8005744 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2220      	movs	r2, #32
 8005722:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	2220      	movs	r2, #32
 800572a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2200      	movs	r2, #0
 8005732:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2200      	movs	r2, #0
 8005738:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3758      	adds	r7, #88	@ 0x58
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	603b      	str	r3, [r7, #0]
 8005758:	4613      	mov	r3, r2
 800575a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800575c:	e04f      	b.n	80057fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800575e:	69bb      	ldr	r3, [r7, #24]
 8005760:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005764:	d04b      	beq.n	80057fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005766:	f7fb fe19 	bl	800139c <HAL_GetTick>
 800576a:	4602      	mov	r2, r0
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	1ad3      	subs	r3, r2, r3
 8005770:	69ba      	ldr	r2, [r7, #24]
 8005772:	429a      	cmp	r2, r3
 8005774:	d302      	bcc.n	800577c <UART_WaitOnFlagUntilTimeout+0x30>
 8005776:	69bb      	ldr	r3, [r7, #24]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800577c:	2303      	movs	r3, #3
 800577e:	e04e      	b.n	800581e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0304 	and.w	r3, r3, #4
 800578a:	2b00      	cmp	r3, #0
 800578c:	d037      	beq.n	80057fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	2b80      	cmp	r3, #128	@ 0x80
 8005792:	d034      	beq.n	80057fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	2b40      	cmp	r3, #64	@ 0x40
 8005798:	d031      	beq.n	80057fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	69db      	ldr	r3, [r3, #28]
 80057a0:	f003 0308 	and.w	r3, r3, #8
 80057a4:	2b08      	cmp	r3, #8
 80057a6:	d110      	bne.n	80057ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2208      	movs	r2, #8
 80057ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057b0:	68f8      	ldr	r0, [r7, #12]
 80057b2:	f000 f839 	bl	8005828 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	2208      	movs	r2, #8
 80057ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2200      	movs	r2, #0
 80057c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	e029      	b.n	800581e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	69db      	ldr	r3, [r3, #28]
 80057d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80057d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057d8:	d111      	bne.n	80057fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80057e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80057e4:	68f8      	ldr	r0, [r7, #12]
 80057e6:	f000 f81f 	bl	8005828 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2220      	movs	r2, #32
 80057ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e00f      	b.n	800581e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	69da      	ldr	r2, [r3, #28]
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	4013      	ands	r3, r2
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	429a      	cmp	r2, r3
 800580c:	bf0c      	ite	eq
 800580e:	2301      	moveq	r3, #1
 8005810:	2300      	movne	r3, #0
 8005812:	b2db      	uxtb	r3, r3
 8005814:	461a      	mov	r2, r3
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	429a      	cmp	r2, r3
 800581a:	d0a0      	beq.n	800575e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800581c:	2300      	movs	r3, #0
}
 800581e:	4618      	mov	r0, r3
 8005820:	3710      	adds	r7, #16
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
	...

08005828 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005828:	b480      	push	{r7}
 800582a:	b095      	sub	sp, #84	@ 0x54
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005836:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005838:	e853 3f00 	ldrex	r3, [r3]
 800583c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800583e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005840:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005844:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	461a      	mov	r2, r3
 800584c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800584e:	643b      	str	r3, [r7, #64]	@ 0x40
 8005850:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005852:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005854:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005856:	e841 2300 	strex	r3, r2, [r1]
 800585a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800585c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1e6      	bne.n	8005830 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	3308      	adds	r3, #8
 8005868:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800586a:	6a3b      	ldr	r3, [r7, #32]
 800586c:	e853 3f00 	ldrex	r3, [r3]
 8005870:	61fb      	str	r3, [r7, #28]
   return(result);
 8005872:	69fa      	ldr	r2, [r7, #28]
 8005874:	4b1e      	ldr	r3, [pc, #120]	@ (80058f0 <UART_EndRxTransfer+0xc8>)
 8005876:	4013      	ands	r3, r2
 8005878:	64bb      	str	r3, [r7, #72]	@ 0x48
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	3308      	adds	r3, #8
 8005880:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005882:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005884:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005886:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005888:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800588a:	e841 2300 	strex	r3, r2, [r1]
 800588e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	2b00      	cmp	r3, #0
 8005894:	d1e5      	bne.n	8005862 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800589a:	2b01      	cmp	r3, #1
 800589c:	d118      	bne.n	80058d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	e853 3f00 	ldrex	r3, [r3]
 80058aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	f023 0310 	bic.w	r3, r3, #16
 80058b2:	647b      	str	r3, [r7, #68]	@ 0x44
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	461a      	mov	r2, r3
 80058ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058bc:	61bb      	str	r3, [r7, #24]
 80058be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058c0:	6979      	ldr	r1, [r7, #20]
 80058c2:	69ba      	ldr	r2, [r7, #24]
 80058c4:	e841 2300 	strex	r3, r2, [r1]
 80058c8:	613b      	str	r3, [r7, #16]
   return(result);
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1e6      	bne.n	800589e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2220      	movs	r2, #32
 80058d4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2200      	movs	r2, #0
 80058dc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80058e4:	bf00      	nop
 80058e6:	3754      	adds	r7, #84	@ 0x54
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr
 80058f0:	effffffe 	.word	0xeffffffe

080058f4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80058f4:	b480      	push	{r7}
 80058f6:	b085      	sub	sp, #20
 80058f8:	af00      	add	r7, sp, #0
 80058fa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005902:	2b01      	cmp	r3, #1
 8005904:	d101      	bne.n	800590a <HAL_UARTEx_DisableFifoMode+0x16>
 8005906:	2302      	movs	r3, #2
 8005908:	e027      	b.n	800595a <HAL_UARTEx_DisableFifoMode+0x66>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2201      	movs	r2, #1
 800590e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	2224      	movs	r2, #36	@ 0x24
 8005916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	681a      	ldr	r2, [r3, #0]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f022 0201 	bic.w	r2, r2, #1
 8005930:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8005938:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2220      	movs	r2, #32
 800594c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005966:	b580      	push	{r7, lr}
 8005968:	b084      	sub	sp, #16
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
 800596e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005976:	2b01      	cmp	r3, #1
 8005978:	d101      	bne.n	800597e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800597a:	2302      	movs	r3, #2
 800597c:	e02d      	b.n	80059da <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2201      	movs	r2, #1
 8005982:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2224      	movs	r2, #36	@ 0x24
 800598a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 0201 	bic.w	r2, r2, #1
 80059a4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	683a      	ldr	r2, [r7, #0]
 80059b6:	430a      	orrs	r2, r1
 80059b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f000 f850 	bl	8005a60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2220      	movs	r2, #32
 80059cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2200      	movs	r2, #0
 80059d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3710      	adds	r7, #16
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b084      	sub	sp, #16
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
 80059ea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d101      	bne.n	80059fa <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80059f6:	2302      	movs	r3, #2
 80059f8:	e02d      	b.n	8005a56 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2201      	movs	r2, #1
 80059fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2224      	movs	r2, #36	@ 0x24
 8005a06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	f022 0201 	bic.w	r2, r2, #1
 8005a20:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	689b      	ldr	r3, [r3, #8]
 8005a28:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	430a      	orrs	r2, r1
 8005a34:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005a36:	6878      	ldr	r0, [r7, #4]
 8005a38:	f000 f812 	bl	8005a60 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	68fa      	ldr	r2, [r7, #12]
 8005a42:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2220      	movs	r2, #32
 8005a48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a54:	2300      	movs	r3, #0
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3710      	adds	r7, #16
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
	...

08005a60 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005a60:	b480      	push	{r7}
 8005a62:	b085      	sub	sp, #20
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d108      	bne.n	8005a82 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2201      	movs	r2, #1
 8005a74:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2201      	movs	r2, #1
 8005a7c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005a80:	e031      	b.n	8005ae6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8005a82:	2310      	movs	r3, #16
 8005a84:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005a86:	2310      	movs	r3, #16
 8005a88:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	0e5b      	lsrs	r3, r3, #25
 8005a92:	b2db      	uxtb	r3, r3
 8005a94:	f003 0307 	and.w	r3, r3, #7
 8005a98:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	689b      	ldr	r3, [r3, #8]
 8005aa0:	0f5b      	lsrs	r3, r3, #29
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	f003 0307 	and.w	r3, r3, #7
 8005aa8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005aaa:	7bbb      	ldrb	r3, [r7, #14]
 8005aac:	7b3a      	ldrb	r2, [r7, #12]
 8005aae:	4911      	ldr	r1, [pc, #68]	@ (8005af4 <UARTEx_SetNbDataToProcess+0x94>)
 8005ab0:	5c8a      	ldrb	r2, [r1, r2]
 8005ab2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8005ab6:	7b3a      	ldrb	r2, [r7, #12]
 8005ab8:	490f      	ldr	r1, [pc, #60]	@ (8005af8 <UARTEx_SetNbDataToProcess+0x98>)
 8005aba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005abc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ac0:	b29a      	uxth	r2, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
 8005aca:	7b7a      	ldrb	r2, [r7, #13]
 8005acc:	4909      	ldr	r1, [pc, #36]	@ (8005af4 <UARTEx_SetNbDataToProcess+0x94>)
 8005ace:	5c8a      	ldrb	r2, [r1, r2]
 8005ad0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005ad4:	7b7a      	ldrb	r2, [r7, #13]
 8005ad6:	4908      	ldr	r1, [pc, #32]	@ (8005af8 <UARTEx_SetNbDataToProcess+0x98>)
 8005ad8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005ada:	fb93 f3f2 	sdiv	r3, r3, r2
 8005ade:	b29a      	uxth	r2, r3
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005ae6:	bf00      	nop
 8005ae8:	3714      	adds	r7, #20
 8005aea:	46bd      	mov	sp, r7
 8005aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af0:	4770      	bx	lr
 8005af2:	bf00      	nop
 8005af4:	08005ba0 	.word	0x08005ba0
 8005af8:	08005ba8 	.word	0x08005ba8

08005afc <memset>:
 8005afc:	4402      	add	r2, r0
 8005afe:	4603      	mov	r3, r0
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d100      	bne.n	8005b06 <memset+0xa>
 8005b04:	4770      	bx	lr
 8005b06:	f803 1b01 	strb.w	r1, [r3], #1
 8005b0a:	e7f9      	b.n	8005b00 <memset+0x4>

08005b0c <__libc_init_array>:
 8005b0c:	b570      	push	{r4, r5, r6, lr}
 8005b0e:	4d0d      	ldr	r5, [pc, #52]	@ (8005b44 <__libc_init_array+0x38>)
 8005b10:	4c0d      	ldr	r4, [pc, #52]	@ (8005b48 <__libc_init_array+0x3c>)
 8005b12:	1b64      	subs	r4, r4, r5
 8005b14:	10a4      	asrs	r4, r4, #2
 8005b16:	2600      	movs	r6, #0
 8005b18:	42a6      	cmp	r6, r4
 8005b1a:	d109      	bne.n	8005b30 <__libc_init_array+0x24>
 8005b1c:	4d0b      	ldr	r5, [pc, #44]	@ (8005b4c <__libc_init_array+0x40>)
 8005b1e:	4c0c      	ldr	r4, [pc, #48]	@ (8005b50 <__libc_init_array+0x44>)
 8005b20:	f000 f818 	bl	8005b54 <_init>
 8005b24:	1b64      	subs	r4, r4, r5
 8005b26:	10a4      	asrs	r4, r4, #2
 8005b28:	2600      	movs	r6, #0
 8005b2a:	42a6      	cmp	r6, r4
 8005b2c:	d105      	bne.n	8005b3a <__libc_init_array+0x2e>
 8005b2e:	bd70      	pop	{r4, r5, r6, pc}
 8005b30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b34:	4798      	blx	r3
 8005b36:	3601      	adds	r6, #1
 8005b38:	e7ee      	b.n	8005b18 <__libc_init_array+0xc>
 8005b3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b3e:	4798      	blx	r3
 8005b40:	3601      	adds	r6, #1
 8005b42:	e7f2      	b.n	8005b2a <__libc_init_array+0x1e>
 8005b44:	08005bb8 	.word	0x08005bb8
 8005b48:	08005bb8 	.word	0x08005bb8
 8005b4c:	08005bb8 	.word	0x08005bb8
 8005b50:	08005bbc 	.word	0x08005bbc

08005b54 <_init>:
 8005b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b56:	bf00      	nop
 8005b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b5a:	bc08      	pop	{r3}
 8005b5c:	469e      	mov	lr, r3
 8005b5e:	4770      	bx	lr

08005b60 <_fini>:
 8005b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b62:	bf00      	nop
 8005b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005b66:	bc08      	pop	{r3}
 8005b68:	469e      	mov	lr, r3
 8005b6a:	4770      	bx	lr
