0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/xy424/Documents/VivadoRepository/lab5_1_2/lab5_1_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/xy424/Documents/VivadoRepository/lab5_1_2/lab5_1_2.srcs/sim_1/new/Gated_SR_latch_dataflow_tb.v,1593525581,verilog,,,,Gated_SR_latch_dataflow_tb,,,,,,,,
C:/Users/xy424/Documents/VivadoRepository/lab5_1_2/lab5_1_2.srcs/sources_1/new/Gated_SR_latch_dataflow.v,1593524916,verilog,,C:/Users/xy424/Documents/VivadoRepository/lab5_1_2/lab5_1_2.srcs/sim_1/new/Gated_SR_latch_dataflow_tb.v,,Gated_SR_latch_dataflow,,,,,,,,
