
synpwrap -msg -prj "bcd00_bcd0_synplify.tcl" -log "bcd00_bcd0.srf"
Copyright (C) 1992-2019 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.11.0.396.4
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of bcd00_bcd0.srf
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-OVV5D9K5

# Mon Nov 11 09:56:08 2019

#Implementation: bcd0


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : bcd0
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : bcd0
Synopsys VHDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@N:"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\topbcd00.vhdl":7:7:7:14|Top entity is set to topbcd00.
File C:\lscc\diamond\3.11_x64\synpbase\lib\cpld\lattice.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\packagediv00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\sust00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift800.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift1200.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\pc00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\mux00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\loadData00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\progMem00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contring00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contIter00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\compadd00.vhdl changed - recompiling
File C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.vhd changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\coderNibbles00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\checkCode00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\uc00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\ac800.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\ac1200.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\packagebcd00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl changed - recompiling
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\topbcd00.vhdl changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\topbcd00.vhdl":7:7:7:14|Synthesizing work.topbcd00.topbcd0.
@W: CD638 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\topbcd00.vhdl":43:7:43:14|Signal sflagfff is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\mux00.vhdl":8:7:8:11|Synthesizing work.mux00.mux0.
Post processing for work.mux00.mux0
Running optimization stage 1 on mux00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\coderNibbles00.vhdl":8:7:8:20|Synthesizing work.codernibbles00.codernibbles0.
Post processing for work.codernibbles00.codernibbles0
Running optimization stage 1 on coderNibbles00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contring00.vhdl":8:7:8:16|Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
Running optimization stage 1 on contring00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\checkCode00.vhdl":6:7:6:17|Synthesizing work.checkcode00.checkcode0.
Post processing for work.checkcode00.checkcode0
Running optimization stage 1 on checkCode00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\progMem00.vhdl":8:7:8:15|Synthesizing work.progmem00.memprog0.
@W: CG296 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\progMem00.vhdl":29:8:29:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\progMem00.vhdl":31:5:31:9|Referenced variable clkpm is not in sensitivity list.
Post processing for work.progmem00.memprog0
Running optimization stage 1 on progMem00 .......
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\progMem00.vhdl":31:1:31:2|Register bit outcodePM(3) is always 0.
@W: CL260 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\progMem00.vhdl":31:1:31:2|Pruning register bit 3 of outcodePM(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\pc00.vhdl":8:7:8:10|Synthesizing work.pc00.pc0.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\pc00.vhdl":41:4:41:8|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\pc00.vhdl":44:4:44:8|Removing redundant assignment.
Post processing for work.pc00.pc0
Running optimization stage 1 on pc00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\uc00.vhdl":6:7:6:10|Synthesizing work.uc00.uc0.
Post processing for work.uc00.uc0
Running optimization stage 1 on uc00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contIter00.vhdl":8:7:8:16|Synthesizing work.contiter00.contiter0.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contIter00.vhdl":42:4:42:14|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contIter00.vhdl":48:4:48:14|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contIter00.vhdl":52:4:52:14|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contIter00.vhdl":56:4:56:14|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\contIter00.vhdl":60:4:60:14|Removing redundant assignment.
Post processing for work.contiter00.contiter0
Running optimization stage 1 on contIter00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\ac1200.vhdl":6:7:6:12|Synthesizing work.ac1200.ac120.
Post processing for work.ac1200.ac120
Running optimization stage 1 on ac1200 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\ac800.vhdl":6:7:6:11|Synthesizing work.ac800.ac80.
Post processing for work.ac800.ac80
Running optimization stage 1 on ac800 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift1200.vhdl":6:7:6:15|Synthesizing work.shift1200.shift120.
Post processing for work.shift1200.shift120
Running optimization stage 1 on shift1200 .......
@W: CL169 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift1200.vhdl":21:4:21:5|Pruning unused register outFlags12_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift800.vhdl":6:7:6:14|Synthesizing work.shift800.shift80.
Post processing for work.shift800.shift80
Running optimization stage 1 on shift800 .......
@W: CL169 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift800.vhdl":21:4:21:5|Pruning unused register outFlags8_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\compadd00.vhdl":10:7:10:15|Synthesizing work.compadd00.compadd0.
Post processing for work.compadd00.compadd0
Running optimization stage 1 on compadd00 .......
@W: CL169 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\compadd00.vhdl":28:4:28:5|Pruning unused register outFlagAC12ca_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\sust00.vhdl":6:7:6:12|Synthesizing work.sust00.sust0.
Post processing for work.sust00.sust0
Running optimization stage 1 on sust00 .......
@W: CL169 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\sust00.vhdl":24:4:24:5|Pruning unused register outFlagAC12su_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\loadData00.vhdl":8:7:8:16|Synthesizing work.loaddata00.loaddata0.
Post processing for work.loaddata00.loaddata0
Running optimization stage 1 on loadData00 .......
@W: CL169 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\loadData00.vhdl":23:6:23:7|Pruning unused register outFlagLD_cl_7. Make sure that there are no unused intermediate registers.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":6:7:6:12|Synthesizing work.init00.init0.
Post processing for work.init00.init0
Running optimization stage 1 on init00 .......
@W: CL169 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":23:3:23:4|Pruning unused register outFlag12init_cl_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":23:3:23:4|Pruning unused register outFlag8init_cl_8. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":23:3:23:4|Register bit outAC12init(11) is always 0.
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":23:3:23:4|Register bit outAC12init(8) is always 0.
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":23:3:23:4|Register bit outAC12init(3) is always 0.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\topdiv00.vhdl":7:7:7:14|Synthesizing work.topdiv00.topdiv0.
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\div01.vhdl":8:7:8:11|Synthesizing work.div01.div0.
Post processing for work.div01.div0
Running optimization stage 1 on div01 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":8:7:8:11|Synthesizing work.div00.div0.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":28:7:28:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":36:7:36:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":44:7:44:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":52:7:52:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":60:7:60:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":68:7:68:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":76:7:76:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":84:7:84:12|Removing redundant assignment.
@N: CD364 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\div00.vhdl":92:7:92:12|Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N: CD630 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\div00VHDL\osc00.vhd":6:7:6:11|Synthesizing work.osc00.osc0.
@W: CD276 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2297:8:2297:15|Map for port sedstdby of component osch not found
@N: CD630 :"C:\lscc\diamond\3.11_x64\cae_library\synthesis\vhdl\machxo2.vhd":2291:10:2291:13|Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Running optimization stage 1 on OSCH .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.topdiv00.topdiv0
Running optimization stage 1 on topdiv00 .......
Post processing for work.topbcd00.topbcd0
Running optimization stage 1 on topbcd00 .......
@W: CL252 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\topbcd00.vhdl":43:7:43:14|Bit 0 of signal sFlagFFF is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\topbcd00.vhdl":43:7:43:14|Bit 1 of signal sFlagFFF is floating -- simulation mismatch possible.
@W: CL252 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\topbcd00.vhdl":43:7:43:14|Bit 2 of signal sFlagFFF is floating -- simulation mismatch possible.
Running optimization stage 2 on OSCH .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on div01 .......
Running optimization stage 2 on topdiv00 .......
Running optimization stage 2 on init00 .......
@W: CL177 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":24:9:24:27|Sharing sequential element outFlag12init_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\init00.vhdl":24:9:24:27|Sharing sequential element outFlag12init. Add a syn_preserve attribute to the element to prevent sharing.
Running optimization stage 2 on loadData00 .......
Running optimization stage 2 on sust00 .......
@W: CL246 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\sust00.vhdl":10:4:10:10|Input port bits 6 to 0 of inac8su(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\sust00.vhdl":11:4:11:11|Input port bit 0 of inac12su(11 downto 0) is unused 
Running optimization stage 2 on compadd00 .......
Running optimization stage 2 on shift800 .......
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift800.vhdl":21:4:21:5|Register bit outACs8(0) is always 0.
@W: CL247 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift800.vhdl":10:4:10:9|Input port bit 7 of inacs8(7 downto 0) is unused 
Running optimization stage 2 on shift1200 .......
@N: CL189 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift1200.vhdl":21:4:21:5|Register bit outACs12(0) is always 0.
@W: CL247 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\shift1200.vhdl":10:4:10:10|Input port bit 11 of inacs12(11 downto 0) is unused 
Running optimization stage 2 on ac800 .......
Running optimization stage 2 on ac1200 .......
Running optimization stage 2 on contIter00 .......
Running optimization stage 2 on uc00 .......
Running optimization stage 2 on pc00 .......
Running optimization stage 2 on progMem00 .......
@N: CL159 :"C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\progMem00.vhdl":11:1:11:7|Input resetPM is unused.
Running optimization stage 2 on checkCode00 .......
Running optimization stage 2 on contring00 .......
Running optimization stage 2 on coderNibbles00 .......
Running optimization stage 2 on mux00 .......
Running optimization stage 2 on topbcd00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\synwork\layer0.rt.csv


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 82MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 11 09:56:09 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : bcd0
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 11 09:56:09 2019

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\synwork\bcd00_bcd0_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 11 09:56:09 2019

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Database state : C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\synwork\|bcd0
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
File C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\synwork\bcd00_bcd0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Nov 11 09:56:11 2019

###########################################################]
Premap Report

# Mon Nov 11 09:56:11 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : bcd0
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\bcd00_bcd0_scck.rpt 
Printing clock  summary report in "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\bcd00_bcd0_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@N: MF284 |Setting synthesis effort to medium for the design
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
syn_allowed_resources : blockrams=26  set on top level netlist topbcd00

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)



Clock Summary
******************

          Start                             Requested     Requested     Clock                                           Clock                   Clock
Level     Clock                             Frequency     Period        Type                                            Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       osc00|osc_int_inferred_clock      2.1 MHz       480.769       inferred                                        Inferred_clkgroup_0     46   
1 .         div00|oscout_derived_clock      2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     212  
1 .         div01|outdiv1_derived_clock     2.1 MHz       480.769       derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0     8    
=====================================================================================================================================================



Clock Load Summary
***********************

                                 Clock     Source                           Clock Pin                  Non-clock Pin     Non-clock Pin
Clock                            Load      Pin                              Seq Example                Seq Example       Comb Example 
--------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     46        BCD00.D00.OSCinst0.OSC(OSCH)     BCD00.D02.outdiv1.C        -                 -            
div00|oscout_derived_clock       212       BCD00.D01.oscout.Q[0](dffe)      BCD01.outFlag8init_1.C     -                 -            
div01|outdiv1_derived_clock      8         BCD00.D02.outdiv1.Q[0](dffe)     BCD14.sintRing[3:0].C      -                 -            
======================================================================================================================================

@W: MT529 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\div00vhdl\div00.vhdl":20:3:20:4|Found inferred clock osc00|osc_int_inferred_clock which controls 46 sequential elements including BCD00.D01.sdiv[22:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 266 clock pin(s) of sequential element(s)
0 instances converted, 266 sequential instances remain driven by gated/generated clocks

=================================================================== Gated/Generated Clocks ====================================================================
Clock Tree ID     Driving Element            Drive Element Type     Unconverted Fanout     Sample Instance           Explanation                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       BCD00.D01.oscout.Q[0]      dffe                   212                    BCD01.aux0                Derived clock on input (not legal for GCC)
@KP:ckid0_2       BCD00.D02.outdiv1.Q[0]     dffe                   8                      BCD14.outr[3:0]           Derived clock on input (not legal for GCC)
@KP:ckid0_4       BCD00.D00.OSCinst0.OSC     OSCH                   46                     BCD00.D02.sdiv1[20:0]     Black box on clock path                   
===============================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 58MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Nov 11 09:56:12 2019

###########################################################]
Map & Optimize Report

# Mon Nov 11 09:56:13 2019


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: LAPTOP-OVV5D9K5

Implementation : bcd0
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\progmem00.vhdl":33:26:33:31|ROM outcodePM_1_1[2:0] (in view: work.progMem00(memprog0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\progmem00.vhdl":33:26:33:31|ROM outcodePM_1_1[2:0] (in view: work.progMem00(memprog0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\progmem00.vhdl":33:26:33:31|Found ROM outcodePM_1_1[2:0] (in view: work.progMem00(memprog0)) with 17 words by 3 bits.
@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":82:7:82:10|ROM outC_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":55:7:55:10|ROM outD_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":28:7:28:10|ROM outU_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":82:7:82:10|ROM outC_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":82:7:82:10|Found ROM outC_1[6:0] (in view: work.coderNibbles00(codernibbles0)) with 10 words by 7 bits.
@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":55:7:55:10|ROM outD_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":55:7:55:10|Found ROM outD_1[6:0] (in view: work.coderNibbles00(codernibbles0)) with 10 words by 7 bits.
@W: FA239 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":28:7:28:10|ROM outU_1[6:0] (in view: work.coderNibbles00(codernibbles0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\codernibbles00.vhdl":28:7:28:10|Found ROM outU_1[6:0] (in view: work.coderNibbles00(codernibbles0)) with 10 words by 7 bits.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":25:14:25:15|Removing user instance BCD02.outDataLD_cl_15[7] because it is equivalent to instance BCD02.outDataLD_cl_14[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":25:14:25:15|Removing user instance BCD02.outDataLD_cl_14[7] because it is equivalent to instance BCD02.outDataLD_cl_12[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":25:14:25:15|Removing user instance BCD02.outDataLD_cl_13[7] because it is equivalent to instance BCD02.outDataLD_cl_11[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":25:14:25:15|Removing user instance BCD02.outDataLD_cl_12[7] because it is equivalent to instance BCD02.outDataLD_cl_10[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":25:14:25:15|Removing user instance BCD02.outDataLD_cl_11[7] because it is equivalent to instance BCD02.outDataLD_cl_9[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":25:14:25:15|Removing user instance BCD02.outDataLD_cl_10[7] because it is equivalent to instance BCD02.outDataLD_cl_8[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":24:9:24:10|Removing user instance BCD02.outDataLD_cl_23[7] because it is equivalent to instance BCD02.outDataLD_cl_19[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":24:9:24:10|Removing user instance BCD02.outDataLD_cl_22[7] because it is equivalent to instance BCD02.outDataLD_cl_21[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":24:9:24:10|Removing user instance BCD02.outDataLD_cl_21[7] because it is equivalent to instance BCD02.outDataLD_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":24:9:24:10|Removing user instance BCD02.outDataLD_cl_20[7] because it is equivalent to instance BCD02.outDataLD_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":24:9:24:10|Removing user instance BCD02.outDataLD_cl_19[7] because it is equivalent to instance BCD02.outDataLD_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":24:9:24:10|Removing user instance BCD02.outDataLD_cl_18[7] because it is equivalent to instance BCD02.outDataLD_cl_16[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":23:6:23:7|Removing sequential instance BCD02.outDataLD_cl_7[7] because it is equivalent to instance BCD02.outDataLD_cl_6[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":23:6:23:7|Removing sequential instance BCD02.outDataLD_cl_6[7] because it is equivalent to instance BCD02.outDataLD_cl_4[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":23:6:23:7|Removing sequential instance BCD02.outDataLD_cl_5[7] because it is equivalent to instance BCD02.outDataLD_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":23:6:23:7|Removing sequential instance BCD02.outDataLD_cl_4[7] because it is equivalent to instance BCD02.outDataLD_cl_2[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":23:6:23:7|Removing sequential instance BCD02.outDataLD_cl_3[7] because it is equivalent to instance BCD02.outDataLD_cl_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":23:6:23:7|Removing sequential instance BCD02.outDataLD_cl_2[7] because it is equivalent to instance BCD02.outDataLD_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":24:9:24:10|Removing user instance BCD02.outDataLD_cl_17[7] because it is equivalent to instance BCD02.outDataLD_cl_16[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\loaddata00.vhdl":23:6:23:7|Removing sequential instance BCD02.outDataLD_cl_1[7] because it is equivalent to instance BCD02.outDataLD_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":22:3:22:4|Removing user instance BCD05.outACs8_cl_23[7] because it is equivalent to instance BCD05.outACs8_cl_22[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":22:3:22:4|Removing user instance BCD05.outACs8_cl_22[7] because it is equivalent to instance BCD05.outACs8_cl_20[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":22:3:22:4|Removing user instance BCD05.outACs8_cl_21[7] because it is equivalent to instance BCD05.outACs8_cl_19[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":22:3:22:4|Removing user instance BCD05.outACs8_cl_20[7] because it is equivalent to instance BCD05.outACs8_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":22:3:22:4|Removing user instance BCD05.outACs8_cl_19[7] because it is equivalent to instance BCD05.outACs8_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":22:3:22:4|Removing user instance BCD05.outACs8_cl_18[7] because it is equivalent to instance BCD05.outACs8_cl_16[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":21:4:21:5|Removing sequential instance BCD05.outACs8_cl_7[7] because it is equivalent to instance BCD05.outACs8_cl_6[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":22:3:22:4|Removing user instance BCD05.outACs8_cl_16[7] because it is equivalent to instance BCD05.outACs8_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":21:4:21:5|Removing sequential instance BCD05.outACs8_cl_5[7] because it is equivalent to instance BCD05.outACs8_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":21:4:21:5|Removing sequential instance BCD05.outACs8_cl_4[7] because it is equivalent to instance BCD05.outACs8_cl_2[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":21:4:21:5|Removing sequential instance BCD05.outACs8_cl_3[7] because it is equivalent to instance BCD05.outACs8_cl_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":21:4:21:5|Removing sequential instance BCD05.outACs8_cl_2[7] because it is equivalent to instance BCD05.outACs8_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":23:5:23:8|Removing user instance BCD05.outACs8_cl_15[7] because it is equivalent to instance BCD05.outACs8_cl_12[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":21:4:21:5|Removing sequential instance BCD05.outACs8_cl_1[7] because it is equivalent to instance BCD05.outACs8_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":23:5:23:8|Removing user instance BCD05.outACs8_cl_13[7] because it is equivalent to instance BCD05.outACs8_cl_11[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":21:4:21:5|Removing sequential instance BCD05.outACs8_cl_6[7] because it is equivalent to instance BCD05.outACs8_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":23:5:23:8|Removing user instance BCD05.outACs8_cl_11[7] because it is equivalent to instance BCD05.outACs8_cl_9[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\shift800.vhdl":23:5:23:8|Removing user instance BCD05.outACs8_cl_10[7] because it is equivalent to instance BCD05.outACs8_cl_8[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[7] because it is equivalent to instance BCD01.outAC12init_7[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[6] because it is equivalent to instance BCD01.outAC12init_7[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[5] because it is equivalent to instance BCD01.outAC8init_7[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[4] because it is equivalent to instance BCD01.outAC8init_7[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_7[5] because it is equivalent to instance BCD01.outAC8init_7[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_7[4] because it is equivalent to instance BCD01.outAC8init_7[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_1[10] because it is equivalent to instance BCD01.outAC12init_1[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_1[9] because it is equivalent to instance BCD01.outAC8init_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_1[7] because it is equivalent to instance BCD01.outAC12init_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_1[6] because it is equivalent to instance BCD01.outAC12init_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_1[2] because it is equivalent to instance BCD01.outAC8init_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_1[1] because it is equivalent to instance BCD01.outAC12init_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_1[1] because it is equivalent to instance BCD01.outAC8init_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_1[7] because it is equivalent to instance BCD01.outAC12init_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_7[2] because it is equivalent to instance BCD01.outAC8init_7[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_1[5] because it is equivalent to instance BCD01.outAC12init_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_1[5] because it is equivalent to instance BCD01.outAC8init_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_1[4] because it is equivalent to instance BCD01.outAC8init_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_1[4] because it is equivalent to instance BCD01.outAC8init_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[10] because it is equivalent to instance BCD01.outAC12init_7[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[9] because it is equivalent to instance BCD01.outAC12init_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[2] because it is equivalent to instance BCD01.outAC8init_7[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[1] because it is equivalent to instance BCD01.outAC12init_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_7[0] because it is equivalent to instance BCD01.outAC8init_7[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_7[7] because it is equivalent to instance BCD01.outAC8init_7[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_7[6] because it is equivalent to instance BCD01.outAC8init_7[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_35[11] because it is equivalent to instance BCD01.outAC12init_cl_34[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_34[11] because it is equivalent to instance BCD01.outAC12init_cl_32[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_33[11] because it is equivalent to instance BCD01.outAC12init_cl_31[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_32[11] because it is equivalent to instance BCD01.outAC12init_cl_30[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_31[11] because it is equivalent to instance BCD01.outAC12init_cl_29[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_30[11] because it is equivalent to instance BCD01.outAC12init_cl_28[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_29[11] because it is equivalent to instance BCD01.outAC12init_cl_27[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_28[11] because it is equivalent to instance BCD01.outAC12init_cl_26[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_27[11] because it is equivalent to instance BCD01.outAC12init_cl_25[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_26[11] because it is equivalent to instance BCD01.outAC12init_cl_24[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_25[11] because it is equivalent to instance BCD01.outAC8init_cl_23[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC12init_cl_24[11] because it is equivalent to instance BCD01.outAC8init_cl_22[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_cl_23[7] because it is equivalent to instance BCD01.outAC8init_cl_21[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_cl_22[7] because it is equivalent to instance BCD01.outAC8init_cl_20[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_cl_21[7] because it is equivalent to instance BCD01.outAC8init_cl_19[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_cl_20[7] because it is equivalent to instance BCD01.outAC8init_cl_18[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_cl_19[7] because it is equivalent to instance BCD01.outAC8init_cl_17[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_cl_18[7] because it is equivalent to instance BCD01.outAC8init_cl_16[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_11[11] because it is equivalent to instance BCD01.outAC12init_cl_9[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_10[11] because it is equivalent to instance BCD01.outAC12init_cl_8[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_9[11] because it is equivalent to instance BCD01.outAC12init_cl_7[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":24:5:24:6|Removing user instance BCD01.outAC8init_cl_17[7] because it is equivalent to instance BCD01.outAC8init_cl_16[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_7[11] because it is equivalent to instance BCD01.outAC12init_cl_5[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_6[11] because it is equivalent to instance BCD01.outAC12init_cl_4[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_5[11] because it is equivalent to instance BCD01.outAC12init_cl_3[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_4[11] because it is equivalent to instance BCD01.outAC12init_cl_2[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_3[11] because it is equivalent to instance BCD01.outAC12init_cl_1[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_2[11] because it is equivalent to instance BCD01.outAC12init_cl[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl_1[11] because it is equivalent to instance BCD01.outAC8init_cl_7[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC12init_cl[11] because it is equivalent to instance BCD01.outAC8init_cl_6[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_cl_7[7] because it is equivalent to instance BCD01.outAC8init_cl_5[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_cl_6[7] because it is equivalent to instance BCD01.outAC8init_cl_4[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_cl_5[7] because it is equivalent to instance BCD01.outAC8init_cl_3[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_cl_4[7] because it is equivalent to instance BCD01.outAC8init_cl_2[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_cl_3[7] because it is equivalent to instance BCD01.outAC8init_cl_1[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\init00.vhdl":23:3:23:4|Removing sequential instance BCD01.outAC8init_cl_2[7] because it is equivalent to instance BCD01.outAC8init_cl[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\synlog\bcd00_bcd0_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 147MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)

@N: MO106 :"c:\users\farol\documents\arquitecturadecomputadoras3cm1\bcd00\uc00.vhdl":39:5:39:9|Found ROM BCD10.F1F2F3uc_1[2:0] (in view: work.topbcd00(topbcd0)) with 16 words by 3 bits.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 170MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		   468.81ns		 318 /       185

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 170MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 159MB peak: 170MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 124MB peak: 170MB)

Writing Analyst data base C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\synwork\bcd00_bcd0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 170MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\bcd00\bcd0\bcd00_bcd0.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 170MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 170MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net BCD00.D00.sclk.
@N: MT615 |Found clock div00|oscout_derived_clock with period 480.77ns 
@N: MT615 |Found clock div01|outdiv1_derived_clock with period 480.77ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Mon Nov 11 09:56:18 2019
#


Top view:               topbcd00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 466.716

                                 Requested     Estimated      Requested     Estimated                 Clock                                           Clock              
Starting Clock                   Frequency     Frequency      Period        Period        Slack       Type                                            Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscout_derived_clock       2.1 MHz       283.4 MHz      480.769       3.529         954.480     derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
div01|outdiv1_derived_clock      2.1 MHz       1083.1 MHz     480.769       0.923         959.692     derived (from osc00|osc_int_inferred_clock)     Inferred_clkgroup_0
osc00|osc_int_inferred_clock     2.1 MHz       71.2 MHz       480.769       14.053        466.716     inferred                                        Inferred_clkgroup_0
=========================================================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     466.716  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock    div00|oscout_derived_clock    |  480.769     954.480  |  No paths    -      |  No paths    -      |  No paths    -    
div01|outdiv1_derived_clock   div01|outdiv1_derived_clock   |  480.769     959.692  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: div00|oscout_derived_clock
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                                Arrival            
Instance                 Reference                      Type         Pin     Net                 Time        Slack  
                         Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------
BCD08.outFlagac12        div00|oscout_derived_clock     FD1S3IX      Q       outFlagAC120_c      1.232       954.480
BCD07.outFlagac8         div00|oscout_derived_clock     FD1S3IX      Q       outFlagAC80_c       1.188       954.524
BCD13_outFlagchio        div00|oscout_derived_clock     IFS1P3IX     Q       outFlagch0_c        1.228       954.620
BCD09.outFlagIterB       div00|oscout_derived_clock     FD1S3IX      Q       outFlagIterB0_c     1.180       956.003
BCD12.outcodePM_1[0]     div00|oscout_derived_clock     FD1P3AX      Q       outcodePM0_c[0]     1.305       956.974
BCD12.outcodePM_1[1]     div00|oscout_derived_clock     FD1P3AX      Q       outcodePM0_c[1]     1.296       956.984
BCD12.outcodePM_1[2]     div00|oscout_derived_clock     FD1P3AX      Q       outcodePM0_c[2]     1.309       957.003
BCD12.outFlagPM          div00|oscout_derived_clock     FD1S3AX      Q       outFlagPM0_c        1.272       957.008
BCD09.outFlagIterA       div00|oscout_derived_clock     FD1S3IX      Q       outFlagIterA0_c     1.260       957.092
BCD01.aux0               div00|oscout_derived_clock     FD1P3AX      Q       aux0                1.044       957.268
====================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                      Required            
Instance                 Reference                      Type        Pin     Net                        Time         Slack  
                         Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------------
BCD11.outpc[4]           div00|oscout_derived_clock     FD1S3IX     D       un1_outpc_axbxc4           961.627      954.480
BCD09.outContIter[1]     div00|oscout_derived_clock     FD1S3IX     D       un1_outContIter_axbxc1     961.627      954.833
BCD09.outContIter[2]     div00|oscout_derived_clock     FD1S3IX     D       un1_outContIter_axbxc2     961.627      954.833
BCD09.outContIter[3]     div00|oscout_derived_clock     FD1S3IX     D       un1_outContIter_axbxc3     961.627      954.833
BCD09.outContIter[0]     div00|oscout_derived_clock     FD1S3IX     CD      outFlagIterA_RNIJUUC9      960.736      955.406
BCD09.outContIter[1]     div00|oscout_derived_clock     FD1S3IX     CD      outFlagIterA_RNIJUUC9      960.736      955.406
BCD09.outContIter[2]     div00|oscout_derived_clock     FD1S3IX     CD      outFlagIterA_RNIJUUC9      960.736      955.406
BCD09.outContIter[3]     div00|oscout_derived_clock     FD1S3IX     CD      outFlagIterA_RNIJUUC9      960.736      955.406
BCD11.outpc[0]           div00|oscout_derived_clock     FD1S3IX     CD      outpc_704                  960.736      955.406
BCD11.outpc[2]           div00|oscout_derived_clock     FD1S3IX     CD      outpc_704                  960.736      955.406
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.627

    - Propagation time:                      7.147
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 954.480

    Number of logic level(s):                7
    Starting point:                          BCD08.outFlagac12 / Q
    Ending point:                            BCD11.outpc[4] / D
    The start point is clocked by            div00|oscout_derived_clock [rising] on pin CK
    The end   point is clocked by            div00|oscout_derived_clock [rising] on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|oscout_derived_clock to c:div00|oscout_derived_clock)

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
BCD08.outFlagac12                FD1S3IX      Q        Out     1.232     1.232       -         
outFlagAC120_c                   Net          -        -       -         -           10        
BCD10.F1F2F3uc_1_2_0_.m16_e      ORCALUT4     B        In      0.000     1.232       -         
BCD10.F1F2F3uc_1_2_0_.m16_e      ORCALUT4     Z        Out     1.153     2.385       -         
m16_e                            Net          -        -       -         -           3         
BCD10.F1F2F3uc_1_2_0_.m18_bm     ORCALUT4     A        In      0.000     2.385       -         
BCD10.F1F2F3uc_1_2_0_.m18_bm     ORCALUT4     Z        Out     1.017     3.401       -         
m18_bm                           Net          -        -       -         -           1         
BCD10.F1F2F3uc_1_2_0_.m18        PFUMX        ALUT     In      0.000     3.401       -         
BCD10.F1F2F3uc_1_2_0_.m18        PFUMX        Z        Out     0.470     3.872       -         
i4_mux                           Net          -        -       -         -           9         
BCD10.F1F2F3uc_1_2_0_.m19        ORCALUT4     A        In      0.000     3.872       -         
BCD10.F1F2F3uc_1_2_0_.m19        ORCALUT4     Z        Out     0.449     4.320       -         
F1F2F3uc0_c_i[1]                 Net          -        -       -         -           3         
BCD11.un1_outpc_ac0              ORCALUT4     B        In      0.000     4.320       -         
BCD11.un1_outpc_ac0              ORCALUT4     Z        Out     1.193     5.513       -         
un1_outpc_c1                     Net          -        -       -         -           4         
BCD11.un1_outpc_ac0_1            ORCALUT4     A        In      0.000     5.513       -         
BCD11.un1_outpc_ac0_1            ORCALUT4     Z        Out     1.017     6.530       -         
un1_outpc_c2                     Net          -        -       -         -           1         
BCD11.un1_outpc_axbxc4           ORCALUT4     A        In      0.000     6.530       -         
BCD11.un1_outpc_axbxc4           ORCALUT4     Z        Out     0.617     7.147       -         
un1_outpc_axbxc4                 Net          -        -       -         -           1         
BCD11.outpc[4]                   FD1S3IX      D        In      0.000     7.147       -         
===============================================================================================




====================================
Detailed Report for Clock: div01|outdiv1_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                   Arrival            
Instance                Reference                       Type         Pin     Net                   Time        Slack  
                        Clock                                                                                         
----------------------------------------------------------------------------------------------------------------------
BCD14.sintRing[3]       div01|outdiv1_derived_clock     FD1S3JX      Q       sintRing[3]           1.044       959.692
BCD14_sintRingio[0]     div01|outdiv1_derived_clock     IFS1P3IX     Q       BCD14.sintRing[0]     1.044       960.389
BCD14.sintRing[1]       div01|outdiv1_derived_clock     FD1S3JX      Q       sintRing[1]           1.044       960.389
BCD14.sintRing[2]       div01|outdiv1_derived_clock     FD1S3JX      Q       sintRing[2]           1.044       960.389
======================================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                     Required            
Instance                Reference                       Type         Pin     Net                     Time         Slack  
                        Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------
BCD14_sintRingio[0]     div01|outdiv1_derived_clock     IFS1P3IX     CD      BCD14.sintRing_i[3]     960.736      959.692
BCD14.outr[0]           div01|outdiv1_derived_clock     FD1S3AX      D       sintRing[0]             961.433      960.389
BCD14.outr[1]           div01|outdiv1_derived_clock     FD1S3AX      D       sintRing[1]             961.433      960.389
BCD14.outr[2]           div01|outdiv1_derived_clock     FD1S3AX      D       sintRing[2]             961.433      960.389
BCD14.outr[3]           div01|outdiv1_derived_clock     FD1S3AX      D       sintRing[3]             961.433      960.389
BCD14.sintRing[1]       div01|outdiv1_derived_clock     FD1S3JX      D       sintRing[0]             961.433      960.389
BCD14.sintRing[2]       div01|outdiv1_derived_clock     FD1S3JX      D       sintRing[1]             961.433      960.389
BCD14.sintRing[3]       div01|outdiv1_derived_clock     FD1S3JX      D       sintRing[2]             961.433      960.389
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.803
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         960.736

    - Propagation time:                      1.044
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 959.692

    Number of logic level(s):                1
    Starting point:                          BCD14.sintRing[3] / Q
    Ending point:                            BCD14_sintRingio[0] / CD
    The start point is clocked by            div01|outdiv1_derived_clock [rising] on pin CK
    The end   point is clocked by            div01|outdiv1_derived_clock [rising] on pin SCLK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div01|outdiv1_derived_clock to c:div01|outdiv1_derived_clock)

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
BCD14.sintRing[3]             FD1S3JX      Q        Out     1.044     1.044       -         
sintRing[3]                   Net          -        -       -         -           2         
BCD14.sintRing_RNILIDF[3]     INV          A        In      0.000     1.044       -         
BCD14.sintRing_RNILIDF[3]     INV          Z        Out     0.000     1.044       -         
sintRing_i[3]                 Net          -        -       -         -           1         
BCD14_sintRingio[0]           IFS1P3IX     CD       In      0.000     1.044       -         
============================================================================================




====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                         Arrival            
Instance              Reference                        Type        Pin     Net         Time        Slack  
                      Clock                                                                               
----------------------------------------------------------------------------------------------------------
BCD00.D01.sdiv[0]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]     1.044       466.716
BCD00.D01.sdiv[1]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]     1.044       466.716
BCD00.D01.sdiv[2]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]     1.044       466.716
BCD00.D01.sdiv[3]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]     1.044       466.716
BCD00.D01.sdiv[4]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]     1.044       466.716
BCD00.D01.sdiv[5]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]     1.044       466.716
BCD00.D01.sdiv[6]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]     1.044       466.716
BCD00.D01.sdiv[7]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]     1.044       466.716
BCD00.D01.sdiv[8]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[8]     1.044       466.716
BCD00.D01.sdiv[9]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[9]     1.044       466.716
==========================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                              Required            
Instance               Reference                        Type        Pin     Net              Time         Slack  
                       Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------
BCD00.D01.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[22]     480.664      466.716
BCD00.D01.sdiv[22]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[23]     480.664      466.716
BCD00.D01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[20]     480.664      466.859
BCD00.D01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[21]     480.664      466.859
BCD00.D01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[18]     480.664      467.002
BCD00.D01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[19]     480.664      467.002
BCD00.D01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[16]     480.664      467.144
BCD00.D01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[17]     480.664      467.144
BCD00.D01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[14]     480.664      467.287
BCD00.D01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un1_sdiv[15]     480.664      467.287
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      13.948
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.716

    Number of logic level(s):                20
    Starting point:                          BCD00.D01.sdiv[0] / Q
    Ending point:                            BCD00.D01.sdiv[22] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
BCD00.D01.sdiv[0]                  FD1S3IX      Q        Out     1.044     1.044       -         
sdiv[0]                            Net          -        -       -         -           2         
BCD00.D01.un1_sdiv77_i_a2_7_6      ORCALUT4     A        In      0.000     1.044       -         
BCD00.D01.un1_sdiv77_i_a2_7_6      ORCALUT4     Z        Out     1.017     2.061       -         
un1_sdiv77_i_a2_7_6                Net          -        -       -         -           1         
BCD00.D01.un1_sdiv77_i_a2_7        ORCALUT4     C        In      0.000     2.061       -         
BCD00.D01.un1_sdiv77_i_a2_7        ORCALUT4     Z        Out     1.089     3.149       -         
N_777                              Net          -        -       -         -           2         
BCD00.D01.un1_sdiv77_i_a2_8        ORCALUT4     D        In      0.000     3.149       -         
BCD00.D01.un1_sdiv77_i_a2_8        ORCALUT4     Z        Out     1.193     4.342       -         
N_779                              Net          -        -       -         -           4         
BCD00.D01.un1_sdiv77_i_o3_2        ORCALUT4     B        In      0.000     4.342       -         
BCD00.D01.un1_sdiv77_i_o3_2        ORCALUT4     Z        Out     1.017     5.359       -         
N_738                              Net          -        -       -         -           1         
BCD00.D01.un1_sdiv77_i_0_RNO_1     ORCALUT4     B        In      0.000     5.359       -         
BCD00.D01.un1_sdiv77_i_0_RNO_1     ORCALUT4     Z        Out     1.017     6.376       -         
un1_sdiv77_i_0_696_tz_1_0          Net          -        -       -         -           1         
BCD00.D01.un1_sdiv77_i_0_RNO_0     ORCALUT4     A        In      0.000     6.376       -         
BCD00.D01.un1_sdiv77_i_0_RNO_0     ORCALUT4     Z        Out     1.017     7.393       -         
N_805_tz                           Net          -        -       -         -           1         
BCD00.D01.un1_sdiv77_i_0_RNO       ORCALUT4     B        In      0.000     7.393       -         
BCD00.D01.un1_sdiv77_i_0_RNO       ORCALUT4     Z        Out     1.017     8.409       -         
un1_sdiv77_i_0_RNO                 Net          -        -       -         -           1         
BCD00.D01.un1_sdiv77_i_0           ORCALUT4     D        In      0.000     8.409       -         
BCD00.D01.un1_sdiv77_i_0           ORCALUT4     Z        Out     1.017     9.426       -         
un1_sdiv77_i_0                     Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_0_0         CCU2D        B0       In      0.000     9.426       -         
BCD00.D01.un1_sdiv_cry_0_0         CCU2D        COUT     Out     1.544     10.971      -         
un1_sdiv_cry_0                     Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_1_0         CCU2D        CIN      In      0.000     10.971      -         
BCD00.D01.un1_sdiv_cry_1_0         CCU2D        COUT     Out     0.143     11.114      -         
un1_sdiv_cry_2                     Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_3_0         CCU2D        CIN      In      0.000     11.114      -         
BCD00.D01.un1_sdiv_cry_3_0         CCU2D        COUT     Out     0.143     11.256      -         
un1_sdiv_cry_4                     Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_5_0         CCU2D        CIN      In      0.000     11.256      -         
BCD00.D01.un1_sdiv_cry_5_0         CCU2D        COUT     Out     0.143     11.399      -         
un1_sdiv_cry_6                     Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_7_0         CCU2D        CIN      In      0.000     11.399      -         
BCD00.D01.un1_sdiv_cry_7_0         CCU2D        COUT     Out     0.143     11.542      -         
un1_sdiv_cry_8                     Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_9_0         CCU2D        CIN      In      0.000     11.542      -         
BCD00.D01.un1_sdiv_cry_9_0         CCU2D        COUT     Out     0.143     11.685      -         
un1_sdiv_cry_10                    Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_11_0        CCU2D        CIN      In      0.000     11.685      -         
BCD00.D01.un1_sdiv_cry_11_0        CCU2D        COUT     Out     0.143     11.828      -         
un1_sdiv_cry_12                    Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_13_0        CCU2D        CIN      In      0.000     11.828      -         
BCD00.D01.un1_sdiv_cry_13_0        CCU2D        COUT     Out     0.143     11.970      -         
un1_sdiv_cry_14                    Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_15_0        CCU2D        CIN      In      0.000     11.970      -         
BCD00.D01.un1_sdiv_cry_15_0        CCU2D        COUT     Out     0.143     12.113      -         
un1_sdiv_cry_16                    Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_17_0        CCU2D        CIN      In      0.000     12.113      -         
BCD00.D01.un1_sdiv_cry_17_0        CCU2D        COUT     Out     0.143     12.256      -         
un1_sdiv_cry_18                    Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_19_0        CCU2D        CIN      In      0.000     12.256      -         
BCD00.D01.un1_sdiv_cry_19_0        CCU2D        COUT     Out     0.143     12.399      -         
un1_sdiv_cry_20                    Net          -        -       -         -           1         
BCD00.D01.un1_sdiv_cry_21_0        CCU2D        CIN      In      0.000     12.399      -         
BCD00.D01.un1_sdiv_cry_21_0        CCU2D        S1       Out     1.549     13.948      -         
un1_sdiv[23]                       Net          -        -       -         -           1         
BCD00.D01.sdiv[22]                 FD1S3IX      D        In      0.000     13.948      -         
=================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 170MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 162MB peak: 170MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 185 of 6864 (3%)
PIC Latch:       0
I/O cells:       78


Details:
BB:             2
CCU2D:          23
FD1P3AX:        79
FD1S3AX:        12
FD1S3IX:        75
FD1S3JX:        6
GSR:            1
IB:             19
IFS1P3DX:       10
IFS1P3IX:       2
INV:            5
OB:             45
OBZ:            12
OFS1P3IX:       1
ORCALUT4:       301
OSCH:           1
PFUMX:          7
PUR:            1
VHI:            15
VLO:            18
false:          2
true:           5
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 33MB peak: 170MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Mon Nov 11 09:56:18 2019

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO2" -d LCMXO2-7000HE -path "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd0" -path "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00"   "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd0/bcd00_bcd0.edi" "bcd00_bcd0.ngo"   
edif2ngd:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to bcd00_bcd0.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 12 MB


ngdbuild  -a "MachXO2" -d LCMXO2-7000HE  -p "C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data"  -p "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd0" -p "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00"  "bcd00_bcd0.ngo" "bcd00_bcd0.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'bcd00_bcd0.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="BCD00/D00/OSCinst0_SEDSTDBY" arg2="BCD00/D00/OSCinst0_SEDSTDBY"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="1"  />

Design Results:
    634 blocks expanded
Complete the first expansion.
Writing 'bcd00_bcd0.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 20 MB


map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial   "bcd00_bcd0.ngd" -o "bcd00_bcd0_map.ncd" -pr "bcd00_bcd0.prf" -mp "bcd00_bcd0.mrp" -lpf "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd0/bcd00_bcd0_synplify.lpf" -lpf "C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: bcd00_bcd0.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 5.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(5): Semantic error in &quot;LOCATE COMP &quot;outTransist0[3]&quot; SITE &quot;76&quot; ;&quot;: " arg1="outTransist0[3]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="5"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(6): Semantic error in &quot;LOCATE COMP &quot;outTransist0[2]&quot; SITE &quot;75&quot; ;&quot;: " arg1="outTransist0[2]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="6"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(7): Semantic error in &quot;LOCATE COMP &quot;outTransist0[1]&quot; SITE &quot;74&quot; ;&quot;: " arg1="outTransist0[1]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="7"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(8): Semantic error in &quot;LOCATE COMP &quot;outTransist0[0]&quot; SITE &quot;73&quot; ;&quot;: " arg1="outTransist0[0]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="8"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(9): Semantic error in &quot;LOCATE COMP &quot;outBCD0[6]&quot; SITE &quot;77&quot; ;&quot;: " arg1="outBCD0[6]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="9"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(10): Semantic error in &quot;LOCATE COMP &quot;outBCD0[5]&quot; SITE &quot;78&quot; ;&quot;: " arg1="outBCD0[5]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="10"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(11): Semantic error in &quot;LOCATE COMP &quot;outBCD0[4]&quot; SITE &quot;81&quot; ;&quot;: " arg1="outBCD0[4]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="11"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(12): Semantic error in &quot;LOCATE COMP &quot;outBCD0[3]&quot; SITE &quot;82&quot; ;&quot;: " arg1="outBCD0[3]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="12"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(13): Semantic error in &quot;LOCATE COMP &quot;outBCD0[2]&quot; SITE &quot;83&quot; ;&quot;: " arg1="outBCD0[2]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="13"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(14): Semantic error in &quot;LOCATE COMP &quot;outBCD0[1]&quot; SITE &quot;84&quot; ;&quot;: " arg1="outBCD0[1]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="14"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(15): Semantic error in &quot;LOCATE COMP &quot;outBCD0[0]&quot; SITE &quot;85&quot; ;&quot;: " arg1="outBCD0[0]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="15"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(25): Semantic error in &quot;LOCATE COMP &quot;outAC120[10]&quot; SITE &quot;52&quot; ;&quot;: " arg1="outAC120[10]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="25"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(26): Semantic error in &quot;LOCATE COMP &quot;outAC120[9]&quot; SITE &quot;50&quot; ;&quot;: " arg1="outAC120[9]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="26"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(27): Semantic error in &quot;LOCATE COMP &quot;outAC120[8]&quot; SITE &quot;48&quot; ;&quot;: " arg1="outAC120[8]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="27"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(28): Semantic error in &quot;LOCATE COMP &quot;outAC120[7]&quot; SITE &quot;49&quot; ;&quot;: " arg1="outAC120[7]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="28"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(29): Semantic error in &quot;LOCATE COMP &quot;outAC120[6]&quot; SITE &quot;47&quot; ;&quot;: " arg1="outAC120[6]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="29"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(30): Semantic error in &quot;LOCATE COMP &quot;outAC120[5]&quot; SITE &quot;45&quot; ;&quot;: " arg1="outAC120[5]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="30"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(31): Semantic error in &quot;LOCATE COMP &quot;outAC120[4]&quot; SITE &quot;43&quot; ;&quot;: " arg1="outAC120[4]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="31"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(32): Semantic error in &quot;LOCATE COMP &quot;outAC120[3]&quot; SITE &quot;42&quot; ;&quot;: " arg1="outAC120[3]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="32"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(33): Semantic error in &quot;LOCATE COMP &quot;outAC120[2]&quot; SITE &quot;44&quot; ;&quot;: " arg1="outAC120[2]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="33"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(34): Semantic error in &quot;LOCATE COMP &quot;outAC120[1]&quot; SITE &quot;39&quot; ;&quot;: " arg1="outAC120[1]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="34"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(35): Semantic error in &quot;LOCATE COMP &quot;outAC120[0]&quot; SITE &quot;41&quot; ;&quot;: " arg1="outAC120[0]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="35"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(36): Semantic error in &quot;LOCATE COMP &quot;outCode0[3]&quot; SITE &quot;99&quot; ;&quot;: " arg1="outCode0[3]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="36"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(37): Semantic error in &quot;LOCATE COMP &quot;outCode0[2]&quot; SITE &quot;100&quot; ;&quot;: " arg1="outCode0[2]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="37"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(38): Semantic error in &quot;LOCATE COMP &quot;outCode0[1]&quot; SITE &quot;104&quot; ;&quot;: " arg1="outCode0[1]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="38"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(39): Semantic error in &quot;LOCATE COMP &quot;outCode0[0]&quot; SITE &quot;105&quot; ;&quot;: " arg1="outCode0[0]" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="39"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(40): Semantic error in &quot;LOCATE COMP &quot;outFlagPC0&quot; SITE &quot;106&quot; ;&quot;: " arg1="outFlagPC0" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="40"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf(41): Semantic error in &quot;LOCATE COMP &quot;outFlagMP0&quot; SITE &quot;107&quot; ;&quot;: " arg1="outFlagMP0" arg2="C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/bcd00.lpf" arg3="41"  />
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    185 out of  7209 (3%)
      PFU registers:          172 out of  6864 (3%)
      PIO registers:           13 out of   345 (4%)
   Number of SLICEs:       180 out of  3432 (5%)
      SLICEs as Logic/ROM:    180 out of  3432 (5%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         23 out of  3432 (1%)
   Number of LUT4s:        350 out of  6864 (5%)
      Number used as logic LUTs:        304
      Number used as distributed RAM:     0
      Number used as ripple logic:       46
      Number used as shift registers:     0
   Number of PIO sites used: 78 + 4(JTAG) out of 115 (71%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  3
     Net clk00_c: 91 loads, 91 rising, 0 falling (Driver: BCD00/D01/oscout )
     Net clk001_c: 5 loads, 5 rising, 0 falling (Driver: BCD00/D02/outdiv1 )
     Net BCD00/sclk: 25 loads, 25 rising, 0 falling (Driver: BCD00/D00/OSCinst0 )
   Number of Clock Enables:  11
     Net outDataLD_1ce[0]: 8 loads, 0 LSLICEs
     Net BCD01/aux0_RNO_0: 1 loads, 1 LSLICEs
     Net BCD04/outAC12ca_0_sqmuxa: 6 loads, 6 LSLICEs
     Net BCD04/outAC12ca_1ce[0]: 6 loads, 6 LSLICEs
     Net BCD04/aux_0_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net BCD06/outACs12_1ce[10]: 6 loads, 6 LSLICEs
     Net BCD03/outAC12su_1ce[0]: 6 loads, 6 LSLICEs
     Net outFlagpc0_c: 2 loads, 2 LSLICEs
     Net BCD08/aux_0_sqmuxa: 6 loads, 6 LSLICEs
     Net BCD07/aux_0_sqmuxa: 4 loads, 4 LSLICEs
     Net BCD05/outACs8_1ce[1]: 4 loads, 4 LSLICEs
   Number of LSRs:  23
     Net BCD03.aux: 2 loads, 1 LSLICEs
     Net BCD13.pcheck.outflagch2_ac0_3_i: 1 loads, 0 LSLICEs
     Net outcodePM0_c[2]: 4 loads, 4 LSLICEs
     Net outFlagPM0_c: 2 loads, 2 LSLICEs
     Net BCD01/N_484: 1 loads, 1 LSLICEs
     Net outcodePM0_c[1]: 4 loads, 4 LSLICEs
     Net outcodePM0_c[0]: 4 loads, 4 LSLICEs
     Net BCD01/fb: 1 loads, 1 LSLICEs
     Net BCD01/aux1_0_sqmuxa: 1 loads, 1 LSLICEs
     Net BCD04/aux: 1 loads, 1 LSLICEs
     Net BCD06/aux: 1 loads, 1 LSLICEs
     Net BCD14/sintRing[3]: 1 loads, 0 LSLICEs
     Net BCD11/m2_i_a3: 1 loads, 1 LSLICEs
     Net BCD11/outpc_704: 3 loads, 3 LSLICEs
     Net BCD11.ppc.outpc14: 1 loads, 1 LSLICEs
     Net F1F2F3uc0_c_i[1]: 1 loads, 1 LSLICEs
     Net enable0_c: 2 loads, 2 LSLICEs
     Net BCD09/outFlagIterA_RNIID0T4: 1 loads, 1 LSLICEs
     Net BCD09/outFlagIterA_RNIJUUC9: 2 loads, 2 LSLICEs
     Net BCD08.aux: 1 loads, 1 LSLICEs
     Net BCD07.aux: 1 loads, 1 LSLICEs
     Net BCD00/D02/un1_outdiv144_RNIBQKV: 11 loads, 11 LSLICEs
     Net BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351: 12 loads, 12 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net outcodePM0_c[2]: 28 loads
     Net outcodePM0_c[0]: 26 loads
     Net outcodePM0_c[1]: 24 loads
     Net outFlagPM0_c: 21 loads
     Net sAC12a[10]: 16 loads
     Net sAC12a[1]: 16 loads
     Net sAC12a[2]: 16 loads
     Net sAC12a[5]: 16 loads
     Net sAC12a[6]: 16 loads
     Net sAC12a[9]: 16 loads
 

   Number of warnings:  28
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 60 MB

Dumping design to file bcd00_bcd0_map.ncd.

mpartrce -p "bcd00_bcd0.p2t" -f "bcd00_bcd0.p3t" -tf "bcd00_bcd0.pt" "bcd00_bcd0_map.ncd" "bcd00_bcd0.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "bcd00_bcd0_map.ncd"
Mon Nov 11 09:56:23 2019

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF bcd00_bcd0_map.ncd bcd00_bcd0.dir/5_1.ncd bcd00_bcd0.prf
Preference file: bcd00_bcd0.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file bcd00_bcd0_map.ncd.
Design name: topbcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   78+4(JTAG)/336     24% used
                  78+4(JTAG)/115     71% bonded
   IOLOGIC           13/336           3% used

   SLICE            180/3432          5% used

   OSC                1/1           100% used


Number of Signals: 571
Number of Connections: 1619

Pin Constraint Summary:
   13 out of 78 pins locked (16% locked).

The following 2 signals are selected to use the primary clock routing resources:
    clk00_c (driver: BCD00/D01/SLICE_49, clk load #: 91)
    BCD00/sclk (driver: BCD00/D00/OSCinst0, clk load #: 25)


The following 3 signals are selected to use the secondary clock routing resources:
    BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351 (driver: BCD00/D01/SLICE_166, clk load #: 0, sr load #: 12, ce load #: 0)
    BCD00/D02/un1_outdiv144_RNIBQKV (driver: BCD00/D02/SLICE_149, clk load #: 0, sr load #: 11, ce load #: 0)
    clk001_c (driver: BCD00/D02/SLICE_48, clk load #: 5, sr load #: 0, ce load #: 0)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 2 secs 

Starting Placer Phase 1.
......................
Placer score = 121490.
Finished Placer Phase 1.  REAL time: 13 secs 

Starting Placer Phase 2.
.
Placer score =  121236
Finished Placer Phase 2.  REAL time: 14 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk00_c" from Q0 on comp "BCD00/D01/SLICE_49" on site "R2C19A", clk load = 91
  PRIMARY "BCD00/sclk" from OSC on comp "BCD00/D00/OSCinst0" on site "OSC", clk load = 25
  SECONDARY "BCD00/D01/oscout_0_sqmuxa_i_a7_RNI9I351" from F0 on comp "BCD00/D01/SLICE_166" on site "R14C20D", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "BCD00/D02/un1_outdiv144_RNIBQKV" from F0 on comp "BCD00/D02/SLICE_149" on site "R14C18D", clk load = 0, ce load = 0, sr load = 11
  SECONDARY "clk001_c" from Q0 on comp "BCD00/D02/SLICE_48" on site "R14C18A", clk load = 5, ce load = 0, sr load = 0

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   78 + 4(JTAG) out of 336 (24.4%) PIO sites used.
   78 + 4(JTAG) out of 115 (71.3%) bonded PIO sites used.
   Number of PIO comps: 78; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 17 / 28 ( 60%) | 2.5V       | -         |
| 1        | 9 / 29 ( 31%)  | 2.5V       | -         |
| 2        | 23 / 29 ( 79%) | 2.5V       | -         |
| 3        | 9 / 9 (100%)   | 2.5V       | -         |
| 4        | 10 / 10 (100%) | 2.5V       | -         |
| 5        | 10 / 10 (100%) | 2.5V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 12 secs 

Dumping design to file bcd00_bcd0.dir/5_1.ncd.

0 connections routed; 1619 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 19 secs 

Start NBR router at 09:56:42 11/11/19

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 09:56:42 11/11/19

Start NBR section for initial routing at 09:56:42 11/11/19
Level 4, iteration 1
63(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.993ns/0.000ns; real time: 20 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 09:56:43 11/11/19
Level 4, iteration 1
36(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.719ns/0.000ns; real time: 20 secs 
Level 4, iteration 2
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.719ns/0.000ns; real time: 20 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.719ns/0.000ns; real time: 20 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.719ns/0.000ns; real time: 20 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.719ns/0.000ns; real time: 20 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.719ns/0.000ns; real time: 20 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 09:56:43 11/11/19

Start NBR section for re-routing at 09:56:44 11/11/19
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 465.719ns/0.000ns; real time: 21 secs 

Start NBR section for post-routing at 09:56:44 11/11/19

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 465.719ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 19 secs 
Total REAL time: 21 secs 
Completely routed.
End of route.  1619 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file bcd00_bcd0.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 465.719
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.379
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 19 secs 
Total REAL time to completion: 22 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "bcd00_bcd0.pt" -o "bcd00_bcd0.twr" "bcd00_bcd0.ncd" "bcd00_bcd0.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file bcd00_bcd0.ncd.
Design name: topbcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Mon Nov 11 09:56:45 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o bcd00_bcd0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/promote.xml bcd00_bcd0.ncd bcd00_bcd0.prf 
Design file:     bcd00_bcd0.ncd
Preference file: bcd00_bcd0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9188 paths, 1 nets, and 1412 connections (87.21% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Mon Nov 11 09:56:46 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o bcd00_bcd0.twr -gui -msgset C:/Users/FAROL/Documents/ArquitecturaDeComputadoras3CM1/bcd00/promote.xml bcd00_bcd0.ncd bcd00_bcd0.prf 
Design file:     bcd00_bcd0.ncd
Preference file: bcd00_bcd0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 9188 paths, 1 nets, and 1412 connections (87.21% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 69 MB


tmcheck -par "bcd00_bcd0.par" 

bitgen -f "bcd00_bcd0.t2b" -w "bcd00_bcd0.ncd"  -jedec "bcd00_bcd0.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file bcd00_bcd0.ncd.
Design name: topbcd00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from bcd00_bcd0.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "bcd00_bcd0.jed".
 
===========
UFM Summary.
===========
UFM Size:        2046 Pages (128*2046 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 2046 Pages (Page 0 to Page 2045).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 291 MB
