
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.12-s091_1, built Tue Jul 30 16:11:30 PDT 2024
Options:	
Date:		Tue Nov 26 10:11:38 2024
Host:		ecelinux-19.ece.cornell.edu (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 6252N CPU @ 2.30GHz 36608KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[10:11:38.473969] Configured Lic search path (23.02-s005): 5280@flex.ece.cornell.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPSYT-1507):	The display is invalid and will start in no window mode
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> define_proc_arguments ViaFillQor -info {This procedure extracts Viafill details from innovus db} -define_args {
        {-window "window coordinates" "" list optional}
        {-window_size "window size in microns" "" string optional}
    
    }
[INFO] Loading Pegasus 23.23 fill procedures
**WARN: Tk package not loaded. The Pegasus fill DRC monitor is disabled.
<CMD> define_proc_arguments ProcessFills -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
				{-csvName "File path for Fill Data csv file" "Path of CSV file" string required}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list required}
    {-output_data "Boolean Flag to output Fill Data for further processing" "" string required}
}
<CMD> define_proc_arguments FillQor_fast -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
				{-selectFill "type of fill to be selected in session" "list of BRIDGE/EXTENSION/STAMP/FLOATING" list optional}
				{-outData "Boolean Flag to output Fill Data for further processing" "" boolean optional}
    {-outDataFile "File path for Fill Data csv file" "Path of CSV file" string optional}
}
<CMD> define_proc_arguments ProcessFills_fast_stampOnly -info {This procedure processes Fill types} -define_args {
    {-fillInfo "Design Fill data" "" list required}
	
}
<CMD> define_proc_arguments FillQor_fast_stampOnly -info {This procedure extracts fill details from innovus db} -define_args {
    {-layers "Fills Cleanup on which all layers" "list of Metal/Routing layers" list optional}
}
<CMD> setMultiCpuUsage -acquireLicense 8
<CMD> setLibraryUnit -time 1ps
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set ::dft::debug_attribute 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_block_write_sdc 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_efficient_clock_for_write_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_improved_timing_update_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_enable_reset_clock_exception_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_improve_collection_hash_function 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_constraint_performance_statistics_precision 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_spatial_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disable_backward_compatible_term_voltage_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_disk_caching_reporting_el_aware_filesize 524288
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_efficient_set_timing_derate 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_aocv_slack_based_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_arrival_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_backward_compatible_parallel_arcs 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_dump_reset_clock 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_eco_group_based_worst_path 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_clocks_collection 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_get_lib_objects 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_hier_obj 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_efficient_save_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_ignore_group_path_from_sdc 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_input_port_path_group_tag 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_new_hierarchical_startpoints 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_enable_view_pruning_enhancements 4
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_is_imm_info_cached 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_latch_period_based_threshold 0.0001
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_remove_edge_time_in_unconstraind_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_coverage_use_cached_real_gba_arrival 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_disable_calculate_arrival_assert 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_capacitance_fetching_per_rf 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_clock_to_clock_false_paths_MT 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_efficient_float_to_string_converter 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_mtiohandler_efficient_register 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_enable_multithread_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_max_paths_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_ipd_nworst_lookahead_factor 10000
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set _timing_report_prt_optimize_unconstraint_handling_for_to_pins 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_before_startup_file 0
<CMD> set enc_check_rename_command_name 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_gnd_net vss
<CMD> set init_lef_file {asap7_tech_4x_170803.lef asap7sc7p5t_24_R_4x_170912.lef}
<CMD> set init_mmmc_file Default.view
<CMD> set init_pwr_net vdd
<CMD> set init_verilog dist_sort.RVT.2300.syn.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str main_menu} type {!!str main_menu}}} {!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_layout} type {!!str layout} layout {!!str horizontal} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str {Clock Gates}} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str {Clock Gates}} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str {Clock Gates}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}}}}}} {!!map {id {!!str power_clock_gating_histograms_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.fanout.clock_gates.hst} title {!!str {Clock Gates}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.flops.hst} title {!!str {Gated Flops}} group {!!str {Fanout Distribution}}}} {!!map {metric {!!str power.cg.fanout.bits.hst} title {!!str {Gated Bits}} group {!!str {Fanout Distribution}}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} initial_visible_count {!!int 1} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockage.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.macro.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str design.place.drc.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS(R)}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS(R)}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS(R)}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Power(L)}}} {!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts}}} {!!map {metric {!!str design.area.logical} title {!!str Area}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str Wall}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_aocv_efficient_accurate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_aocv_enable_gba_combine_launch_capture" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_aocv_enable_gba_combine_launch_capture 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_clock_root_frequency_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_efficient_lib_pin 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_add_brackets_name 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_efficient_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_multi_thread_timing_update 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_enable_property_keywords_with_filter_expression 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_ignore_invalid_objects_for_drv 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_constraint_mmmc_get_lib_objects_reset 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_context_enable_twcppr_interface_path_support 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_hierarchical_context_latch_thru_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_hierarchical_skip_pin_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_save_restore_flow 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_backward_compatible_ssi_derate_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_disable_efficient_derate_mode 1
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_latch_thru_mt_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> unsuppressMessage -silent GLOBAL-100
<CMD> set timing_enable_backward_compatible_latch_thru_mt_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> get_message -id GLOBAL-100 -suppress
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
<CMD> set timing_enable_backward_compatible_mmmc_mode 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_efficient_unconstrained_report_timing 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_get_objects_vertical_filtering_auto_batch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_latch_borrow_mode_for_si_snalysis 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_new_power_view_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_view_based_tlatch_mode 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_enable_warning_on_partially_search_failure 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_clock_style_backward_compatible 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_d2d_check_as_non_seq_check 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_disable_3d_arcs 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_improved_waveform_cache 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_internal_power_ground_rails 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_invalidate_auto_validation 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_validate_unconstrained_paths 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_extract_model_write_asymmetric_lvf 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_ipd_ignore_internal_pin_voltage_crossings 1
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> set timing_library_derate_thermal_upper_bound 3.40282e+38
<CMD> set timing_library_refactor_db_arc_processing 1
<CMD> set timing_library_refactor_db_arc_processing3 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_enable_high_slack_threshold 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_path_based_override_distance 1e+30
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_pba_coverage_mode_depth_limit 10
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_all_fanout_fanin_bit_based_node_coloring 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_backward_compatible_to_adjust 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_disable_backward_compatible_socv_cppr_in_time_given 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_backward_compatible_pin_load_lookup 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_eco_socv_derating_guardband 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_collection_handling 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_cone_marking 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_efficient_dc_update_for_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_improved_drv_reporting 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_enable_variable_verbose_fields 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_latch_analysis_compatibility 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_report_property_is_clock_new_flow_efficient 0
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_lef_check_antenna 1
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=11/26 10:12:03, mem=1785.5M)
#% End Load MMMC data ... (date=11/26 10:12:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1786.6M, current mem=1786.6M)
RC_corner_25

Loading LEF file asap7_tech_4x_170803.lef ...

Loading LEF file asap7sc7p5t_24_R_4x_170912.lef ...
Set DBUPerIGU to M1 pitch 576.
**WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
CORE macro that requires a SITE statement. The SITE coreSite is
chosen because it is a core site with height 1.0800 that matches the macro
SIZE height.
**WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Default.view
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_INVBUF_RVT_TT.lib' ...
Read 27 cells in library 'asap7sc7p5t_22b_INVBUF_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_AO_RVT_TT.lib' ...
Read 42 cells in library 'asap7sc7p5t_22b_AO_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_OA_RVT_TT.lib' ...
Read 34 cells in library 'asap7sc7p5t_22b_OA_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SEQ_RVT_TT.lib' ...
Read 26 cells in library 'asap7sc7p5t_22b_SEQ_RVT_TT_170906' 
Reading libset_slow timing library '/classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib' ...
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 11230)
**WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /classes/ece5746/asap7libs/lib/asap7sc7p5t_24_SIMPLE_RVT_TT.lib, Line 14483)
Read 56 cells in library 'asap7sc7p5t_22b_SIMPLE_RVT_TT_170906' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=64.0M, fe_cpu=0.30min, fe_real=0.45min, fe_mem=1754.5M) ***
#% Begin Load netlist data ... (date=11/26 10:12:05, mem=1808.4M)
*** Begin netlist parsing (mem=1754.5M) ***
Created 185 new cells from 5 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'dist_sort.RVT.2300.syn.v'

*** Memory Usage v#1 (Current mem = 1754.516M, initial mem = 844.516M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1754.5M) ***
#% End Load netlist data ... (date=11/26 10:12:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=1828.3M, current mem=1828.3M)
Top level cell is dist_sort.
Hooked 185 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dist_sort ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
Set DBUPerIGU to techSite coreSite width 864.
** info: there are 197 modules.
** info: there are 7466 stdCell insts.
** info: there are 7466 stdCell insts with at least one signal pin.

*** Memory Usage v#1 (Current mem = 1813.430M, initial mem = 844.516M) ***
Start create_tracks
Extraction setup Started for TopCell dist_sort 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
Generating auto layer map file.

Completed (cpu: 0:00:01.5 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_setup_view
    RC-Corner Name        : RC_corner_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
 
 Analysis View: default_hold_view
    RC-Corner Name        : RC_corner_25
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file './dist_sort.RVT.2300.syn.sdc' ...
Current (total cpu=0:00:20.1, real=0:00:32.0, peak res=2278.7M, current mem=2278.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ./dist_sort.RVT.2300.syn.sdc, Line 8).

------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_input_delay                                   | 578            | 0              
set_clock_transition                              | 4              | 0              
set_clock_uncertainty                             | 1              | 0              
get_clocks                                        | 5              | 0              
create_clock                                      | 1              | 0              
set_driving_cell                                  | 579            | 0              
get_ports                                         | 1172           | 0              
current_design                                    | 1              | 0              
set_output_delay                                  | 7              | 0              
set_max_fanout                                    | 1              | 0              
set_wire_load_mode                                | 1              | 0              
set_load                                          | 7              | 0              
set_units                                         | 1              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file ./dist_sort.RVT.2300.syn.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2294.1M, current mem=2294.1M)
Current (total cpu=0:00:20.2, real=0:00:32.0, peak res=2294.1M, current mem=2294.1M)
Total number of combinational cells: 159
Total number of sequential cells: 26
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
Total number of usable buffers: 14
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
Total number of usable inverters: 11
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-45           196  Macro '%s' has no SITE statement and it ...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-1277         2  The %s '%s' has been defined for %s %s '...
*** Message Summary: 199 warning(s), 0 error(s)

<CMD> floorPlan -site coreSite -d 200 200 5 5 5 5
The die width changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
The die height changes from 200.000000 to 200.016000 when snapping to grid "PlacementGrid".
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> setDontUse asap7sc7p5t_22b_SEQ_RVT_TT_170906/*x2_ASAP7_75t_R true
<CMD> setDontUse asap7sc7p5t_22b_INVBUF_RVT_TT_170906/BUFx16f_ASAP7_75t_R true
<CMD> add_tracks -honor_pitch
Start create_tracks
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -module {}
<CMD> globalNetConnect vss -type pgpin -pin VSS -inst * -module {}
<CMD> addWellTap -cell TAPCELL_ASAP7_75t_R -cellInterval 50 -inRowOffset 10.564 -prefix WELLTAP
**WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
Estimated cell power/ground rail width = 0.135 um
**WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
**WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_R's techSite 'coreSite' width of 0.216 microns
Type 'man IMPSP-5134' for more detail.
For 875 new insts, Inserted 875 well-taps <TAPCELL_ASAP7_75t_R> cells (prefix WELLTAP).
<CMD> saveDesign dist_sort.pre_power.enc
#% Begin save design ... (date=11/26 10:12:10, mem=2353.6M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.pre_power.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pre_power.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 10:12:10, mem=2353.6M)
% End Save ccopt configuration ... (date=11/26 10:12:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2355.3M, current mem=2355.3M)
% Begin Save netlist data ... (date=11/26 10:12:10, mem=2355.3M)
Writing Binary DB to dist_sort.pre_power.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 10:12:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2359.6M, current mem=2355.6M)
Saving symbol-table file ...
Saving congestion map file dist_sort.pre_power.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 10:12:10, mem=2356.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 10:12:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.5M, current mem=2355.7M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 10:12:10, mem=2361.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2361.3M, current mem=2361.3M)
Saving PG file dist_sort.pre_power.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:11 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***
*info - save blackBox cells to lef file dist_sort.pre_power.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 10:12:11, mem=2361.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.1M, current mem=2362.1M)
% Begin Save routing data ... (date=11/26 10:12:11, mem=2362.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***
% End Save routing data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2362.4M, current mem=2362.4M)
Saving property file dist_sort.pre_power.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2384.2M) ***
Saving preRoute extracted patterns in file 'dist_sort.pre_power.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.pre_power.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 10:12:11, mem=2366.6M)
% End Save power constraints data ... (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2366.6M, current mem=2366.6M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.pre_power.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.2300.syn.sdc
#% End save design ... (date=11/26 10:12:11, total cpu=0:00:00.8, real=0:00:01.0, peak res=2393.6M, current mem=2367.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addRing -nets {vdd vss } -around default_power_domain -center 1 -width 1.224 -spacing 0.5 -layer {left M1 right M1 bottom M2 top M2} -extend_corner {lb lt rb rt bl tl br tr} -snap_wire_center_to_grid grid
#% Begin addRing (date=11/26 10:12:11, mem=2367.1M)


viaInitial starts at Tue Nov 26 10:12:11 2024
viaInitial ends at Tue Nov 26 10:12:11 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2435.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=11/26 10:12:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2370.4M, current mem=2370.4M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -nets {vdd vss } -layerChangeRange { M1 M3 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 Pad } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 Pad }
#% Begin sroute (date=11/26 10:12:11, mem=2370.4M)
*** Begin SPECIAL ROUTE on Tue Nov 26 10:12:11 2024 ***
SPECIAL ROUTE ran on directory: /home/sh2663/asap7_rundir/asic-final/apr
SPECIAL ROUTE ran on machine: ecelinux-19.ece.cornell.edu (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 2.29Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd vss"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 3
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 4081.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 21 layers, 10 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 196 macros, 50 used
Read in 924 components
  924 core components: 49 unplaced, 0 placed, 875 fixed
Read in 16 physical pins
  16 physical pins: 0 unplaced, 0 placed, 16 fixed
Read in 586 logical pins
Read in 586 nets
Read in 2 special nets, 2 routed
Read in 1864 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 3.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for vss FollowPin 0 seconds
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M4 & M5, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M5 & M6, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M6 & M7, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M7 & M8, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M2 & M3, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (IMPPP-610):	The power planner failed to find a matching VIARULE, so no via was created between layer: M3 & M4, size: 0.07 x 0.07 at (-100.01, -100.01).
Type 'man IMPPP-610' for more detail.
**WARN: (EMS-27):	Message (IMPPP-610) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 352
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 176
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 4081.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 16 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
**WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
**ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
**WARN: (IMPTR-2108):	For layer M10, the gaps of 623 out of 623 tracks are narrower than 8.160um (space 8.000 + width 0.160).
Type 'man IMPTR-2108' for more detail.
 As a result, your trialRoute congestion could be incorrect.
Pin and blockage extraction finished

sroute created 704 wires.
ViaGen created 352 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       528      |       NA       |
|   V1   |       352      |        0       |
|   M2   |       176      |       NA       |
+--------+----------------+----------------+
#% End sroute (date=11/26 10:12:12, total cpu=0:00:00.4, real=0:00:01.0, peak res=2400.1M, current mem=2391.0M)
<CMD> saveDesign dist_sort.specialRoute.enc
#% Begin save design ... (date=11/26 10:12:12, mem=2391.0M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.specialRoute.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.specialRoute.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 10:12:12, mem=2391.0M)
% End Save ccopt configuration ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
% Begin Save netlist data ... (date=11/26 10:12:12, mem=2391.8M)
Writing Binary DB to dist_sort.specialRoute.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.1M, current mem=2392.1M)
Saving symbol-table file ...
Saving congestion map file dist_sort.specialRoute.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 10:12:12, mem=2392.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2409.7M, current mem=2390.8M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 10:12:12, mem=2392.4M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 10:12:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.5M, current mem=2392.5M)
Saving PG file dist_sort.specialRoute.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:12 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=2442.4M) ***
*info - save blackBox cells to lef file dist_sort.specialRoute.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 10:12:13, mem=2392.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.7M, current mem=2392.7M)
% Begin Save routing data ... (date=11/26 10:12:13, mem=2392.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2443.4M) ***
% End Save routing data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2392.7M, current mem=2392.7M)
Saving property file dist_sort.specialRoute.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2446.4M) ***
Saving preRoute extracted patterns in file 'dist_sort.specialRoute.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.specialRoute.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 10:12:13, mem=2394.3M)
% End Save power constraints data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2394.3M, current mem=2394.3M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.specialRoute.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.2300.syn.sdc
#% End save design ... (date=11/26 10:12:13, total cpu=0:00:00.8, real=0:00:01.0, peak res=2421.3M, current mem=2393.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setViaGenMode -viarule_preference { M6_M5widePWR1p152 M5_M4widePWR0p864 M4_M3widePWR0p864 }
<CMD> setViaGenMode -bar_cut_orientation vertical
<CMD> saveDesign dist_sort.power_complete.enc
#% Begin save design ... (date=11/26 10:12:13, mem=2393.2M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.power_complete.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.power_complete.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 10:12:13, mem=2393.2M)
% End Save ccopt configuration ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2393.3M, current mem=2393.3M)
% Begin Save netlist data ... (date=11/26 10:12:13, mem=2393.3M)
Writing Binary DB to dist_sort.power_complete.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:00.0, peak res=2393.3M, current mem=2393.3M)
Saving symbol-table file ...
Saving congestion map file dist_sort.power_complete.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 10:12:13, mem=2393.3M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 10:12:13, total cpu=0:00:00.0, real=0:00:01.0, peak res=2393.3M, current mem=2391.8M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 10:12:14, mem=2391.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
Saving PG file dist_sort.power_complete.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:14 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2457.1M) ***
*info - save blackBox cells to lef file dist_sort.power_complete.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 10:12:14, mem=2391.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
% Begin Save routing data ... (date=11/26 10:12:14, mem=2391.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2457.1M) ***
% End Save routing data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2391.8M, current mem=2391.8M)
Saving property file dist_sort.power_complete.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2460.1M) ***
Saving preRoute extracted patterns in file 'dist_sort.power_complete.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.power_complete.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 10:12:14, mem=2393.4M)
% End Save power constraints data ... (date=11/26 10:12:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=2393.4M, current mem=2393.4M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.power_complete.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.2300.syn.sdc
#% End save design ... (date=11/26 10:12:15, total cpu=0:00:00.8, real=0:00:02.0, peak res=2424.9M, current mem=2393.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> timeDesign -prePlace
*** timeDesign #1 [begin] () : totSession cpu/real = 0:00:23.4/0:00:35.9 (0.7), mem = 2472.1M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2498.3 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2423.79)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 9983
End delay calculation. (MEM=2442.14 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2427.55 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:25.5 mem=2932.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.009  |   N/A   | -0.009  |
|           TNS (ns):| -0.009  |   N/A   | -0.009  |
|    Violating Paths:|    1    |   N/A   |    1    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

Density: 34.182%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 2.29 sec
Total Real time: 2.0 sec
Total Memory Usage: 2858.769531 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:02.3/0:00:02.4 (0.9), totSession cpu/real = 0:00:25.6/0:00:38.3 (0.7), mem = 2858.8M
<CMD> createBasicPathGroups
Created reg2reg path group
Effort level <high> specified for reg2reg path_group
<CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> setPinAssignMode -maxLayer 3
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -routeTopRoutingLayer 3
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setDesignMode -topRoutingLayer M3
**WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
<CMD> set_interactive_constraint_modes common
<CMD> report_clocks
     +--------------------------------------------------------------------------------------------+ 
     |                                     Clock Descriptions                                     | 
     |--------------------------------------------------------------------------------------------| 
     |       |        |                    |          |       |          |       Attributes       | 
     |-------+--------+--------------------+----------+-------+----------+------------------------| 
     | Clock | Source |        View        |  Period  |  Lead |  Trail   | Generated | Propagated | 
     |  Name |        |                    |          |       |          |           |            | 
     |-------+--------+--------------------+----------+-------+----------+-----------+------------| 
     |  clk  |  clk   | default_setup_view | 2300.000 | 0.000 | 1150.000 |     n     |     n      | 
     +--------------------------------------------------------------------------------------------+ 
<CMD> setOptMode -usefulSkew false -allEndPoints true -fixHoldAllowSetupTnsDegrade false -fixDrc true -fixFanoutLoad true -fixSISlew true -checkRoutingCongestion true
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 0 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin {clk rst {query[63]} {query[62]} {query[61]} {query[60]} {query[59]} {query[58]} {query[57]} {query[56]} {query[55]} {query[54]} {query[53]} {query[52]} {query[51]} {query[50]} {query[49]} {query[48]} {query[47]} {query[46]} {query[45]} {query[44]} {query[43]} {query[42]} {query[41]} {query[40]} {query[39]} {query[38]} {query[37]} {query[36]} {query[35]} {query[34]} {query[33]} {query[32]} {query[31]} {query[30]} {query[29]} {query[28]} {query[27]} {query[26]} {query[25]} {query[24]} {query[23]} {query[22]} {query[21]} {query[20]} {query[19]} {query[18]} {query[17]} {query[16]} {query[15]} {query[14]} {query[13]} {query[12]} {query[11]} {query[10]} {query[9]} {query[8]} {query[7]} {query[6]} {query[5]} {query[4]} {query[3]} {query[2]} {query[1]} {query[0]} {search_0[63]} {search_0[62]} {search_0[61]} {search_0[60]} {search_0[59]} {search_0[58]} {search_0[57]} {search_0[56]} {search_0[55]} {search_0[54]} {search_0[53]} {search_0[52]} {search_0[51]} {search_0[50]} {search_0[49]} {search_0[48]} {search_0[47]} {search_0[46]} {search_0[45]} {search_0[44]} {search_0[43]} {search_0[42]} {search_0[41]} {search_0[40]} {search_0[39]} {search_0[38]} {search_0[37]} {search_0[36]} {search_0[35]} {search_0[34]} {search_0[33]} {search_0[32]} {search_0[31]} {search_0[30]} {search_0[29]} {search_0[28]} {search_0[27]} {search_0[26]} {search_0[25]} {search_0[24]} {search_0[23]} {search_0[22]} {search_0[21]} {search_0[20]} {search_0[19]} {search_0[18]} {search_0[17]} {search_0[16]} {search_0[15]} {search_0[14]} {search_0[13]} {search_0[12]} {search_0[11]} {search_0[10]} {search_0[9]} {search_0[8]} {search_0[7]} {search_0[6]} {search_0[5]} {search_0[4]} {search_0[3]} {search_0[2]} {search_0[1]} {search_0[0]} {search_1[63]} {search_1[62]} {search_1[61]} {search_1[60]} {search_1[59]} {search_1[58]} {search_1[57]} {search_1[56]} {search_1[55]} {search_1[54]} {search_1[53]} {search_1[52]} {search_1[51]} {search_1[50]} {search_1[49]} {search_1[48]} {search_1[47]} {search_1[46]} {search_1[45]} {search_1[44]} {search_1[43]} {search_1[42]} {search_1[41]} {search_1[40]} {search_1[39]} {search_1[38]} {search_1[37]} {search_1[36]} {search_1[35]} {search_1[34]} {search_1[33]} {search_1[32]} {search_1[31]} {search_1[30]} {search_1[29]} {search_1[28]} {search_1[27]} {search_1[26]} {search_1[25]} {search_1[24]} {search_1[23]} {search_1[22]} {search_1[21]} {search_1[20]} {search_1[19]} {search_1[18]} {search_1[17]} {search_1[16]} {search_1[15]} {search_1[14]} {search_1[13]} {search_1[12]} {search_1[11]} {search_1[10]} {search_1[9]} {search_1[8]} {search_1[7]} {search_1[6]} {search_1[5]} {search_1[4]} {search_1[3]} {search_1[2]} {search_1[1]} {search_1[0]} {search_2[63]} {search_2[62]} {search_2[61]} {search_2[60]} {search_2[59]} {search_2[58]} {search_2[57]} {search_2[56]} {search_2[55]} {search_2[54]} {search_2[53]} {search_2[52]} {search_2[51]} {search_2[50]} {search_2[49]} {search_2[48]} {search_2[47]} {search_2[46]} {search_2[45]} {search_2[44]} {search_2[43]} {search_2[42]} {search_2[41]} {search_2[40]} {search_2[39]} {search_2[38]} {search_2[37]} {search_2[36]} {search_2[35]} {search_2[34]} {search_2[33]} {search_2[32]} {search_2[31]} {search_2[30]} {search_2[29]} {search_2[28]} {search_2[27]} {search_2[26]} {search_2[25]} {search_2[24]} {search_2[23]} {search_2[22]} {search_2[21]} {search_2[20]} {search_2[19]} {search_2[18]} {search_2[17]} {search_2[16]} {search_2[15]} {search_2[14]} {search_2[13]} {search_2[12]} {search_2[11]} {search_2[10]} {search_2[9]} {search_2[8]} {search_2[7]} {search_2[6]} {search_2[5]} {search_2[4]} {search_2[3]} {search_2[2]} {search_2[1]} {search_2[0]} {search_3[63]} {search_3[62]} {search_3[61]} {search_3[60]} {search_3[59]} {search_3[58]} {search_3[57]} {search_3[56]} {search_3[55]} {search_3[54]} {search_3[53]} {search_3[52]} {search_3[51]} {search_3[50]} {search_3[49]} {search_3[48]} {search_3[47]} {search_3[46]} {search_3[45]} {search_3[44]} {search_3[43]} {search_3[42]} {search_3[41]} {search_3[40]} {search_3[39]} {search_3[38]} {search_3[37]} {search_3[36]} {search_3[35]} {search_3[34]} {search_3[33]} {search_3[32]} {search_3[31]} {search_3[30]} {search_3[29]} {search_3[28]} {search_3[27]} {search_3[26]} {search_3[25]} {search_3[24]} {search_3[23]} {search_3[22]} {search_3[21]} {search_3[20]} {search_3[19]} {search_3[18]} {search_3[17]} {search_3[16]} {search_3[15]} {search_3[14]} {search_3[13]} {search_3[12]} {search_3[11]} {search_3[10]} {search_3[9]} {search_3[8]} {search_3[7]} {search_3[6]} {search_3[5]} {search_3[4]} {search_3[3]} {search_3[2]} {search_3[1]} {search_3[0]} {search_4[63]} {search_4[62]} {search_4[61]} {search_4[60]} {search_4[59]} {search_4[58]} {search_4[57]} {search_4[56]} {search_4[55]} {search_4[54]} {search_4[53]} {search_4[52]} {search_4[51]} {search_4[50]} {search_4[49]} {search_4[48]} {search_4[47]} {search_4[46]} {search_4[45]} {search_4[44]} {search_4[43]} {search_4[42]} {search_4[41]} {search_4[40]} {search_4[39]} {search_4[38]} {search_4[37]} {search_4[36]} {search_4[35]} {search_4[34]} {search_4[33]} {search_4[32]} {search_4[31]} {search_4[30]} {search_4[29]} {search_4[28]} {search_4[27]} {search_4[26]} {search_4[25]} {search_4[24]} {search_4[23]} {search_4[22]} {search_4[21]} {search_4[20]} {search_4[19]} {search_4[18]} {search_4[17]} {search_4[16]} {search_4[15]} {search_4[14]} {search_4[13]} {search_4[12]} {search_4[11]} {search_4[10]} {search_4[9]} {search_4[8]} {search_4[7]} {search_4[6]} {search_4[5]} {search_4[4]} {search_4[3]} {search_4[2]} {search_4[1]} {search_4[0]} {search_5[63]} {search_5[62]} {search_5[61]} {search_5[60]} {search_5[59]} {search_5[58]} {search_5[57]} {search_5[56]} {search_5[55]} {search_5[54]} {search_5[53]} {search_5[52]} {search_5[51]} {search_5[50]} {search_5[49]} {search_5[48]} {search_5[47]} {search_5[46]} {search_5[45]} {search_5[44]} {search_5[43]} {search_5[42]} {search_5[41]} {search_5[40]} {search_5[39]} {search_5[38]} {search_5[37]} {search_5[36]} {search_5[35]} {search_5[34]} {search_5[33]} {search_5[32]} {search_5[31]} {search_5[30]} {search_5[29]} {search_5[28]} {search_5[27]} {search_5[26]} {search_5[25]} {search_5[24]} {search_5[23]} {search_5[22]} {search_5[21]} {search_5[20]} {search_5[19]} {search_5[18]} {search_5[17]} {search_5[16]} {search_5[15]} {search_5[14]} {search_5[13]} {search_5[12]} {search_5[11]} {search_5[10]} {search_5[9]} {search_5[8]} {search_5[7]} {search_5[6]} {search_5[5]} {search_5[4]} {search_5[3]} {search_5[2]} {search_5[1]} {search_5[0]} {search_6[63]} {search_6[62]} {search_6[61]} {search_6[60]} {search_6[59]} {search_6[58]} {search_6[57]} {search_6[56]} {search_6[55]} {search_6[54]} {search_6[53]} {search_6[52]} {search_6[51]} {search_6[50]} {search_6[49]} {search_6[48]} {search_6[47]} {search_6[46]} {search_6[45]} {search_6[44]} {search_6[43]} {search_6[42]} {search_6[41]} {search_6[40]} {search_6[39]} {search_6[38]} {search_6[37]} {search_6[36]} {search_6[35]} {search_6[34]} {search_6[33]} {search_6[32]} {search_6[31]} {search_6[30]} {search_6[29]} {search_6[28]} {search_6[27]} {search_6[26]} {search_6[25]} {search_6[24]} {search_6[23]} {search_6[22]} {search_6[21]} {search_6[20]} {search_6[19]} {search_6[18]} {search_6[17]} {search_6[16]} {search_6[15]} {search_6[14]} {search_6[13]} {search_6[12]} {search_6[11]} {search_6[10]} {search_6[9]} {search_6[8]} {search_6[7]} {search_6[6]} {search_6[5]} {search_6[4]} {search_6[3]} {search_6[2]} {search_6[1]} {search_6[0]} {search_7[63]} {search_7[62]} {search_7[61]} {search_7[60]} {search_7[59]} {search_7[58]} {search_7[57]} {search_7[56]} {search_7[55]} {search_7[54]} {search_7[53]} {search_7[52]} {search_7[51]} {search_7[50]} {search_7[49]} {search_7[48]} {search_7[47]} {search_7[46]} {search_7[45]} {search_7[44]} {search_7[43]} {search_7[42]} {search_7[41]} {search_7[40]} {search_7[39]} {search_7[38]} {search_7[37]} {search_7[36]} {search_7[35]} {search_7[34]} {search_7[33]} {search_7[32]} {search_7[31]} {search_7[30]} {search_7[29]} {search_7[28]} {search_7[27]} {search_7[26]} {search_7[25]} {search_7[24]} {search_7[23]} {search_7[22]} {search_7[21]} {search_7[20]} {search_7[19]} {search_7[18]} {search_7[17]} {search_7[16]} {search_7[15]} {search_7[14]} {search_7[13]} {search_7[12]} {search_7[11]} {search_7[10]} {search_7[9]} {search_7[8]} {search_7[7]} {search_7[6]} {search_7[5]} {search_7[4]} {search_7[3]} {search_7[2]} {search_7[1]} {search_7[0]} in_valid } -snap TRACK
Successfully spread [579] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2880.1M).
<CMD> setPinAssignMode -pinEditInBatch false
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> editPin -fixedPin 1 -fixOverlap 1 -spreadDirection clockwise -edge 2 -layer 2 -offsetEnd 15 -offsetStart 15 -spreadType side -pin { addr_1st[2] addr_1st[1] addr_1st[0] addr_2nd[2] addr_2nd[1] addr_2nd[0] out_valid } -snap TRACK
Successfully spread [7] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 2881.1M).
<CMD> setPinAssignMode -pinEditInBatch false
**WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
<CMD> saveDesign dist_sort.pin.enc
#% Begin save design ... (date=11/26 10:12:17, mem=2444.6M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.pin.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.pin.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 10:12:17, mem=2444.6M)
% End Save ccopt configuration ... (date=11/26 10:12:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=2444.8M, current mem=2444.8M)
% Begin Save netlist data ... (date=11/26 10:12:17, mem=2444.8M)
Writing Binary DB to dist_sort.pin.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 10:12:17, total cpu=0:00:00.0, real=0:00:01.0, peak res=2445.2M, current mem=2445.2M)
Saving symbol-table file ...
Saving congestion map file dist_sort.pin.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 10:12:18, mem=2445.2M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2446.2M, current mem=2446.2M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 10:12:18, mem=2447.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.5M, current mem=2447.5M)
Saving PG file dist_sort.pin.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:12:18 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2888.6M) ***
*info - save blackBox cells to lef file dist_sort.pin.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 10:12:18, mem=2447.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.6M, current mem=2447.6M)
% Begin Save routing data ... (date=11/26 10:12:18, mem=2447.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2888.6M) ***
% End Save routing data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2447.6M, current mem=2447.6M)
Saving property file dist_sort.pin.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2891.6M) ***
Saving preRoute extracted patterns in file 'dist_sort.pin.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.pin.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 10:12:18, mem=2448.6M)
% End Save power constraints data ... (date=11/26 10:12:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2448.6M, current mem=2448.6M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.pin.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.2300.syn.sdc
#% End save design ... (date=11/26 10:12:19, total cpu=0:00:00.8, real=0:00:02.0, peak res=2480.4M, current mem=2449.0M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -place_global_timing_effort high
<CMD> setPlaceMode -place_global_reorder_scan false
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> place_opt_design
#% Begin place_opt_design (date=11/26 10:12:19, mem=2449.1M)
**INFO: User settings:
setDesignMode -topRoutingLayer                    M3
setDelayCalMode -enable_high_fanout               true
setDelayCalMode -enable_ideal_seq_async_pins      false
setDelayCalMode -engine                           aae
setDelayCalMode -ignoreNetLoad                    true
setDelayCalMode -socv_accuracy_mode               low
setOptMode -opt_all_end_points                    true
setOptMode -opt_consider_routing_congestion       true
setOptMode -opt_drv                               true
setOptMode -opt_fix_fanout_load                   true
setOptMode -opt_hold_allow_setup_tns_degradation  false
setOptMode -opt_post_route_fix_si_transitions     true
setOptMode -opt_skew                              false
setPlaceMode -place_global_cong_effort            high
setPlaceMode -place_global_reorder_scan           false
setPlaceMode -place_global_timing_effort          high
setAnalysisMode -analysisType                     single
setAnalysisMode -clkSrcPath                       false
setAnalysisMode -clockPropagation                 forcedIdeal
setRouteMode -earlyGlobalMaxRouteLayer            3

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:00:26.9/0:00:40.1 (0.7), mem = 2908.7M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:26.9/0:00:40.1 (0.7), mem = 2909.7M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 26 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 875 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6889 (69.2%) nets
3		: 1532 (15.4%) nets
4     -	14	: 1510 (15.2%) nets
15    -	39	: 29 (0.3%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=8318 (875 fixed + 7443 movable) #buf cell=0 #inv cell=1729 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=9960 #term=26288 #term/net=2.64, #fixedIo=0, #floatIo=0, #fixedPin=586, #floatPin=0
stdCell: 8318 single + 0 double + 0 multi
Total standard cell length = 11.5856 (mm), area = 0.0125 (mm^2)
Average module density = 0.341.
Density for the design = 0.341.
       = stdcell_area 51887 sites (12104 um^2) / alloc_area 152075 sites (35476 um^2).
Pin Density = 0.1709.
            = total # of pins 26288 / total area 153825.
=== lastAutoLevel = 9 
[spp] 0
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.461e+05 (1.13e+05 3.30e+04)
              Est.  stn bbox = 1.520e+05 (1.16e+05 3.56e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2921.4M
Iteration  2: Total net bbox = 1.461e+05 (1.13e+05 3.30e+04)
              Est.  stn bbox = 1.520e+05 (1.16e+05 3.56e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2921.4M
*** Finished SKP initialization (cpu=0:00:02.6, real=0:00:02.0)***
SKP will use view:
  default_setup_view
Iteration  3: Total net bbox = 1.090e+05 (8.15e+04 2.75e+04)
              Est.  stn bbox = 1.155e+05 (8.47e+04 3.08e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 3104.0M
Iteration  4: Total net bbox = 9.951e+04 (6.95e+04 3.00e+04)
              Est.  stn bbox = 1.072e+05 (7.29e+04 3.43e+04)
              cpu = 0:00:05.1 real = 0:00:05.0 mem = 3123.0M
Iteration  5: Total net bbox = 9.951e+04 (6.95e+04 3.00e+04)
              Est.  stn bbox = 1.072e+05 (7.29e+04 3.43e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3123.0M
Iteration  6: Total net bbox = 1.241e+05 (8.43e+04 3.99e+04)
              Est.  stn bbox = 1.333e+05 (8.85e+04 4.49e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 3109.0M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
Iteration  7: Total net bbox = 1.745e+05 (1.21e+05 5.36e+04)
              Est.  stn bbox = 1.862e+05 (1.27e+05 5.91e+04)
              cpu = 0:00:11.5 real = 0:00:12.0 mem = 3112.5M
Iteration  8: Total net bbox = 1.745e+05 (1.21e+05 5.36e+04)
              Est.  stn bbox = 1.862e+05 (1.27e+05 5.91e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3112.5M
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (EMS-27):	Message (IMPPSP-1321) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Iteration  9: Total net bbox = 1.806e+05 (1.27e+05 5.36e+04)
              Est.  stn bbox = 1.927e+05 (1.34e+05 5.90e+04)
              cpu = 0:00:12.0 real = 0:00:12.0 mem = 3110.2M
Iteration 10: Total net bbox = 1.806e+05 (1.27e+05 5.36e+04)
              Est.  stn bbox = 1.927e+05 (1.34e+05 5.90e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3110.2M
Iteration 11: Total net bbox = 1.821e+05 (1.29e+05 5.34e+04)
              Est.  stn bbox = 1.942e+05 (1.35e+05 5.89e+04)
              cpu = 0:00:05.1 real = 0:00:06.0 mem = 3113.5M
Iteration 12: Total net bbox = 1.821e+05 (1.29e+05 5.34e+04)
              Est.  stn bbox = 1.942e+05 (1.35e+05 5.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3113.5M
Iteration 13: Total net bbox = 1.768e+05 (1.23e+05 5.36e+04)
              Est.  stn bbox = 1.884e+05 (1.30e+05 5.89e+04)
              cpu = 0:00:13.4 real = 0:00:13.0 mem = 3120.0M
Iteration 14: Total net bbox = 1.768e+05 (1.23e+05 5.36e+04)
              Est.  stn bbox = 1.884e+05 (1.30e+05 5.89e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3120.0M
Finished Global Placement (cpu=0:00:55.6, real=0:00:58.0, mem=3120.0M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/13
*** Starting refinePlace (0:01:23 mem=3120.0M) ***
Total net bbox length = 1.768e+05 (1.232e+05 5.357e+04) (ext = 1.459e+04)
Move report: Detail placement moves 7443 insts, mean move: 0.45 um, max move: 25.09 um 
	Max move on inst (DP_OP_681J1_123_2455_U255): (110.26, 9.36) --> (85.18, 9.36)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3088.0MB
Summary Report:
Instances move: 7443 (out of 7443 movable)
Instances flipped: 0
Mean displacement: 0.45 um
Max displacement: 25.09 um (Instance: DP_OP_681J1_123_2455_U255) (110.26, 9.3615) -> (85.176, 9.36)
	Length: 14 sites, height: 1 rows, site name: coreSite, cell type: FAx1_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.733e+05 (1.195e+05 5.385e+04) (ext = 1.462e+04)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 3088.0MB
*** Finished refinePlace (0:01:24 mem=3088.0M) ***
*** Finished Initial Placement (cpu=0:00:56.4, real=0:00:59.0, mem=3077.0M) ***

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_setup_view
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7808
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 9960 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 9960
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9960 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.91% H + 0.05% V. EstWL: 1.793480e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1963( 5.83%)       107( 0.32%)   ( 6.15%) 
[NR-eGR]      M3 ( 3)        16( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1979( 2.92%)       107( 0.16%)   ( 3.08%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 6.11% H + 0.05% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.39 sec, Curr Mem: 2.99 MB )
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3080.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.00, normalized total congestion hotspot area = 26.22 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 290um, number of vias: 23
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  17936 
[NR-eGR]  M2   (2H)        123301  42411 
[NR-eGR]  M3   (3V)         61221      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       184521  60347 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 173304um
[NR-eGR] Total length: 184521um, number of vias: 60347
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.12 seconds, mem = 3096.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 0:57, real = 0: 1: 0, mem = 3066.2M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:57.6/0:00:59.9 (1.0), totSession cpu/real = 0:01:24.5/0:01:40.0 (0.8), mem = 3066.2M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2558.1M, totSessionCpu=0:01:24 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:24.5/0:01:40.0 (0.8), mem = 3066.2M
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:15, mem = 2566.5M, totSessionCpu=0:01:26 **
#optDebug: { P: 90 W: 6195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 2.99 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.99 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7808
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 9960 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 9960
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9960 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.91% H + 0.07% V. EstWL: 1.785899e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1995( 5.92%)       103( 0.31%)   ( 6.23%) 
[NR-eGR]      M3 ( 3)        21( 0.06%)         1( 0.00%)   ( 0.06%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      2016( 2.98%)       104( 0.15%)   ( 3.13%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 6.20% H + 0.06% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 290um, number of vias: 23
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  17936 
[NR-eGR]  M2   (2H)        123342  42250 
[NR-eGR]  M3   (3V)         60417      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       183760  60186 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 173304um
[NR-eGR] Total length: 183760um, number of vias: 60186
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.55 sec, Curr Mem: 3.00 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.53 sec, Real: 0.56 sec, Curr Mem: 2.99 MB )
Extraction called for design 'dist_sort' of instances=8318 and nets=9962 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3101.254M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2629.5)
Total number of fetched objects 9960
End delay calculation. (MEM=2643.97 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2643.97 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:01:29 mem=3159.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.159  |
|           TNS (ns):| -3.440  |
|    Violating Paths:|    3    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.003   |      4 (4)       |
|   max_tran     |      2 (10)      |   -0.052   |      2 (10)      |
|   max_fanout   |     12 (12)      |    -18     |     12 (12)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 34.119%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:18, mem = 2640.0M, totSessionCpu=0:01:29 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.7/0:00:18.8 (0.2), totSession cpu/real = 0:01:29.2/0:01:58.8 (0.8), mem = 3106.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.2/0:01:58.8 (0.8), mem = 3106.1M
*** Starting optimizing excluded clock nets MEM= 3106.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3106.1M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.2/0:01:58.8 (0.8), mem = 3106.1M
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.6/0:01:59.3 (0.8), mem = 3106.1M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 11 candidate Buffer cells
*info: There are 9 candidate Inverter cells

	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:30.4/0:02:00.0 (0.8), mem = 3118.6M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.5/0:02:00.1 (0.8), mem = 3118.6M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (0.9), totSession cpu/real = 0:01:30.9/0:02:00.5 (0.8), mem = 3118.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.0/0:02:00.7 (0.8), mem = 3118.7M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    30|    -0.12|     8|     8|    -0.00|    12|    12|     0|     0|    -1.16|    -3.44|       0|       0|       0| 34.12%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|    -3.82|      14|       0|       8| 34.15%| 0:00:01.0|  3216.6M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.29|    -3.82|       0|       0|       0| 34.15%| 0:00:00.0|  3216.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3216.6M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:01:32.1/0:02:01.8 (0.8), mem = 3132.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:22, mem = 2657.3M, totSessionCpu=0:01:32 **

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:32.3/0:02:01.9 (0.8), mem = 3190.7M
*info: 1 clock net excluded
** GigaOpt Global Opt WNS Slack -1.287  TNS Slack -3.822 
+--------+--------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+--------+---------+------------+--------+------------------+---------+---------------------+
|  -1.287|  -3.822|   34.15%|   0:00:00.0| 3190.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.654|  -1.940|   34.92%|   0:00:07.0| 3247.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.493|  -1.459|   35.23%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.493|  -1.459|   35.23%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.400|  -1.177|   35.59%|   0:00:03.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.354|  -1.037|   36.04%|   0:00:05.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.323|  -0.947|   36.14%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.323|  -0.947|   36.14%|   0:00:00.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.283|  -0.822|   36.25%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.251|  -0.727|   36.36%|   0:00:04.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.241|  -0.698|   36.42%|   0:00:00.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.241|  -0.698|   36.42%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.225|  -0.650|   36.50%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.218|  -0.627|   36.61%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.207|  -0.595|   36.66%|   0:00:01.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.207|  -0.595|   36.66%|   0:00:00.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.204|  -0.586|   36.77%|   0:00:02.0| 3250.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
+--------+--------+---------+------------+--------+------------------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:30.9 real=0:00:32.0 mem=3250.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:30.9 real=0:00:32.0 mem=3250.1M) ***
** GigaOpt Global Opt End WNS Slack -0.204  TNS Slack -0.586 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:31.6/0:00:31.8 (1.0), totSession cpu/real = 0:02:03.9/0:02:33.8 (0.8), mem = 3164.1M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.204
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:04.1/0:02:34.0 (0.8), mem = 3222.2M
Reclaim Optimization WNS Slack -0.204  TNS Slack -0.586 Density 36.77
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   36.77%|        -|  -0.204|  -0.586|   0:00:00.0| 3224.2M|
|   36.74%|       36|  -0.204|  -0.586|   0:00:01.0| 3247.8M|
|   36.73%|        7|  -0.204|  -0.586|   0:00:01.0| 3247.8M|
|   36.73%|        0|  -0.204|  -0.586|   0:00:00.0| 3247.8M|
|   36.65%|       28|  -0.204|  -0.586|   0:00:00.0| 3247.8M|
|   36.44%|      267|  -0.200|  -0.573|   0:00:04.0| 3247.8M|
|   36.42%|       26|  -0.200|  -0.573|   0:00:00.0| 3247.8M|
|   36.42%|        0|  -0.200|  -0.573|   0:00:00.0| 3247.8M|
|   36.42%|        0|  -0.200|  -0.573|   0:00:00.0| 3247.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.200  TNS Slack -0.573 Density 36.42

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.7) (real = 0:00:06.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:02:10.7/0:02:40.7 (0.8), mem = 3247.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:06, mem=3166.84M, totSessionCpu=0:02:11).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:10.9/0:02:40.8 (0.8), mem = 3166.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_setup_view
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.06 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7812
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10478 nets ( ignored 0 )
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_683J1_125_2455_n903
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n987
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n964
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n941
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n938
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n918
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n872
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n869
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n849
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n826
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n825
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n780
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n757
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n711
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n688
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_681J1_123_2455_n662
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n984
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n982
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n962
**WARN: (IMPPSP-1501):	Ignored degenerated net (#pins 2) : DP_OP_682J1_124_2455_n936
**WARN: [NR-eGR] Only the first 20 messages are printed.
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10403
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10403 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 8.62% H + 0.08% V. EstWL: 1.793124e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1941( 5.76%)       218( 0.65%)        15( 0.04%)         2( 0.01%)   ( 6.46%) 
[NR-eGR]      M3 ( 3)        27( 0.08%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.08%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total      1968( 2.91%)       218( 0.32%)        15( 0.02%)         2( 0.00%)   ( 3.25%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 6.43% H + 0.08% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 3.07 MB )
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3169.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 4.67, normalized total congestion hotspot area = 40.00 (area is in unit of 4 std-cell row bins)
Collecting slack nets ...

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:00.0)***
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.11 MB )
SKP will use view:
  default_setup_view
Iteration  7: Total net bbox = 1.823e+05 (1.27e+05 5.56e+04)
              Est.  stn bbox = 1.935e+05 (1.34e+05 5.99e+04)
              cpu = 0:00:05.2 real = 0:00:05.0 mem = 3244.4M
Iteration  8: Total net bbox = 1.815e+05 (1.26e+05 5.54e+04)
              Est.  stn bbox = 1.927e+05 (1.33e+05 5.97e+04)
              cpu = 0:00:07.1 real = 0:00:07.0 mem = 3229.4M
Iteration  9: Total net bbox = 1.826e+05 (1.26e+05 5.62e+04)
              Est.  stn bbox = 1.939e+05 (1.33e+05 6.05e+04)
              cpu = 0:00:06.8 real = 0:00:07.0 mem = 3257.3M
Iteration 10: Total net bbox = 1.842e+05 (1.27e+05 5.70e+04)
              Est.  stn bbox = 1.954e+05 (1.34e+05 6.12e+04)
              cpu = 0:00:09.2 real = 0:00:09.0 mem = 3280.5M
Iteration 11: Total net bbox = 1.833e+05 (1.27e+05 5.67e+04)
              Est.  stn bbox = 1.944e+05 (1.34e+05 6.09e+04)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 3256.5M
Move report: Timing Driven Placement moves 7961 insts, mean move: 8.84 um, max move: 76.65 um 
	Max move on inst (DP_OP_681J1_123_2455_U265): (37.22, 9.36) --> (109.56, 13.67)

Finished Incremental Placement (cpu=0:00:32.5, real=0:00:33.0, mem=3240.5M)
*** Starting refinePlace (0:02:45 mem=3240.5M) ***
Total net bbox length = 1.844e+05 (1.275e+05 5.694e+04) (ext = 1.475e+04)
Move report: Detail placement moves 7960 insts, mean move: 0.30 um, max move: 30.50 um 
	Max move on inst (FE_OFC1889_DP_OP_682J1_124_2455_n891): (29.40, 62.28) --> (59.90, 62.28)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3212.5MB
Summary Report:
Instances move: 7960 (out of 7961 movable)
Instances flipped: 1
Mean displacement: 0.30 um
Max displacement: 30.50 um (Instance: FE_OFC1889_DP_OP_682J1_124_2455_n891) (29.4035, 62.2778) -> (59.904, 62.28)
	Length: 8 sites, height: 1 rows, site name: coreSite, cell type: BUFx4f_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.802e+05 (1.232e+05 5.702e+04) (ext = 1.472e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 3212.5MB
*** Finished refinePlace (0:02:46 mem=3212.5M) ***
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7812
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10478 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10478
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10478 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.76% H + 0.02% V. EstWL: 1.859782e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1943( 5.77%)       116( 0.34%)   ( 6.11%) 
[NR-eGR]      M3 ( 3)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1948( 2.88%)       116( 0.17%)   ( 3.05%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 6.08% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.39 sec, Curr Mem: 3.08 MB )
Early Global Route congestion estimation runtime: 0.39 seconds, mem = 3190.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 17.78 (area is in unit of 4 std-cell row bins)
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 17.78 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 303um, number of vias: 21
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  18923 
[NR-eGR]  M2   (2H)        126764  45278 
[NR-eGR]  M3   (3V)         64645      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       191409  64201 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 180200um
[NR-eGR] Total length: 191409um, number of vias: 64201
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.27 seconds, mem = 3177.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:35.4, real=0:00:35.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3149.3M)
Extraction called for design 'dist_sort' of instances=8836 and nets=10480 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3149.309M)
**optDesign ... cpu = 0:01:22, real = 0:01:36, mem = 2647.3M, totSessionCpu=0:02:46 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2685.24)
Total number of fetched objects 10478
End delay calculation. (MEM=2691.53 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2691.53 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:02:48 mem=3201.6M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:37.5/0:00:38.1 (1.0), totSession cpu/real = 0:02:48.4/0:03:18.9 (0.8), mem = 3144.6M
*** Timing NOT met, worst failing slack is -0.227
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:48.6/0:03:19.2 (0.8), mem = 3160.6M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -0.650 Density 36.42
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3218.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+


*** Finish pre-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=3218.7M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:49.5/0:03:20.0 (0.8), mem = 3156.7M
End: GigaOpt Optimization in TNS mode
*** Timing NOT met, worst failing slack is -0.227
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.7/0:03:20.2 (0.8), mem = 3156.7M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.227 TNS Slack -0.650 Density 36.42
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.227|-0.650|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.227|-0.650|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  -0.227|   -0.227|  -0.650|   -0.650|   36.42%|   0:00:00.0| 3216.9M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.133|   -0.133|  -0.369|   -0.369|   36.50%|   0:00:02.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.128|   -0.128|  -0.358|   -0.358|   36.50%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.126|   -0.126|  -0.351|   -0.351|   36.51%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.120|   -0.120|  -0.336|   -0.336|   36.51%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.118|   -0.118|  -0.328|   -0.328|   36.52%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.115|   -0.115|  -0.321|   -0.321|   36.54%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.112|   -0.112|  -0.312|   -0.312|   36.55%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.108|   -0.108|  -0.299|   -0.299|   36.56%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.107|   -0.107|  -0.294|   -0.294|   36.57%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.105|   -0.105|  -0.284|   -0.284|   36.58%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.102|   -0.102|  -0.277|   -0.277|   36.59%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.101|   -0.101|  -0.272|   -0.272|   36.60%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.098|   -0.098|  -0.269|   -0.269|   36.61%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.095|   -0.095|  -0.261|   -0.261|   36.61%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.093|   -0.093|  -0.253|   -0.253|   36.63%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.090|   -0.090|  -0.243|   -0.243|   36.64%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.086|   -0.086|  -0.232|   -0.232|   36.65%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.083|   -0.083|  -0.226|   -0.226|   36.66%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.083|   -0.083|  -0.224|   -0.224|   36.66%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.080|   -0.080|  -0.215|   -0.215|   36.67%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.077|   -0.077|  -0.206|   -0.206|   36.67%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.075|   -0.075|  -0.201|   -0.201|   36.69%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.074|   -0.074|  -0.193|   -0.193|   36.69%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.073|   -0.073|  -0.196|   -0.196|   36.70%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.072|   -0.072|  -0.193|   -0.193|   36.71%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.071|   -0.071|  -0.189|   -0.189|   36.72%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.067|   -0.067|  -0.175|   -0.175|   36.72%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.064|   -0.064|  -0.168|   -0.168|   36.74%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.064|   -0.064|  -0.166|   -0.166|   36.74%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.061|   -0.061|  -0.158|   -0.158|   36.74%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.058|   -0.058|  -0.151|   -0.151|   36.76%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.058|   -0.058|  -0.149|   -0.149|   36.79%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.055|   -0.055|  -0.139|   -0.139|   36.80%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.049|   -0.049|  -0.126|   -0.126|   36.82%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.048|   -0.048|  -0.122|   -0.122|   36.83%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.045|   -0.045|  -0.115|   -0.115|   36.85%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.044|   -0.044|  -0.111|   -0.111|   36.88%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.042|   -0.042|  -0.105|   -0.105|   36.92%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.040|   -0.040|  -0.099|   -0.099|   36.94%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.035|   -0.035|  -0.085|   -0.085|   36.93%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.035|   -0.035|  -0.083|   -0.083|   36.94%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.034|   -0.034|  -0.082|   -0.082|   36.95%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.032|   -0.032|  -0.076|   -0.076|   36.96%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.031|   -0.031|  -0.073|   -0.073|   36.96%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.026|   -0.026|  -0.058|   -0.058|   36.96%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.025|   -0.025|  -0.054|   -0.054|   36.98%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.023|   -0.023|  -0.047|   -0.047|   37.01%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.022|   -0.022|  -0.046|   -0.046|   37.01%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.019|   -0.019|  -0.034|   -0.034|   37.01%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.017|   -0.017|  -0.027|   -0.027|   37.04%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.016|   -0.016|  -0.028|   -0.028|   37.09%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.015|   -0.015|  -0.025|   -0.025|   37.12%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.013|   -0.013|  -0.020|   -0.020|   37.14%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.012|   -0.012|  -0.018|   -0.018|   37.21%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.010|   -0.010|  -0.013|   -0.013|   37.23%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.009|   -0.009|  -0.013|   -0.013|   37.28%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.007|   -0.007|  -0.008|   -0.008|   37.29%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.003|   -0.003|  -0.003|   -0.003|   37.30%|   0:00:00.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.001|   -0.001|  -0.001|   -0.001|   37.30%|   0:00:01.0| 3260.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.001|    0.001|   0.000|    0.000|   37.33%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.003|    0.003|   0.000|    0.000|   37.41%|   0:00:01.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.005|    0.005|   0.000|    0.000|   37.45%|   0:00:01.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.005|    0.005|   0.000|    0.000|   37.45%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:20.2 real=0:00:20.0 mem=3263.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:20.2 real=0:00:20.0 mem=3263.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.005|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.005|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.005 TNS Slack 0.000 Density 37.45
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / place_opt_design #1) : totSession cpu/real = 0:03:10.7/0:03:41.4 (0.9), mem = 3263.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 37.45
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   37.45%|        -|   0.000|   0.000|   0:00:00.0| 3263.5M|
|   37.01%|      140|  -0.006|  -0.006|   0:00:02.0| 3263.5M|
|   36.87%|      128|  -0.002|  -0.002|   0:00:03.0| 3263.5M|
|   36.85%|       12|  -0.001|  -0.001|   0:00:01.0| 3263.5M|
|   36.85%|        2|  -0.001|  -0.001|   0:00:00.0| 3263.5M|
|   36.85%|        1|  -0.001|  -0.001|   0:00:00.0| 3263.5M|
|   36.85%|        0|  -0.001|  -0.001|   0:00:00.0| 3263.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 36.85

Number of times islegalLocAvaiable called = 247 skipped = 0, called in commitmove = 143, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.2) (real = 0:00:06.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / place_opt_design #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:03:16.9/0:03:47.6 (0.9), mem = 3263.5M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3263.54M, totSessionCpu=0:03:17).
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 36.85
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.001|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.001|-0.001|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|   36.85%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.002|    0.002|   0.000|    0.000|   36.88%|   0:00:00.0| 3263.5M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.006|    0.006|   0.000|    0.000|   36.91%|   0:00:00.0| 3263.5M|                NA|       NA| NA                  |
|   0.006|    0.006|   0.000|    0.000|   36.91%|   0:00:00.0| 3263.5M|default_setup_view|       NA| NA                  |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=3263.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:00.0 mem=3263.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.91
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.91
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:27.9 real=0:00:28.0 mem=3263.5M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:28.4/0:00:28.6 (1.0), totSession cpu/real = 0:03:18.1/0:03:48.8 (0.9), mem = 3173.5M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:18.3/0:03:49.0 (0.9), mem = 3231.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 36.91
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   36.91%|        -|   0.000|   0.000|   0:00:00.0| 3231.7M|
|   36.91%|        0|   0.000|   0.000|   0:00:00.0| 3231.7M|
|   36.82%|       29|   0.000|   0.000|   0:00:01.0| 3255.3M|
|   36.07%|      735|  -0.001|  -0.001|   0:00:05.0| 3255.3M|
|   36.03%|       36|  -0.001|  -0.001|   0:00:01.0| 3255.3M|
|   36.03%|        2|  -0.001|  -0.001|   0:00:00.0| 3255.3M|
|   36.03%|        0|  -0.001|  -0.001|   0:00:00.0| 3255.3M|
|   36.03%|        0|  -0.001|  -0.001|   0:00:00.0| 3255.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 36.03

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
*** Finished re-routing un-routed nets (3271.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3271.3M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.7/0:00:07.8 (1.0), totSession cpu/real = 0:03:26.0/0:03:56.8 (0.9), mem = 3271.3M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=3181.30M, totSessionCpu=0:03:26).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:26.2/0:03:57.0 (0.9), mem = 3181.3M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 36.03%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0| 36.03%| 0:00:00.0|  3239.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3239.5M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:03:26.6/0:03:57.5 (0.9), mem = 3181.5M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.001 -> -0.001
Begin: GigaOpt TNS non-legal recovery
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:26.8/0:03:57.7 (0.9), mem = 3181.5M
*info: 1 clock net excluded
** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 36.03
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.001|-0.001|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.001|-0.001|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  -0.001|   -0.001|  -0.001|   -0.001|   36.03%|   0:00:00.0| 3241.6M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.000|    0.000|   0.000|    0.000|   36.05%|   0:00:00.0| 3265.2M|default_setup_view|       NA| NA                  |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=3265.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.1 real=0:00:00.0 mem=3265.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

*** Finished re-routing un-routed nets (3265.2M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3265.2M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 36.05
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.000|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+


*** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=3265.2M) ***

*** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:03:27.8/0:03:58.6 (0.9), mem = 3182.2M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 0 nets on 10503 nets : 

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3157.855M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view default_setup_view:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2691.11)
Total number of fetched objects 10503
End delay calculation. (MEM=2696.69 CPU=0:00:01.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2696.69 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:03:30 mem=3194.1M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:06, real = 0:02:21, mem = 2683.3M, totSessionCpu=0:03:30 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.008  |   N/A   | -0.008  |
|           TNS (ns):| -0.009  |   N/A   | -0.009  |
|    Violating Paths:|    2    |   N/A   |    2    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.055%
Routing Overflow: 6.08% H and 0.01% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -1.159 |           |       -3 |       34.12 |            |              | 0:00:03  |        3115 |    2 |   4 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3119 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:00  |        3119 |      |     |
| drv_fixing_2            |    -1.287 |   -1.287 |        -4 |       -4 |       34.15 |            |              | 0:00:02  |        3133 |    0 |   0 |
| global_opt              |           |   -0.204 |           |       -1 |       36.77 |            |              | 0:00:32  |        3164 |      |     |
| area_reclaiming         |    -0.200 |   -0.200 |        -1 |       -1 |       36.42 |            |              | 0:00:07  |        3167 |      |     |
| incremental_replacement |           |   -0.227 |           |       -1 |             |       1.33 |        17.78 | 0:00:38  |        3174 |      |     |
| tns_fixing              |     0.000 |   -0.227 |         0 |       -1 |       36.42 |            |              | 0:00:01  |        3219 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.91 |            |              | 0:00:29  |        3264 |      |     |
| area_reclaiming_2       |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:08  |        3181 |      |     |
| drv_eco_fixing          |     0.000 |   -0.001 |         0 |       -0 |       36.03 |            |              | 0:00:00  |        3181 |    0 |   0 |
| tns_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       36.05 |            |              | 0:00:01  |        3265 |      |     |
| final_summary           |           |   -0.008 |           |       -0 |       36.05 |            |              | 0:00:01  |        3145 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:02:06, real = 0:02:22, mem = 2684.9M, totSessionCpu=0:03:31 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 893.60MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:03:04, real = 0:03:30, mem = 3122.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPPSP-1501         20  Ignored degenerated net (#pins %u) : %s  
WARNING   IMPPSP-1321         52  Removed %d out of boundary tracks from l...
*** Message Summary: 75 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:03:04.3/0:03:30.2 (0.9), totSession cpu/real = 0:03:31.1/0:04:10.3 (0.8), mem = 3122.3M
#% End place_opt_design (date=11/26 10:15:49, total cpu=0:03:04, real=0:03:30, peak res=2808.7M, current mem=2653.5M)
<CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {f t t t t t t t t t} -routeTopRoutingLayer 3 -routeBottomRoutingLayer 2 -routeWithViaInPin true -routeWithTimingDriven true
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> set_ccopt_property inverter_cells {INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R}
<CMD> set_ccopt_property cts_add_wire_delay_in_detailed_balancer true
<CMD> set_ccopt_property cts_compute_fastest_drivers_and_slews_for_clustering multi_corner
<CMD> set_ccopt_property cts_clustering_net_skew_limit_as_proportion_of_skew_target 0.5
<CMD> set_ccopt_property routing_top_min_fanout 2000
<CMD> set_ccopt_property cell_density 0.5
<CMD> set_ccopt_property adjacent_rows_legal false
<CMD> set_ccopt_property ccopt_auto_limit_insertion_delay_factor 1.0
<CMD> set_ccopt_property skew_band_size 0.1
<CMD> set_ccopt_property useful_skew_use_gigaopt_for_mfn_chain_speed true
**WARN: (IMPCCOPT-2033):	The property useful_skew_use_gigaopt_for_mfn_chain_speed is obsolete. The value is not stored, and setting the value has no effect.
Remove references to this property from any scripts.
<CMD> set_ccopt_property useful_skew_implement_using_wns_windows false
<CMD> set_ccopt_property target_max_trans 100ps
<CMD> create_ccopt_clock_tree_spec -filename ./cts/ccopt.spec
Creating clock tree spec for modes (timing configs): common
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./cts/ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 7 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner delayCorner_slow -early -clock_tree clk 0.1
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner delayCorner_slow -late -clock_tree clk 0.1
<CMD> set_ccopt_property source_driver -clock_tree clk {INVx3_ASAP7_75t_R/A INVx3_ASAP7_75t_R/Y}
<CMD> set_ccopt_property clock_period -pin clk 2300
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/common -sources clk -auto_sinks
The skew group clk/common was created. It contains 7 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/common true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/common clk
<CMD> set_ccopt_property extracted_from_constraint_mode_names -skew_group clk/common {common  }
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/common {delayCorner_slow delayCorner_fast}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> clock_opt_design -outDir ./cts/
**WARN: (IMPTCM-70):	Option "-outDir" for command clock_opt_design is obsolete and has been replaced by "-out_dir". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-out_dir".
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:03:31.6/0:04:10.8 (0.8), mem = 3104.8M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false

Hard fence disabled
*** Starting refinePlace (0:03:32 mem=3104.8M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 21.207%
[spp] 0

Density distribution unevenness ratio = 21.207%
Move report: incrNP moves 503 insts, mean move: 2.52 um, max move: 11.88 um 
	Max move on inst (U5480): (186.48, 128.16) --> (185.40, 117.36)
Finished incrNP (cpu=0:00:00.6, real=0:00:00.0, mem=3124.8M)
End of Small incrNP (cpu=0:00:00.6, real=0:00:00.0)
Move report: Detail placement moves 694 insts, mean move: 1.15 um, max move: 6.05 um 
	Max move on inst (FE_RC_63_0): (184.10, 69.84) --> (189.07, 68.76)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 3096.8MB
Summary Report:
Instances move: 1131 (out of 8000 movable)
Instances flipped: 125
Mean displacement: 1.77 um
Max displacement: 11.88 um (Instance: U5480) (186.48, 128.16) -> (185.4, 117.36)
	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: NOR2xp33_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 3096.8MB
*** Finished refinePlace (0:03:33 mem=3096.8M) ***
ccopt_args: -outDir ./cts/
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.3 real=0:00:00.3)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3103.2M, init mem=3103.2M)
*info: Placed = 8875           (Fixed = 875)
*info: Unplaced = 0           
Placement Density:36.05%(12790/35476)
Placement Density (including fixed std cells):36.78%(13198/35884)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3103.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:03:33.4/0:04:12.7 (0.8), mem = 3103.2M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 7 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 7 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7752
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10503 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10503
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10503 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.88% H + 0.01% V. EstWL: 1.869772e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1948( 5.79%)       134( 0.40%)         2( 0.01%)   ( 6.19%) 
[NR-eGR]      M3 ( 3)         5( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1953( 2.88%)       134( 0.20%)         2( 0.00%)   ( 3.09%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 6.16% H + 0.01% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 301um, number of vias: 25
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19146 
[NR-eGR]  M2   (2H)        127477  45819 
[NR-eGR]  M3   (3V)         64975      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       192452  64965 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 180821um
[NR-eGR] Total length: 192452um, number of vias: 64965
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.52 sec, Real: 0.54 sec, Curr Mem: 2.98 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.53 sec, Real: 0.55 sec, Curr Mem: 2.97 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.6 real=0:00:00.6)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[PSP]    Load db... (mem=3.0M)
[PSP]    Read data from FE... (mem=3.0M)
[PSP]    Done Read data from FE (cpu=0.006s, mem=3.0M)

[PSP]    Done Load db (cpu=0.006s, mem=3.0M)

[PSP]    Constructing placeable region... (mem=3.0M)
[PSP]    Compute region effective width... (mem=3.0M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.0M)

[PSP]    Done Constructing placeable region (cpu=0.002s, mem=3.0M)

Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    auto_limit_insertion_delay_factor: 1 (default: 1.5)
    cell_density is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    routing_top_min_fanout is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  Private non-default CCOpt properties:
    cts_clustering_net_skew_limit_as_proportion_of_skew_target: 0.5 (default: 0.7)
    cts_compute_fastest_drivers_and_slews_for_clustering: multi_corner (default: 0)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Library trimming buffers in power domain auto-default and half-corner delayCorner_slow:setup.late removed 2 of 13 cells
Original list had 13 cells:
BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB2xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
New trimmed list has 11 cells:
BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
Library trimming inverters in power domain auto-default and half-corner delayCorner_slow:setup.late removed 1 of 11 cells
Original list had 11 cells:
INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R 
New trimmed list has 10 cells:
INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cell_density: 0.5 (default: 0.75)
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    routing_top_min_fanout: 2000 (default: unset)
    source_driver: INVx3_ASAP7_75t_R/A INVx3_ASAP7_75t_R/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R
  Inverters:   INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R
  Clock gates: ICGx3_ASAP7_75t_R ICGx1_ASAP7_75t_R
  Unblocked area available for placement of any clock cells in power_domain auto-default: 35802.648um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner delayCorner_slow:setup, late and power domain auto-default:
  Slew time target (leaf):    100.0ps
  Slew time target (trunk):   100.0ps
  Slew time target (top):     100.0ps
  Buffer unit delay: 28.5ps
  Buffer max distance: 389.425um
Fastest wire driving cells and distances:
  For nets routed with trunk routing rules:
    Buffer    : {lib_cell:BUFx6f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=268.003um, saturatedSlew=39.5ps, speed=7507.087um per ns, cellArea=8.704um^2 per 1000um}
    Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=146.411um, saturatedSlew=26.6ps, speed=8689.110um per ns, cellArea=12.747um^2 per 1000um}
    Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=333.483um, saturatedSlew=75.8ps, speed=5881.534um per ns, cellArea=13.991um^2 per 1000um}
  For nets routed with top routing rules:
    Buffer    : {lib_cell:BUFx12f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=224.348um, saturatedSlew=38.3ps, speed=6559.890um per ns, cellArea=18.717um^2 per 1000um}
    Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=124.086um, saturatedSlew=25.0ps, speed=7636.061um per ns, cellArea=15.040um^2 per 1000um}
    Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=300.933um, saturatedSlew=80.0ps, speed=5100.551um per ns, cellArea=15.504um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/common:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       7
  Delay constrained sinks:     7
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner delayCorner_slow:setup.late:
  Skew target:                 28.5ps
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/common with 7 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

delayCorner_slow:setup.late

Cap constraints are active in the following delay corners:

delayCorner_slow:setup.late

Transition constraint summary:

--------------------------------------------------------------------------------------------------
Delay corner                             Target (ps)    Num pins    Target source    Clock tree(s)
--------------------------------------------------------------------------------------------------
delayCorner_slow:setup.late (primary)         -            -              -                -
                  -                         100.0          9        explicit         all
--------------------------------------------------------------------------------------------------

Capacitance constraint summary:

-------------------------------------------------------------------------------------------------------------
Delay corner                             Limit (fF)    Num nets    Target source                Clock tree(s)
-------------------------------------------------------------------------------------------------------------
delayCorner_slow:setup.late (primary)        -            -                    -                      -
                  -                       184.320         1        library_or_sdc_constraint    all
-------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:02.0)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Preplacing multi-input logics...
    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:03:36 mem=3106.7M) ***
Total net bbox length = 1.808e+05 (1.237e+05 5.715e+04) (ext = 1.474e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3098.7MB
Summary Report:
Instances move: 0 (out of 8000 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.808e+05 (1.237e+05 5.715e+04) (ext = 1.474e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3098.7MB
*** Finished refinePlace (0:03:36 mem=3098.7M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
    Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
    Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.257fF, total=7.257fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=299.304um, total=299.304um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=100.0ps count=1 avg=74.9ps sd=0.0ps min=74.9ps max=74.9ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/common: insertion delay [min=25.6, max=25.8, avg=25.7, sd=0.1, skn=-0.353, kur=-1.817], skew [0.2 vs 28.5], 100% {25.6, 25.8} (wid=25.8 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Clustering':
      skew_group clk/common: insertion delay [min=25.6, max=25.8, avg=25.7, sd=0.1, skn=-0.353, kur=-1.817], skew [0.2 vs 28.5], 100% {25.6, 25.8} (wid=25.8 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 2.98 MB )
[PSP]    Started Early Global Route kernel ( Curr Mem: 2.98 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute 1 out of 10503 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
**WARN: (IMPPSP-1102):	Preferred routing layer range (3:4) is not routable in routing layer range (2:3) for net clk
eGR will use (2:3) as preferred routing layer range
[NR-eGR] Read 180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7752
[NR-eGR] #PG Blockages       : 180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10503 nets ( ignored 10502 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.980800e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 301um, number of vias: 23
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0     7 
[NR-eGR]  M2   (2H)           190    16 
[NR-eGR]  M3   (3V)           110     0 
[NR-eGR]  M4   (4H)             0     0 
[NR-eGR]  M5   (5V)             0     0 
[NR-eGR]  M6   (6H)             0     0 
[NR-eGR]  M7   (7V)             0     0 
[NR-eGR]  M8   (8H)             0     0 
[NR-eGR]  M9   (9V)             0     0 
[NR-eGR]  Pad  (10H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          301    23 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 292um
[NR-eGR] Total length: 301um, number of vias: 23
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 301um, number of vias: 23
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19146 
[NR-eGR]  M2   (2H)        127477  45817 
[NR-eGR]  M3   (3V)         64975      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       192452  64963 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 180821um
[NR-eGR] Total length: 192452um, number of vias: 64963
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.13 sec, Curr Mem: 2.99 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.14 sec, Curr Mem: 2.99 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:03:36.0/0:04:15.4 (0.8), mem = 3107.4M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_setup_view
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.99 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7752
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 31
[NR-eGR] Read 10503 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10502
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10502 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 8.02% H + 0.02% V. EstWL: 1.867234e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1968( 5.84%)       135( 0.40%)         1( 0.00%)   ( 6.25%) 
[NR-eGR]      M3 ( 3)         7( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total      1975( 2.92%)       135( 0.20%)         1( 0.00%)   ( 3.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 6.21% H + 0.02% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 2.99 MB )
Early Global Route congestion estimation runtime: 0.40 seconds, mem = 3110.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 21.33 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3124.707M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2699.55)
Total number of fetched objects 10503
End delay calculation. (MEM=2706.16 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2706.16 CPU=0:00:01.3 REAL=0:00:02.0)
*** Finished SKP initialization (cpu=0:00:02.5, real=0:00:02.0)***
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.08 MB )
SKP will use view:
  default_setup_view
Iteration  7: Total net bbox = 3.748e+04 (2.68e+04 1.07e+04)
              Est.  stn bbox = 4.100e+04 (2.89e+04 1.21e+04)
              cpu = 0:00:05.8 real = 0:00:05.0 mem = 3220.4M
Iteration  8: Total net bbox = 1.804e+05 (1.26e+05 5.40e+04)
              Est.  stn bbox = 1.926e+05 (1.34e+05 5.86e+04)
              cpu = 0:00:10.3 real = 0:00:10.0 mem = 3214.4M
Iteration  9: Total net bbox = 1.810e+05 (1.26e+05 5.47e+04)
              Est.  stn bbox = 1.932e+05 (1.34e+05 5.93e+04)
              cpu = 0:00:12.8 real = 0:00:13.0 mem = 3243.4M
Iteration 10: Total net bbox = 1.828e+05 (1.27e+05 5.57e+04)
              Est.  stn bbox = 1.950e+05 (1.35e+05 6.03e+04)
              cpu = 0:00:08.6 real = 0:00:09.0 mem = 3268.6M
Iteration 11: Total net bbox = 1.817e+05 (1.26e+05 5.55e+04)
              Est.  stn bbox = 1.938e+05 (1.34e+05 6.00e+04)
              cpu = 0:00:02.7 real = 0:00:03.0 mem = 3245.6M
Move report: Timing Driven Placement moves 8000 insts, mean move: 5.64 um, max move: 118.12 um 
	Max move on inst (FE_OFC1259_DP_OP_680J1_122_2455_n753): (31.61, 61.20) --> (131.44, 42.91)

Finished Incremental Placement (cpu=0:00:43.5, real=0:00:44.0, mem=3229.6M)
*** Starting refinePlace (0:04:20 mem=3229.6M) ***
Total net bbox length = 1.829e+05 (1.272e+05 5.572e+04) (ext = 1.402e+04)
Move report: Detail placement moves 8000 insts, mean move: 0.23 um, max move: 26.76 um 
	Max move on inst (U3257): (27.75, 54.72) --> (54.50, 54.72)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3201.7MB
Summary Report:
Instances move: 8000 (out of 8000 movable)
Instances flipped: 0
Mean displacement: 0.23 um
Max displacement: 26.76 um (Instance: U3257) (27.7488, 54.7157) -> (54.504, 54.72)
	Length: 9 sites, height: 1 rows, site name: coreSite, cell type: XNOR2xp5_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 3201.7MB
*** Finished refinePlace (0:04:20 mem=3201.7M) ***
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7752
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 31
[NR-eGR] Read 10503 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10502
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10502 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.38% H + 0.04% V. EstWL: 1.850677e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1882( 5.59%)        96( 0.29%)   ( 5.87%) 
[NR-eGR]      M3 ( 3)        12( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1894( 2.80%)        96( 0.14%)   ( 2.94%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.84% H + 0.04% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 3.08 MB )
Early Global Route congestion estimation runtime: 0.41 seconds, mem = 3186.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.33, normalized total congestion hotspot area = 17.33 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19146 
[NR-eGR]  M2   (2H)        126808  45094 
[NR-eGR]  M3   (3V)         64152      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       190960  64240 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 178915um
[NR-eGR] Total length: 190960um, number of vias: 64240
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.20 seconds, mem = 3186.4M

*** Finished incrementalPlace (cpu=0:00:45.0, real=0:00:46.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:45.0/0:00:45.5 (1.0), totSession cpu/real = 0:04:21.1/0:05:00.9 (0.9), mem = 3186.4M
    Congestion Repair done. (took cpu=0:00:45.0 real=0:00:45.5)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:45.2 real=0:00:45.8)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 3186.449M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
  Skew group summary after clustering cong repair call:
    skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
  CongRepair After Initial Clustering done. (took cpu=0:00:45.3 real=0:00:45.8)
  Stage::Clustering done. (took cpu=0:00:45.7 real=0:00:46.2)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 11 succeeded with high effort: 11 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths': none
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:45.7 real=0:00:46.2)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew': none
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering': none
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.0ps
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up': none
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        
        Virtual Delay Histogram:
        
        ------------
        Histogram
        ------------
        {8 <= 0.0ps}
        ------------
        
        Virtual delay statistics:
        
        ------------------------------------------------
        Mean    Min    Max    Std. Dev    Count    Total
        ------------------------------------------------
        0.0     0.0    0.0      0.0       8.000     0.0
        ------------------------------------------------
        
        Biggest Virtual delays:
        
        ---------------------------------------
        Virtual    Clock Tree    Pin    Pre-CTS
        Delay                           net
        ---------------------------------------
          (empty table)
        ---------------------------------------
        
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step': none
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments: none
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew': none
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
  Primary reporting skew groups before polishing:
    skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
  Skew group summary before polishing:
    skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/common: insertion delay [min=26.2, max=26.4], skew [0.2 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Improving clock skew':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=2.298fF fall=2.302fF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.201fF, total=7.201fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=295.632um, total=295.632um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=100.0ps count=1 avg=73.5ps sd=0.0ps min=73.5ps max=73.5ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/common: insertion delay [min=26.2, max=26.4, avg=26.3, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {26.2, 26.4} (wid=26.4 ws=0.2) (gid=0.0 gs=0.0)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.358fF, total=7.358fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=300.740um, total=300.740um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=100.0ps count=1 avg=75.1ps sd=0.0ps min=75.1ps max=75.1ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/common: insertion delay [min=26.7, max=26.9, avg=26.8, sd=0.1, skn=-1.115, kur=0.273], skew [0.2 vs 28.5], 100% {26.7, 26.9} (wid=26.9 ws=0.2) (gid=0.0 gs=0.0)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/common: insertion delay [min=26.7, max=26.9, avg=26.8, sd=0.1, skn=-1.115, kur=0.273], skew [0.2 vs 28.5], 100% {26.7, 26.9} (wid=26.9 ws=0.2) (gid=0.0 gs=0.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.0 real=0:00:00.0)
  Total capacitance is (rise=9.656fF fall=9.660fF), of which (rise=7.358fF fall=7.358fF) is wire, and (rise=2.298fF fall=2.302fF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.
*** Starting refinePlace (0:04:21 mem=3159.6M) ***
Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3143.6MB
Summary Report:
Instances move: 0 (out of 8000 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3143.6MB
*** Finished refinePlace (0:04:21 mem=3143.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.00 MB )
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.00 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute 1 out of 10503 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
**WARN: (IMPPSP-1102):	Preferred routing layer range (3:4) is not routable in routing layer range (2:3) for net clk
eGR will use (2:3) as preferred routing layer range
[NR-eGR] Read 180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7752
[NR-eGR] #PG Blockages       : 180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10503 nets ( ignored 10502 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 296um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0     7 
[NR-eGR]  M2   (2H)           190    13 
[NR-eGR]  M3   (3V)           106     0 
[NR-eGR]  M4   (4H)             0     0 
[NR-eGR]  M5   (5V)             0     0 
[NR-eGR]  M6   (6H)             0     0 
[NR-eGR]  M7   (7V)             0     0 
[NR-eGR]  M8   (8H)             0     0 
[NR-eGR]  M9   (9V)             0     0 
[NR-eGR]  Pad  (10H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          296    20 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 290um
[NR-eGR] Total length: 296um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 296um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19146 
[NR-eGR]  M2   (2H)        126807  45091 
[NR-eGR]  M3   (3V)         64148      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       190955  64237 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 178915um
[NR-eGR] Total length: 190955um, number of vias: 64237
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3152.105M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
        Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
        Skew group summary eGRPC initial state:
          skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs': none
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/common: insertion delay [min=25.3, max=25.5], skew [0.2 vs 28.5]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.142fF, total=7.142fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=295.808um, total=295.808um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
        Skew group summary before routing clock trees:
          skew_group clk/common: insertion delay [min=25.3, max=25.5, avg=25.4, sd=0.1, skn=-0.764, kur=-1.687], skew [0.2 vs 28.5], 100% {25.3, 25.5} (wid=25.5 ws=0.2) (gid=0.0 gs=0.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:04:22 mem=3152.3M) ***
Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3144.3MB
Summary Report:
Instances move: 0 (out of 8000 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.789e+05 (1.231e+05 5.583e+04) (ext = 1.401e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3144.3MB
*** Finished refinePlace (0:04:22 mem=3144.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 7).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 1 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[PSP]    Started Early Global Route ( Curr Mem: 3.00 MB )
[PSP]    Started Early Global Route kernel ( Curr Mem: 3.00 MB )
**WARN: (EMS-27):	Message (IMPPSP-1321) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
[NR-eGR] Early global route reroute 1 out of 10503 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
**WARN: (IMPPSP-1102):	Preferred routing layer range (3:4) is not routable in routing layer range (2:3) for net clk
eGR will use (2:3) as preferred routing layer range
[NR-eGR] Read 180 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7752
[NR-eGR] #PG Blockages       : 180
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 10503 nets ( ignored 10502 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Rule name:   Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.948400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 296um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]              Length (um)  Vias 
[NR-eGR] -------------------------------
[NR-eGR]  M1   (1V)             0     7 
[NR-eGR]  M2   (2H)           190    13 
[NR-eGR]  M3   (3V)           106     0 
[NR-eGR]  M4   (4H)             0     0 
[NR-eGR]  M5   (5V)             0     0 
[NR-eGR]  M6   (6H)             0     0 
[NR-eGR]  M7   (7V)             0     0 
[NR-eGR]  M8   (8H)             0     0 
[NR-eGR]  M9   (9V)             0     0 
[NR-eGR]  Pad  (10H)            0     0 
[NR-eGR] -------------------------------
[NR-eGR]       Total          296    20 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 290um
[NR-eGR] Total length: 296um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 296um, number of vias: 20
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19146 
[NR-eGR]  M2   (2H)        126807  45091 
[NR-eGR]  M3   (3V)         64148      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       190955  64237 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 178915um
[NR-eGR] Total length: 190955um, number of vias: 64237
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.13 sec, Curr Mem: 3.01 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
-route_with_timing_driven false
-route_with_via_in_pin false
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=11/26 10:16:41, mem=2666.7M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 26 10:16:41 2024
#
#NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0|    7|
#  M2 ( 2H)     |        190|   13|
#  M3 ( 3V)     |        106|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |        296|   20|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 291 um.
#Start routing data preparation on Tue Nov 26 10:16:41 2024
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2675.93 (MB), peak = 2816.58 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2685.15 (MB), peak = 2816.58 (MB)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2            7457 ( 71.0%)
#          3            1473 ( 14.0%)
#          4             766 (  7.3%)
#          5             329 (  3.1%)
#          6             303 (  2.9%)
#          7              48 (  0.5%)
#          8              60 (  0.6%)
#          9              19 (  0.2%)
#  10  -  19              48 (  0.5%)
#     >=2000               0 (  0.0%)
#
#Total: 10505 nets, 10503 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 0.0%)
#  Clock                                1
#  Extra space                          1
#  Prefer layer range                   1
#
#Nets in 1 layer range:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#              3 M3            ------           1 (  0.0%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.15 (MB)
#Total memory = 2688.20 (MB)
#Peak memory = 2816.58 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.8 GB
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0|    7|
#  M2 ( 2H)     |        190|   11|
#  M3 ( 3V)     |        106|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |        296|   18|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 291 um.
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 17.71 (MB)
#Total memory = 2686.56 (MB)
#Peak memory = 2816.58 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2693.98 (MB), peak = 2816.58 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+-----+
#  Layer        | Length(um)| Vias|
#---------------+-----------+-----+
#  Active ( 0H) |          0|    0|
#  M1 ( 1V)     |          0|    7|
#  M2 ( 2H)     |        190|   12|
#  M3 ( 3V)     |        106|    0|
#  M4 ( 4H)     |          0|    0|
#  M5 ( 5V)     |          0|    0|
#  M6 ( 6H)     |          0|    0|
#  M7 ( 7V)     |          0|    0|
#  M8 ( 8H)     |          0|    0|
#  M9 ( 9V)     |          0|    0|
#  Pad (10H)    |          0|    0|
#---------------+-----------+-----+
#  Total        |        296|   19|
#---------------+-----------+-----+
#
# Total half perimeter of net bounding box: 291 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.42 (MB)
#Total memory = 2693.98 (MB)
#Peak memory = 2816.58 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 7.42 (MB)
#Total memory = 2693.98 (MB)
#Peak memory = 2816.58 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 23.90 (MB)
#Total memory = 2691.11 (MB)
#Peak memory = 2816.58 (MB)
#Number of warnings = 7
#Total number of warnings = 27
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 26 10:16:41 2024
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:00|     00:00:00|         1.0|
#  Entire Command         | 00:00:00|     00:00:00|         0.9|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=11/26 10:16:41, total cpu=0:00:00.5, real=0:00:00.0, peak res=2689.6M, current mem=2689.6M)
        NanoRoute done. (took cpu=0:00:00.5 real=0:00:00.6)
      Clock detailed routing done.
#WARNING (NRIF-90) Option setNanoRouteMode -route_bottom_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 3.01 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.01 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7752
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 28
[NR-eGR] Read 10503 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10502
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10502 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.49% H + 0.04% V. EstWL: 1.850774e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1870( 5.55%)       111( 0.33%)   ( 5.88%) 
[NR-eGR]      M3 ( 3)        12( 0.04%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1882( 2.78%)       111( 0.16%)   ( 2.94%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.85% H + 0.04% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19146 
[NR-eGR]  M2   (2H)        126823  45076 
[NR-eGR]  M3   (3V)         64115      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       190938  64222 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 178915um
[NR-eGR] Total length: 190938um, number of vias: 64222
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.50 sec, Real: 0.52 sec, Curr Mem: 3.02 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.50 sec, Real: 0.52 sec, Curr Mem: 3.01 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.3 real=0:00:01.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dist_sort' of instances=8875 and nets=10505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3155.457M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
  Skew group summary after routing clock trees:
    skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
  CCOpt::Phase::Routing done. (took cpu=0:00:01.4 real=0:00:01.5)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/common: insertion delay [min=25.3, max=25.6], skew [0.3 vs 28.5]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10504 (unrouted=2, trialRouted=10502, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
  Skew group summary after post-conditioning:
    skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.0 real=0:00:00.1)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular               7
  Enable Latch          0
  Load Capacitance      0
  Antenna Diode         0
  Node Sink             0
  Total                 7
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk        0.000
  Leaf       296.064
  Total      296.064
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     2.302    7.133    9.435
  Total    2.302    7.133    9.435
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  2.302     0.329       0.000      0.329    0.329
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min     Max     Distribution                                                          Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        100.0       1       74.0         0.0       74.0    74.0    {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delayCorner_slow:setup.late    clk/common     25.3      25.6     0.3        28.5           0.3             0.3             25.5         0.1       -0.798      -1.280     100% {25.3, 25.6}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                    Skew Group    Min ID    Max ID    Skew    Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  delayCorner_slow:setup.late    clk/common     25.3      25.6     0.3        28.5           0.3             0.3             25.5         0.1       -0.798      -1.280     100% {25.3, 25.6}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2724.42)
Total number of fetched objects 10503
Total number of fetched objects 10503
End delay calculation. (MEM=2740.61 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2740.61 CPU=0:00:00.4 REAL=0:00:00.0)
	Clock: clk, View: default_hold_view, Ideal Latency: 0, Propagated Latency: 28.9571
	 Executing: set_clock_latency -source -early -max -rise -28.9571 [get_pins clk]
	Clock: clk, View: default_hold_view, Ideal Latency: 0, Propagated Latency: 28.9571
	 Executing: set_clock_latency -source -late -max -rise -28.9571 [get_pins clk]
	Clock: clk, View: default_hold_view, Ideal Latency: 0, Propagated Latency: 27.2428
	 Executing: set_clock_latency -source -early -max -fall -27.2428 [get_pins clk]
	Clock: clk, View: default_hold_view, Ideal Latency: 0, Propagated Latency: 27.2428
	 Executing: set_clock_latency -source -late -max -fall -27.2428 [get_pins clk]
	Clock: clk, View: default_setup_view, Ideal Latency: 0, Propagated Latency: 30.8429
	 Executing: set_clock_latency -source -early -max -rise -30.8429 [get_pins clk]
	Clock: clk, View: default_setup_view, Ideal Latency: 0, Propagated Latency: 30.8429
	 Executing: set_clock_latency -source -late -max -rise -30.8429 [get_pins clk]
	Clock: clk, View: default_setup_view, Ideal Latency: 0, Propagated Latency: 29.0571
	 Executing: set_clock_latency -source -early -max -fall -29.0571 [get_pins clk]
	Clock: clk, View: default_setup_view, Ideal Latency: 0, Propagated Latency: 29.0571
	 Executing: set_clock_latency -source -late -max -fall -29.0571 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
  sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
  wire capacitance : top=0.000fF, trunk=0.000fF, leaf=7.133fF, total=7.133fF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=100.0ps count=1 avg=74.0ps sd=0.0ps min=74.0ps max=74.0ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
Primary reporting skew groups after update timingGraph:
  skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
Skew group summary after update timingGraph:
  skew_group clk/common: insertion delay [min=25.3, max=25.6, avg=25.5, sd=0.1, skn=-0.798, kur=-1.280], skew [0.3 vs 28.5], 100% {25.3, 25.6} (wid=25.6 ws=0.3) (gid=0.0 gs=0.0)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.4 real=0:00:01.4)
Runtime done. (took cpu=0:00:52.0 real=0:00:52.9)
Runtime Summary
===============
Clock Runtime:   (5%) Core CTS           2.89 (Init 2.19, Construction 0.20, Implementation 0.09, eGRPC 0.08, PostConditioning 0.05, Other 0.29)
Clock Runtime:   (3%) CTS services       1.82 (RefinePlace 0.62, EarlyGlobalClock 0.44, NanoRoute 0.59, ExtractRC 0.17, TimingAnalysis 0.00)
Clock Runtime:  (91%) Other CTS         48.12 (Init 0.65, CongRepair/EGR-DP 46.04, TimingUpdate 1.42, Other 0.00)
Clock Runtime: (100%) Total             52.83

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:51.3/0:00:52.1 (1.0), totSession cpu/real = 0:04:24.7/0:05:04.8 (0.9), mem = 3144.9M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2681.4M, totSessionCpu=0:04:25 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:24.8/0:05:04.9 (0.9), mem = 3141.9M
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:13, mem = 2704.1M, totSessionCpu=0:04:25 **
#optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3162.9M)
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2743.29)
Total number of fetched objects 10503
End delay calculation. (MEM=2766.16 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2766.16 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:04:28 mem=3243.5M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.082  |
|           TNS (ns):| -0.207  |
|    Violating Paths:|    3    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.055%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:04, real = 0:00:16, mem = 2750.9M, totSessionCpu=0:04:28 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.6/0:00:16.7 (0.2), totSession cpu/real = 0:04:28.4/0:05:21.6 (0.8), mem = 3197.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
OPTC: view 50.0:115.0 [ 0.0500 ]
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.0/0:05:22.1 (0.8), mem = 3197.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          1 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:04:29.0/0:05:22.2 (0.8), mem = 3197.6M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.1/0:05:22.3 (0.8), mem = 3197.6M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:04:29.6/0:05:22.8 (0.8), mem = 3212.8M
*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
*** Starting optimizing excluded clock nets MEM= 3212.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3212.8M) ***
*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
*** Starting optimizing excluded clock nets MEM= 3212.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3212.8M) ***
*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:29.7/0:05:22.9 (0.8), mem = 3212.8M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:29.8/0:05:23.0 (0.8), mem = 3212.8M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:04:30.2/0:05:23.4 (0.8), mem = 3213.0M
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:30.3/0:05:23.5 (0.8), mem = 3213.0M
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack -0.082  TNS Slack -0.207 
+--------+--------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+--------+---------+------------+--------+------------------+---------+---------------------+
|  -0.082|  -0.207|   36.05%|   0:00:00.0| 3271.1M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.068|  -0.166|   36.20%|   0:00:04.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.064|  -0.154|   36.27%|   0:00:01.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.064|  -0.154|   36.27%|   0:00:00.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.049|  -0.108|   36.43%|   0:00:01.0| 3313.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.041|  -0.084|   36.51%|   0:00:03.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.037|  -0.074|   36.53%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.037|  -0.074|   36.53%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.038|  -0.075|   36.59%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.037|  -0.069|   36.62%|   0:00:02.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.037|  -0.069|   36.65%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.037|  -0.069|   36.65%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.037|  -0.073|   36.68%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.035|  -0.068|   36.70%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.033|  -0.061|   36.72%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.033|  -0.061|   36.72%|   0:00:01.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.031|  -0.053|   36.76%|   0:00:00.0| 3314.8M|default_setup_view|  default| addr_2nd_reg_0_/D   |
+--------+--------+---------+------------+--------+------------------+---------+---------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=3314.8M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:15.0 real=0:00:15.0 mem=3314.8M) ***
** GigaOpt Global Opt End WNS Slack -0.031  TNS Slack -0.053 
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:15.7/0:00:15.9 (1.0), totSession cpu/real = 0:04:46.1/0:05:39.4 (0.8), mem = 3226.8M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.031
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:46.3/0:05:39.6 (0.8), mem = 3285.0M
Reclaim Optimization WNS Slack -0.031  TNS Slack -0.053 Density 36.76
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   36.76%|        -|  -0.031|  -0.053|   0:00:00.0| 3287.0M|
|   36.75%|       13|  -0.031|  -0.053|   0:00:00.0| 3310.6M|
|   36.75%|        1|  -0.031|  -0.053|   0:00:01.0| 3310.6M|
|   36.75%|        0|  -0.031|  -0.053|   0:00:00.0| 3310.6M|
|   36.72%|       12|  -0.031|  -0.053|   0:00:00.0| 3310.6M|
|   36.63%|      103|  -0.022|  -0.032|   0:00:04.0| 3310.6M|
|   36.63%|        7|  -0.022|  -0.032|   0:00:00.0| 3310.6M|
|   36.63%|        0|  -0.022|  -0.032|   0:00:00.0| 3310.6M|
|   36.63%|        0|  -0.022|  -0.032|   0:00:00.0| 3310.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.022  TNS Slack -0.032 Density 36.63

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.6) (real = 0:00:06.0) **
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.6/0:00:05.7 (1.0), totSession cpu/real = 0:04:51.9/0:05:45.3 (0.8), mem = 3310.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3228.56M, totSessionCpu=0:04:52).
Begin: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:52.2/0:05:45.6 (0.8), mem = 3228.6M
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.022 TNS Slack -0.032 Density 36.63
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.022|-0.032|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.022|-0.032|
+----------+------+------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS -22.3ps TNS -32.3ps; Real time 0:01:34
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  -0.022|   -0.022|  -0.032|   -0.032|   36.63%|   0:00:00.0| 3288.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.002|    0.002|   0.000|    0.000|   36.81%|   0:00:03.0| 3323.4M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.004|    0.004|   0.000|    0.000|   36.85%|   0:00:00.0| 3323.4M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.004|    0.004|   0.000|    0.000|   36.87%|   0:00:00.0| 3323.4M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.006|    0.006|   0.000|    0.000|   36.87%|   0:00:00.0| 3323.4M|                NA|       NA| NA                  |
|   0.006|    0.006|   0.000|    0.000|   36.87%|   0:00:00.0| 3323.4M|default_setup_view|       NA| NA                  |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:03.9 real=0:00:03.0 mem=3323.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:03.0 mem=3323.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS 6.4ps TNS 0.0ps; Real time 0:01:38
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.87
*** Starting refinePlace (0:04:57 mem=3323.4M) ***
Total net bbox length = 1.802e+05 (1.236e+05 5.658e+04) (ext = 1.437e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 22.801%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3323.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 894 insts, mean move: 0.49 um, max move: 3.02 um 
	Max move on inst (U4992): (190.37, 56.88) --> (188.42, 55.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3308.8MB
Summary Report:
Instances move: 894 (out of 8132 movable)
Instances flipped: 0
Mean displacement: 0.49 um
Max displacement: 3.02 um (Instance: U4992) (190.368, 56.88) -> (188.424, 55.8)
	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: A2O1A1Ixp33_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.804e+05 (1.237e+05 5.666e+04) (ext = 1.439e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3308.8MB
*** Finished refinePlace (0:04:58 mem=3308.8M) ***
*** maximum move = 3.02 um ***
*** Finished re-routing un-routed nets (3308.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3308.8M) ***
** GigaOpt Optimizer WNS Slack 0.006 TNS Slack 0.000 Density 36.87
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.006|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.006|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:05.0 real=0:00:05.0 mem=3308.8M) ***

*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:04:57.8/0:05:51.2 (0.8), mem = 3222.8M
End: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:58.0/0:05:51.4 (0.8), mem = 3279.0M
Reclaim Optimization WNS Slack 0.006  TNS Slack 0.000 Density 36.87
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   36.87%|        -|   0.006|   0.000|   0:00:00.0| 3283.0M|
|   36.86%|        4|   0.006|   0.000|   0:00:00.0| 3306.6M|
|   36.86%|        0|   0.006|   0.000|   0:00:00.0| 3306.6M|
|   36.75%|       39|   0.007|   0.000|   0:00:01.0| 3306.6M|
|   36.31%|      439|   0.009|   0.000|   0:00:05.0| 3306.6M|
|   36.28%|       38|   0.009|   0.000|   0:00:02.0| 3306.6M|
|   36.27%|        5|   0.009|   0.000|   0:00:00.0| 3306.6M|
|   36.27%|        0|   0.009|   0.000|   0:00:00.0| 3306.6M|
|   36.27%|        0|   0.009|   0.000|   0:00:00.0| 3306.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.009  TNS Slack 0.000 Density 36.27

Number of times islegalLocAvaiable called = 851 skipped = 0, called in commitmove = 482, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:09.0) (real = 0:00:09.0) **
*** Starting refinePlace (0:05:07 mem=3322.6M) ***
Total net bbox length = 1.800e+05 (1.236e+05 5.640e+04) (ext = 1.438e+04)
Move report: Detail placement moves 1 insts, mean move: 0.65 um, max move: 0.65 um 
	Max move on inst (FE_RC_380_0): (111.74, 36.36) --> (111.10, 36.36)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3306.6MB
Summary Report:
Instances move: 1 (out of 8085 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 0.65 um (Instance: FE_RC_380_0) (111.744, 36.36) -> (111.096, 36.36)
	Length: 9 sites, height: 1 rows, site name: coreSite, cell type: XOR2xp5_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.800e+05 (1.236e+05 5.640e+04) (ext = 1.438e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3306.6MB
*** Finished refinePlace (0:05:07 mem=3306.6M) ***
*** maximum move = 0.65 um ***
*** Finished re-routing un-routed nets (3306.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3306.6M) ***
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:05:07.3/0:06:00.8 (0.9), mem = 3306.6M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=3224.59M, totSessionCpu=0:05:07).
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:07.5/0:06:00.9 (0.9), mem = 3224.6M
Starting local wire reclaim
*** Starting refinePlace (0:05:07 mem=3224.6M) ***
**WARN: (IMPSP-12502):	Slack driven placement is disabled because either timing libraries or timing constraint files are not provided.
**WARN: AAE based timing driven is off.
Call icdpEval cleanup ...
Move report: Detail placement moves 4471 insts, mean move: 3.18 um, max move: 21.60 um 
	Max move on inst (FE_OFC2188_DP_OP_683J1_125_2455_n1195): (62.50, 110.88) --> (83.02, 109.80)
	Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 3220.3MB
Summary Report:
Instances move: 4471 (out of 8085 movable)
Instances flipped: 1
Mean displacement: 3.18 um
Max displacement: 21.60 um (Instance: FE_OFC2188_DP_OP_683J1_125_2455_n1195) (62.496, 110.88) -> (83.016, 109.8)
	Length: 3 sites, height: 1 rows, site name: coreSite, cell type: INVx1_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:07.7 REAL: 0:00:07.0 MEM: 3220.3MB
*** Finished refinePlace (0:05:15 mem=3220.3M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:07.7/0:00:07.8 (1.0), totSession cpu/real = 0:05:15.2/0:06:08.7 (0.9), mem = 3214.3M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2774.88)
Total number of fetched objects 10584
End delay calculation. (MEM=2788.38 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2788.38 CPU=0:00:01.3 REAL=0:00:01.0)
eGR doReRoute: optGuide
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7736
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 28
[NR-eGR] Read 10584 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10583
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10583 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.19% H + 0.03% V. EstWL: 1.784840e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1770( 5.26%)        94( 0.28%)   ( 5.54%) 
[NR-eGR]      M3 ( 3)         8( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1778( 2.63%)        94( 0.14%)   ( 2.76%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.51% H + 0.02% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19335 
[NR-eGR]  M2   (2H)        123270  43183 
[NR-eGR]  M3   (3V)         60160      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       183430  62518 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 173411um
[NR-eGR] Total length: 183430um, number of vias: 62518
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 3.08 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.54 sec, Real: 0.56 sec, Curr Mem: 3.07 MB )
Extraction called for design 'dist_sort' of instances=8960 and nets=10586 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3196.676M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         19.11 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 19.11 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    91.44   151.92   100.08   160.56 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    39.60     9.36    48.24    18.00 |        0.44   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:18.3/0:06:11.9 (0.9), mem = 3196.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          1 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:05:18.3/0:06:11.9 (0.9), mem = 3196.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2768.35)
Total number of fetched objects 10584
End delay calculation. (MEM=2788.78 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2788.78 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:20 mem=3259.0M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:20.4/0:06:14.0 (0.9), mem = 3259.0M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 36.27%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.01|    -0.01|       0|       0|       0| 36.27%| 0:00:00.0|  3294.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3294.1M) ***

*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:05:20.9/0:06:14.5 (0.9), mem = 3214.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.007 (bump = 0.006)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -0.001 -> -0.008
Begin: GigaOpt TNS non-legal recovery
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:21.1/0:06:14.7 (0.9), mem = 3214.1M
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.008 TNS Slack -0.008 Density 36.27
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.008|-0.008|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.008|-0.008|
+----------+------+------+

CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS -7.9ps TNS -7.9ps; Real time 0:02:03
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  -0.008|   -0.008|  -0.008|   -0.008|   36.27%|   0:00:00.0| 3272.2M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.000|    0.001|   0.000|    0.000|   36.35%|   0:00:00.0| 3310.9M|default_setup_view|       NA| NA                  |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3310.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:00.0 mem=3310.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.001|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS - TNS 0.0ps; HEPG WNS - TNS 0.0ps; all paths WNS 1.4ps TNS 0.0ps; Real time 0:02:03
*** Starting refinePlace (0:05:22 mem=3326.9M) ***
Total net bbox length = 1.735e+05 (1.203e+05 5.326e+04) (ext = 1.432e+04)

Starting Small incrNP...
Density distribution unevenness ratio = 21.305%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3326.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 47 insts, mean move: 0.81 um, max move: 1.73 um 
	Max move on inst (FE_RC_389_0): (39.82, 8.28) --> (40.46, 7.20)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3310.9MB
Summary Report:
Instances move: 47 (out of 8117 movable)
Instances flipped: 0
Mean displacement: 0.81 um
Max displacement: 1.73 um (Instance: FE_RC_389_0) (39.816, 8.28) -> (40.464, 7.2)
	Length: 4 sites, height: 1 rows, site name: coreSite, cell type: NAND2xp5_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.736e+05 (1.203e+05 5.328e+04) (ext = 1.432e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3310.9MB
*** Finished refinePlace (0:05:22 mem=3310.9M) ***
*** maximum move = 1.73 um ***
*** Finished re-routing un-routed nets (3310.9M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=3310.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 36.35
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.001|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+


*** Finish post-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=3310.9M) ***

*** TnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:05:22.5/0:06:16.2 (0.9), mem = 3224.9M
End: GigaOpt TNS non-legal recovery
Register exp ratio and priority group on 0 nets on 10613 nets : 

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dist_sort' of instances=8992 and nets=10615 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3201.535M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2772.29)
Total number of fetched objects 10613
End delay calculation. (MEM=2793.98 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2793.98 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:25 mem=3261.8M)
OPTC: user 20.0
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7724
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 28
[NR-eGR] Read 10613 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10612
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10612 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.35% H + 0.03% V. EstWL: 1.786514e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1784( 5.30%)        97( 0.29%)   ( 5.59%) 
[NR-eGR]      M3 ( 3)        10( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1794( 2.65%)        97( 0.14%)   ( 2.79%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.56% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.10 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.36 sec, Real: 0.38 sec, Curr Mem: 3.09 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         24.89 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 24.89 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   104.40   126.00   113.04   134.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   130.32   134.64   138.96   143.28 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         24.89 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 24.89 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |   104.40   126.00   113.04   134.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |   130.32   134.64   138.96   143.28 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./cts/
**optDesign ... cpu = 0:01:01, real = 0:01:14, mem = 2777.6M, totSessionCpu=0:05:25 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |   N/A   |  0.001  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.347%
Routing Overflow: 5.56% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   -0.082 |           |       -0 |       36.05 |            |              | 0:00:02  |        3198 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        3198 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3213 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3213 |      |     |
| global_opt              |           |   -0.031 |           |       -0 |       36.76 |            |              | 0:00:16  |        3227 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |       36.63 |            |              | 0:00:06  |        3229 |      |     |
| wns_fixing              |     0.000 |    0.006 |         0 |        0 |       36.87 |            |              | 0:00:06  |        3323 |      |     |
| area_reclaiming_2       |     0.000 |    0.009 |         0 |        0 |       36.27 |            |              | 0:00:10  |        3225 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:08  |        3214 |      |     |
| global_route            |           |          |           |          |             |       1.78 |        19.11 | 0:00:01  |        3197 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3197 |      |     |
| drv_eco_fixing          |     0.000 |   -0.008 |         0 |       -0 |       36.27 |            |              | 0:00:00  |        3214 |    0 |   0 |
| tns_eco_fixing          |     0.000 |    0.001 |         0 |        0 |       36.35 |            |              | 0:00:02  |        3311 |      |     |
| final_summary           |           |    0.001 |           |        0 |       36.35 |       1.78 |        24.89 | 0:00:02  |        3214 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:01:01, real = 0:01:15, mem = 2778.2M, totSessionCpu=0:05:26 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 896.03MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for delayCorner_slow:setup.early...
Clock tree timing engine global stage delay update for delayCorner_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_fast:hold.early...
Clock tree timing engine global stage delay update for delayCorner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_fast:hold.late...
Clock tree timing engine global stage delay update for delayCorner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         115.51            148          0.000 ns          0.001 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          6  The process node is not set. Use the com...
WARNING   IMPSP-12502          1  Slack driven placement is disabled becau...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-5067    13509  Top layer net attribute %s for net %s is...
WARNING   IMPPSP-1102          3  Preferred routing layer range (%d:%d) is...
WARNING   IMPPSP-1321         36  Removed %d out of boundary tracks from l...
*** Message Summary: 13558 warning(s), 0 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:01:55.0/0:02:19.7 (0.8), totSession cpu/real = 0:05:26.6/0:06:30.5 (0.8), mem = 3262.4M
Ending "clock_opt_design" (total cpu=0:01:55, real=0:02:19, peak res=2816.6M, current mem=2747.3M)
<CMD> optDesign -postCTS -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2747.3M, totSessionCpu=0:05:27 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:05:26.6/0:06:30.5 (0.8), mem = 3190.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:26.6/0:06:30.5 (0.8), mem = 3190.4M
**INFO: User settings:
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -place_global_timing_effort                       high
setAnalysisMode -analysisType                                  single
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setRouteMode -earlyGlobalMaxRouteLayer                         3

Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:14, mem = 2752.7M, totSessionCpu=0:05:27 **
**INFO: DRVs not fixed with -incr option
#optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3190.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.001  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.347%
Routing Overflow: 5.56% H and 0.03% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:15, mem = 2753.1M, totSessionCpu=0:05:28 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.8/0:00:14.8 (0.1), totSession cpu/real = 0:05:28.4/0:06:45.4 (0.8), mem = 3196.6M
The useful skew maximum allowed delay is: 0.3
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:28.9/0:06:45.9 (0.8), mem = 3250.7M
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
Reclaim Optimization WNS Slack 0.001  TNS Slack 0.000 Density 36.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   36.35%|        -|   0.001|   0.000|   0:00:00.0| 3306.3M|
|   36.34%|        4|   0.001|   0.000|   0:00:01.0| 3316.3M|
|   36.34%|        0|   0.001|   0.000|   0:00:00.0| 3316.3M|
|   36.34%|        0|   0.001|   0.000|   0:00:00.0| 3316.3M|
|   36.31%|       12|   0.001|   0.000|   0:00:00.0| 3316.3M|
|   36.28%|       34|   0.003|   0.000|   0:00:02.0| 3316.3M|
|   36.28%|        2|   0.003|   0.000|   0:00:00.0| 3316.3M|
|   36.28%|        0|   0.003|   0.000|   0:00:00.0| 3316.3M|
|   36.28%|        0|   0.003|   0.000|   0:00:00.0| 3316.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.003  TNS Slack 0.000 Density 36.28

Number of times islegalLocAvaiable called = 137 skipped = 0, called in commitmove = 36, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.5) (real = 0:00:03.0) **
*** Starting refinePlace (0:05:32 mem=3328.3M) ***
Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
Move report: Detail placement moves 3 insts, mean move: 0.65 um, max move: 0.65 um 
	Max move on inst (FE_RC_418_0): (39.82, 8.28) --> (39.17, 8.28)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3312.3MB
Summary Report:
Instances move: 3 (out of 8100 movable)
Instances flipped: 0
Mean displacement: 0.65 um
Max displacement: 0.65 um (Instance: FE_RC_418_0) (39.816, 8.28) -> (39.168, 8.28)
	Length: 9 sites, height: 1 rows, site name: coreSite, cell type: XOR2xp5_ASAP7_75t_R
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 1.734e+05 (1.202e+05 5.320e+04) (ext = 1.432e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3312.3MB
*** Finished refinePlace (0:05:33 mem=3312.3M) ***
*** maximum move = 0.65 um ***
*** Finished re-routing un-routed nets (3312.3M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3312.3M) ***
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:05:32.7/0:06:49.7 (0.8), mem = 3312.3M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=3229.29M, totSessionCpu=0:05:33).
eGR doReRoute: optGuide
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7724
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 28
[NR-eGR] Read 10596 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]              Length (um)   Vias 
[NR-eGR] --------------------------------
[NR-eGR]  M1   (1V)             0  19391 
[NR-eGR]  M2   (2H)        123310  43221 
[NR-eGR]  M3   (3V)         60196      0 
[NR-eGR]  M4   (4H)             0      0 
[NR-eGR]  M5   (5V)             0      0 
[NR-eGR]  M6   (6H)             0      0 
[NR-eGR]  M7   (7V)             0      0 
[NR-eGR]  M8   (8H)             0      0 
[NR-eGR]  M9   (9V)             0      0 
[NR-eGR]  Pad  (10H)            0      0 
[NR-eGR] --------------------------------
[NR-eGR]       Total       183506  62612 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 173447um
[NR-eGR] Total length: 183506um, number of vias: 62612
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.60 sec, Curr Mem: 3.09 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.58 sec, Real: 0.60 sec, Curr Mem: 3.08 MB )
Extraction called for design 'dist_sort' of instances=8975 and nets=10598 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3210.355M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         25.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:33.7/0:06:50.7 (0.8), mem = 3210.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+-----------+------------+----------+
|   Layer   |    CLK     |   Rule   |
+-----------+------------+----------+
| M3 (z=3)  |          1 | default  |
+-----------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:05:33.7/0:06:50.8 (0.8), mem = 3210.4M
End: GigaOpt Route Type Constraints Refinement
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2777.74)
Total number of fetched objects 10596
End delay calculation. (MEM=2795.75 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2795.75 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:36 mem=3270.7M)
GigaOpt: Skipping postEco DRV optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:05:36 mem=3270.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 21.358%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3270.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3270.7MB
Summary Report:
Instances move: 0 (out of 8100 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3270.7MB
*** Finished refinePlace (0:05:36 mem=3270.7M) ***
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Register exp ratio and priority group on 0 nets on 10596 nets : 

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dist_sort' of instances=8975 and nets=10598 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design dist_sort.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3207.324M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2778.29)
Total number of fetched objects 10596
End delay calculation. (MEM=2797.09 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2797.09 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:05:38 mem=3269.6M)
OPTC: user 20.0
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7724
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 28
[NR-eGR] Read 10596 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3.11 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 3.10 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         25.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         25.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:12, real = 0:00:26, mem = 2784.5M, totSessionCpu=0:05:39 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot              | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                       | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary       |           |    0.001 |           |        0 |       36.35 |            |              | 0:00:01  |        3197 |    0 |   0 |
| area_reclaiming       |     0.000 |    0.003 |         0 |        0 |       36.28 |            |              | 0:00:04  |        3229 |      |     |
| global_route          |           |          |           |          |             |       1.78 |        25.33 | 0:00:00  |        3210 |      |     |
| route_type_refinement |           |          |           |          |             |            |              | 0:00:00  |        3210 |      |     |
| final_summary         |           |    0.003 |           |        0 |       36.28 |       1.78 |        25.33 | 0:00:02  |        3222 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:13, real = 0:00:27, mem = 2785.5M, totSessionCpu=0:05:39 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_incr_postcts
Info: final physical memory for 2 CRR processes is 901.46MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPPSP-1321          8  Removed %d out of boundary tracks from l...
*** Message Summary: 10 warning(s), 0 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:00:13.0/0:00:35.2 (0.4), totSession cpu/real = 0:05:39.6/0:07:05.7 (0.8), mem = 3222.1M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2752.1M, totSessionCpu=0:05:40 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:05:39.7/0:07:05.7 (0.8), mem = 3198.1M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:39.7/0:07:05.7 (0.8), mem = 3198.1M
**INFO: User settings:
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -place_global_timing_effort                       high
setAnalysisMode -analysisType                                  single
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setRouteMode -earlyGlobalMaxRouteLayer                         3

Need call spDPlaceInit before registerPrioInstLoc.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2757.1M, totSessionCpu=0:05:40 **
#optDebug: { P: 90 W: 0195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3198.1M)
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
Compute RC Scale Done ...
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:05:40.8/0:07:06.8 (0.8), mem = 3285.2M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:41 mem=3223.2M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:41.1/0:07:07.1 (0.8), mem = 3223.2M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2812.14)
Total number of fetched objects 10596
End delay calculation. (MEM=2825.94 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2825.94 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:44 mem=3261.3M)

Active hold views:
 default_hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:05:44 mem=3296.4M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:05:44 mem=3296.4M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.5 real=0:00:03.0 totSessionCpu=0:05:45 mem=3337.5M ***

*Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: default_setup_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 2838.7M, totSessionCpu=0:05:45 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:05:45.6/0:07:11.7 (0.8), mem = 3258.4M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:05:45.6/0:07:11.7 (0.8), mem = 3258.4M
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:05:45.8/0:07:12.0 (0.8), mem = 3318.5M

Active setup views:
 default_setup_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
[NR-eGR] Started Early Global Route ( Curr Mem: 3.16 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.16 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7724
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 28
[NR-eGR] Read 10596 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.17 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 3.16 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         25.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         25.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 2846.9M, totSessionCpu=0:05:47 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2826.12)
Total number of fetched objects 10596
End delay calculation. (MEM=2838.34 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2838.34 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:05:49 mem=3258.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.013  |   N/A   |  0.013  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 --------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                 | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary | 0.003 |   0 |       36.28 |            |              | 0:00:04  |        3258 |    0 |   0 |
| hold_fixing     |       |     |             |            |              | 0:00:01  |        3319 |      |     |
| final_summary   | 0.003 |   0 |       36.28 |       1.78 |        25.33 | 0:00:05  |        3255 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2828.4M, totSessionCpu=0:05:50 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
*** Message Summary: 4 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:00:10.7/0:00:11.5 (0.9), totSession cpu/real = 0:05:50.3/0:07:17.1 (0.8), mem = 3254.6M
<CMD> optDesign -postCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2798.9M, totSessionCpu=0:05:50 **
*** optDesign #3 [begin] () : totSession cpu/real = 0:05:50.4/0:07:17.1 (0.8), mem = 3236.6M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:05:50.4/0:07:17.1 (0.8), mem = 3236.6M
**INFO: User settings:
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { default_hold_view }
setOptMode -opt_view_pruning_setup_views_active_list           { default_setup_view }
setOptMode -opt_all_end_points                                 true
setOptMode -opt_view_pruning_hold_views_persistent_list        { default_hold_view}
setOptMode -opt_view_pruning_setup_views_persistent_list       { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { default_setup_view}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow       0
setOptMode -opt_consider_routing_congestion                    true
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                true
setOptMode -opt_hold_allow_setup_tns_degradation               false
setOptMode -opt_post_route_fix_si_transitions                  true
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_preserve_all_sequential                        false
setOptMode -opt_setup_target_slack                             0
setOptMode -opt_skew                                           false
setPlaceMode -place_global_cong_effort                         high
setPlaceMode -place_global_reorder_scan                        false
setPlaceMode -place_global_timing_effort                       high
setAnalysisMode -analysisType                                  single
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setRouteMode -earlyGlobalMaxRouteLayer                         3

**INFO: Enabling NR-eGR flow for DRV Fixing.
Need call spDPlaceInit before registerPrioInstLoc.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2806.4M, totSessionCpu=0:05:51 **
#optDebug: { P: 90 W: 1195 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3236.7M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.003  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   21    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2809.4M, totSessionCpu=0:05:52 **
*** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:05:52.1/0:07:18.9 (0.8), mem = 3242.8M
OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
OPTC: view 50.0:115.0 [ 0.0500 ]
*** ExcludedClockNetOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
*** Starting optimizing excluded clock nets MEM= 3242.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3242.8M) ***
*** ExcludedClockNetOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
*** ExcludedClockNetOpt #2 [begin] (optDesign #3) : totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
*** Starting optimizing excluded clock nets MEM= 3242.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3242.8M) ***
*** ExcludedClockNetOpt #2 [finish] (optDesign #3) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:52.5/0:07:19.4 (0.8), mem = 3242.8M
Info: Done creating the CCOpt slew target map.
OPTC: user 20.0
[NR-eGR] Started Early Global Route ( Curr Mem: 3.13 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.13 MB )
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has non-uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] M9 has single uniform track structure
[NR-eGR] Pad has single uniform track structure
[NR-eGR] Read 540 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 7724
[NR-eGR] #PG Blockages       : 540
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 28
[NR-eGR] Read 10596 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 10595
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10595 net(s) in layer range [2, 3]
[NR-eGR] Early Global Route overflow of layer group 1: 7.48% H + 0.03% V. EstWL: 1.785056e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)      1765( 5.24%)       114( 0.34%)   ( 5.58%) 
[NR-eGR]      M3 ( 3)         9( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total      1774( 2.62%)       114( 0.17%)   ( 2.79%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 5.55% H + 0.03% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 3.14 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.36 sec, Real: 0.37 sec, Curr Mem: 3.14 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         25.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          1.78 |         25.33 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 1.78, normalized total congestion hotspot area = 25.33 (area is in unit of 4 std-cell row bins)
[hotspot] top 5 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    48.24   100.08    56.88   108.72 |        1.33   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    95.76    18.00   104.40    26.64 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    91.44    30.96   100.08    39.60 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    65.52    61.20    74.16    69.84 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  5  |    87.12    69.84    95.76    78.48 |        0.89   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2817.5M, totSessionCpu=0:05:53 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS   | TNS | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | ALL (ns)    |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-------+-----+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         | 0.003 |   0 |       36.28 |            |              | 0:00:01  |        3243 |    0 |   0 |
| excluded_clk_net_fixing |       |     |             |            |              | 0:00:00  |        3243 |      |     |
| final_summary           | 0.003 |   0 |       36.28 |       1.78 |        25.33 | 0:00:01  |        3249 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2818.9M, totSessionCpu=0:05:54 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postcts
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
*** Message Summary: 4 warning(s), 0 error(s)

*** optDesign #3 [finish] () : cpu/real = 0:00:03.9/0:00:04.6 (0.8), totSession cpu/real = 0:05:54.3/0:07:21.8 (0.8), mem = 3248.7M
<CMD> report_ccopt_clock_trees -filename ./cts/clock_trees.rpt
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for delayCorner_slow:setup.early...
Clock tree timing engine global stage delay update for delayCorner_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_fast:hold.early...
Clock tree timing engine global stage delay update for delayCorner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_fast:hold.late...
Clock tree timing engine global stage delay update for delayCorner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> report_ccopt_skew_groups -filename ./cts/skew_groups.rpt
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for delayCorner_slow:setup.early...
Clock tree timing engine global stage delay update for delayCorner_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_fast:hold.early...
Clock tree timing engine global stage delay update for delayCorner_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for delayCorner_fast:hold.late...
Clock tree timing engine global stage delay update for delayCorner_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> timeDesign -postCTS -expandedViews -outDir ./cts/timing/
*** timeDesign #2 [begin] () : totSession cpu/real = 0:05:54.3/0:07:21.8 (0.8), mem = 3296.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3242.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |   N/A   |  0.003  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+
|default_setup_view  |  0.003  |   N/A   |  0.003  |
|                    |  0.000  |   N/A   |  0.000  |
|                    |    0    |   N/A   |    0    |
|                    |   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
Routing Overflow: 5.55% H and 0.03% V
------------------------------------------------------------------
Reported timing to dir ./cts/timing/
Total CPU time: 0.56 sec
Total Real time: 0.0 sec
Total Memory Usage: 3243.039062 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:00.6/0:00:00.8 (0.7), totSession cpu/real = 0:05:54.9/0:07:22.6 (0.8), mem = 3243.0M
<CMD> saveDesign dist_sort.clock.enc
#% Begin save design ... (date=11/26 10:19:01, mem=2813.1M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.clock.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.clock.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 10:19:01, mem=2813.1M)
% End Save ccopt configuration ... (date=11/26 10:19:02, total cpu=0:00:00.1, real=0:00:01.0, peak res=2813.6M, current mem=2813.6M)
% Begin Save netlist data ... (date=11/26 10:19:02, mem=2813.6M)
Writing Binary DB to dist_sort.clock.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2813.6M, current mem=2813.6M)
Saving symbol-table file ...
Saving congestion map file dist_sort.clock.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 10:19:02, mem=2813.6M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2813.7M, current mem=2813.7M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 10:19:02, mem=2817.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2817.3M, current mem=2817.3M)
Saving PG file dist_sort.clock.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:19:02 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3245.6M) ***
*info - save blackBox cells to lef file dist_sort.clock.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 10:19:02, mem=2817.3M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 10:19:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=2817.4M, current mem=2817.4M)
% Begin Save routing data ... (date=11/26 10:19:02, mem=2817.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=3245.6M) ***
% End Save routing data ... (date=11/26 10:19:03, total cpu=0:00:00.1, real=0:00:01.0, peak res=2817.6M, current mem=2817.6M)
Saving property file dist_sort.clock.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3248.6M) ***
#Saving pin access data to file dist_sort.clock.enc.dat.tmp/dist_sort.apa ...
#
Saving rc congestion map dist_sort.clock.enc.dat.tmp/dist_sort.congmap.gz ...
Saving preRoute extracted patterns in file 'dist_sort.clock.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.clock.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 10:19:03, mem=2819.1M)
% End Save power constraints data ... (date=11/26 10:19:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=2819.1M, current mem=2819.1M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.clock.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.2300.syn.sdc
#% End save design ... (date=11/26 10:19:03, total cpu=0:00:01.2, real=0:00:02.0, peak res=2820.5M, current mem=2820.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -drouteMinimizeLithoEffectOnLayer {t t t t t t t t t t}
<CMD> setNanoRouteMode -routeWithViaInPin true -routeDesignFixClockNets true -routeTopRoutingLayer 3
#WARNING (NRIF-91) Option setNanoRouteMode -route_top_routing_layer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> setNanoRouteMode -drouteEndIteration 20
<CMD> routeDesign
#% Begin routeDesign (date=11/26 10:19:03, mem=2820.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2820.55 (MB), peak = 2932.56 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                   20
setNanoRouteMode -route_detail_fix_antenna                     false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer  {t t t t t t t t t t}
setNanoRouteMode -route_route_side                             front
setNanoRouteMode -route_extract_third_party_compatible         false
setNanoRouteMode -route_global_exp_timing_driven_std_delay     4.3
setNanoRouteMode -route_bottom_routing_layer                   2
setNanoRouteMode -route_fix_clock_nets                         true
setNanoRouteMode -route_exp_design_mode_top_routing_layer      3
setNanoRouteMode -route_top_routing_layer                      3
setNanoRouteMode -route_with_si_driven                         false
setNanoRouteMode -route_with_timing_driven                     true
setNanoRouteMode -route_with_via_in_pin                        true
setDesignMode -topRoutingLayer                                 M3
setExtractRCMode -engine                                       preRoute
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setSIMode -separate_delta_delay_on_data                        true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3287.8M, init mem=3287.8M)
*info: Placed = 8975           (Fixed = 875)
*info: Unplaced = 0           
Placement Density:36.28%(12870/35476)
Placement Density (including fixed std cells):37.00%(13278/35884)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3287.8M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=11/26 10:19:03, mem=2820.9M)

globalDetailRoute

#Start globalDetailRoute on Tue Nov 26 10:19:04 2024
#
#Generating timing data, please wait...
#10596 total nets, 10596 already routed, 10596 will ignore in trialRoute
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPPSP-1321):	Removed 1 out of boundary tracks from layer 2
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2773.78 (MB), peak = 2932.56 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1.000, clk period 2.300 (ns)
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2782.95 (MB), peak = 2932.56 (MB)
#Library Standard Delay: 4.30ps
#Slack threshold: 8.60ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2783.01 (MB), peak = 2932.56 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2787.98 (MB), peak = 2932.56 (MB)
#Default setup view is reset to default_setup_view.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2787.98 (MB), peak = 2932.56 (MB)
#Current view: default_setup_view 
#Current enabled view: default_setup_view 
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2787.21 (MB), peak = 2932.56 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
#Start routing data preparation on Tue Nov 26 10:19:07 2024
#
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 M8 M9 
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M8 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M9 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER Pad are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2795.38 (MB), peak = 2932.56 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2804.83 (MB), peak = 2932.56 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2807.40 (MB), peak = 2932.56 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 10596.
#Total number of nets in the design = 10598.
#10595 routable nets do not have any wires.
#1 routable net has routed wires.
#10595 nets will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Finished routing data preparation on Tue Nov 26 10:19:07 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2807.40 (MB)
#Peak memory = 2932.56 (MB)
#
#
#Start global routing on Tue Nov 26 10:19:07 2024
#
#
#Start global routing initialization on Tue Nov 26 10:19:07 2024
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Nov 26 10:19:07 2024
#
#Start routing resource analysis on Tue Nov 26 10:19:07 2024
#
#Routing resource analysis is done on Tue Nov 26 10:19:07 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H        1070         222        4761     0.00%
#  M3             V        1387           1        4761     0.00%
#  --------------------------------------------------------------
#  Total                   2457       8.61%        9522     0.00%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Nov 26 10:19:07 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.53 (MB), peak = 2932.56 (MB)
#
#
#Global routing initialization is done on Tue Nov 26 10:19:07 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2808.53 (MB), peak = 2932.56 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2829.63 (MB), peak = 2932.56 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2832.23 (MB), peak = 2932.56 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2832.18 (MB), peak = 2932.56 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 10596.
#Total number of nets in the design = 10598.
#
#10596 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default           10595  
#-----------------------------
#        Total           10595  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           10595  
#------------------------------------------------
#        Total                  1           10595  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            2(0.04%)   (0.04%)
#  M3            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.02%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.02% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 18231|
#  M2 ( 2H)     |     116749| 17772|
#  M3 ( 3V)     |      68546|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     185294| 36003|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#Total number of involved regular nets 1760
#Maximum src to sink distance  361.5
#Average of max src_to_sink distance  69.4
#Average of ave src_to_sink distance  58.3
#Max overcon = 1 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 24.83 (MB)
#Total memory = 2832.23 (MB)
#Peak memory = 2932.56 (MB)
#
#Finished global routing on Tue Nov 26 10:19:11 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2831.89 (MB), peak = 2932.56 (MB)
#Start Track Assignment.
#Done with 10375 horizontal wires in 3 hboxes and 10450 vertical wires in 3 hboxes.
#Done with 2750 horizontal wires in 3 hboxes and 2661 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2        117105.01 	  0.23%  	  0.00% 	  0.07%
# M3         67490.68 	  0.06%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      184595.68  	  0.17% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 18231|
#  M2 ( 2H)     |     117049| 17772|
#  M3 ( 3V)     |      67228|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     184277| 36003|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2832.10 (MB), peak = 2932.56 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV_On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2834.36 (MB), peak = 2932.56 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.10 (MB)
#Total memory = 2838.58 (MB)
#Peak memory = 2932.56 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 3593 horizontal wires in 3 hboxes and 2894 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 10596 nets were built. 1585 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    18.09 (MB), total memory =  2856.37 (MB), peak memory =  2932.56 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2848.10 (MB), peak = 2932.56 (MB)
#RC Statistics: 31560 Res, 22707 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.63, Avg V/H Edge Length: 17609.69 (19348), Avg L-Edge Length: 37090.50 (5389)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 50366 nodes, 39770 edges, and 0 xcaps
#1585 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3340.410M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_JXduw1.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3340.410M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.11 (MB)
#Total memory = 2850.21 (MB)
#Peak memory = 2932.56 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: -0.616 -> -0.268, r2r 0.000 -> 0.000, unit 1.000, clk period 2.300 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2873.05 (MB), peak = 2932.56 (MB)
#Library Standard Delay: 4.30ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2873.33 (MB), peak = 2932.56 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2874.10 (MB), peak = 2932.56 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 287.891022 (late)
*** writeDesignTiming (0:00:00.4) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2874.46 (MB), peak = 2932.56 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10596
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:06:13, real=0:07:42, peak res=2932.6M, current mem=2820.4M)
dist_sort
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 1              | 0              
current_design                                    | 1              | 0              
get_ports                                         | 2917           | 0              
create_clock                                      | 1              | 0              
set_driving_cell                                  | 2316           | 0              
get_clocks                                        | 590            | 0              
set_clock_transition                              | 4              | 0              
set_propagated_clock                              | 1              | 0              
set_input_delay                                   | 578            | 0              
set_load                                          | 14             | 0              
set_wire_load_mode                                | 1              | 0              
set_output_delay                                  | 7              | 0              
set_max_fanout                                    | 1              | 0              
get_designs                                       | 1              | 0              
------------------------------------------------------------------------------------
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2831.5M, current mem=2831.5M)
Current (total cpu=0:06:13, real=0:07:42, peak res=2932.6M, current mem=2831.5M)
Current (total cpu=0:06:13, real=0:07:43, peak res=2932.6M, current mem=2831.5M)
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
group_path                                        | 1              | 0              
get_pins                                          | 2              | 0              
------------------------------------------------------------------------------------
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2836.3M, current mem=2836.3M)
Current (total cpu=0:06:13, real=0:07:43, peak res=2932.6M, current mem=2836.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2836.33 (MB), peak = 2932.56 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 10596
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 172 horizontal wires in 3 hboxes and 300 vertical wires in 3 hboxes.
#Done with 34 horizontal wires in 3 hboxes and 15 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2        117270.10 	  0.22%  	  0.00% 	  0.07%
# M3         67488.81 	  0.03%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      184758.91  	  0.15% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 18231|
#  M2 ( 2H)     |     117207| 17772|
#  M3 ( 3V)     |      67227|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     184433| 36003|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2836.52 (MB), peak = 2932.56 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 47.77 (MB)
#Total memory = 2836.52 (MB)
#Peak memory = 2932.56 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 154
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+
#  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
#---------+-------+-------+------+------+-------+
#  M1     |      0|      0|     0|     0|      0|
#  M2     |     15|     95|     1|    38|    149|
#  M3     |      2|      2|     1|     0|      5|
#  Totals |     17|     97|     2|    38|    154|
#---------+-------+-------+------+------+-------+
#
#5415 out of 8975 instances (60.3%) need to be verified(marked ipoed), dirty area = 23.4%.
#   number of violations = 156
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+
#  -      | MetSpc| EOLSpc| Short| EolKO| Totals|
#---------+-------+-------+------+------+-------+
#  M1     |      0|      0|     0|     0|      0|
#  M2     |     15|     96|     1|    39|    151|
#  M3     |      2|      2|     1|     0|      5|
#  Totals |     17|     98|     2|    39|    156|
#---------+-------+-------+------+------+-------+
#
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2863.76 (MB), peak = 3010.35 (MB)
#start 1st optimization iteration ...
#   number of violations = 23
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+
#  -      | MetSpc| EOLSpc| EolKO| Totals|
#---------+-------+-------+------+-------+
#  M1     |      0|      0|     0|      0|
#  M2     |      1|      8|    14|     23|
#  Totals |      1|      8|    14|     23|
#---------+-------+-------+------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2861.99 (MB), peak = 3010.35 (MB)
#start 2nd optimization iteration ...
#   number of violations = 10
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | EOLSpc| EolKO| Totals|
#---------+-------+------+-------+
#  M1     |      0|     0|      0|
#  M2     |      2|     8|     10|
#  Totals |      2|     8|     10|
#---------+-------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.34 (MB), peak = 3010.35 (MB)
#start 3rd optimization iteration ...
#   number of violations = 4
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | EolKO| Totals|
#---------+------+-------+
#  M1     |     0|      0|
#  M2     |     4|      4|
#  Totals |     4|      4|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.26 (MB), peak = 3010.35 (MB)
#start 4th optimization iteration ...
#   number of violations = 2
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | EolKO| Totals|
#---------+------+-------+
#  M1     |     0|      0|
#  M2     |     2|      2|
#  Totals |     2|      2|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.80 (MB), peak = 3010.35 (MB)
#start 5th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | EolKO| Totals|
#---------+------+-------+
#  M1     |     0|      0|
#  M2     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.07 (MB), peak = 3010.35 (MB)
#start 6th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | EolKO| Totals|
#---------+------+-------+
#  M1     |     0|      0|
#  M2     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.36 (MB), peak = 3010.35 (MB)
#start 7th optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | EolKO| Totals|
#---------+------+-------+
#  M1     |     0|      0|
#  M2     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.89 (MB), peak = 3010.35 (MB)
#start 8th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2860.90 (MB), peak = 3010.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19744|
#  M2 ( 2H)     |     118690| 37539|
#  M3 ( 3V)     |      69889|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188579| 57283|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 22.22 (MB)
#Total memory = 2858.74 (MB)
#Peak memory = 3010.35 (MB)
#
#Start Post Route via swapping...
#99.98% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2862.08 (MB), peak = 3010.35 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#No via is swapped.
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19744|
#  M2 ( 2H)     |     118690| 37539|
#  M3 ( 3V)     |      69889|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188579| 57283|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2864.30 (MB), peak = 3010.35 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Nov 26 10:19:56 2024
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19744|
#  M2 ( 2H)     |     118690| 37539|
#  M3 ( 3V)     |      69889|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188579| 57283|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2863.05 (MB), peak = 3010.35 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2859.30 (MB), peak = 3010.35 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19744|
#  M2 ( 2H)     |     118690| 37539|
#  M3 ( 3V)     |      69889|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188579| 57283|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#detailRoute Statistics:
#Cpu time = 00:00:37
#Elapsed time = 00:00:37
#Increased memory = 20.91 (MB)
#Total memory = 2857.43 (MB)
#Peak memory = 3010.35 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:55
#Elapsed time = 00:00:56
#Increased memory = 20.14 (MB)
#Total memory = 2840.99 (MB)
#Peak memory = 3010.35 (MB)
#Number of warnings = 9
#Total number of warnings = 44
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 26 10:19:59 2024
#
% End globalDetailRoute (date=11/26 10:19:59, total cpu=0:00:54.9, real=0:00:55.0, peak res=3010.3M, current mem=2839.1M)
#Default setup view is reset to default_setup_view.
#Default setup view is reset to default_setup_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:55, elapsed time = 00:00:56, memory = 2813.97 (MB), peak = 3010.35 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:10|     00:00:10|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:04|     00:00:04|         1.0|
#  Track Assignment          | 00:00:03|     00:00:03|         1.0|
#  Detail Routing            | 00:00:30|     00:00:30|         1.0|
#  Post Route Via Swapping   | 00:00:01|     00:00:01|         1.0|
#  Post Route Wire Spreading | 00:00:05|     00:00:05|         1.0|
#  Entire Command            | 00:00:55|     00:00:56|         1.0|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
WARNING   NRDB-778             3  No multicut vias which meet all area rul...
WARNING   NRDB-2040            1  Rule %s doesn't specify any vias that sa...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   IMPPSP-1321          4  Removed %d out of boundary tracks from l...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 15 warning(s), 0 error(s)

#% End routeDesign (date=11/26 10:19:59, total cpu=0:00:55.2, real=0:00:56.0, peak res=3010.3M, current mem=2814.0M)
<CMD> saveDesign dist_sort.route.enc
#% Begin save design ... (date=11/26 10:19:59, mem=2814.0M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.route.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.route.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 10:19:59, mem=2813.0M)
% End Save ccopt configuration ... (date=11/26 10:19:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=2813.0M, current mem=2812.4M)
% Begin Save netlist data ... (date=11/26 10:19:59, mem=2812.4M)
Writing Binary DB to dist_sort.route.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 10:19:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=2812.4M, current mem=2812.4M)
Saving symbol-table file ...
Saving congestion map file dist_sort.route.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 10:20:00, mem=2812.9M)
Saving AAE Data ...
AAE DB initialization (MEM=3509.88 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/26 10:20:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2814.0M, current mem=2814.0M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 10:20:00, mem=2817.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 10:20:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=2817.0M, current mem=2817.0M)
Saving PG file dist_sort.route.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:20:00 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2982.4M) ***
*info - save blackBox cells to lef file dist_sort.route.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 10:20:00, mem=2817.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 10:20:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=2817.1M, current mem=2817.1M)
% Begin Save routing data ... (date=11/26 10:20:00, mem=2817.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2982.4M) ***
% End Save routing data ... (date=11/26 10:20:00, total cpu=0:00:00.1, real=0:00:01.0, peak res=2817.2M, current mem=2817.2M)
Saving property file dist_sort.route.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2985.4M) ***
#Saving pin access data to file dist_sort.route.enc.dat.tmp/dist_sort.apa ...
#
Saving preRoute extracted patterns in file 'dist_sort.route.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.route.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 10:20:01, mem=2819.0M)
% End Save power constraints data ... (date=11/26 10:20:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=2819.0M, current mem=2819.0M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.route.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.2300.syn.sdc
#% End save design ... (date=11/26 10:20:01, total cpu=0:00:01.2, real=0:00:02.0, peak res=2819.0M, current mem=2818.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -incr
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2816.6M, totSessionCpu=0:06:53 **
*** optDesign #4 [begin] () : totSession cpu/real = 0:06:52.7/0:08:22.6 (0.8), mem = 2965.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:06:52.7/0:08:22.6 (0.8), mem = 2965.4M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_fix_antenna                                                false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              2
setNanoRouteMode -route_fix_clock_nets                                                    true
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
setNanoRouteMode -route_top_routing_layer                                                 3
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -route_with_via_in_pin                                                   true
setNanoRouteMode -timingEngine                                                            .timing_file_1090489.tif.gz
setDesignMode -topRoutingLayer                                                            M3
setExtractRCMode -engine                                                                  preRoute
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_hold_views_active_list                                       { default_hold_view }
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
setOptMode -opt_all_end_points                                                            true
setOptMode -opt_view_pruning_hold_views_persistent_list                                   { default_hold_view}
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
setOptMode -opt_view_pruning_hold_target_slack_auto_flow                                  0
setOptMode -opt_consider_routing_congestion                                               true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_post_route_fix_si_transitions                                             true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setOptMode -opt_skew                                                                      false
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -place_global_timing_effort                                                  high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2798.7M, totSessionCpu=0:06:53 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2935.0M, init mem=2935.0M)
*info: Placed = 8975           (Fixed = 875)
*info: Unplaced = 0           
Placement Density:36.28%(12870/35476)
Placement Density (including fixed std cells):37.00%(13278/35884)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2935.0M)
#optDebug: { P: 90 W: 3195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -opt_drv false -> DRV Optimization will not be done as part of the Optimization.
**INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:06:53.1/0:08:23.0 (0.8), mem = 2935.0M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Nov 26 10:20:02 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2797.54 (MB), peak = 3010.35 (MB)
#Start routing data preparation on Tue Nov 26 10:20:02 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2810.19 (MB), peak = 3010.35 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2810.53 (MB), peak = 3010.35 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2810.53 (MB)
#Peak memory = 3010.35 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 10596 nets were built. 1400 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    23.85 (MB), total memory =  2834.38 (MB), peak memory =  3010.35 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2831.61 (MB), peak = 3010.35 (MB)
#RC Statistics: 42143 Res, 25122 Ground Cap, 791 XCap (Edge to Edge)
#RC V/H edge ratio: 0.74, Avg V/H Edge Length: 20030.70 (19861), Avg L-Edge Length: 14300.70 (10018)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 52781 nodes, 42185 edges, and 2456 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2825.88 (MB), peak = 3010.35 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2971.270M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_Gt2eP0.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 2971.270M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 15.83 (MB)
#Total memory = 2826.02 (MB)
#Peak memory = 3010.35 (MB)
#
#1400 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(59243122)
#Finish Net Signature in MT(99475402)
#Finish SNet Signature in MT (156299700)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.68 (MB), total memory =  2811.05 (MB), peak memory =  3010.35 (MB)
Reading RCDB with compressed RC data.
** INFO: Initializing SI Slew/Glitch Interface
AAE DB initialization (MEM=2990.89 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2804.44)
Total number of fetched objects 10596
AAE_INFO-618: Total number of nets in the design is 10598,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2854.85 CPU=0:00:01.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2826.32 CPU=0:00:01.9 REAL=0:00:02.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3453.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3453.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2857.24)
Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 19. 
Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 10596. 
Total number of fetched objects 10596
AAE_INFO-618: Total number of nets in the design is 10598,  0.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2868.74 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2868.74 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:07:00 mem=3353.2M)
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2869.0M, totSessionCpu=0:07:00 **
OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
OPTC: view 50.0:115.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** Timing NOT met, worst failing slack is -0.032
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:07:00.7/0:08:31.1 (0.8), mem = 3415.4M
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -0.078 Density 36.28
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3503.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+


*** Finish Post Route Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3503.9M) ***
*** WnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:07:01.9/0:08:32.3 (0.8), mem = 3441.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:07:02.0/0:08:32.4 (0.8), mem = 3441.9M
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -0.078 Density 36.28
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+


*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=3502.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+


*** Finish Post Route Setup Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3502.0M) ***
*** TnsOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:07:03.0/0:08:33.4 (0.8), mem = 3442.0M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
** INFO: Initializing SI Slew/Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:03 mem=3500.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3484.2MB
Summary Report:
Instances move: 0 (out of 8100 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3484.2MB
*** Finished refinePlace (0:07:03 mem=3484.2M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 2896.7M, totSessionCpu=0:07:04 **
**INFO: flowCheckPoint #3 GlobalDetailRoute
** INFO Cleaning up SI Slew/Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #4) : totSession cpu/real = 0:07:03.8/0:08:34.3 (0.8), mem = 3442.3M

globalDetailRoute

#Start globalDetailRoute on Tue Nov 26 10:20:13 2024
#
#NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 10596.
#Total number of nets in the design = 10598.
#10596 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Tue Nov 26 10:20:13 2024
#
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2901.64 (MB), peak = 3010.35 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2910.53 (MB), peak = 3010.35 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Nov 26 10:20:14 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.09 (MB)
#Total memory = 2910.53 (MB)
#Peak memory = 3010.35 (MB)
#
#
#Start global routing on Tue Nov 26 10:20:14 2024
#
#
#Start global routing initialization on Tue Nov 26 10:20:14 2024
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 14.09 (MB)
#Total memory = 2910.53 (MB)
#Peak memory = 3010.35 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2914.65 (MB), peak = 3010.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19744|
#  M2 ( 2H)     |     118690| 37539|
#  M3 ( 3V)     |      69889|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188579| 57283|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.63 (MB)
#Total memory = 2911.16 (MB)
#Peak memory = 3010.35 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Nov 26 10:20:14 2024
#
#
#Start Post Route Wire Spread.
#Done with 0 horizontal wires in 5 hboxes and 0 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19744|
#  M2 ( 2H)     |     118690| 37539|
#  M3 ( 3V)     |      69889|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188579| 57283|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2911.16 (MB), peak = 3010.35 (MB)
#CELL_VIEW dist_sort,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19744|
#  M2 ( 2H)     |     118690| 37539|
#  M3 ( 3V)     |      69889|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188579| 57283|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 190766 um.
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.63 (MB)
#Total memory = 2911.16 (MB)
#Peak memory = 3010.35 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.63 (MB)
#Total memory = 2900.38 (MB)
#Peak memory = 3010.35 (MB)
#Number of warnings = 4
#Total number of warnings = 52
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 26 10:20:15 2024
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:00|     00:00:00|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:00|     00:00:00|         1.0|
#  Detail Routing            | 00:00:00|     00:00:00|         1.0|
#  Post Route Wire Spreading | 00:00:00|     00:00:00|         1.0|
#  Entire Command            | 00:00:02|     00:00:02|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #4) : cpu/real = 0:00:01.7/0:00:01.8 (1.0), totSession cpu/real = 0:07:05.6/0:08:36.0 (0.8), mem = 3433.2M
**optDesign ... cpu = 0:00:13, real = 0:00:14, mem = 2899.5M, totSessionCpu=0:07:06 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #4 PostEcoSummary
Initializing multi-corner resistance tables ...
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Nov 26 10:20:15 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2901.30 (MB), peak = 3010.35 (MB)
#Start routing data preparation on Tue Nov 26 10:20:15 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2914.13 (MB), peak = 3010.35 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2915.84 (MB), peak = 3010.35 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2915.84 (MB)
#Peak memory = 3010.35 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 10596 nets were built. 1400 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    21.55 (MB), total memory =  2937.39 (MB), peak memory =  3010.35 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2942.21 (MB), peak = 3010.35 (MB)
#RC Statistics: 42143 Res, 25122 Ground Cap, 791 XCap (Edge to Edge)
#RC V/H edge ratio: 0.74, Avg V/H Edge Length: 20030.70 (19861), Avg L-Edge Length: 14300.70 (10018)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 52781 nodes, 42185 edges, and 2456 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2930.79 (MB), peak = 3010.35 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3457.113M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_DGcXdA.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3465.113M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 17.56 (MB)
#Total memory = 2931.69 (MB)
#Peak memory = 3010.35 (MB)
#
#1400 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(59243122)
#Finish Net Signature in MT(99475402)
#Finish SNet Signature in MT (156299700)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  2865.05 (MB), peak memory =  3010.35 (MB)
**optDesign ... cpu = 0:00:16, real = 0:00:17, mem = 2865.1M, totSessionCpu=0:07:09 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2872.45)
Reading RCDB with compressed RC data.
Total number of fetched objects 10596
AAE_INFO-618: Total number of nets in the design is 10598,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2897.53 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2897.53 CPU=0:00:01.9 REAL=0:00:01.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3458.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3458.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2897.41)
Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 19. 
Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 10596. 
Total number of fetched objects 10596
AAE_INFO-618: Total number of nets in the design is 10598,  0.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=2905.04 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2905.04 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:04.0 totSessionCpu=0:07:12 mem=3348.1M)
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 2900.6M, totSessionCpu=0:07:12 **
Executing marking Critical Nets1
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #5 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.032
*** Check timing (0:00:00.0)
VT info 2.99988271171 1
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 2900.6M, totSessionCpu=0:07:13 **
** INFO: Initializing SI Slew/Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up SI Slew/Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3428.54M, totSessionCpu=0:07:13).
**optDesign ... cpu = 0:00:20, real = 0:00:21, mem = 2900.7M, totSessionCpu=0:07:13 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #6 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:21, real = 0:00:22, mem = 2900.2M, totSessionCpu=0:07:13 **
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3415 |   16 |   0 |
| wns_fixing         |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3504 |      |     |
| tns_fixing         |     0.000 |   -0.032 |         0 |       -0 |       36.28 | 0:00:01  |        3502 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3426 |      |     |
| pre_route_summary  |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3442 |   16 |   0 |
| eco_route          |           |          |           |          |             | 0:00:02  |        3417 |      |     |
| post_route_summary |           |   -0.032 |           |       -0 |       36.28 | 0:00:04  |        3428 |   16 |   0 |
| final_summary      |           |   -0.032 |           |       -0 |       36.28 | 0:00:01  |        3431 |   16 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:21, real = 0:00:23, mem = 2901.1M, totSessionCpu=0:07:14 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_incr_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
*** Message Summary: 6 warning(s), 0 error(s)

*** optDesign #4 [finish] () : cpu/real = 0:00:21.5/0:00:22.8 (0.9), totSession cpu/real = 0:07:14.2/0:08:45.3 (0.8), mem = 3430.9M
<CMD> optDesign -postRoute -setup
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2869.7M, totSessionCpu=0:07:14 **
*** optDesign #5 [begin] () : totSession cpu/real = 0:07:14.2/0:08:45.3 (0.8), mem = 3408.9M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:14.2/0:08:45.3 (0.8), mem = 3408.9M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_fix_antenna                                                false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                156299700
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              2
setNanoRouteMode -route_fix_clock_nets                                                    true
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
setNanoRouteMode -route_top_routing_layer                                                 3
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -route_with_via_in_pin                                                   true
setNanoRouteMode -timingEngine                                                            .timing_file_1090489.tif.gz
setDesignMode -topRoutingLayer                                                            M3
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
setOptMode -opt_all_end_points                                                            true
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
setOptMode -opt_consider_routing_congestion                                               true
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_post_route_fix_si_transitions                                             true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setOptMode -opt_skew                                                                      false
setSIMode -enable_drv_with_delta_slew                                                     true
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -place_global_timing_effort                                                  high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
Info: Using SynthesisEngine executable '/opt/cadence/DDI231/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:01, real = 0:00:14, mem = 2880.4M, totSessionCpu=0:07:15 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3415.0M, init mem=3415.0M)
*info: Placed = 8975           (Fixed = 875)
*info: Unplaced = 0           
Placement Density:36.28%(12870/35476)
Placement Density (including fixed std cells):37.00%(13278/35884)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3415.0M)
#optDebug: { P: 90 W: 5195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -opt_post_route_fix_si_transitions true -> SI Slew Optimization will be done concurrently with SI Glitch Optimization.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:13.8 (0.1), totSession cpu/real = 0:07:15.0/0:08:59.1 (0.8), mem = 3415.0M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #7 InitialSummary
#Start Design Signature (0)
#Finish Inst Signature in MT(59243122)
#Finish Net Signature in MT(99475402)
#Finish SNet Signature in MT (156299700)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -6.47 (MB), total memory =  2872.77 (MB), peak memory =  3010.35 (MB)
The design is extracted. Skipping TQuantus.
Reading RCDB with compressed RC data.
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     16 (61)      |   -0.068   |     16 (61)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.280%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:15, mem = 2878.8M, totSessionCpu=0:07:16 **
OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
OPTC: view 50.0:115.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #8 OptimizationPass1
SISlew fixing enabled
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:16.3/0:09:00.4 (0.8), mem = 3458.2M
Running CCOpt-PRO on entire clock network
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10597 (unrouted=2, trialRouted=0, noStatus=0, routed=10595, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[PSP]    Load db... (mem=3.3M)
[PSP]    Read data from FE... (mem=3.3M)
[PSP]    Done Read data from FE (cpu=0.006s, mem=3.3M)

[PSP]    Done Load db (cpu=0.006s, mem=3.3M)

[PSP]    Constructing placeable region... (mem=3.3M)
[PSP]    Compute region effective width... (mem=3.3M)
[PSP]    Done Compute region effective width (cpu=0.001s, mem=3.3M)

[PSP]    Done Constructing placeable region (cpu=0.002s, mem=3.3M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        auto_limit_insertion_delay_factor: 1 (default: 1.5)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        inverter_cells is set for at least one object
        primary_delay_corner: delayCorner_slow (default: )
        route_type is set for at least one object
        routing_top_min_fanout is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cts_clustering_net_skew_limit_as_proportion_of_skew_target: 0.5 (default: 0.7)
        cts_compute_fastest_drivers_and_slews_for_clustering: multi_corner (default: 0)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (IMPCCOPT-5067):	Top layer net attribute M4 for net  is higher than maxRouteLayer's setting of M3.
**WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    Library trimming buffers in power domain auto-default and half-corner delayCorner_slow:setup.late removed 2 of 13 cells
    Original list had 13 cells:
    BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB2xp67_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
    New trimmed list has 11 cells:
    BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R 
    Library trimming inverters in power domain auto-default and half-corner delayCorner_slow:setup.late removed 1 of 11 cells
    Original list had 11 cells:
    INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R 
    New trimmed list has 10 cells:
    INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R 
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        routing_top_min_fanout: 2000 (default: unset)
        source_driver: INVx3_ASAP7_75t_R/A INVx3_ASAP7_75t_R/Y (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     BUFx24_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx10_ASAP7_75t_R BUFx8_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx2_ASAP7_75t_R HB1xp67_ASAP7_75t_R
      Inverters:   INVx13_ASAP7_75t_R INVx11_ASAP7_75t_R INVx8_ASAP7_75t_R INVx6_ASAP7_75t_R INVx5_ASAP7_75t_R INVx4_ASAP7_75t_R INVx3_ASAP7_75t_R INVx2_ASAP7_75t_R INVx1_ASAP7_75t_R INVxp33_ASAP7_75t_R
      Clock gates: ICGx3_ASAP7_75t_R ICGx1_ASAP7_75t_R
      Unblocked area available for placement of any clock cells in power_domain auto-default: 35802.648um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner delayCorner_slow:setup, late and power domain auto-default:
      Slew time target (leaf):    100.0ps
      Slew time target (trunk):   100.0ps
      Slew time target (top):     100.0ps
      Buffer unit delay: 28.5ps
      Buffer max distance: 389.425um
    Fastest wire driving cells and distances:
      For nets routed with trunk routing rules:
        Buffer    : {lib_cell:BUFx6f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=268.003um, saturatedSlew=39.5ps, speed=7507.087um per ns, cellArea=8.704um^2 per 1000um}
        Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=146.411um, saturatedSlew=26.6ps, speed=8689.110um per ns, cellArea=12.747um^2 per 1000um}
        Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=333.483um, saturatedSlew=75.8ps, speed=5881.534um per ns, cellArea=13.991um^2 per 1000um}
      For nets routed with top routing rules:
        Buffer    : {lib_cell:BUFx12f_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=224.348um, saturatedSlew=38.3ps, speed=6559.890um per ns, cellArea=18.717um^2 per 1000um}
        Inverter  : {lib_cell:INVx6_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=124.086um, saturatedSlew=25.0ps, speed=7636.061um per ns, cellArea=15.040um^2 per 1000um}
        Clock gate: {lib_cell:ICGx3_ASAP7_75t_R, fastest_considered_half_corner=delayCorner_slow:setup.late, optimalDrivingDistance=300.933um, saturatedSlew=80.0ps, speed=5100.551um per ns, cellArea=15.504um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/common:
     Created from constraint modes: {[common]}
      Sources:                     pin clk
      Total number of sinks:       7
      Delay constrained sinks:     7
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner delayCorner_slow:setup.late:
      Skew target:                 28.5ps
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
    Primary reporting skew groups are:
    skew_group clk/common with 7 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    delayCorner_slow:setup.late
    
    Cap constraints are active in the following delay corners:
    
    delayCorner_slow:setup.late
    
    Transition constraint summary:
    
    --------------------------------------------------------------------------------------------------
    Delay corner                             Target (ps)    Num pins    Target source    Clock tree(s)
    --------------------------------------------------------------------------------------------------
    delayCorner_slow:setup.late (primary)         -            -              -                -
                      -                         100.0          9        explicit         all
    --------------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    -------------------------------------------------------------------------------------------------------------
    Delay corner                             Limit (fF)    Num nets    Target source                Clock tree(s)
    -------------------------------------------------------------------------------------------------------------
    delayCorner_slow:setup.late (primary)        -            -                    -                      -
                      -                       184.320         1        library_or_sdc_constraint    all
    -------------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=8.212fF, total=8.212fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=100.0ps count=1 avg=77.6ps sd=0.0ps min=77.6ps max=77.6ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk/common: insertion delay [min=28.9, max=29.2, avg=29.1, sd=0.1, skn=-0.725, kur=-0.743], skew [0.3 vs 28.5], 100% {28.9, 29.2} (wid=29.2 ws=0.3) (gid=0.0 gs=0.0)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 27 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=8.212fF, total=8.212fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs': none
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=100.0ps count=1 avg=77.6ps sd=0.0ps min=77.6ps max=77.6ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/common: insertion delay [min=28.9, max=29.2], skew [0.3 vs 28.5]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late...
  Clock tree timing engine global stage delay update for delayCorner_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=7, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=7
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=2.302fF, avg=0.329fF, sd=0.000fF, min=0.329fF, max=0.329fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=8.212fF, total=8.212fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=296.064um, total=296.064um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=100.0ps count=1 avg=77.6ps sd=0.0ps min=77.6ps max=77.6ps {0 <= 60.0ps, 1 <= 80.0ps, 0 <= 90.0ps, 0 <= 95.0ps, 0 <= 100.0ps}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk/common: insertion delay [min=28.9, max=29.2, avg=29.1, sd=0.1, skn=-0.725, kur=-0.743], skew [0.3 vs 28.5], 100% {28.9, 29.2} (wid=29.2 ws=0.3) (gid=0.0 gs=0.0)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10597 (unrouted=2, trialRouted=0, noStatus=0, routed=10595, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.4 real=0:00:01.5)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #5) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:07:17.7/0:09:01.9 (0.8), mem = 3461.5M
**INFO: Start fixing DRV (Mem = 3455.54M) ...
Begin: GigaOpt DRV Optimization
SISlew fixing enabled
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:17.9/0:09:02.1 (0.8), mem = 3455.5M
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing SI Slew/Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    18|    69|    -0.07|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -0.08|       0|       0|       0| 36.28%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -0.08|      10|       0|       8| 36.31%| 0:00:00.0|  3580.4M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.03|    -0.08|       0|       0|       0| 36.31%| 0:00:00.0|  3580.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3580.4M) ***

** INFO: Initializing SI Slew/Glitch Interface
*** DrvOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:07:19.6/0:09:03.8 (0.8), mem = 3494.4M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:05, real = 0:00:19, mem = 2927.7M, totSessionCpu=0:07:20 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 3494.35M).
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=3494.4M)
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.032  |   N/A   | -0.032  |
|           TNS (ns):| -0.078  |   N/A   | -0.078  |
|    Violating Paths:|    3    |   N/A   |    3    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.311%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:19, mem = 2926.9M, totSessionCpu=0:07:20 **
** INFO: Initializing SI Slew/Glitch Interface
*** Timing NOT met, worst failing slack is -0.032
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:19.9/0:09:04.2 (0.8), mem = 3552.7M
*info: 1 clock net excluded
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.032 TNS Slack -0.078 Density 36.31
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.032|-0.078|
|reg2reg   | 0.000| 0.000|
|HEPG      | 0.000| 0.000|
|All Paths |-0.032|-0.078|
+----------+------+------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |    Worst View    |Pathgroup|      End Point      |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+
|  -0.032|   -0.032|  -0.078|   -0.078|   36.31%|   0:00:00.0| 3552.7M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|  -0.002|   -0.002|  -0.002|   -0.002|   36.39%|   0:00:02.0| 3588.3M|default_setup_view|  default| addr_2nd_reg_0_/D   |
|   0.000|    0.002|   0.000|    0.000|   36.39%|   0:00:00.0| 3588.3M|                NA|       NA| NA                  |
|   0.000|    0.002|   0.000|    0.000|   36.39%|   0:00:00.0| 3588.3M|default_setup_view|       NA| NA                  |
+--------+---------+--------+---------+---------+------------+--------+------------------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:01.9 real=0:00:02.0 mem=3588.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:01.9 real=0:00:02.0 mem=3588.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 36.39
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.002|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.002|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:02.4 real=0:00:03.0 mem=3588.3M) ***
*** WnsOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:07:22.9/0:09:07.1 (0.8), mem = 3502.3M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #9 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:09, real = 0:00:22, mem = 2922.8M, totSessionCpu=0:07:23 **
** INFO: Initializing SI Slew/Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3504.50M, totSessionCpu=0:07:23).
**optDesign ... cpu = 0:00:09, real = 0:00:22, mem = 2922.8M, totSessionCpu=0:07:23 **

** INFO: Initializing SI Slew/Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:23 mem=3562.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3530.7MB
Summary Report:
Instances move: 0 (out of 8112 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3530.7MB
*** Finished refinePlace (0:07:24 mem=3530.7M) ***
Max routing layer is set too low at 3, unable to procedd with layer assignment
Max routing layer is set too low at 3, unable to procedd with layer assignment
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |   N/A   |  0.002  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:23, mem = 2921.8M, totSessionCpu=0:07:24 **
**INFO: flowCheckPoint #10 GlobalDetailRoute
** INFO Cleaning up SI Slew/Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven false               # bool, default=false, user setting
Existing Dirty Nets : 23
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 23
*** EcoRoute #1 [begin] (optDesign #5) : totSession cpu/real = 0:07:24.1/0:09:08.3 (0.8), mem = 3487.8M

globalDetailRoute

#Start globalDetailRoute on Tue Nov 26 10:20:47 2024
#
#NanoRoute Version 23.12-s091_1 NR240717-0458/23_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 10608.
#Total number of nets in the design = 10610.
#127 routable nets do not have any wires.
#10481 routable nets have routed wires.
#127 nets will be global routed.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Tue Nov 26 10:20:47 2024
#
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 104/0 dirty instances, 83/7 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(90 insts marked dirty, reset pre-exisiting dirty flag on 90 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2925.39 (MB), peak = 3010.35 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.24 (MB), peak = 3010.35 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Tue Nov 26 10:20:48 2024
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 13.98 (MB)
#Total memory = 2934.24 (MB)
#Peak memory = 3010.35 (MB)
#
#
#Start global routing on Tue Nov 26 10:20:48 2024
#
#
#Start global routing initialization on Tue Nov 26 10:20:48 2024
#
#Number of eco nets is 127
#
#Start global routing data preparation on Tue Nov 26 10:20:48 2024
#
#Start routing resource analysis on Tue Nov 26 10:20:48 2024
#
#Routing resource analysis is done on Tue Nov 26 10:20:48 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             H         322         970        4761     0.00%
#  M3             V         835         553        4761     0.00%
#  --------------------------------------------------------------
#  Total                   1157      57.46%        9522     0.00%
#
#  1 nets (0.01%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Tue Nov 26 10:20:48 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.75 (MB), peak = 3010.35 (MB)
#
#
#Global routing initialization is done on Tue Nov 26 10:20:48 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.75 (MB), peak = 3010.35 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.99 (MB), peak = 3010.35 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 10608.
#Total number of nets in the design = 10610.
#
#10608 routable nets have routed wires.
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             127  
#-----------------------------
#        Total             127  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1           10607  
#------------------------------------------------
#        Total                  1           10607  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19739|
#  M2 ( 2H)     |     118696| 37526|
#  M3 ( 3V)     |      69891|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188587| 57265|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 191064 um.
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.80 (MB)
#Total memory = 2935.05 (MB)
#Peak memory = 3010.35 (MB)
#
#Finished global routing on Tue Nov 26 10:20:48 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.70 (MB), peak = 3010.35 (MB)
#Start Track Assignment.
#Done with 10 horizontal wires in 3 hboxes and 6 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19739|
#  M2 ( 2H)     |     118699| 37526|
#  M3 ( 3V)     |      69896|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188595| 57265|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 191064 um.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2934.71 (MB), peak = 3010.35 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.45 (MB)
#Total memory = 2934.71 (MB)
#Peak memory = 3010.35 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 12.40% of the total area was rechecked for DRC, and 20.66% required routing.
#   number of violations = 4
#
#  By Layer and Type:
#
#---------+------+------+------+-------+
#  -      | Short| EolKO| ViaIP| Totals|
#---------+------+------+------+-------+
#  M1     |     0|     0|     1|      1|
#  M2     |     2|     1|     0|      3|
#  Totals |     2|     1|     1|      4|
#---------+------+------+------+-------+
#
#90 out of 8987 instances (1.0%) need to be verified(marked ipoed), dirty area = 0.3%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 4
#
#  By Layer and Type:
#
#---------+------+------+------+-------+
#  -      | Short| EolKO| ViaIP| Totals|
#---------+------+------+------+-------+
#  M1     |     0|     0|     1|      1|
#  M2     |     2|     1|     0|      3|
#  Totals |     2|     1|     1|      4|
#---------+------+------+------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2940.54 (MB), peak = 3045.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | EolKO| Totals|
#---------+------+-------+
#  M1     |     0|      0|
#  M2     |     1|      1|
#  Totals |     1|      1|
#---------+------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2937.86 (MB), peak = 3045.27 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2938.27 (MB), peak = 3045.27 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#
#  Routing Statistics
#
#---------------+-----------+------+
#  Layer        | Length(um)|  Vias|
#---------------+-----------+------+
#  Active ( 0H) |          0|     0|
#  M1 ( 1V)     |          0| 19769|
#  M2 ( 2H)     |     118715| 37602|
#  M3 ( 3V)     |      69907|     0|
#  M4 ( 4H)     |          0|     0|
#  M5 ( 5V)     |          0|     0|
#  M6 ( 6H)     |          0|     0|
#  M7 ( 7V)     |          0|     0|
#  M8 ( 8H)     |          0|     0|
#  M9 ( 9V)     |          0|     0|
#  Pad (10H)    |          0|     0|
#---------------+-----------+------+
#  Total        |     188622| 57371|
#---------------+-----------+------+
#
# Total half perimeter of net bounding box: 191064 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.11 (MB)
#Total memory = 2934.61 (MB)
#Peak memory = 3045.27 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.11 (MB)
#Total memory = 2934.61 (MB)
#Peak memory = 3045.27 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = -60.31 (MB)
#Total memory = 2861.51 (MB)
#Peak memory = 3045.27 (MB)
#Number of warnings = 3
#Total number of warnings = 58
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov 26 10:20:51 2024
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:00|     00:00:00|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:02|     00:00:02|         1.0|
#  Entire Command         | 00:00:04|     00:00:04|         1.0|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #5) : cpu/real = 0:00:04.1/0:00:04.2 (1.0), totSession cpu/real = 0:07:28.2/0:09:12.6 (0.8), mem = 3446.0M
**optDesign ... cpu = 0:00:14, real = 0:00:27, mem = 2860.2M, totSessionCpu=0:07:28 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #11 PostEcoSummary
Initializing multi-corner resistance tables ...
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Nov 26 10:20:52 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2861.58 (MB), peak = 3045.27 (MB)
#Start routing data preparation on Tue Nov 26 10:20:52 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2874.23 (MB), peak = 3045.27 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2876.70 (MB), peak = 3045.27 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2876.70 (MB)
#Peak memory = 3045.27 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 10608 nets were built. 1397 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    23.16 (MB), total memory =  2899.86 (MB), peak memory =  3045.27 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2897.43 (MB), peak = 3045.27 (MB)
#RC Statistics: 42180 Res, 25147 Ground Cap, 754 XCap (Edge to Edge)
#RC V/H edge ratio: 0.73, Avg V/H Edge Length: 20020.54 (19868), Avg L-Edge Length: 14303.08 (10037)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 52830 nodes, 42222 edges, and 2328 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2891.86 (MB), peak = 3045.27 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3465.270M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_WuSb0u.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3473.270M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 18.45 (MB)
#Total memory = 2892.69 (MB)
#Peak memory = 3045.27 (MB)
#
#1397 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(59936383)
#Finish Net Signature in MT(125720612)
#Finish SNet Signature in MT (182544910)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  2875.85 (MB), peak memory =  3045.27 (MB)
**optDesign ... cpu = 0:00:17, real = 0:00:30, mem = 2875.8M, totSessionCpu=0:07:31 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2899.35)
Reading RCDB with compressed RC data.
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2917.02 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2917.02 CPU=0:00:01.8 REAL=0:00:02.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3495.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3495.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2920.92)
Glitch Analysis: View default_setup_view -- Total Number of Nets Skipped = 25. 
Glitch Analysis: View default_setup_view -- Total Number of Nets Analyzed = 10608. 
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  0.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=2928.08 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2928.08 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:04.0 totSessionCpu=0:07:35 mem=3382.9M)
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:21, real = 0:00:34, mem = 2924.2M, totSessionCpu=0:07:35 **
Executing marking Critical Nets1
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #12 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:21, real = 0:00:34, mem = 2924.2M, totSessionCpu=0:07:35 **
** INFO: Initializing SI Slew/Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up SI Slew/Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3463.40M, totSessionCpu=0:07:35).
**optDesign ... cpu = 0:00:21, real = 0:00:34, mem = 2924.2M, totSessionCpu=0:07:35 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #13 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:21, real = 0:00:35, mem = 2923.7M, totSessionCpu=0:07:36 **
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |           |   -0.032 |           |       -0 |       36.28 | 0:00:00  |        3458 |   16 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:02  |        3509 |      |     |
| drv_eco_fixing     |     0.000 |   -0.032 |         0 |       -0 |       36.31 | 0:00:02  |        3494 |    0 |   0 |
| wns_fixing         |     0.000 |    0.002 |         0 |        0 |       36.39 | 0:00:03  |        3588 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:00  |        3473 |      |     |
| pre_route_summary  |           |    0.002 |           |        0 |       36.39 | 0:00:00  |        3488 |    0 |   0 |
| eco_route          |           |          |           |          |             | 0:00:04  |        3430 |      |     |
| post_route_summary |           |    0.005 |           |        0 |       36.39 | 0:00:04  |        3463 |    1 |   0 |
| final_summary      |           |    0.005 |           |        0 |       36.39 | 0:00:01  |        3464 |    1 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:22, real = 0:00:36, mem = 2924.6M, totSessionCpu=0:07:36 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 2 CRR processes is 898.06MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-5067    13473  Top layer net attribute %s for net %s is...
WARNING   NRAG-44              3  Track pitch is too small compared with l...
*** Message Summary: 13481 warning(s), 0 error(s)

*** optDesign #5 [finish] () : cpu/real = 0:00:22.5/0:00:45.1 (0.5), totSession cpu/real = 0:07:36.7/0:09:30.5 (0.8), mem = 3463.8M
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2891.2M, totSessionCpu=0:07:37 **
*** optDesign #6 [begin] () : totSession cpu/real = 0:07:36.7/0:09:30.5 (0.8), mem = 3439.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:07:36.7/0:09:30.5 (0.8), mem = 3439.8M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              20
setNanoRouteMode -route_detail_fix_antenna                                                false
setNanoRouteMode -route_detail_minimize_litho_effect_on_layer                             {t t t t t t t t t t}
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -extract_design_signature                                                182544910
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                4.3
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_bottom_routing_layer                                              2
setNanoRouteMode -route_fix_clock_nets                                                    true
setNanoRouteMode -route_exp_design_mode_top_routing_layer                                 3
setNanoRouteMode -route_top_routing_layer                                                 3
setNanoRouteMode -route_with_si_driven                                                    false
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -route_with_via_in_pin                                                   true
setNanoRouteMode -timingEngine                                                            .timing_file_1090489.tif.gz
setDesignMode -topRoutingLayer                                                            M3
setExtractRCMode -coupled                                                                 true
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -enable_ideal_seq_async_pins                                              false
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { default_setup_view }
setOptMode -opt_all_end_points                                                            true
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { default_setup_view}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { default_setup_view}
setOptMode -opt_consider_routing_congestion                                               true
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_drv                                                                       true
setOptMode -opt_fix_fanout_load                                                           true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_post_route_fix_si_transitions                                             true
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setOptMode -opt_skew                                                                      false
setSIMode -enable_drv_with_delta_slew                                                     true
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_reorder_scan                                                   false
setPlaceMode -place_global_timing_effort                                                  high
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 2901.8M, totSessionCpu=0:07:37 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3445.8M, init mem=3445.8M)
*info: Placed = 8987           (Fixed = 875)
*info: Unplaced = 0           
Placement Density:36.39%(12910/35476)
Placement Density (including fixed std cells):37.11%(13319/35884)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=3445.8M)
#optDebug: { P: 90 W: 7195 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.5/0:00:00.6 (1.0), totSession cpu/real = 0:07:37.2/0:09:31.0 (0.8), mem = 3445.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #14 InitialSummary
#Start Design Signature (0)
#Finish Inst Signature in MT(59936383)
#Finish Net Signature in MT(125720612)
#Finish SNet Signature in MT (182544910)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -6.30 (MB), total memory =  2894.27 (MB), peak memory =  3045.27 (MB)
The design is extracted. Skipping TQuantus.
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew Cache
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #15 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:38 mem=3492.9M ***
*** BuildHoldData #1 [begin] (optDesign #6) : totSession cpu/real = 0:07:37.5/0:09:31.4 (0.8), mem = 3492.9M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2908.94)
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2922.38 CPU=0:00:01.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2922.38 CPU=0:00:01.8 REAL=0:00:01.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3526.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3526.0M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2883.67)
Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 25. 
Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 10608. 
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2888.87 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2888.87 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:03.0 totSessionCpu=0:07:42 mem=3381.8M)

Active hold views:
 default_hold_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:07:42 mem=3455.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.3 real=0:00:05.0 totSessionCpu=0:07:42 mem=3455.9M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:07:42 mem=3561.1M ***
** INFO: Initializing SI Slew/Glitch Interface
OPTC: m4 20.0 50.0 [ 115.0 20.0 50.0 ]
OPTC: view 50.0:115.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 7.9 ps, libStdDelay = 4.2 ps, minBufSize = 14929920 (4.0)
*Info: worst delay setup view: default_setup_view
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |   N/A   |  0.016  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 2964.0M, totSessionCpu=0:07:44 **
*** BuildHoldData #1 [finish] (optDesign #6) : cpu/real = 0:00:06.2/0:00:06.4 (1.0), totSession cpu/real = 0:07:43.8/0:09:37.7 (0.8), mem = 3520.0M
*** HoldOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:07:43.8/0:09:37.7 (0.8), mem = 3520.0M
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_setup_view has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:07:44.3/0:09:38.2 (0.8), mem = 3597.1M
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2992.6M, totSessionCpu=0:07:44 **
** INFO: Initializing SI Slew/Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3539.30M, totSessionCpu=0:07:44).
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2992.6M, totSessionCpu=0:07:44 **

** INFO: Initializing SI Slew/Glitch Interface
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:44 mem=3597.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3581.5MB
Summary Report:
Instances move: 0 (out of 8112 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3581.5MB
*** Finished refinePlace (0:07:45 mem=3581.5M) ***
Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #16 FinalSummary
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 2992.6M, totSessionCpu=0:07:45 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2943.99)
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2955.89 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2955.89 CPU=0:00:01.7 REAL=0:00:02.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3540.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3540.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2916.75)
Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 25. 
Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 10608. 
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2922.04 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2922.04 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:03.0 totSessionCpu=0:07:49 mem=3407.9M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 
Hold views included:
 default_hold_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |   N/A   |  0.016  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------- 
| Snapshot        | WNS   | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)    |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 0.005 |   0 |       36.39 | 0:00:06  |        3520 |    1 |   0 |
| hold_fixing     |       |     |             | 0:00:00  |        3597 |      |     |
| final_summary   | 0.005 |   0 |       36.39 | 0:00:05  |        3536 |    1 |   0 |
 ----------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 2982.1M, totSessionCpu=0:07:50 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7315          1  max transition report needs to use SI tr...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
*** Message Summary: 2 warning(s), 0 error(s)

*** optDesign #6 [finish] () : cpu/real = 0:00:13.5/0:00:14.5 (0.9), totSession cpu/real = 0:07:50.2/0:09:44.9 (0.8), mem = 3535.6M
<CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 500 -outDir timingReports/
*** timeDesign #3 [begin] () : totSession cpu/real = 0:07:50.2/0:09:44.9 (0.8), mem = 3535.6M
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(59936383)
#Finish Net Signature in MT(125720612)
#Finish SNet Signature in MT (182544910)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -30.40 (MB), total memory =  2950.39 (MB), peak memory =  3045.27 (MB)
The design is extracted. Skipping TQuantus.
** INFO: Initializing SI Slew/Glitch Interface
** INFO: Initializing SI Slew/Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 default_setup_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (3)       |   -0.007   |      1 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 36.393%
------------------------------------------------------------------
Reported timing to dir timingReports/
Total CPU time: 0.53 sec
Total Real time: 1.0 sec
Total Memory Usage: 3532.851562 Mbytes
Reset AAE Options
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.5/0:00:00.8 (0.7), totSession cpu/real = 0:07:50.8/0:09:45.7 (0.8), mem = 3532.9M
<CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 500 -outDir timingReports/
*** timeDesign #4 [begin] () : totSession cpu/real = 0:07:50.8/0:09:45.7 (0.8), mem = 3532.9M
**WARN: (IMPOPT-7315):	max transition report needs to use SI transition in opt_post_route_fix_si_transitions mode, You need to enable it by set_global timing_max_transition_use_si_transition true.
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(59936383)
#Finish Net Signature in MT(125720612)
#Finish SNet Signature in MT (182544910)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.00 (MB), total memory =  2954.20 (MB), peak memory =  3045.27 (MB)
The design is extracted. Skipping TQuantus.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dist_sort
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2877.84)
Reading RCDB with compressed RC data.
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2890.66 CPU=0:00:01.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2890.66 CPU=0:00:01.8 REAL=0:00:02.0)
Save waveform /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/.AAE_Ayg4IM/.AAE_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3525.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 3525.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2886.32)
Glitch Analysis: View default_hold_view -- Total Number of Nets Skipped = 25. 
Glitch Analysis: View default_hold_view -- Total Number of Nets Analyzed = 10608. 
Total number of fetched objects 10608
AAE_INFO-618: Total number of nets in the design is 10610,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2889.62 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2889.62 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:07:54 mem=3390.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 default_hold_view 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.016  |   N/A   |  0.016  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   21    |   N/A   |   21    |
+--------------------+---------+---------+---------+

Density: 36.393%
------------------------------------------------------------------
Reported timing to dir timingReports/
Total CPU time: 3.43 sec
Total Real time: 3.0 sec
Total Memory Usage: 3358.128906 Mbytes
Reset AAE Options
*** timeDesign #4 [finish] () : cpu/real = 0:00:03.4/0:00:03.5 (1.0), totSession cpu/real = 0:07:54.2/0:09:49.2 (0.8), mem = 3358.1M
<CMD> addFiller -cell {FILLER_ASAP7_75t_R FILLERxp5_ASAP7_75t_R } -prefix FILLER_
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored
*INFO: Adding fillers to top-module.
*INFO:   Added 46212 filler insts (cell FILLER_ASAP7_75t_R / prefix FILLER_).
*INFO:   Added 4306 filler insts (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_).
*INFO: Total 50518 filler insts added - prefix FILLER_ (CPU: 0:00:00.9).
For 50518 new insts, <CMD> verifyConnectivity -report ./dist_sort.conn.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov 26 10:21:29 2024

Design Name: dist_sort
Database Units: 4000
Design Boundary: (0.0000, 0.0000) (200.0160, 200.0160)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 10:21:29 **** Processed 5000 nets.
**** 10:21:29 **** Processed 10000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Nov 26 10:21:29 2024
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

<CMD> verify_drc -report ./dist_sort.geom.rpt
#-check_same_via_cell true               # bool, default=false, user setting
#-report ./dist_sort.geom.rpt            # string, default="", user setting
 *** Starting Verify DRC (MEM: 3349.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:01.6  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***

<CMD> saveNetlist dist_sort.apr.v
Writing Netlist "dist_sort.apr.v" ...
<CMD> saveNetlist dist_sort.apr_pg.v -includePowerGround -excludeLeafCell
Writing Netlist "dist_sort.apr_pg.v" ...
Pwr name (vdd).
Gnd name (vss).
1 Pwr names and 1 Gnd names.
<CMD> saveDesign dist_sort.final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/26 10:21:31, mem=2850.5M)
INFO: Current data have to be saved into a temporary db: 'dist_sort.final.enc.dat.tmp' first. It will be renamed to the correct name 'dist_sort.final.enc.dat' after the old db was deleted.
% Begin Save ccopt configuration ... (date=11/26 10:21:31, mem=2850.5M)
% End Save ccopt configuration ... (date=11/26 10:21:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2850.9M, current mem=2850.9M)
% Begin Save netlist data ... (date=11/26 10:21:31, mem=2850.9M)
Writing Binary DB to dist_sort.final.enc.dat.tmp/dist_sort.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/26 10:21:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2850.9M, current mem=2850.9M)
Saving symbol-table file ...
Saving congestion map file dist_sort.final.enc.dat.tmp/dist_sort.route.congmap.gz ...
% Begin Save AAE data ... (date=11/26 10:21:31, mem=2851.1M)
Saving AAE Data ...
% End Save AAE data ... (date=11/26 10:21:31, total cpu=0:00:00.0, real=0:00:00.0, peak res=2852.0M, current mem=2852.0M)
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=11/26 10:21:32, mem=2863.8M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/26 10:21:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2863.8M, current mem=2863.8M)
Saving PG file dist_sort.final.enc.dat.tmp/dist_sort.pg.gz, version#2, (Created by Innovus v23.12-s091_1 on Tue Nov 26 10:21:32 2024)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3373.9M) ***
*info - save blackBox cells to lef file dist_sort.final.enc.dat.tmp/dist_sort.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=11/26 10:21:32, mem=2863.8M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/26 10:21:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2863.8M, current mem=2863.8M)
% Begin Save routing data ... (date=11/26 10:21:32, mem=2863.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=3373.9M) ***
% End Save routing data ... (date=11/26 10:21:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=2863.9M, current mem=2863.9M)
Saving property file dist_sort.final.enc.dat.tmp/dist_sort.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3376.9M) ***
#Saving pin access data to file dist_sort.final.enc.dat.tmp/dist_sort.apa ...
#
Saving preRoute extracted patterns in file 'dist_sort.final.enc.dat.tmp/dist_sort.techData.gz' ...
Saving preRoute extraction data in directory 'dist_sort.final.enc.dat.tmp/extraction/' ...
% Begin Save power constraints data ... (date=11/26 10:21:32, mem=2865.9M)
% End Save power constraints data ... (date=11/26 10:21:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=2865.9M, current mem=2865.9M)
RC_corner_25
RC_corner_25
RC_corner_25
Generated self-contained design dist_sort.final.enc.dat.tmp
libset_fast libset_slow
RC_corner_25
common
./dist_sort.RVT.2300.syn.sdc
#% End save design ... (date=11/26 10:21:33, total cpu=0:00:01.3, real=0:00:02.0, peak res=2866.7M, current mem=2866.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> extractRC -outfile dist_sort.cap
#Start Design Signature (0)
#Finish Inst Signature in MT(9772939)
#Finish Net Signature in MT(75557168)
#Finish SNet Signature in MT (132381466)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -6.56 (MB), total memory =  2858.87 (MB), peak memory =  3045.27 (MB)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Tue Nov 26 10:21:34 2024
#
# M1           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M2           H   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M3           V   Track-Pitch = 0.14400    Line-2-Via Pitch = 0.14400
# M4           H   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M5           V   Track-Pitch = 0.19200    Line-2-Via Pitch = 0.19200
# M6           H   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M7           V   Track-Pitch = 0.25600    Line-2-Via Pitch = 0.41600
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
# M8           H   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# M9           V   Track-Pitch = 0.32000    Line-2-Via Pitch = 0.32000
# Pad          H   Track-Pitch = 0.32000    Line-2-Via Pitch = 8.28000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2862.48 (MB), peak = 3045.27 (MB)
#Start routing data preparation on Tue Nov 26 10:21:34 2024
#
#Bottom routing layer index=2(M2), bottom routing layer for shielding=2(M2), bottom shield layer=2(M2)
#shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=3(M3)
#pin_access_rlayer=2(M2)
#shield_top_dpt_rlayer=-1 top_rlayer=3 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=2
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.14400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2875.66 (MB), peak = 3045.27 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner RC_corner_25 /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 (real) 
#(i=10, n=10 4000)
#LISD -> M1 (1)
#M1 -> M2 (2)
#M2 -> M3 (3)
#M3 -> M4 (4)
#M4 -> M5 (5)
#M5 -> M6 (6)
#M6 -> M7 (7)
#M7 -> M8 (8)
#M8 -> M9 (9)
#M9 -> Pad (10)
#SADV-On
# Corner(s) : 
#RC_corner_25 [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#
#layer[1] tech width 288 != ict width 400.0
#
#layer[1] tech spc 288 != ict spc 464.0
#
#layer[4] tech width 384 != ict width 288.0
#
#layer[4] tech spc 384 != ict spc 288.0
#
#layer[6] tech width 512 != ict width 384.0
#
#layer[6] tech spc 512 != ict spc 384.0
#
#layer[8] tech width 640 != ict width 512.0
#
#layer[8] tech spc 640 != ict spc 512.0
#
#layer[10] tech spc 32000 != ict spc 640.0
#total pattern=220 [10, 605]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06
#found RESMODEL /classes/ece5746/asap7libs/qrc/qrcTechFile_typ03_scaled4xV06 25.000000 
#CCE Version read = IQuantus/TQuantus 23.1.1-s122
#number model r/c [1,1] [10,605] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2894.82 (MB), peak = 3045.27 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2894.82 (MB)
#Peak memory = 3045.27 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x5 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 15 hboxes with single thread on machine with  Xeon 2.30GHz 36608KB Cache 8CPU...
#Process 0 special clock nets for rc extraction
#Total 10608 nets were built. 1397 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    42.56 (MB), total memory =  2937.39 (MB), peak memory =  3045.27 (MB)
#Register nets and terms for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2938.29 (MB), peak = 3045.27 (MB)
#RC Statistics: 42180 Res, 25147 Ground Cap, 754 XCap (Edge to Edge)
#RC V/H edge ratio: 0.73, Avg V/H Edge Length: 20020.54 (19868), Avg L-Edge Length: 14303.08 (10037)
#Nets and terms are pre-registered for rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 52830 nodes, 42222 edges, and 2328 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2929.19 (MB), peak = 3045.27 (MB)
Restoring parasitic data from file '/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3457.852M)
Following multi-corner parasitics specified:
	/home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell dist_sort has rcdb /home/sh2663/asap7_rundir/asic-final/apr/innovus_temp_1090489_1a8dcbc0-b32a-4c7f-a9c7-4978f4cffc00_ecelinux-19.ece.cornell.edu_sh2663_DbCCBe/nr1090489_SCaOP6.rcdb.d specified
Cell dist_sort, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.1 real: 0:00:00.0 mem: 3457.852M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:02
#Elapsed time = 00:00:03
#Increased memory = 53.68 (MB)
#Total memory = 2929.35 (MB)
#Peak memory = 3045.27 (MB)
#
#1397 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(9772939)
#Finish Net Signature in MT(75557168)
#Finish SNet Signature in MT (132381466)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.30GHz 36608KB Cache 8CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.75 (MB), total memory =  2903.97 (MB), peak memory =  3045.27 (MB)
<CMD> rcOut -spef dist_sort.spef
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC-typical 
Dumping Spef file.....
Printing D_NET...
RC Out from RCDB Completed (CPU Time= 0:00:00.3  MEM= 3439.9M)
<CMD> streamOut dist_sort.gds -mapFile /classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap -libName dist_sort -units 4000 -mode ALL
Parse flat map file '/classes/ece5746/asap7pdk/asap7PDK_e1p5/cdslib/asap7_TechLib_08/asap7_fromAPR_08b.layermap'
Writing GDSII file ...
	****** db unit per micron = 4000 ******
	****** output gds2 file unit per micron = 4000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Convert 0 swires and 0 svias from compressed groups
Output for via structure generation total number 5
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    101                             COMP
    235                          DIEAREA
    95                                V9
    90                                M9
    85                                V8
    80                                M8
    75                                V7
    70                                M7
    65                                V6
    60                                M6
    30                                M3
    20                                M2
    18                                V0
    25                                V2
    50                                M5
    19                                M1
    35                                V3
    40                                M4
    21                                V1
    55                                V5
    45                                V4
    95                               Pad


Stream Out Information Processed for GDS version 3:
Units: 4000 DBU

Object                             Count
----------------------------------------
Instances                          59505

Ports/Pins                           602
    metal layer M1                     8
    metal layer M2                   594

Nets                               52050
    metal layer M2                 31432
    metal layer M3                 20618

    Via Instances                  57371

Special Nets                         712
    metal layer M1                   532
    metal layer M2                   180

    Via Instances                    360

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                 604
    metal layer M1                    10
    metal layer M2                   594


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!

*** Memory Usage v#1 (Current mem = 3431.859M, initial mem = 844.516M) ***
*** Message Summary: 29517 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:08:05, real=0:56:02, mem=3431.9M) ---
