Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Thu Feb  5 05:10:45 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  316         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (90)
6. checking no_output_delay (204)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (90)
-------------------------------
 There are 90 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (204)
---------------------------------
 There are 204 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.433        0.000                      0                27521        0.023        0.000                      0                27521        4.427        0.000                       0                 22153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.433        0.000                      0                27521        0.023        0.000                      0                27521        4.427        0.000                       0                 22153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.412ns (9.892%)  route 3.753ns (90.108%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_clk
    SLICE_X13Y74         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/Q
                         net (fo=96, routed)          0.299     0.431    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X13Y74         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.599 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36/O
                         net (fo=12, routed)          0.331     0.929    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36_n_0
    SLICE_X14Y77         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.077 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3/O
                         net (fo=16, routed)          3.123     4.201    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/address0[0]
    RAMB36_X1Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ap_clk
    RAMB36_X1Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB36_X1Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     9.634    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_5_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -4.201    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.881ns  (logic 1.295ns (33.372%)  route 2.586ns (66.628%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.380     3.311    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.196     3.507 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_21/O
                         net (fo=1, routed)           0.410     3.917    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[4]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[4])
                                                     -0.296     9.710    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.710    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.813ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 1.304ns (33.560%)  route 2.582ns (66.440%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.388     3.319    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.205     3.524 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_18/O
                         net (fo=1, routed)           0.398     3.922    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[7]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[7])
                                                     -0.271     9.735    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -3.922    
  -------------------------------------------------------------------
                         slack                                  5.813    

Slack (MET) :             5.832ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.284ns (33.272%)  route 2.575ns (66.728%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/O[2]
                         net (fo=23, routed)          0.364     3.303    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_62_fu_530_p3
    SLICE_X9Y85          LUT5 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.176     3.479 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_20/O
                         net (fo=1, routed)           0.416     3.895    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[5]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[5])
                                                     -0.279     9.727    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.727    
                         arrival time                          -3.895    
  -------------------------------------------------------------------
                         slack                                  5.832    

Slack (MET) :             5.859ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[12]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.281ns (33.591%)  route 2.533ns (66.409%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.456     3.387    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.182     3.569 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_13/O
                         net (fo=1, routed)           0.281     3.850    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[12]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[12])
                                                     -0.297     9.709    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.709    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  5.859    

Slack (MET) :             5.860ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[8]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.307ns (34.266%)  route 2.507ns (65.734%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     2.939 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/O[2]
                         net (fo=23, routed)          0.297     3.236    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_62_fu_530_p3
    SLICE_X12Y85         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.199     3.435 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_17/O
                         net (fo=1, routed)           0.415     3.850    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[8]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[8])
                                                     -0.295     9.711    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -3.850    
  -------------------------------------------------------------------
                         slack                                  5.860    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[6]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.300ns (33.987%)  route 2.525ns (66.013%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.322     3.252    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.201     3.453 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_19/O
                         net (fo=1, routed)           0.408     3.861    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[6]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[6])
                                                     -0.268     9.738    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.738    
                         arrival time                          -3.861    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.687ns  (logic 0.412ns (11.174%)  route 3.275ns (88.826%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_clk
    SLICE_X13Y74         FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y74         FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_CS_fsm_reg[0]/Q
                         net (fo=96, routed)          0.299     0.431    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/Q[0]
    SLICE_X13Y74         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.599 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36/O
                         net (fo=12, routed)          0.331     0.929    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_i_36_n_0
    SLICE_X14Y77         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.148     1.077 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/flow_control_loop_pipe_sequential_init_U/ram_reg_bram_0_i_3__3/O
                         net (fo=16, routed)          2.646     3.723    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/address0[0]
    RAMB36_X2Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ap_clk
    RAMB36_X2Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB36_X2Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.372     9.634    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_4_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[1]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 1.235ns (33.105%)  route 2.496ns (66.895%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.427     3.358    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y85          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.136     3.494 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_24/O
                         net (fo=1, routed)           0.273     3.767    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[1]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[1])
                                                     -0.313     9.693    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.693    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 1.294ns (35.052%)  route 2.398ns (64.948%))
  Logic Levels:           8  (CARRY8=5 LUT3=2 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.041ns = ( 10.041 - 10.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ap_clk
    SLICE_X18Y60         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y60         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     0.133 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[1]/Q
                         net (fo=12, routed)          1.438     1.571    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/a_reg_625_reg[23]_0[1]
    SLICE_X10Y84         LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     1.720 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92/O
                         net (fo=1, routed)           0.010     1.730    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_92_n_0
    SLICE_X10Y84         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     1.963 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45/CO[7]
                         net (fo=1, routed)           0.028     1.991    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_45_n_0
    SLICE_X10Y85         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.014 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42/CO[7]
                         net (fo=1, routed)           0.028     2.042    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_42_n_0
    SLICE_X10Y86         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     2.188 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_44/O[7]
                         net (fo=47, routed)          0.251     2.439    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/tmp_60_fu_454_p3
    SLICE_X10Y87         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.616 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51/O
                         net (fo=1, routed)           0.012     2.628    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_51_n_0
    SLICE_X10Y87         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     2.825 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40/CO[7]
                         net (fo=1, routed)           0.028     2.853    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_40_n_0
    SLICE_X10Y88         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.077     2.930 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41/CO[3]
                         net (fo=24, routed)          0.306     3.237    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_41_n_4
    SLICE_X9Y84          LUT5 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.195     3.432 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215/ram_reg_i_25/O
                         net (fo=1, routed)           0.296     3.728    bd_0_i/hls_inst/inst/denom_row_U/grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_215_denom_row_d0[0]
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.041    10.041    bd_0_i/hls_inst/inst/denom_row_U/ap_clk
    RAMB18_X1Y34         RAMB18E2                                     r  bd_0_i/hls_inst/inst/denom_row_U/ram_reg/CLKARDCLK
                         clock pessimism              0.000    10.041    
                         clock uncertainty           -0.035    10.006    
    RAMB18_X1Y34         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                     -0.330     9.676    bd_0_i/hls_inst/inst/denom_row_U/ram_reg
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -3.728    
  -------------------------------------------------------------------
                         slack                                  5.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/zext_ln66_reg_2133_pp0_iter20_reg_reg[6]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2344_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.419%)  route 0.037ns (48.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_clk
    SLICE_X17Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/zext_ln66_reg_2133_pp0_iter20_reg_reg[6]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/zext_ln66_reg_2133_pp0_iter20_reg_reg[6]__0/Q
                         net (fo=2, routed)           0.037     0.089    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0[6]
    SLICE_X17Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2344_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/ap_clk
    SLICE_X17Y76         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2344_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y76         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_2344_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.204%)  route 0.039ns (49.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y129        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][13]/Q
                         net (fo=2, routed)           0.039     0.091    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10]_205[12]
    SLICE_X27Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y129        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y129        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (47.098%)  route 0.043ns (52.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][17]/Q
                         net (fo=2, routed)           0.043     0.094    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11]_791[16]
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X29Y75         FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][17]/C
                         clock pessimism              0.000     0.019    
    SLICE_X29Y75         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U27/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[11].divisor_tmp_reg[12][17]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].divisor_tmp_reg[16][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (46.054%)  route 0.046ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y121        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15][2]/Q
                         net (fo=2, routed)           0.046     0.097    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].divisor_tmp_reg[15]_325[1]
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].divisor_tmp_reg[16][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y121        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].divisor_tmp_reg[16][2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y121        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].divisor_tmp_reg[16][2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][18]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.517%)  route 0.047ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y130        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y130        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][18]/Q
                         net (fo=2, routed)           0.047     0.099    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10]_205[17]
    SLICE_X27Y130        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X27Y130        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X27Y130        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][18]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.039ns (45.517%)  route 0.047ns (54.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y133        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y133        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10][20]/Q
                         net (fo=2, routed)           0.047     0.099    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[9].divisor_tmp_reg[10]_315[19]
    SLICE_X22Y133        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X22Y133        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X22Y133        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[10].divisor_tmp_reg[11][20]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.666%)  route 0.031ns (34.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/ap_clk
    SLICE_X25Y33         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[0]/Q
                         net (fo=4, routed)           0.025     0.077    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg_n_0_[0]
    SLICE_X25Y33         LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.097 r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_2__0/O
                         net (fo=1, routed)           0.006     0.103    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr[2]_i_2__0_n_0
    SLICE_X25Y33         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/ap_clk
    SLICE_X25Y33         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y33         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/C_m_axi_U/store_unit_0/user_resp/mOutPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].remd_tmp_reg[6][28]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].remd_tmp_reg[7][29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X21Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].remd_tmp_reg[6][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y140        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].remd_tmp_reg[6][28]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[5].remd_tmp_reg[6]_308[28]
    SLICE_X21Y140        LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].remd_tmp[7][29]_i_1__1/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].remd_tmp[7][29]_i_1__1_n_0
    SLICE_X21Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].remd_tmp_reg[7][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X21Y140        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].remd_tmp_reg[7][29]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y140        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U22/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[6].remd_tmp_reg[7][29]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].remd_tmp_reg[15][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].remd_tmp_reg[16][5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.352%)  route 0.033ns (35.648%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X6Y49          FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].remd_tmp_reg[15][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].remd_tmp_reg[15][4]/Q
                         net (fo=3, routed)           0.027     0.079    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[14].remd_tmp_reg[15][22]_0[5]
    SLICE_X6Y49          LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].remd_tmp[16][5]_i_1__4/O
                         net (fo=1, routed)           0.006     0.105    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].remd_tmp[16][5]_i_1__4_n_0
    SLICE_X6Y49          FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].remd_tmp_reg[16][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X6Y49          FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].remd_tmp_reg[16][5]/C
                         clock pessimism              0.000     0.019    
    SLICE_X6Y49          FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U25/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[15].remd_tmp_reg[16][5]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.105    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.060ns (64.046%)  route 0.034ns (35.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.012     0.012    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][5]/Q
                         net (fo=3, routed)           0.027     0.078    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[24].remd_tmp_reg[25][22]_0[5]
    SLICE_X26Y105        LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     0.099 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][6]_i_1__0/O
                         net (fo=1, routed)           0.007     0.106    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp[26][6]_i_1__0_n_0
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.018     0.018    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/ap_clk
    SLICE_X26Y105        FDRE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y105        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_57_4_VITIS_LOOP_60_5_fu_240/sdiv_38ns_24s_38_42_1_U21/top_kernel_sdiv_38ns_24s_38_42_1_divider_u/loop[25].remd_tmp_reg[26][6]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y24  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB18_X2Y24  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y13  bd_0_i/hls_inst/inst/col_sum_4_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X3Y13  bd_0_i/hls_inst/inst/col_sum_4_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y12  bd_0_i/hls_inst/inst/col_sum_5_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X1Y12  bd_0_i/hls_inst/inst/col_sum_5_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y10  bd_0_i/hls_inst/inst/col_sum_6_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y10  bd_0_i/hls_inst/inst/col_sum_6_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y13  bd_0_i/hls_inst/inst/col_sum_7_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X2Y13  bd_0_i/hls_inst/inst/col_sum_7_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y50  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y50  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y50  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X28Y50  bd_0_i/hls_inst/inst/bus_read/ost_ctrl_gen[0].fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][0]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][10]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][11]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y23  bd_0_i/hls_inst/inst/A_m_axi_U/load_unit_0/fifo_rreq/U_fifo_srl/mem_reg[5][12]_srl6/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay           204 Endpoints
Min Delay           204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y87         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[13]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[13]
                                                                      r  m_axi_C_wdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[19]
                                                                      r  m_axi_C_wdata[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y87         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[4]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[4]
                                                                      r  m_axi_C_wdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y87         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y87         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[7]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[7]
                                                                      r  m_axi_C_wdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wstrb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.036     0.036    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wstrb[1]
                                                                      r  m_axi_C_wstrb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X16Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y86         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[14]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[14]
                                                                      r  m_axi_C_wdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X14Y87         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[1]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[1]
                                                                      r  m_axi_C_wdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.098ns  (logic 0.098ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X16Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y86         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[23]/Q
                         net (fo=0)                   0.000     0.135    m_axi_C_wdata[23]
                                                                      r  m_axi_C_wdata[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.099ns  (logic 0.099ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.035     0.035    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X15Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y85         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     0.134 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[12]/Q
                         net (fo=0)                   0.000     0.134    m_axi_C_wdata[12]
                                                                      r  m_axi_C_wdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.097ns  (logic 0.097ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.037     0.037    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X16Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y86         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     0.134 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[16]/Q
                         net (fo=0)                   0.000     0.134    m_axi_C_wdata[16]
                                                                      r  m_axi_C_wdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[10]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_awaddr[10]
                                                                      r  m_axi_C_awaddr[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X16Y86         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y86         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[15]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_wdata[15]
                                                                      r  m_axi_C_wdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_wdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X14Y87         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[3]/Q
                         net (fo=0)                   0.000     0.050    m_axi_C_wdata[3]
                                                                      r  m_axi_C_wdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[36]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[36]
                                                                      r  m_axi_C_awaddr[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[39]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[39]
                                                                      r  m_axi_C_awaddr[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[53]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y32         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[53]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[53]
                                                                      r  m_axi_C_awaddr[53] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y29         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[54]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[54]
                                                                      r  m_axi_C_awaddr[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y32         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[59]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[59]
                                                                      r  m_axi_C_awaddr[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[60]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X20Y32         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y32         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[60]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[60]
                                                                      r  m_axi_C_awaddr[60] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axi_C_awaddr[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.013     0.013    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/ap_clk
    SLICE_X16Y24         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y24         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/data_p1_reg[7]/Q
                         net (fo=0)                   0.000     0.051    m_axi_C_awaddr[7]
                                                                      r  m_axi_C_awaddr[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay          1274 Endpoints
Min Delay          1274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.150ns  (logic 0.321ns (14.930%)  route 1.829ns (85.070%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.819     0.966    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X15Y80         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.140 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WDATA[23]_i_2/O
                         net (fo=28, routed)          1.010     2.150    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req_n_4
    SLICE_X12Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y83         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[0]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.116ns  (logic 0.321ns (15.173%)  route 1.795ns (84.827%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.819     0.966    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X15Y80         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.140 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WDATA[23]_i_2/O
                         net (fo=28, routed)          0.976     2.116    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req_n_4
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[19]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.116ns  (logic 0.321ns (15.173%)  route 1.795ns (84.827%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.819     0.966    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X15Y80         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.140 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WDATA[23]_i_2/O
                         net (fo=28, routed)          0.976     2.116    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req_n_4
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[1]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.321ns (15.180%)  route 1.794ns (84.820%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.819     0.966    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X15Y80         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.140 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WDATA[23]_i_2/O
                         net (fo=28, routed)          0.975     2.115    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req_n_4
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[17]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.321ns (15.180%)  route 1.794ns (84.820%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.819     0.966    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X15Y80         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.140 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WDATA[23]_i_2/O
                         net (fo=28, routed)          0.975     2.115    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req_n_4
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WDATA_reg[2]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.115ns  (logic 0.321ns (15.180%)  route 1.794ns (84.820%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.819     0.966    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/E[0]
    SLICE_X15Y80         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     1.140 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/local_BUS_WDATA[23]_i_2/O
                         net (fo=28, routed)          0.975     2.115    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req_n_4
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.025     0.025    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/ap_clk
    SLICE_X12Y85         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/local_BUS_WSTRB_reg[3]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.099ns  (logic 0.723ns (34.453%)  route 1.376ns (65.547%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.233     0.380    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0[0]
    SLICE_X16Y31         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.478 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.107     0.585    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X16Y31         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.648 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.219     0.867    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X18Y31         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.983 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.432     1.415    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X20Y29         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.122     1.537 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.174     1.711    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X20Y27         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     1.888 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.210     2.099    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[2]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.099ns  (logic 0.723ns (34.453%)  route 1.376ns (65.547%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.233     0.380    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0[0]
    SLICE_X16Y31         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.478 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.107     0.585    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X16Y31         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.648 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.219     0.867    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X18Y31         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.983 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.432     1.415    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X20Y29         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.122     1.537 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.174     1.711    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X20Y27         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     1.888 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.210     2.099    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[3]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.723ns (35.208%)  route 1.331ns (64.792%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.233     0.380    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0[0]
    SLICE_X16Y31         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.478 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.107     0.585    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X16Y31         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.648 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.219     0.867    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X18Y31         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.983 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.432     1.415    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X20Y29         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.122     1.537 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.174     1.711    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X20Y27         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     1.888 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.165     2.054    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[0]/C

Slack:                    inf
  Source:                 m_axi_C_wready
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.054ns  (logic 0.723ns (35.208%)  route 1.331ns (64.792%))
  Logic Levels:           6  (LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_C_wready (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/m_axi_C_WREADY
    SLICE_X15Y32         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     0.147 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_req/num_beat_cnt[7]_i_2/O
                         net (fo=19, routed)          0.233     0.380    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout_vld_reg_0[0]
    SLICE_X16Y31         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     0.478 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/local_BUS_WLAST_i_2/O
                         net (fo=3, routed)           0.107     0.585    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_5_in
    SLICE_X16Y31         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.063     0.648 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/FSM_sequential_state[1]_i_2__0/O
                         net (fo=13, routed)          0.219     0.867    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/p_6_in
    SLICE_X18Y31         LUT4 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     0.983 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/dout[63]_i_1/O
                         net (fo=72, routed)          0.432     1.415    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/pop
    SLICE_X20Y29         LUT3 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.122     1.537 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/rs_burst/raddr[3]_i_3__2/O
                         net (fo=1, routed)           0.174     1.711    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/p_13_in
    SLICE_X20Y27         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.177     1.888 r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4/O
                         net (fo=4, routed)           0.165     2.054    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr[3]_i_1__4_n_0
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.026     0.026    bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/ap_clk
    SLICE_X20Y27         FDRE                                         r  bd_0_i/hls_inst/inst/C_m_axi_U/bus_write/wreq_throttle/fifo_burst_gen[0].fifo_req/raddr_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_axi_A_rdata[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[11] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[11]
    SLICE_X20Y62         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X20Y62         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[11]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[12]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[12] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[12]
    SLICE_X18Y62         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X18Y62         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[12]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[13] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[13]
    SLICE_X18Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X18Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[13]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[1] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[1]
    SLICE_X18Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X18Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[1]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[20]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[20] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[20]
    SLICE_X18Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X18Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[20]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[21]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[21] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[21]
    SLICE_X18Y62         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X18Y62         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[21]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[22]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[22] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[22]
    SLICE_X18Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X18Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[22]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[23]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[23] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[23]
    SLICE_X18Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.019     0.019    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X18Y59         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[23]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[29]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[29] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[29]
    SLICE_X21Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X21Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[29]/C

Slack:                    inf
  Source:                 m_axi_A_rdata[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  m_axi_A_rdata[2] (IN)
                         net (fo=1, unset)            0.007     0.007    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[32]_0[2]
    SLICE_X21Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=22156, unset)        0.018     0.018    bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X21Y61         FDRE                                         r  bd_0_i/hls_inst/inst/A_m_axi_U/bus_read/rs_rdata/data_p2_reg[2]/C





