// Seed: 3015415718
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_7, id_8;
  assign id_7 = id_7;
  logic id_9;
  type_13(
      .id_0(1),
      .id_1(1 == 1),
      .id_2(id_7),
      .id_3(1),
      .id_4(),
      .id_5(1),
      .id_6(id_5),
      .id_7(1),
      .id_8(1 + 1 & 1),
      .id_9(id_7 << id_1 && 1),
      .id_10(1'b0),
      .id_11(id_4)
  );
  integer id_10;
endmodule
