0.6
2017.4
Dec 15 2017
21:07:18
C:/2014104101/Verilog_1/Verilog_1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/2014104101/Verilog_1/Verilog_1.srcs/sources_1/new/decoder.v,1552489131,verilog,,,,decoder,,,,,,,,
C:/2014104101/Verilog_1/Verilog_1.srcs/sources_1/new/mux.v,1552489249,verilog,,,,mux,,,,,,,,
C:/2014104101/Verilog_1/Verilog_1.srcs/sources_1/new/mux_4.v,1552489389,verilog,,,,mux_4,,,,,,,,
