Return-Path: <linux-kernel+bounces-170745-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id 3FC128BDB5C
	for <lists+linux-kernel@lfdr.de>; Tue,  7 May 2024 08:24:21 +0200 (CEST)
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id BF34C1F22096
	for <lists+linux-kernel@lfdr.de>; Tue,  7 May 2024 06:24:20 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 6686171739;
	Tue,  7 May 2024 06:22:26 +0000 (UTC)
Received: from foss.arm.com (foss.arm.com [217.140.110.172])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 695797C09F;
	Tue,  7 May 2024 06:22:23 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=217.140.110.172
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1715062945; cv=none; b=fqOi++oNQOHxyaIbLyoIhaR4DaOOtlGqV8HFyWEzoc/OAxTnrkinpkEWX400aEAD3Ul5lCvIOaUiHgXIg7c2oLAC+7XQL1LdOLmJiUTt56jYEKdDg7gII0t8g0R8gj6TjEOoFgeHYVNLJQHrSRrp5bGX1M8W9ItuoIgTAqOmrk4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1715062945; c=relaxed/simple;
	bh=UcXX3KNSYlqvFcS0Le04L6qUtC0bLkxJUWV2p8KPdSg=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=oqvub1rqWlv16csSUxFpTSs4DCEBD9Hr4i8rjzZgPPXobF25FeoQsWAcdYMsaPSlKj/KH68idCMfsrx4Cja2tn5pNXwKGncdRaospCfL0sl34oOZsgObH4PGgMKxJNq1RvuU1FLwYNpWbc12W03hl1MchdVNrHNgBVK7aS2+i+0=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com; spf=pass smtp.mailfrom=arm.com; arc=none smtp.client-ip=217.140.110.172
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=arm.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=arm.com
Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14])
	by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id D42F01042;
	Mon,  6 May 2024 23:22:48 -0700 (PDT)
Received: from [10.163.37.41] (unknown [10.163.37.41])
	by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 2B6093F587;
	Mon,  6 May 2024 23:22:13 -0700 (PDT)
Message-ID: <8080ae06-7014-4afe-8620-ffaca6e3c597@arm.com>
Date: Tue, 7 May 2024 11:52:15 +0530
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 12/17] coresight: Make CPU id map a property of a trace ID
 map
Content-Language: en-US
To: James Clark <james.clark@arm.com>, linux-perf-users@vger.kernel.org,
 gankulkarni@os.amperecomputing.com, scclevenger@os.amperecomputing.com,
 coresight@lists.linaro.org, suzuki.poulose@arm.com, mike.leach@linaro.org
Cc: Alexander Shishkin <alexander.shishkin@linux.intel.com>,
 Maxime Coquelin <mcoquelin.stm32@gmail.com>,
 Alexandre Torgue <alexandre.torgue@foss.st.com>,
 Peter Zijlstra <peterz@infradead.org>, Ingo Molnar <mingo@redhat.com>,
 Arnaldo Carvalho de Melo <acme@kernel.org>,
 Namhyung Kim <namhyung@kernel.org>, Mark Rutland <mark.rutland@arm.com>,
 Jiri Olsa <jolsa@kernel.org>, Ian Rogers <irogers@google.com>,
 Adrian Hunter <adrian.hunter@intel.com>, John Garry
 <john.g.garry@oracle.com>, Will Deacon <will@kernel.org>,
 Leo Yan <leo.yan@linux.dev>, linux-arm-kernel@lists.infradead.org,
 linux-kernel@vger.kernel.org, linux-stm32@st-md-mailman.stormreply.com
References: <20240429152207.479221-1-james.clark@arm.com>
 <20240429152207.479221-14-james.clark@arm.com>
From: Anshuman Khandual <anshuman.khandual@arm.com>
In-Reply-To: <20240429152207.479221-14-james.clark@arm.com>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 7bit



On 4/29/24 20:51, James Clark wrote:
> The global CPU ID mappings won't work for per-sink ID maps so move it to
> the ID map struct. coresight_trace_id_release_all_pending() is hard
> coded to operate on the default map, but once Perf sessions use their
> own maps the pending release mechanism will be deleted. So it doesn't
> need to be extended to accept a trace ID map argument at this point.
> 
> Signed-off-by: James Clark <james.clark@arm.com>
> ---
>  .../hwtracing/coresight/coresight-etm-perf.c  |  3 +-
>  .../coresight/coresight-etm3x-core.c          |  3 +-
>  .../coresight/coresight-etm4x-core.c          |  3 +-
>  .../hwtracing/coresight/coresight-trace-id.c  | 28 ++++++++-----------
>  .../hwtracing/coresight/coresight-trace-id.h  |  2 +-
>  include/linux/coresight.h                     |  1 +
>  6 files changed, 20 insertions(+), 20 deletions(-)
> 
> diff --git a/drivers/hwtracing/coresight/coresight-etm-perf.c b/drivers/hwtracing/coresight/coresight-etm-perf.c
> index 4afb9d29f355..25f1f87c90d1 100644
> --- a/drivers/hwtracing/coresight/coresight-etm-perf.c
> +++ b/drivers/hwtracing/coresight/coresight-etm-perf.c
> @@ -508,7 +508,8 @@ static void etm_event_start(struct perf_event *event, int flags)
>  		hw_id = FIELD_PREP(CS_AUX_HW_ID_VERSION_MASK,
>  				   CS_AUX_HW_ID_CURR_VERSION);
>  		hw_id |= FIELD_PREP(CS_AUX_HW_ID_TRACE_ID_MASK,
> -				    coresight_trace_id_read_cpu_id(cpu));
> +				    coresight_trace_id_read_cpu_id(cpu,
> +						coresight_trace_id_map_default()));
>  		perf_report_aux_output_id(event, hw_id);
>  	}
>  
> diff --git a/drivers/hwtracing/coresight/coresight-etm3x-core.c b/drivers/hwtracing/coresight/coresight-etm3x-core.c
> index 4149e7675ceb..b21f5ad94e63 100644
> --- a/drivers/hwtracing/coresight/coresight-etm3x-core.c
> +++ b/drivers/hwtracing/coresight/coresight-etm3x-core.c
> @@ -501,7 +501,8 @@ static int etm_enable_perf(struct coresight_device *csdev,
>  	 * with perf locks - we know the ID cannot change until perf shuts down
>  	 * the session
>  	 */
> -	trace_id = coresight_trace_id_read_cpu_id(drvdata->cpu);
> +	trace_id = coresight_trace_id_read_cpu_id(drvdata->cpu,
> +						  coresight_trace_id_map_default());
>  	if (!IS_VALID_CS_TRACE_ID(trace_id)) {
>  		dev_err(&drvdata->csdev->dev, "Failed to set trace ID for %s on CPU%d\n",
>  			dev_name(&drvdata->csdev->dev), drvdata->cpu);
> diff --git a/drivers/hwtracing/coresight/coresight-etm4x-core.c b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> index f32c8cd7742d..d16d6efb26fa 100644
> --- a/drivers/hwtracing/coresight/coresight-etm4x-core.c
> +++ b/drivers/hwtracing/coresight/coresight-etm4x-core.c
> @@ -776,7 +776,8 @@ static int etm4_enable_perf(struct coresight_device *csdev,
>  	 * with perf locks - we know the ID cannot change until perf shuts down
>  	 * the session
>  	 */
> -	trace_id = coresight_trace_id_read_cpu_id(drvdata->cpu);
> +	trace_id = coresight_trace_id_read_cpu_id(drvdata->cpu,
> +						  coresight_trace_id_map_default());
>  	if (!IS_VALID_CS_TRACE_ID(trace_id)) {
>  		dev_err(&drvdata->csdev->dev, "Failed to set trace ID for %s on CPU%d\n",
>  			dev_name(&drvdata->csdev->dev), drvdata->cpu);
> diff --git a/drivers/hwtracing/coresight/coresight-trace-id.c b/drivers/hwtracing/coresight/coresight-trace-id.c
> index 45ddd50d09a6..b393603dd713 100644
> --- a/drivers/hwtracing/coresight/coresight-trace-id.c
> +++ b/drivers/hwtracing/coresight/coresight-trace-id.c
> @@ -13,10 +13,12 @@
>  #include "coresight-trace-id.h"
>  
>  /* Default trace ID map. Used in sysfs mode and for system sources */
> -static struct coresight_trace_id_map id_map_default;
> +static DEFINE_PER_CPU(atomic_t, id_map_default_cpu_ids) = ATOMIC_INIT(0);
> +static struct coresight_trace_id_map id_map_default = {
> +	.cpu_map = &id_map_default_cpu_ids
> +};
>  
> -/* maintain a record of the mapping of IDs and pending releases per cpu */
> -static DEFINE_PER_CPU(atomic_t, cpu_id) = ATOMIC_INIT(0);
> +/* maintain a record of the pending releases per cpu */
>  static cpumask_t cpu_id_release_pending;
>  
>  /* perf session active counter */
> @@ -46,12 +48,6 @@ static void coresight_trace_id_dump_table(struct coresight_trace_id_map *id_map,
>  #define PERF_SESSION(n)
>  #endif
>  
> -/* unlocked read of current trace ID value for given CPU */
> -static int _coresight_trace_id_read_cpu_id(int cpu)
> -{
> -	return atomic_read(&per_cpu(cpu_id, cpu));
> -}

Just wondering where this per cpu cpu_id ^^ is being dropped off as well
OR is it still getting used ?

> -
>  /* look for next available odd ID, return 0 if none found */
>  static int coresight_trace_id_find_odd_id(struct coresight_trace_id_map *id_map)
>  {
> @@ -145,7 +141,7 @@ static void coresight_trace_id_release_all_pending(void)
>  		clear_bit(bit, id_map->pend_rel_ids);
>  	}
>  	for_each_cpu(cpu, &cpu_id_release_pending) {
> -		atomic_set(&per_cpu(cpu_id, cpu), 0);
> +		atomic_set(per_cpu_ptr(id_map_default.cpu_map, cpu), 0);
>  		cpumask_clear_cpu(cpu, &cpu_id_release_pending);
>  	}
>  	spin_unlock_irqrestore(&id_map_lock, flags);
> @@ -160,7 +156,7 @@ int coresight_trace_id_get_cpu_id(int cpu, struct coresight_trace_id_map *id_map
>  	spin_lock_irqsave(&id_map_lock, flags);
>  
>  	/* check for existing allocation for this CPU */
> -	id = _coresight_trace_id_read_cpu_id(cpu);
> +	id = coresight_trace_id_read_cpu_id(cpu, id_map);
>  	if (id)
>  		goto get_cpu_id_clr_pend;
>  
> @@ -181,7 +177,7 @@ int coresight_trace_id_get_cpu_id(int cpu, struct coresight_trace_id_map *id_map
>  		goto get_cpu_id_out_unlock;
>  
>  	/* allocate the new id to the cpu */
> -	atomic_set(&per_cpu(cpu_id, cpu), id);
> +	atomic_set(per_cpu_ptr(id_map->cpu_map, cpu), id);
>  
>  get_cpu_id_clr_pend:
>  	/* we are (re)using this ID - so ensure it is not marked for release */
> @@ -203,7 +199,7 @@ void coresight_trace_id_put_cpu_id(int cpu, struct coresight_trace_id_map *id_ma
>  	int id;
>  
>  	/* check for existing allocation for this CPU */
> -	id = _coresight_trace_id_read_cpu_id(cpu);
> +	id = coresight_trace_id_read_cpu_id(cpu, id_map);
>  	if (!id)
>  		return;
>  
> @@ -216,7 +212,7 @@ void coresight_trace_id_put_cpu_id(int cpu, struct coresight_trace_id_map *id_ma
>  	} else {
>  		/* otherwise clear id */
>  		coresight_trace_id_free(id, id_map);
> -		atomic_set(&per_cpu(cpu_id, cpu), 0);
> +		atomic_set(per_cpu_ptr(id_map->cpu_map, cpu), 0);
>  	}
>  
>  	spin_unlock_irqrestore(&id_map_lock, flags);
> @@ -258,9 +254,9 @@ struct coresight_trace_id_map *coresight_trace_id_map_default(void)
>  }
>  EXPORT_SYMBOL_GPL(coresight_trace_id_map_default);
>  
> -int coresight_trace_id_read_cpu_id(int cpu)
> +int coresight_trace_id_read_cpu_id(int cpu, struct coresight_trace_id_map *id_map)
>  {
> -	return _coresight_trace_id_read_cpu_id(cpu);
> +	return atomic_read(per_cpu_ptr(id_map->cpu_map, cpu));
>  }
>  EXPORT_SYMBOL_GPL(coresight_trace_id_read_cpu_id);
>  
> diff --git a/drivers/hwtracing/coresight/coresight-trace-id.h b/drivers/hwtracing/coresight/coresight-trace-id.h
> index 54b9d8ed903b..ed2bc4b3ad2a 100644
> --- a/drivers/hwtracing/coresight/coresight-trace-id.h
> +++ b/drivers/hwtracing/coresight/coresight-trace-id.h
> @@ -93,7 +93,7 @@ void coresight_trace_id_put_cpu_id(int cpu, struct coresight_trace_id_map *id_ma
>   *
>   * return: current value, will be 0 if unallocated.
>   */
> -int coresight_trace_id_read_cpu_id(int cpu);
> +int coresight_trace_id_read_cpu_id(int cpu, struct coresight_trace_id_map *id_map);
>  
>  /**
>   * Allocate a CoreSight trace ID for a system component.
> diff --git a/include/linux/coresight.h b/include/linux/coresight.h
> index c16c61a8411d..7d62b88bfb5c 100644
> --- a/include/linux/coresight.h
> +++ b/include/linux/coresight.h
> @@ -234,6 +234,7 @@ struct coresight_sysfs_link {
>  struct coresight_trace_id_map {
>  	DECLARE_BITMAP(used_ids, CORESIGHT_TRACE_IDS_MAX);
>  	DECLARE_BITMAP(pend_rel_ids, CORESIGHT_TRACE_IDS_MAX);
> +	atomic_t __percpu *cpu_map;
>  };
>  
>  /**

