

================================================================
== Vitis HLS Report for 'compute_derivatives'
================================================================
* Date:           Thu Dec 18 21:18:36 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku115-flva1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.576 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    12290|    12290|  0.123 ms|  0.123 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1_VITIS_LOOP_13_2  |    12288|    12288|         4|          3|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 7 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img2, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img1, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.47ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 13 [1/1] (0.47ns)   --->   "%store_ln12 = store i7 0, i7 %y" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 13 'store' 'store_ln12' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 14 [1/1] (0.47ns)   --->   "%store_ln13 = store i7 0, i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 14 'store' 'store_ln13' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 15 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 16 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.20ns)   --->   "%icmp_ln12 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 17 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.20ns)   --->   "%add_ln12 = add i13 %indvar_flatten_load, i13 1" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 18 'add' 'add_ln12' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc69, void %for.end71" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 19 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 20 'load' 'x_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 21 'load' 'y_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i7 %y_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 22 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_12_1_VITIS_LOOP_13_2_str"   --->   Operation 23 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.04ns)   --->   "%icmp_ln13 = icmp_eq  i7 %x_load, i7 64" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.31ns)   --->   "%select_ln12 = select i1 %icmp_ln13, i7 0, i7 %x_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 26 'select' 'select_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.97ns)   --->   "%add_ln29 = add i6 %trunc_ln12, i6 2" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 27 'add' 'add_ln29' <Predicate = (!icmp_ln12)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.04ns)   --->   "%add_ln29_3 = add i7 %y_load, i7 1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 28 'add' 'add_ln29_3' <Predicate = (!icmp_ln12)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%trunc_ln12_1 = trunc i7 %add_ln29_3" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 29 'trunc' 'trunc_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.31ns)   --->   "%select_ln12_1 = select i1 %icmp_ln13, i7 %add_ln29_3, i7 %y_load" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 30 'select' 'select_ln12_1' <Predicate = (!icmp_ln12)> <Delay = 0.31> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln12_1" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 31 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 0" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.04ns)   --->   "%icmp_ln19 = icmp_eq  i7 %select_ln12_1, i7 0" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 33 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln12)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.04ns)   --->   "%icmp_ln19_1 = icmp_eq  i7 %select_ln12_1, i7 63" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 34 'icmp' 'icmp_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%select_ln29_2 = select i1 %icmp_ln13, i6 %add_ln29, i6 %trunc_ln12_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 35 'select' 'select_ln29_2' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln29_4)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln29_2, i6 0" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.97ns)   --->   "%add_ln29_2 = add i6 %trunc_ln32, i6 63" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 37 'add' 'add_ln29_2' <Predicate = (!icmp_ln12)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln29_2, i6 0" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 38 'bitconcatenate' 'tmp_70' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i7 %select_ln12" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 39 'zext' 'zext_ln32' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.18ns)   --->   "%add_ln32 = add i12 %tmp, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 40 'add' 'add_ln32' <Predicate = (!icmp_ln12)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln32_3 = zext i12 %add_ln32" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 41 'zext' 'zext_ln32_3' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%It64_addr = getelementptr i16 %It64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 42 'getelementptr' 'It64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Ix64_addr = getelementptr i16 %Ix64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 43 'getelementptr' 'Ix64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Iy64_addr = getelementptr i16 %Iy64, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 44 'getelementptr' 'Iy64_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.18ns) (out node of the LUT)   --->   "%add_ln29_4 = add i12 %tmp_s, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 45 'add' 'add_ln29_4' <Predicate = (!icmp_ln12)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i12 %add_ln29_4" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 46 'zext' 'zext_ln29' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%img1_addr_5 = getelementptr i16 %img1, i64 0, i64 %zext_ln29" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 47 'getelementptr' 'img1_addr_5' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.18ns)   --->   "%add_ln29_5 = add i12 %tmp_70, i12 %zext_ln32" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 48 'add' 'add_ln29_5' <Predicate = (!icmp_ln12)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i12 %add_ln29_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 49 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%img1_addr_6 = getelementptr i16 %img1, i64 0, i64 %zext_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 50 'getelementptr' 'img1_addr_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%img1_addr_7 = getelementptr i16 %img1, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 51 'getelementptr' 'img1_addr_7' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%img2_addr = getelementptr i16 %img2, i64 0, i64 %zext_ln32_3" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 52 'getelementptr' 'img2_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %select_ln12" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 53 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/derivatives_hls.cpp:14]   --->   Operation 54 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.04ns)   --->   "%icmp_ln19_2 = icmp_eq  i7 %select_ln12, i7 0" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 55 'icmp' 'icmp_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.04ns)   --->   "%icmp_ln19_3 = icmp_eq  i7 %select_ln12, i7 63" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 56 'icmp' 'icmp_ln19_3' <Predicate = (!icmp_ln12)> <Delay = 1.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19 = or i1 %icmp_ln19_1, i1 %icmp_ln19_3" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 57 'or' 'or_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_2)   --->   "%or_ln19_1 = or i1 %icmp_ln19, i1 %icmp_ln19_2" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 58 'or' 'or_ln19_1' <Predicate = (!icmp_ln12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.29ns) (out node of the LUT)   --->   "%or_ln19_2 = or i1 %or_ln19_1, i1 %or_ln19" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 59 'or' 'or_ln19_2' <Predicate = (!icmp_ln12)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %or_ln19_2, void %if.else, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:19]   --->   Operation 60 'br' 'br_ln19' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.97ns)   --->   "%add_ln28 = add i6 %trunc_ln13, i6 1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 61 'add' 'add_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 %add_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 62 'bitconcatenate' 'tmp_71' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i12 %tmp_71" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 63 'zext' 'zext_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%img1_addr = getelementptr i16 %img1, i64 0, i64 %zext_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 64 'getelementptr' 'img1_addr' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.97ns)   --->   "%add_ln28_1 = add i6 %trunc_ln13, i6 63" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 65 'add' 'add_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln32, i6 %add_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 66 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i12 %tmp_72" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 67 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%img1_addr_4 = getelementptr i16 %img1, i64 0, i64 %zext_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 68 'getelementptr' 'img1_addr_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (0.00ns)   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 69 'load' 'img1_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 70 [2/2] (0.00ns)   --->   "%img1_load_4 = load i12 %img1_addr_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 70 'load' 'img1_load_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 71 [2/2] (0.00ns)   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 71 'load' 'img2_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 72 [1/1] (0.47ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 72 'br' 'br_ln0' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.47>
ST_1 : Operation 73 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln20 = store i16 0, i12 %Ix64_addr" [../HS_hls/src/derivatives_hls.cpp:20]   --->   Operation 73 'store' 'store_ln20' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 74 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln21 = store i16 0, i12 %Iy64_addr" [../HS_hls/src/derivatives_hls.cpp:21]   --->   Operation 74 'store' 'store_ln21' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_1 : Operation 75 [1/1] (0.47ns)   --->   "%br_ln23 = br void %for.inc" [../HS_hls/src/derivatives_hls.cpp:23]   --->   Operation 75 'br' 'br_ln23' <Predicate = (!icmp_ln12 & or_ln19_2)> <Delay = 0.47>
ST_1 : Operation 76 [1/1] (1.04ns)   --->   "%add_ln13 = add i7 %select_ln12, i7 1" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 76 'add' 'add_ln13' <Predicate = (!icmp_ln12)> <Delay = 1.04> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.47ns)   --->   "%store_ln12 = store i13 %add_ln12, i13 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 77 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.47>
ST_1 : Operation 78 [1/1] (0.47ns)   --->   "%store_ln12 = store i7 %select_ln12_1, i7 %y" [../HS_hls/src/derivatives_hls.cpp:12]   --->   Operation 78 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.47>
ST_1 : Operation 79 [1/1] (0.47ns)   --->   "%store_ln13 = store i7 %add_ln13, i7 %x" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 79 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.47>
ST_1 : Operation 113 [1/1] (0.47ns)   --->   "%ret_ln36 = ret" [../HS_hls/src/derivatives_hls.cpp:36]   --->   Operation 113 'ret' 'ret_ln36' <Predicate = (icmp_ln12)> <Delay = 0.47>

State 2 <SV = 1> <Delay = 5.57>
ST_2 : Operation 80 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load = load i12 %img1_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 80 'load' 'img1_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln28 = sext i16 %img1_load" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 81 'sext' 'sext_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 82 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_4 = load i12 %img1_addr_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 82 'load' 'img1_load_4' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln28_1 = sext i16 %img1_load_4" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 83 'sext' 'sext_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.26ns)   --->   "%sub_ln28 = sub i17 %sext_ln28, i17 %sext_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 84 'sub' 'sub_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln28, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 85 'bitselect' 'tmp_85' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.27ns)   --->   "%sub_ln28_1 = sub i17 0, i17 %sub_ln28" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 86 'sub' 'sub_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln28_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 87 'partselect' 'trunc_ln28_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln28, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 88 'partselect' 'trunc_ln28_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.26ns)   --->   "%sub_ln28_2 = sub i16 0, i16 %trunc_ln28_1" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 89 'sub' 'sub_ln28_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.35ns)   --->   "%select_ln28 = select i1 %tmp_85, i16 %sub_ln28_2, i16 %trunc_ln28_2" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 90 'select' 'select_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 91 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln28 = store i16 %select_ln28, i12 %Ix64_addr" [../HS_hls/src/derivatives_hls.cpp:28]   --->   Operation 91 'store' 'store_ln28' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 92 [2/2] (0.00ns)   --->   "%img1_load_5 = load i12 %img1_addr_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 92 'load' 'img1_load_5' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 93 [2/2] (0.00ns)   --->   "%img1_load_6 = load i12 %img1_addr_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 93 'load' 'img1_load_6' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_2 : Operation 94 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img2_load = load i12 %img2_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 94 'load' 'img2_load' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 5.57>
ST_3 : Operation 95 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_5 = load i12 %img1_addr_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 95 'load' 'img1_load_5' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i16 %img1_load_5" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 96 'sext' 'sext_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 97 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_6 = load i12 %img1_addr_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 97 'load' 'img1_load_6' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i16 %img1_load_6" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 98 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.26ns)   --->   "%sub_ln29 = sub i17 %sext_ln29, i17 %sext_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 99 'sub' 'sub_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln29, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 100 'bitselect' 'tmp_86' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.27ns)   --->   "%sub_ln29_1 = sub i17 0, i17 %sub_ln29" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 101 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln29_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 102 'partselect' 'trunc_ln29_1' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln29, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 103 'partselect' 'trunc_ln29_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.26ns)   --->   "%sub_ln29_2 = sub i16 0, i16 %trunc_ln29_1" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 104 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.35ns)   --->   "%select_ln29 = select i1 %tmp_86, i16 %sub_ln29_2, i16 %trunc_ln29_2" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 105 'select' 'select_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln29 = store i16 %select_ln29, i12 %Iy64_addr" [../HS_hls/src/derivatives_hls.cpp:29]   --->   Operation 106 'store' 'store_ln29' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_3 : Operation 107 [2/2] (0.00ns)   --->   "%img1_load_7 = load i12 %img1_addr_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 107 'load' 'img1_load_7' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 2.68>
ST_4 : Operation 108 [1/2] ( I:0.00ns O:0.00ns )   --->   "%img1_load_7 = load i12 %img1_addr_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 108 'load' 'img1_load_7' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 109 [1/1] (1.26ns)   --->   "%sub_ln32 = sub i16 %img2_load, i16 %img1_load_7" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 109 'sub' 'sub_ln32' <Predicate = (!icmp_ln12 & !or_ln19_2)> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %sub_ln32, void %if.else, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 110 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] ( I:1.42ns O:1.42ns )   --->   "%store_ln32 = store i16 %storemerge, i12 %It64_addr" [../HS_hls/src/derivatives_hls.cpp:32]   --->   Operation 111 'store' 'store_ln32' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 4096> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln13 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:13]   --->   Operation 112 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ img2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Ix64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Iy64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ It64]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 01000]
y                     (alloca           ) [ 01000]
indvar_flatten        (alloca           ) [ 01000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
store_ln12            (store            ) [ 00000]
store_ln13            (store            ) [ 00000]
br_ln12               (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln12             (icmp             ) [ 01111]
add_ln12              (add              ) [ 00000]
br_ln12               (br               ) [ 00000]
x_load                (load             ) [ 00000]
y_load                (load             ) [ 00000]
trunc_ln12            (trunc            ) [ 00000]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
icmp_ln13             (icmp             ) [ 00000]
select_ln12           (select           ) [ 00000]
add_ln29              (add              ) [ 00000]
add_ln29_3            (add              ) [ 00000]
trunc_ln12_1          (trunc            ) [ 00000]
select_ln12_1         (select           ) [ 00000]
trunc_ln32            (trunc            ) [ 00000]
tmp                   (bitconcatenate   ) [ 00000]
icmp_ln19             (icmp             ) [ 00000]
icmp_ln19_1           (icmp             ) [ 00000]
select_ln29_2         (select           ) [ 00000]
tmp_s                 (bitconcatenate   ) [ 00000]
add_ln29_2            (add              ) [ 00000]
tmp_70                (bitconcatenate   ) [ 00000]
zext_ln32             (zext             ) [ 00000]
add_ln32              (add              ) [ 00000]
zext_ln32_3           (zext             ) [ 00000]
It64_addr             (getelementptr    ) [ 01111]
Ix64_addr             (getelementptr    ) [ 00100]
Iy64_addr             (getelementptr    ) [ 00110]
add_ln29_4            (add              ) [ 00000]
zext_ln29             (zext             ) [ 00000]
img1_addr_5           (getelementptr    ) [ 00110]
add_ln29_5            (add              ) [ 00000]
zext_ln29_1           (zext             ) [ 00000]
img1_addr_6           (getelementptr    ) [ 00110]
img1_addr_7           (getelementptr    ) [ 01111]
img2_addr             (getelementptr    ) [ 00100]
trunc_ln13            (trunc            ) [ 00000]
specpipeline_ln14     (specpipeline     ) [ 00000]
icmp_ln19_2           (icmp             ) [ 00000]
icmp_ln19_3           (icmp             ) [ 00000]
or_ln19               (or               ) [ 00000]
or_ln19_1             (or               ) [ 00000]
or_ln19_2             (or               ) [ 01111]
br_ln19               (br               ) [ 00000]
add_ln28              (add              ) [ 00000]
tmp_71                (bitconcatenate   ) [ 00000]
zext_ln28             (zext             ) [ 00000]
img1_addr             (getelementptr    ) [ 00100]
add_ln28_1            (add              ) [ 00000]
tmp_72                (bitconcatenate   ) [ 00000]
zext_ln28_1           (zext             ) [ 00000]
img1_addr_4           (getelementptr    ) [ 00100]
br_ln0                (br               ) [ 01111]
store_ln20            (store            ) [ 00000]
store_ln21            (store            ) [ 00000]
br_ln23               (br               ) [ 01111]
add_ln13              (add              ) [ 00000]
store_ln12            (store            ) [ 00000]
store_ln12            (store            ) [ 00000]
store_ln13            (store            ) [ 00000]
img1_load             (load             ) [ 00000]
sext_ln28             (sext             ) [ 00000]
img1_load_4           (load             ) [ 00000]
sext_ln28_1           (sext             ) [ 00000]
sub_ln28              (sub              ) [ 00000]
tmp_85                (bitselect        ) [ 00000]
sub_ln28_1            (sub              ) [ 00000]
trunc_ln28_1          (partselect       ) [ 00000]
trunc_ln28_2          (partselect       ) [ 00000]
sub_ln28_2            (sub              ) [ 00000]
select_ln28           (select           ) [ 00000]
store_ln28            (store            ) [ 00000]
img2_load             (load             ) [ 01011]
img1_load_5           (load             ) [ 00000]
sext_ln29             (sext             ) [ 00000]
img1_load_6           (load             ) [ 00000]
sext_ln29_1           (sext             ) [ 00000]
sub_ln29              (sub              ) [ 00000]
tmp_86                (bitselect        ) [ 00000]
sub_ln29_1            (sub              ) [ 00000]
trunc_ln29_1          (partselect       ) [ 00000]
trunc_ln29_2          (partselect       ) [ 00000]
sub_ln29_2            (sub              ) [ 00000]
select_ln29           (select           ) [ 00000]
store_ln29            (store            ) [ 00000]
img1_load_7           (load             ) [ 00000]
sub_ln32              (sub              ) [ 00000]
storemerge            (phi              ) [ 01111]
store_ln32            (store            ) [ 00000]
br_ln13               (br               ) [ 00000]
ret_ln36              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ix64">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ix64"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Iy64">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iy64"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="It64">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="It64"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_12_1_VITIS_LOOP_13_2_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="x_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="y_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="indvar_flatten_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="It64_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="12" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="It64_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="Ix64_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="12" slack="0"/>
<pin id="91" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ix64_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Iy64_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Iy64_addr/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="img1_addr_5_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="12" slack="0"/>
<pin id="105" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="img1_addr_6_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="12" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_6/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="img1_addr_7_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="12" slack="0"/>
<pin id="119" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_7/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="img2_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="12" slack="0"/>
<pin id="126" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img2_addr/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="img1_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="12" slack="0"/>
<pin id="133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="img1_addr_4_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="0"/>
<pin id="140" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img1_addr_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
<pin id="151" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img1_load/1 img1_load_4/1 img1_load_5/2 img1_load_6/2 img1_load_7/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img2_load/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/1 store_ln28/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 store_ln29/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln32_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="3"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/4 "/>
</bind>
</comp>

<comp id="179" class="1005" name="storemerge_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="3"/>
<pin id="181" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="storemerge_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="16" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="3"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="13" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln12_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln13_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="7" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="indvar_flatten_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln12_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="0" index="1" bw="13" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln12_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="13" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="x_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="y_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln12_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln13_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="7" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln12_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln29_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="3" slack="0"/>
<pin id="248" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln29_3_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_3/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="trunc_ln12_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln12_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="select_ln12_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="0"/>
<pin id="264" dir="0" index="2" bw="7" slack="0"/>
<pin id="265" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln12_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln32_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="0"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="12" slack="0"/>
<pin id="275" dir="0" index="1" bw="6" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln19_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln19_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="7" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="select_ln29_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="6" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_2/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_s_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="6" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln29_2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="6" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_2/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_70_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_70/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln32_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln32_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="12" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln32_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="12" slack="0"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln29_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="0"/>
<pin id="345" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_4/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln29_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="add_ln29_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_5/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln29_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="12" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln13_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln19_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln19_3_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="7" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln19_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln19_1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="or_ln19_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln28_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_71_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="12" slack="0"/>
<pin id="406" dir="0" index="1" bw="6" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="0"/>
<pin id="408" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_71/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln28_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="0"/>
<pin id="414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln28_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_72_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="12" slack="0"/>
<pin id="425" dir="0" index="1" bw="6" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_72/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln28_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="12" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="add_ln13_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="7" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln12_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="13" slack="0"/>
<pin id="444" dir="0" index="1" bw="13" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln12_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="7" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="store_ln13_store_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="0"/>
<pin id="454" dir="0" index="1" bw="7" slack="0"/>
<pin id="455" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="sext_ln28_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sext_ln28_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_1/2 "/>
</bind>
</comp>

<comp id="465" class="1004" name="sub_ln28_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="0"/>
<pin id="467" dir="0" index="1" bw="16" slack="0"/>
<pin id="468" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_85_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="17" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_85/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="sub_ln28_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="17" slack="0"/>
<pin id="482" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_1/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln28_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="0" index="1" bw="17" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="0" index="3" bw="6" slack="0"/>
<pin id="490" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_1/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln28_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="0" index="1" bw="17" slack="0"/>
<pin id="498" dir="0" index="2" bw="1" slack="0"/>
<pin id="499" dir="0" index="3" bw="6" slack="0"/>
<pin id="500" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_2/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="sub_ln28_2_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="16" slack="0"/>
<pin id="508" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28_2/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="select_ln28_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="16" slack="0"/>
<pin id="514" dir="0" index="2" bw="16" slack="0"/>
<pin id="515" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sext_ln29_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sext_ln29_1_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="16" slack="0"/>
<pin id="526" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln29_1/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sub_ln29_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_86_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="17" slack="0"/>
<pin id="537" dir="0" index="2" bw="6" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sub_ln29_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="17" slack="0"/>
<pin id="545" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_1/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln29_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="16" slack="0"/>
<pin id="550" dir="0" index="1" bw="17" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="0" index="3" bw="6" slack="0"/>
<pin id="553" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="trunc_ln29_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="17" slack="0"/>
<pin id="561" dir="0" index="2" bw="1" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln29_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="sub_ln29_2_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln29_2/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="select_ln29_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="16" slack="0"/>
<pin id="577" dir="0" index="2" bw="16" slack="0"/>
<pin id="578" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sub_ln32_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="2"/>
<pin id="585" dir="0" index="1" bw="16" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln32/4 "/>
</bind>
</comp>

<comp id="589" class="1005" name="x_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="7" slack="0"/>
<pin id="591" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="596" class="1005" name="y_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="603" class="1005" name="indvar_flatten_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="13" slack="0"/>
<pin id="605" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln12_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="1"/>
<pin id="612" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="614" class="1005" name="It64_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="12" slack="3"/>
<pin id="616" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="It64_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="Ix64_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="12" slack="1"/>
<pin id="621" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="Ix64_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="Iy64_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="2"/>
<pin id="626" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="Iy64_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="img1_addr_5_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="12" slack="1"/>
<pin id="631" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_5 "/>
</bind>
</comp>

<comp id="634" class="1005" name="img1_addr_6_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="12" slack="1"/>
<pin id="636" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_6 "/>
</bind>
</comp>

<comp id="639" class="1005" name="img1_addr_7_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="12" slack="2"/>
<pin id="641" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="img1_addr_7 "/>
</bind>
</comp>

<comp id="644" class="1005" name="img2_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="1"/>
<pin id="646" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img2_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="or_ln19_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln19_2 "/>
</bind>
</comp>

<comp id="653" class="1005" name="img1_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="1"/>
<pin id="655" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="img1_addr_4_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="1"/>
<pin id="660" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="img1_addr_4 "/>
</bind>
</comp>

<comp id="663" class="1005" name="img2_load_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="16" slack="2"/>
<pin id="665" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="img2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="52" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="52" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="52" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="52" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="52" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="129" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="153"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="159"><net_src comp="122" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="58" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="166"><net_src comp="87" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="172"><net_src comp="58" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="94" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="24" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="221" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="221" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="227" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="224" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="42" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="231" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="251" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="224" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="44" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="269" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="285"><net_src comp="261" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="261" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="48" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="231" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="245" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="257" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="44" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="293" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="269" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="44" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="237" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="273" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="346"><net_src comp="301" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="323" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="357"><net_src comp="315" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="323" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="367"><net_src comp="237" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="237" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="24" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="237" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="287" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="281" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="368" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="380" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="364" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="56" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="269" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="411"><net_src comp="398" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="404" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="421"><net_src comp="364" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="50" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="428"><net_src comp="44" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="269" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="423" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="440"><net_src comp="237" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="42" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="215" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="451"><net_src comp="261" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="456"><net_src comp="436" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="143" pin="7"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="143" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="457" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="476"><net_src comp="60" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="62" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="465" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="491"><net_src comp="66" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="479" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="10" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="465" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="10" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="62" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="485" pin="4"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="471" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="495" pin="4"/><net_sink comp="511" pin=2"/></net>

<net id="519"><net_src comp="511" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="523"><net_src comp="143" pin="7"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="143" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="520" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="528" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="62" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="528" pin="2"/><net_sink comp="542" pin=1"/></net>

<net id="554"><net_src comp="66" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="542" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="10" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="528" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="10" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="62" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="572"><net_src comp="58" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="548" pin="4"/><net_sink comp="568" pin=1"/></net>

<net id="579"><net_src comp="534" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="558" pin="4"/><net_sink comp="574" pin=2"/></net>

<net id="582"><net_src comp="574" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="587"><net_src comp="143" pin="3"/><net_sink comp="583" pin=1"/></net>

<net id="588"><net_src comp="583" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="592"><net_src comp="68" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="599"><net_src comp="72" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="606"><net_src comp="76" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="613"><net_src comp="209" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="80" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="622"><net_src comp="87" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="627"><net_src comp="94" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="632"><net_src comp="101" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="637"><net_src comp="108" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="642"><net_src comp="115" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="647"><net_src comp="122" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="652"><net_src comp="392" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="656"><net_src comp="129" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="661"><net_src comp="136" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="666"><net_src comp="154" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="583" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Ix64 | {1 2 }
	Port: Iy64 | {1 3 }
	Port: It64 | {4 }
 - Input state : 
	Port: compute_derivatives : img1 | {1 2 3 4 }
	Port: compute_derivatives : img2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln12 : 1
		store_ln13 : 1
		indvar_flatten_load : 1
		icmp_ln12 : 2
		add_ln12 : 2
		br_ln12 : 3
		x_load : 1
		y_load : 1
		trunc_ln12 : 2
		icmp_ln13 : 2
		select_ln12 : 3
		add_ln29 : 3
		add_ln29_3 : 2
		trunc_ln12_1 : 3
		select_ln12_1 : 3
		trunc_ln32 : 4
		tmp : 5
		icmp_ln19 : 4
		icmp_ln19_1 : 4
		select_ln29_2 : 4
		tmp_s : 5
		add_ln29_2 : 5
		tmp_70 : 6
		zext_ln32 : 4
		add_ln32 : 6
		zext_ln32_3 : 7
		It64_addr : 8
		Ix64_addr : 8
		Iy64_addr : 8
		add_ln29_4 : 6
		zext_ln29 : 7
		img1_addr_5 : 8
		add_ln29_5 : 7
		zext_ln29_1 : 8
		img1_addr_6 : 9
		img1_addr_7 : 8
		img2_addr : 8
		trunc_ln13 : 4
		icmp_ln19_2 : 4
		icmp_ln19_3 : 4
		or_ln19 : 5
		or_ln19_1 : 5
		or_ln19_2 : 5
		br_ln19 : 5
		add_ln28 : 5
		tmp_71 : 6
		zext_ln28 : 7
		img1_addr : 8
		add_ln28_1 : 5
		tmp_72 : 6
		zext_ln28_1 : 7
		img1_addr_4 : 8
		img1_load : 9
		img1_load_4 : 9
		img2_load : 9
		store_ln20 : 9
		store_ln21 : 9
		add_ln13 : 4
		store_ln12 : 3
		store_ln12 : 4
		store_ln13 : 5
	State 2
		sext_ln28 : 1
		sext_ln28_1 : 1
		sub_ln28 : 2
		tmp_85 : 3
		sub_ln28_1 : 3
		trunc_ln28_1 : 4
		trunc_ln28_2 : 3
		sub_ln28_2 : 5
		select_ln28 : 6
		store_ln28 : 7
	State 3
		sext_ln29 : 1
		sext_ln29_1 : 1
		sub_ln29 : 2
		tmp_86 : 3
		sub_ln29_1 : 3
		trunc_ln29_1 : 4
		trunc_ln29_2 : 3
		sub_ln29_2 : 5
		select_ln29 : 6
		store_ln29 : 7
	State 4
		sub_ln32 : 1
		storemerge : 2
		store_ln32 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    sub_ln28_fu_465   |    0    |    23   |
|          |   sub_ln28_1_fu_479  |    0    |    24   |
|          |   sub_ln28_2_fu_505  |    0    |    23   |
|    sub   |    sub_ln29_fu_528   |    0    |    23   |
|          |   sub_ln29_1_fu_542  |    0    |    24   |
|          |   sub_ln29_2_fu_568  |    0    |    23   |
|          |    sub_ln32_fu_583   |    0    |    23   |
|----------|----------------------|---------|---------|
|          |    add_ln12_fu_215   |    0    |    20   |
|          |    add_ln29_fu_245   |    0    |    13   |
|          |   add_ln29_3_fu_251  |    0    |    14   |
|          |   add_ln29_2_fu_309  |    0    |    13   |
|    add   |    add_ln32_fu_327   |    0    |    19   |
|          |   add_ln29_4_fu_342  |    0    |    19   |
|          |   add_ln29_5_fu_353  |    0    |    19   |
|          |    add_ln28_fu_398   |    0    |    13   |
|          |   add_ln28_1_fu_417  |    0    |    13   |
|          |    add_ln13_fu_436   |    0    |    14   |
|----------|----------------------|---------|---------|
|          |   icmp_ln12_fu_209   |    0    |    20   |
|          |   icmp_ln13_fu_231   |    0    |    14   |
|   icmp   |   icmp_ln19_fu_281   |    0    |    14   |
|          |  icmp_ln19_1_fu_287  |    0    |    14   |
|          |  icmp_ln19_2_fu_368  |    0    |    14   |
|          |  icmp_ln19_3_fu_374  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |  select_ln12_fu_237  |    0    |    7    |
|          | select_ln12_1_fu_261 |    0    |    7    |
|  select  | select_ln29_2_fu_293 |    0    |    6    |
|          |  select_ln28_fu_511  |    0    |    16   |
|          |  select_ln29_fu_574  |    0    |    16   |
|----------|----------------------|---------|---------|
|          |    or_ln19_fu_380    |    0    |    2    |
|    or    |   or_ln19_1_fu_386   |    0    |    2    |
|          |   or_ln19_2_fu_392   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   trunc_ln12_fu_227  |    0    |    0    |
|   trunc  |  trunc_ln12_1_fu_257 |    0    |    0    |
|          |   trunc_ln32_fu_269  |    0    |    0    |
|          |   trunc_ln13_fu_364  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_273      |    0    |    0    |
|          |     tmp_s_fu_301     |    0    |    0    |
|bitconcatenate|     tmp_70_fu_315    |    0    |    0    |
|          |     tmp_71_fu_404    |    0    |    0    |
|          |     tmp_72_fu_423    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln32_fu_323   |    0    |    0    |
|          |  zext_ln32_3_fu_333  |    0    |    0    |
|   zext   |   zext_ln29_fu_348   |    0    |    0    |
|          |  zext_ln29_1_fu_359  |    0    |    0    |
|          |   zext_ln28_fu_412   |    0    |    0    |
|          |  zext_ln28_1_fu_431  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln28_fu_457   |    0    |    0    |
|   sext   |  sext_ln28_1_fu_461  |    0    |    0    |
|          |   sext_ln29_fu_520   |    0    |    0    |
|          |  sext_ln29_1_fu_524  |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|     tmp_85_fu_471    |    0    |    0    |
|          |     tmp_86_fu_534    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln28_1_fu_485 |    0    |    0    |
|partselect|  trunc_ln28_2_fu_495 |    0    |    0    |
|          |  trunc_ln29_1_fu_548 |    0    |    0    |
|          |  trunc_ln29_2_fu_558 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   468   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   It64_addr_reg_614  |   12   |
|   Ix64_addr_reg_619  |   12   |
|   Iy64_addr_reg_624  |   12   |
|   icmp_ln12_reg_610  |    1   |
|  img1_addr_4_reg_658 |   12   |
|  img1_addr_5_reg_629 |   12   |
|  img1_addr_6_reg_634 |   12   |
|  img1_addr_7_reg_639 |   12   |
|   img1_addr_reg_653  |   12   |
|   img2_addr_reg_644  |   12   |
|   img2_load_reg_663  |   16   |
|indvar_flatten_reg_603|   13   |
|   or_ln19_2_reg_649  |    1   |
|  storemerge_reg_179  |   16   |
|       x_reg_589      |    7   |
|       y_reg_596      |    7   |
+----------------------+--------+
|         Total        |   169  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_143 |  p0  |   4  |  12  |   48   ||    0    ||    20   |
| grp_access_fu_143 |  p2  |   3  |   0  |    0   ||    0    ||    14   |
| grp_access_fu_154 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_160 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_160 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_access_fu_167 |  p0  |   2  |  12  |   24   ||    0    ||    9    |
| grp_access_fu_167 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   184  || 3.48186 ||    0    ||    79   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   468  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   79   |
|  Register |    -   |   169  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   169  |   547  |
+-----------+--------+--------+--------+
