Source Block: hdl/library/util_dac_unpack/util_dac_unpack.v@184:201@HdlStmProcess
    end
  endfunction

  assign dac_chan_valid = |dac_valid;

  always @(posedge clk) begin
    if (fifo_valid == 1'b1) begin
      buffer <= dma_data;
      rd_counter <= 'h0;
    end else if (dac_chan_valid == 1'b1) begin
      rd_counter <= rd_counter + enable_reduce(CHANNELS);
    end
  end

  always @(posedge clk) begin
     dma_rd <= 1'b0;
     if (dac_enable != dac_enable_d1) begin
       req_counter <= 'h00;

Diff Content:
- 194       rd_counter <= rd_counter + enable_reduce(CHANNELS);
+ 194       rd_counter <= rd_counter + enable_reduce(NUM_OF_CHANNELS);

Clone Blocks:
