// Seed: 3386485147
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_3 = 32'd25,
    parameter id_5 = 32'd96
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    module_0,
    id_7
);
  input wire id_7;
  assign module_1._id_0 = 0;
  inout wire id_6;
  output wire _id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  output wire _id_1;
  logic [1 : id_3] id_8[id_1 : id_5];
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd65,
    parameter id_1 = 32'd32,
    parameter id_4 = 32'd49
) (
    output tri   _id_0,
    input  tri   _id_1,
    inout  logic id_2
);
  wire _id_4, id_5;
  logic [id_0 : id_4  ==  1] id_6;
  logic [id_1 : 1] id_7;
  ;
  assign id_0 = id_5;
  initial if (1) id_2 <= "";
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_0,
      id_6,
      id_0,
      id_6,
      id_7
  );
  assign id_5 = id_2;
endmodule
