Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 21.10-p002_1, built Fri Aug 20 06:13:13 PDT 2021
Options: -abort_on_error -lic_startup Genus_Synthesis -lic_startup_options Genus_Physical_Opt -log /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/work/genus/genus -overwrite -files /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/multiplier32FP.tcl 
Date:    Fri Feb 28 16:21:26 2025
Host:    cinova05.lesc.ufc.br (x86_64 w/Linux 4.18.0-553.36.1.el8_10.x86_64) (14cores*20cpus*1physical cpu*13th Gen Intel(R) Core(TM) i5-13500 24576KB) (32333796KB)
PID:     433782
OS:      Rocky Linux release 8.10 (Green Obsidian)

Checking out license: Genus_Synthesis (4 seconds elapsed).


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (6 seconds elapsed).

Checking out license: Genus_Physical_Opt

#@ Processing -files option
@genus 1> source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/multiplier32FP.tcl
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/multiplier32FP.tcl
@file(multiplier32FP.tcl) 8: puts "  "
  
@file(multiplier32FP.tcl) 9: puts "  "
  
@file(multiplier32FP.tcl) 10: puts "  "
  
@file(multiplier32FP.tcl) 11: puts "  "
  
@file(multiplier32FP.tcl) 16: set PROJECT_DIR $env(PROJECT_DIR)
@file(multiplier32FP.tcl) 17: set TECH_DIR $env(TECH_DIR)
@file(multiplier32FP.tcl) 18: set DESIGNS $env(DESIGNS)
@file(multiplier32FP.tcl) 19: set HDL_NAME $env(HDL_NAME)
@file(multiplier32FP.tcl) 20: set INTERCONNECT_MODE ple
@file(multiplier32FP.tcl) 26: set MAIN_CLOCK_NAME clk
@file(multiplier32FP.tcl) 27: set MAIN_RST_NAME rst_n
@file(multiplier32FP.tcl) 28: set BEST_LIB_OPERATING_CONDITION PVT_1P32V_0C
@file(multiplier32FP.tcl) 29: set WORST_LIB_OPERATING_CONDITION PVT_0P9V_125C
@file(multiplier32FP.tcl) 30: set period_clk 10.0  ;# (100 ns = 10 MHz) (10 ns = 100 MHz) (2 ns = 500 MHz) (1 ns = 1 GHz)
@file(multiplier32FP.tcl) 31: set clk_uncertainty 0.044 ;# ns (“a guess”)
@file(multiplier32FP.tcl) 32: set clk_latency 0.105 ;# ns (“a guess”)
@file(multiplier32FP.tcl) 33: set in_delay 0.28 ;# ns
@file(multiplier32FP.tcl) 34: set out_delay 0.35;#ns
@file(multiplier32FP.tcl) 35: set out_load 0.045 ;#pF
@file(multiplier32FP.tcl) 36: set slew "146 164 264 252" ;#minimum rise, minimum fall, maximum rise and maximum fall
@file(multiplier32FP.tcl) 37: set slew_min_rise 0.146 ;# ns
@file(multiplier32FP.tcl) 38: set slew_min_fall 0.164 ;# ns
@file(multiplier32FP.tcl) 39: set slew_max_rise 0.264 ;# ns
@file(multiplier32FP.tcl) 40: set slew_max_fall 0.252 ;# ns
@file(multiplier32FP.tcl) 42: set WORST_LIST {slow_vdd1v0_basicCells.lib}
@file(multiplier32FP.tcl) 43: set BEST_LIST {fast_vdd1v2_basicCells.lib}
@file(multiplier32FP.tcl) 44: set LEF_LIST {gsclib045_tech.lef gsclib045_macro.lef}
@file(multiplier32FP.tcl) 45: set WORST_CAP_LIST ${TECH_DIR}/gpdk045_v_6_0/soce/gpdk045.basic.CapTbl
@file(multiplier32FP.tcl) 46: set QRC_LIST ${TECH_DIR}/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file(multiplier32FP.tcl) 53: source ${PROJECT_DIR}/backend/synthesis/scripts/common/path.tcl
Sourcing '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/common/path.tcl' (Fri Feb 28 16:21:36 -03 2025)...
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/common/path.tcl
@file(path.tcl) 5: set BACKEND_DIR ${PROJECT_DIR}/backend
@file(path.tcl) 6: set SYNT_DIR ${BACKEND_DIR}/synthesis
@file(path.tcl) 7: set SCRIPT_DIR ${SYNT_DIR}/scripts
@file(path.tcl) 8: set RPT_DIR ${SYNT_DIR}/reports
@file(path.tcl) 9: set DEV_DIR ${SYNT_DIR}/deliverables
@file(path.tcl) 10: set LAYOUT_DIR ${BACKEND_DIR}/layout
@file(path.tcl) 15: set FRONTEND_DIR ${PROJECT_DIR}/frontend
@file(path.tcl) 16: set OTHERS ""
@file(path.tcl) 17: lappend FRONTEND_DIR $OTHERS
@file(path.tcl) 24: set LIB_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing
@file(path.tcl) 36: set LEF_DIR ${TECH_DIR}/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/common/path.tcl
@file(multiplier32FP.tcl) 58: source ${SCRIPT_DIR}/common/tech.tcl
Sourcing '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/common/tech.tcl' (Fri Feb 28 16:21:36 -03 2025)...
#@ Begin verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/common/tech.tcl
@file(tech.tcl) 5: create_library_domain {worst best} 
@file(tech.tcl) 6: get_db library_domains *
@file(tech.tcl) 12: set_db lib_search_path "${LIB_DIR} ${LEF_DIR}"
  Setting attribute of root '/': 'lib_search_path' = /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef
@file(tech.tcl) 13: set_db [get_db library_domains worst] .library ${WORST_LIST}

Threads Configured:3

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:worst'.
  Setting attribute of library_domain 'worst': 'library' = slow_vdd1v0_basicCells.lib
@file(tech.tcl) 14: set_db [get_db library_domains best] .library ${BEST_LIST}

Threads Configured:3

  Message Summary for Library fast_vdd1v2_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.320000, 0.000000) in library 'fast_vdd1v2_basicCells.lib'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of library_domain 'best': 'library' = fast_vdd1v2_basicCells.lib
@file(tech.tcl) 20: get_db [get_db library_domains *worst] .operating_conditions
@file(tech.tcl) 21: set_db [get_db library_domains *worst] .operating_conditions ${WORST_LIB_OPERATING_CONDITION}
  Setting attribute of library_domain 'worst': 'operating_conditions' = operating_condition:ls_of_ld_worst/slow_vdd1v0/PVT_0P9V_125C
@file(tech.tcl) 22: get_db [get_db library_domains *worst] .operating_conditions
@file(tech.tcl) 24: get_db [get_db library_domains *best] .operating_conditions
@file(tech.tcl) 25: set_db [get_db library_domains *best] .operating_conditions ${BEST_LIB_OPERATING_CONDITION}
  Setting attribute of library_domain 'best': 'operating_conditions' = operating_condition:ls_of_ld_best/fast_vdd1v2/PVT_1P32V_0C
@file(tech.tcl) 26: get_db [get_db library_domains *best] .operating_conditions
@file(tech.tcl) 28: get_db [get_db library_domain *worst] .default
@file(tech.tcl) 29: get_db [get_db library_domain *best] .default 
@file(tech.tcl) 31: get_db [vfind /libraries -library_domain worst] .active_operating_conditions
  Library has 324 usable logic and 128 usable sequential lib-cells.
  Library has 324 usable logic and 128 usable sequential lib-cells.
@file(tech.tcl) 32: get_db [vfind /libraries -library_domain best] .active_operating_conditions 
@file(tech.tcl) 44: set_db lef_library ${LEF_LIST}
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
  Setting attribute of root '/': 'lef_library' = /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /home/tools/cadence/gpdk/gsclib045_svt_v4.4/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef
@file(tech.tcl) 52: set_db qrc_tech_file ${QRC_LIST}

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

  Setting attribute of root '/': 'qrc_tech_file' = /home/tools/cadence/gpdk/gpdk045_v_6_0/qrc/rcworst/qrcTechFile
@file(tech.tcl) 56: get_db interconnect_mode
@file(tech.tcl) 57: set_db interconnect_mode ple ;# global
  Setting attribute of root '/': 'interconnect_mode' = ple
@file(tech.tcl) 67: get_lib_cells
@file(tech.tcl) 68: get_db lib_cells *SDFF*
@file(tech.tcl) 69: get_db base_cell:SDFFRHQX1 .dont_use
@file(tech.tcl) 70: set_db base_cell:SDFFRHQX1 .dont_use true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
@file(tech.tcl) 71: foreach lc [get_db base_cells -if {.name == "SDFF*"}] {
  get_db $lc .dont_use
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'SDFFHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFNSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFQXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRHQX8': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFSXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFTRXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFFX4': 'dont_use' = true
  Setting attribute of base_cell 'SDFFXL': 'dont_use' = true
  Setting attribute of base_cell 'SDFF2RX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFF2RX2': 'dont_use' = true
  Setting attribute of base_cell 'SDFF4RX1': 'dont_use' = true
  Setting attribute of base_cell 'SDFF4RX2': 'dont_use' = true
@file(tech.tcl) 77: foreach lc [get_db base_cells -if {.name == "TLATS*"}] {
  get_db $lc .dont_use
  set_db $lc .dont_use true
}
  Setting attribute of base_cell 'TLATSRX1': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRX2': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRX4': 'dont_use' = true
  Setting attribute of base_cell 'TLATSRXL': 'dont_use' = true
@file(tech.tcl) 88: get_db [get_db library_sets *worst] .libraries
@file(tech.tcl) 89: get_db [get_db library_sets *best] .libraries
@file(tech.tcl) 91: get_db [get_db library_sets *worst] .libraries.lib_cells
@file(tech.tcl) 92: get_db [get_db library_sets *best] .libraries.lib_cells
@file(tech.tcl) 94: get_db [get_db [get_db library_sets *worst] .libraries *slow_vdd1v0] .lib_cells
@file(tech.tcl) 95: get_db [get_db [get_db library_sets *best] .libraries *fast_vdd1v2] .lib_cells 
@file(tech.tcl) 97: get_db [get_db library_sets *worst] .libraries.lib_cells -regexp XOR
@file(tech.tcl) 98: get_db [get_db library_sets *best] .libraries.lib_cells -regexp XOR
@file(tech.tcl) 100: get_db [get_db [get_db library_sets *worst] .libraries.lib_cells -regexp CLKXOR2X1] .*
Object: lib_cell:ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  area:                  2.736
  area_multiplier:       1.0
  async_clear_pins:      {}
  async_preset_pins:     {}
  avoid:                 false
  backup_power_pins:     {}
  base_cell:             base_cell:CLKXOR2X1
  base_name:             CLKXOR2X1
  bbox:                  {0.0 0.0 1.6 1.71}
  bit_width:             1
  cell_delay_multiplier:  1.0
  cell_min_delay_multiplier:  1.0
  clock_gating_integrated_cell:  {}
  clock_pins:            {}
  combinational:         true
  congestion_avoid:      false
  constraint_multiplier:  1.0
  data_pins:             {}
  dont_touch:            false
  dont_use:              false
  escaped_name:          ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  failure_probability:   0.0
  has_non_seq_setup_arc:  false
  internal_power:        no_value
  is_always_on:          false
  is_black_box:          false
  is_buffer:             false
  is_clock_isolation_cell:  false
  is_combinational:      true
  is_dummy_scmr_iw_cell:  false
  is_fall_edge_triggered:  false
  is_fixed_mask:         false
  is_flop:               false
  is_inferred_macro:     false
  is_integrated_clock_gating:  false
  is_interface_timing:   false
  is_inverter:           false
  is_isolation_cell:     false
  is_latch:              false
  is_level_shifter:      false
  is_macro:              false
  is_master_slave_flop:  false
  is_master_slave_lssd_flop:  false
  is_memory:             false
  is_negative_level_sensitive:  false
  is_pad:                false
  is_pll:                false
  is_positive_level_sensitive:  false
  is_power_switch:       false
  is_retention:          false
  is_rise_edge_triggered:  false
  is_sequential:         false
  is_timing_model:       false
  is_tristate:           false
  is_usable:             true
  keep_as_physical:      false
  latch_enable:          {}
  latch_enable_pins:     {}
  leakage_power:         0.0
  leakage_scale_factor:  1.0
  left_padding:          0
  level_shifter_direction:  {}
  level_shifter_type:    {}
  level_shifter_valid_location:  {}
  lib_arcs:              NC
  lib_pins:              NC
  liberty_attributes:    area 2.736 
  library:               library:ls_of_ld_worst/slow_vdd1v0
  master_physical_variant_cell:  {}
  max_ground_input_voltage:  0.0
  max_ground_output_voltage:  0.0
  max_input_voltage:     0.0
  max_output_voltage:    0.0
  min_ground_input_voltage:  0.0
  min_ground_output_voltage:  0.0
  min_input_voltage:     0.0
  min_output_voltage:    0.0
  mode_definition:       NC
  name:                  ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1
  obj_type:              lib_cell
  pg_lib_pins:           NC
  physical_variant_cells:  {}
  power_gating_cell_type:  {}
  preserve:              false
  preserve_avoid:        false
  primary_power:         {}
  required_condition:    {}
  right_padding:         0
  scan_enable_pins:      {}
  scan_in_pins:          {}
  scan_out:              {}
  scan_out_pins:         {}
  seq_functions:         NC
  sequential:            false
  short:                 {}
  std_cell_main_rail_pin:  pg_lib_pin:ls_of_ld_worst/slow_vdd1v0/CLKXOR2X1/VDD
  switch_off_enables:    {}
  switched_power:        {}
  symmetry:              xy
  sync_clear_pins:       {}
  sync_enable_pins:      {}
  sync_preset_pins:      {}
  timing_model_reason:   {}
  timing_model_type:     {}
  tristate:              false
  type_changed_pin_names:  {}
  unusable_reason:       {}
  usable_flop:           false
  usable_latch:          false
#@ End verbose source /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/common/tech.tcl
@file(multiplier32FP.tcl) 63: set_db init_hdl_search_path "${DEV_DIR} ${FRONTEND_DIR}"
  Setting attribute of root '/': 'init_hdl_search_path' = /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/deliverables /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend {}
@file(multiplier32FP.tcl) 64: set rtl_files ${DESIGNS}.sv
@file(multiplier32FP.tcl) 65: puts $rtl_files
multiplier32FP.sv
@file(multiplier32FP.tcl) 66: read_hdl -sv $rtl_files
@file(multiplier32FP.tcl) 72: elaborate ${HDL_NAME}
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'multiplier32FP' from file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/multiplier32FP.sv'.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'mantissa_temp_ff' in module 'multiplier32FP' in file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/multiplier32FP.sv' on line 51.
        : Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.
Warning : Removing unused register. [CDFG-508]
        : Removing unused flip-flop register 'exponent_temp_ff' in module 'multiplier32FP' in file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/multiplier32FP.sv' on line 51.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'mantissa_temp' in module 'multiplier32FP' modeled as latch instead of wire in file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/multiplier32FP.sv' on line 65, column 29.
        : The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified in the input HDL.
Warning : Generated logic differs from the expected logic. [CDFG2G-615]
        : Signal 'exponent_temp' in module 'multiplier32FP' modeled as latch instead of wire in file '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/multiplier32FP.sv' on line 65, column 29.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'multiplier32FP'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: multiplier32FP, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: multiplier32FP, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(multiplier32FP.tcl) 73: set_top_module ${HDL_NAME}
@file(multiplier32FP.tcl) 74: check_design -unresolved ${HDL_NAME}


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'multiplier32FP'

No empty modules in design 'multiplier32FP'

  Done Checking the design.
@file(multiplier32FP.tcl) 75: get_db current_design
@file(multiplier32FP.tcl) 76: check_library
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Feb 28 2025  04:21:39 pm
  Module:                 multiplier32FP
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                                                              
==============================================================================
Library Domain   Total cells   LS cell   ISO cell   Combo (LS+ISO)   SR Flops 
------------------------------------------------------------------------------
best(1.32)       426           0         0          0                0        
worst(0.9)       426           0         0          0                0        
------------------------------------------------------------------------------

Unusable libcells
=================
                                                                              
==============================================================================
Library Domain   Total cells   LS cell   ISO cell   Combo (LS+ISO)   SR Flops 
------------------------------------------------------------------------------
best(1.32)       157           0         0          0                0        
worst(0.9)       157           0         0          0                0        
------------------------------------------------------------------------------
@file(multiplier32FP.tcl) 82: read_sdc ${BACKEND_DIR}/synthesis/constraints/${HDL_NAME}.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      5 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      4 , failed      0 (runtime  0.00)
 "get_nets"                 - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      7 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      5 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_ideal_net"            - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_input_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(multiplier32FP.tcl) 83: report timing -lint
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Feb 28 2025  04:21:39 pm
  Module:                 multiplier32FP
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential clock pins without clock waveform

The following sequential clock pins have no clock waveform driving them.  No    
timing constraints will be derived for paths leading to or from these pins.     
(Pin | Source | Reason)                                                         

{pin:multiplier32FP/exponent_temp_reg[0]/ena} {pin:multiplier32FP/current_state_reg[2]/q} {Disabled timing*}
{pin:multiplier32FP/exponent_temp_reg[1]/ena} {pin:multiplier32FP/current_state_reg[2]/q} {Disabled timing*}
{pin:multiplier32FP/exponent_temp_reg[2]/ena} {pin:multiplier32FP/current_state_reg[2]/q} {Disabled timing*}
  ... 55 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                    58
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         58
@file(multiplier32FP.tcl) 89: set_db auto_ungroup none ;# (none|both) ungrouping will not be performed
  Setting attribute of root '/': 'auto_ungroup' = none
@file(multiplier32FP.tcl) 94: syn_generic ${HDL_NAME}
##Generic Timing Info for library domain: worst typical gate delay: 152.5 ps std_slew: 18.2 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: multiplier32FP, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 25 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001752  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'multiplier32FP' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: multiplier32FP, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: multiplier32FP, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001752  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 1, runtime: 0.002s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.051s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.002s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 1, runtime: 0.001s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed identity transform (accepts: 0, rejects: 1, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed optimize datapath elements (accepts: 4, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: multiplier32FP, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
Number of non-ctl's : 2
g24 mux_next_state_72_15 
SOP DEBUG : Module= multiplier32FP, Cluster= ctl_current_state_72_15, ctl= 1, Non-ctl= 2
Selected impl_type 1 (pla_form1 (optimized)) for sop cluster ctl_current_state_72_15.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'multiplier32FP':
          live_trim(2) sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'multiplier32FP'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_0_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_1_c0 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_1_c1 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c2 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c3 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c4 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c5 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c6 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_1_c7 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_0_1_c7 in multiplier32FP: area: 2473093665 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 2473093665.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       2473093665         2473093665         2473093665         2473093665         2473093665         2473093665         2473093665         2473093665  
##>            WNS         +7795.50           +7795.50           +7795.50           +7795.50           +7795.50           +7795.50           +7795.50           +7795.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             2473093665 (      )     7795.50 (        )             0 (        )              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>create_score                    START             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)              
##>                                  END             2473093665 ( +0.00)     7795.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_1'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in multiplier32FP':
	  (final_adder_SUB_TC_OP, final_adder_ADD_TC_OP_3)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in multiplier32FP: area: 41300130060 ,dp = 4 mux = 4 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in multiplier32FP: area: 40712570010 ,dp = 2 mux = 3 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in multiplier32FP: area: 40712570010 ,dp = 2 mux = 3 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in multiplier32FP: area: 40712570010 ,dp = 2 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in multiplier32FP: area: 40712570010 ,dp = 2 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in multiplier32FP: area: 40712570010 ,dp = 2 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in multiplier32FP: area: 40712570010 ,dp = 2 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c7 in multiplier32FP: area: 41230691145 ,dp = 4 mux = 6 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_0_0_c6 in multiplier32FP: area: 40712570010 ,dp = 2 mux = 3 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 40712570010.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      41300130060        40712570010        40712570010        40712570010        40712570010        40712570010        40712570010        41230691145  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  2                  2                  2                  2                  2                  2                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  1  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  1  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            41300130060 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START            41300130060 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            41300130060 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            41300130060 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            41300130060 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            41300130060 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            41300130060 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END            41107837680 ( -0.47)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            41107837680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            41107837680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            41107837680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            41107837680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            41107837680 ( -0.47)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            41107837680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            41107837680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            41107837680 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40792691835 ( -0.77)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            40792691835 ( -1.23)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            40792691835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40792691835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            40792691835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            40792691835 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            40712570010 ( -0.20)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            40712570010 ( -0.20)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            40712570010 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(2), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'multiplier32FP'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: multiplier32FP, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: multiplier32FP, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: multiplier32FP, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.047s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------
|     Id     |  Sev   |Count |                                                 Message Text                                                   |
-----------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372   |Info    |    7 |Bitwidth mismatch in assignment.                                                                                |
|            |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for      |
|            |        |      | explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in  |
|            |        |      | case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also   |
|            |        |      | issues the warning for any bitwidth mismatch that appears in this implicit assignment.                         |
| CDFG-508   |Warning |    2 |Removing unused register.                                                                                       |
|            |        |      |Genus removes the flip-flop or latch inferred for an unused signal or variable. To preserve the flip-flop or    |
|            |        |      | latch, set the hdl_preserve_unused_registers attribute to true or use a pragma in the RTL.                     |
| CDFG-738   |Info    |    1 |Common subexpression eliminated.                                                                                |
| CDFG-739   |Info    |    1 |Common subexpression kept.                                                                                      |
| CDFG-769   |Info    |    1 |Identified sum-of-products logic to be optimized during syn_generic.                                            |
| CDFG-773   |Info    |    1 |Skip related conditional write and read sequence.                                                               |
| CDFG2G-615 |Warning |    2 |Generated logic differs from the expected logic.                                                                |
|            |        |      |The logic generated for an always_comb, always_latch or always_ff process may not match the behavior specified  |
|            |        |      | in the input HDL.                                                                                              |
| CDFG2G-616 |Info    |    2 |Latch inferred. Check and revisit your RTL if this is not the intended behavior.                                |
|            |        |      |Use the attributes 'set_attribute hdl_error_on_latch true'(LUI) or 'set_db hdl_error_on_latch true' (CUI)       |
|            |        |      | to issue an error when a latch is inferred. Use the attributes 'set_attributes hdl_latch_keep_feedback true'   |
|            |        |      | (LUI) or 'set_db hdl_latch_keep_feedback true'(CUI)                                                            |
|            |        |      | to infer combinational logic rather than a latch in case a variable is explicitly assigned to itself.          |
| CWD-19     |Info    |   49 |An implementation was inferred.                                                                                 |
| DPOPT-1    |Info    |    1 |Optimizing datapath logic.                                                                                      |
| DPOPT-2    |Info    |    1 |Done optimizing datapath logic.                                                                                 |
| DPOPT-3    |Info    |    2 |Implementing datapath configurations.                                                                           |
| DPOPT-4    |Info    |    2 |Done implementing datapath configurations.                                                                      |
| DPOPT-6    |Info    |    1 |Pre-processed datapath logic.                                                                                   |
| ELAB-1     |Info    |    1 |Elaborating Design.                                                                                             |
| ELAB-3     |Info    |    1 |Done Elaborating Design.                                                                                        |
| GLO-34     |Info    |    1 |Deleting instances not driving any primary outputs.                                                             |
|            |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical |
|            |        |      | instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set    |
|            |        |      | the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute         |
|            |        |      | 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts'    |
|            |        |      | root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                |
| LBR-9      |Warning |   40 |Library cell has no output pins defined.                                                                        |
|            |        |      |Add the missing output pin(s)                                                                                   |
|            |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model    |
|            |        |      | means that the cell does not have any defined function. If there is no output pin, Genus will mark library     |
|            |        |      | cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is  |
|            |        |      | not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute   |
|            |        |      | 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is |
|            |        |      | only for the logical pins and not for the power_ground pins. Genus will depend upon the output function        |
|            |        |      | defined in the pin group (output pin)                                                                          |
|            |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                             |
| LBR-41     |Info    |    2 |An output library pin lacks a function attribute.                                                               |
|            |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model |
|            |        |      | (because one of its outputs does not have a valid function.                                                    |
| LBR-109    |Info    |    1 |Set default library domain.                                                                                     |
| LBR-155    |Info    | 2112 |Mismatch in unateness between 'timing_sense' attribute and the function.                                        |
|            |        |      |The 'timing_sense' attribute will be respected.                                                                 |
| LBR-161    |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                      |
| LBR-162    |Info    |  248 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                         |
|            |        |      |Setting the 'timing_sense' to non_unate.                                                                        |
| LBR-412    |Info    |    2 |Created nominal operating condition.                                                                            |
|            |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library       |
|            |        |      | source (via nom_process,nom_voltage and nom_temperature respectively)                                          |
|            |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                  |
| LBR-518    |Info    |    2 |Missing a function attribute in the output pin definition.                                                      |
| PHYS-129   |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                |
|            |        |      |If this is the expected behavior, this message can be ignored.                                                  |
| PHYS-279   |Warning |  188 |Physical cell not defined in library.                                                                           |
|            |        |      |Ensure that the proper library files are available and have been imported.                                      |
| PHYS-752   |Info    |    1 |Partition Based Synthesis execution skipped.                                                                    |
| RTLOPT-30  |Info    |    1 |Accepted resource sharing opportunity.                                                                          |
| RTLOPT-40  |Info    |   12 |Transformed datapath macro.                                                                                     |
| SYNTH-1    |Info    |    1 |Synthesizing.                                                                                                   |
| TIM-1000   |Info    |    1 |Multimode clock gating check is disabled.                                                                       |
| TUI-280    |Info    |    1 |An additional product license has been checked out.                                                             |
|            |        |      |The command 'license checkin' can be used to check the license back in when it is no longer needed.             |
-----------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001752  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Mapper: Libraries have:
	domain worst: 324 combo usable cells and 84 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                         Message Text                           |
-------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |    4 |The database contains a field that the reader does not support. |
| GB-6         |Info    |    1 |A datapath component has been ungrouped.                        |
-------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   286 ps
Target path end-point (Pin: product_o_reg[31]/d)


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    40       33        100.0
Excluded from State Retention      40       33        100.0
    - Will not convert             40       33        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      40       33        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 13, CPU_Time 12.345643999999997
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) | 100.0(100.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) | 100.0(100.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      4276     12511       419
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      5263     14407       706
##>G:Misc                              13
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       13
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'multiplier32FP' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(multiplier32FP.tcl) 99: syn_map ${HDL_NAME}
##Generic Timing Info for library domain: worst typical gate delay: 152.5 ps std_slew: 18.2 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001752  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'multiplier32FP' using 'high' effort.
Mapper: Libraries have:
	domain worst: 324 combo usable cells and 84 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  92.5(100.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   7.5(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  92.5(100.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   7.5(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.324
Via Resistance      : 0.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                    Capacitance  
   Layer                             / Length         Data source:
 Name        Direction Utilization  (pF/micron)       qrc_tech_file
-------------------------------------------------
metal1_conn      H         0.00        0.000367  
metal2_conn      V         1.00        0.000317  
metal3_conn      H         1.00        0.000315  
metal4_conn      V         1.00        0.000317  
metal5_conn      H         1.00        0.000317  
metal6_conn      V         1.00        0.000318  
metal7_conn      H         1.00        0.000318  
metal8_conn      V         1.00        0.000315  
metal9_conn      H         1.00        0.001752  
metal10_conn     V         1.00        0.000854  
metal11_conn     H         1.00        0.000739  

                                     Resistance   
   Layer                              / Length         Data source:
 Name        Direction Utilization  (ohm/micron)       qrc_tech_file
--------------------------------------------------
metal1_conn      H         0.00         1.900028  
metal2_conn      V         1.00         1.183743  
metal3_conn      H         1.00         1.183743  
metal4_conn      V         1.00         1.183743  
metal5_conn      H         1.00         1.183743  
metal6_conn      V         1.00         1.183743  
metal7_conn      H         1.00         1.183743  
metal8_conn      V         1.00         0.432387  
metal9_conn      H         1.00         0.432387  
metal10_conn     V         1.00         0.157232  
metal11_conn     H         1.00         0.158932  

                                         Area     
   Layer                               / Length        Data source:
 Name        Direction Utilization     (micron)        lef_library
--------------------------------------------------
Metal1           H         0.00         0.060000  
Metal2           V         1.00         0.080000  
Metal3           H         1.00         0.080000  
Metal4           V         1.00         0.080000  
Metal5           H         1.00         0.080000  
Metal6           V         1.00         0.080000  
Metal7           H         1.00         0.080000  
Metal8           V         1.00         0.080000  
Metal9           H         1.00         0.080000  
Metal10          V         1.00         0.220000  
Metal11          H         1.00         0.220000  

Mapper: Libraries have:
	domain worst: 324 combo usable cells and 84 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 20 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping target info
==========================
Cost Group 'clk' target slack:   286 ps
Target path end-point (Pin: product_o_reg[31]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 20 CPUs usable)
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 6066        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               286     6519             10000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   198 ps
Target path end-point (Pin: product_o_reg[30]/D (DFFRHQX8/D))

Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
Warning : The database contains a field that the reader does not support. [DATABASE-103]
        : Unsupported data skipped.
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|      Id      |  Sev   |Count |                              Message Text                               |
----------------------------------------------------------------------------------------------------------
| DATABASE-103 |Warning |   11 |The database contains a field that the reader does not support.          |
| LBR-155      |Info    |  528 |Mismatch in unateness between 'timing_sense' attribute and the function. |
|              |        |      |The 'timing_sense' attribute will be respected.                          |
| PA-7         |Info    |    4 |Resetting power analysis results.                                        |
|              |        |      |All computed switching activities are removed.                           |
| PHYS-752     |Info    |    1 |Partition Based Synthesis execution skipped.                             |
| SYNTH-2      |Info    |    1 |Done synthesizing.                                                       |
| SYNTH-4      |Info    |    1 |Mapping.                                                                 |
----------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                5976        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               198     6427             10000 


State Retention Synthesis Status
================================

Category                        Flops  Latches   Percentage
-----------------------------------------------------------
Total instances                    40       33        100.0
Excluded from State Retention      40       33        100.0
    - Will not convert             40       33        100.0
      - Preserved                   0        0          0.0
      - Power intent excluded      40       33        100.0
    - Could not convert             0        0          0.0
      - Scan type                   0        0          0.0
      - No suitable cell            0        0          0.0
State Retention instances           0        0          0.0
-----------------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 11, CPU_Time 10.735687000000006
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  51.3( 54.2) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   4.2(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:30) |  00:00:10(00:00:11) |  44.6( 45.8) |   16:22:03 (Feb28) |  697.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/multiplier32FP/fv_map.fv.json' for netlist 'fv/multiplier32FP/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/multiplier32FP/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/multiplier32FP/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 0.9921199999999999
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  49.2( 52.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   4.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:30) |  00:00:10(00:00:11) |  42.8( 44.0) |   16:22:03 (Feb28) |  697.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:01) |   4.0(  4.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.007950000000001012
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  49.3( 52.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   4.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:30) |  00:00:10(00:00:11) |  42.8( 44.0) |   16:22:03 (Feb28) |  697.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:01) |   4.0(  4.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:multiplier32FP ... 

IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.026 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  49.3( 52.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   4.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:30) |  00:00:10(00:00:11) |  42.8( 44.0) |   16:22:03 (Feb28) |  697.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:01) |   4.0(  4.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  5976        0         0      5630        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 5976        0         0      5630        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   5976        0         0      5630        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.007510000000003458
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  49.3( 52.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   4.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:30) |  00:00:10(00:00:11) |  42.8( 44.0) |   16:22:03 (Feb28) |  697.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:01) |   4.0(  4.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:06) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:39 (Feb28) |  419.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:12(00:00:13) |  49.3( 52.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:01(00:00:00) |   4.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:21:52 (Feb28) |  706.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:31(00:00:30) |  00:00:10(00:00:11) |  42.8( 44.0) |   16:22:03 (Feb28) |  697.0 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:01) |   4.0(  4.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |  -0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:32(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   16:22:04 (Feb28) |  697.0 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      5263     14407       706
##>M:Pre Cleanup                        0         -         -      5263     14407       706
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -      1325      4024       697
##>M:Const Prop                         0      6426         0      1325      4024       697
##>M:Cleanup                            0      6426         0      1325      4024       697
##>M:MBCI                               0         -         -      1325      4024       697
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              11
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       12
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'multiplier32FP'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(multiplier32FP.tcl) 100: get_db insts .base_cell.name -u ;# List all cell names used in the current design.
@file(multiplier32FP.tcl) 106: report_design_rules ;# > $ull{RPT_DIR}/${HDL_NAME}_drc.rpt
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Feb 28 2025  04:22:04 pm
  Module:                 multiplier32FP
  Library domain:         worst
    Domain index:         0
    Technology library:   slow_vdd1v0 1.0
  Library domain:         best
    Domain index:         1
    Technology library:   fast_vdd1v2 1.0
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule (violation total = 5630)
Pin                                   Slew           Max     Violation
------------------------------------------------------------------------
mul_97_52_g15009__5115/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15002__1705/A0              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15318__1881/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15319__5115/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15320__7482/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15321__4733/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15322__6161/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15334__4319/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15335__8428/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15336__5526/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15337__6783/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15338__3680/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15339__1617/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15341__1705/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15342__5122/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15343__8246/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15344__7098/B1              318           280            38
  --> Other violations on net                  1241
mul_97_52_g15346__1881/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15347__5115/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15348__7482/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15349__4733/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15350__6161/A               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15359__9315/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15360__9945/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15361__2883/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15362__2346/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15363__1666/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15364__7410/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15365__6417/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15366__5477/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15367__2398/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15368__5107/B               318           280            38
  --> Other violations on net                  1241
mul_97_52_g15643/B                     318           280            38
  --> Other violations on net                  1241
mul_97_52_g15672/Y                     318           280            38
  --> Other violations on net                  1241
mul_97_52_g15344__7098/A0              312           280            32
  --> Other violations on net                  695
mul_97_52_g15289__5115/A               312           280            32
  --> Other violations on net                  695
mul_97_52_g15366__5477/A               312           280            32
  --> Other violations on net                  695
mul_97_52_g15385__4733/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15386__6161/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15400__5526/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15413__4733/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15428__5526/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15449__6417/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15461__1705/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15474__2346/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15487__1617/B               312           280            32
  --> Other violations on net                  695
mul_97_52_g15536/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15540/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15572/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15583/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15584/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15588/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15589/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15599/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15605/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15609/B                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15670/Y                     312           280            32
  --> Other violations on net                  695
mul_97_52_g15402__3680/A               319           280            39
  --> Other violations on net                  472
mul_97_52_g14890__1705/A               319           280            39
  --> Other violations on net                  472
mul_97_52_g15447__1666/A               319           280            39
  --> Other violations on net                  472
mul_97_52_g15456__5526/A               319           280            39
  --> Other violations on net                  472
mul_97_52_g15462__5122/A               319           280            39
  --> Other violations on net                  472
mul_97_52_g15467__5115/A               319           280            39
  --> Other violations on net                  472
mul_97_52_g15482__4319/A               319           280            39
  --> Other violations on net                  472
mul_97_52_g15516/A                     319           280            39
  --> Other violations on net                  472
mul_97_52_g15548/A                     319           280            39
  --> Other violations on net                  472
mul_97_52_g15577/A                     319           280            39
  --> Other violations on net                  472
mul_97_52_g15609/A                     319           280            39
  --> Other violations on net                  472
mul_97_52_g15621/A                     319           280            39
  --> Other violations on net                  472
mul_97_52_g15664/Y                     319           280            39
  --> Other violations on net                  472
mul_97_52_g15382__1881/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15246__5107/B0              314           280            34
  --> Other violations on net                  412
mul_97_52_g15401__6783/B               314           280            34
  --> Other violations on net                  412
mul_97_52_g15409__6131/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15415__9315/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15533/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15534/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15547/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15558/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15569/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15595/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15604/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15682/Y                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15370__4319/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15008__1881/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15388__9945/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15397__6260/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15411__5115/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15444__9945/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15484__5526/A               314           280            34
  --> Other violations on net                  412
mul_97_52_g15511/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15546/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15571/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15599/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15619/A                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15662/Y                     314           280            34
  --> Other violations on net                  412
mul_97_52_g15450__5477/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15248__4319/B0              312           280            32
  --> Other violations on net                  383
mul_97_52_g15487__1617/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15549/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15551/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15554/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15557/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15582/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15593/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15597/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15602/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15631/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15681/Y                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15390__2346/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15253__1617/A0              312           280            32
  --> Other violations on net                  383
mul_97_52_g15404__2802/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15422__5477/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15423__2398/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15474__2346/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15476__7410/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15541/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15578/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15586/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15587/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15632/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15661/Y                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15384__7482/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15259__6131/B0              312           280            32
  --> Other violations on net                  383
mul_97_52_g15391__1666/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15394__5477/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15424__5107/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15455__8428/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15517/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15523/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15538/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15540/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15575/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15624/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15660/Y                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15425__6260/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15249__8428/A0              312           280            32
  --> Other violations on net                  383
mul_97_52_g15429__6783/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15436__7098/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15461__1705/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15473__2883/A               312           280            32
  --> Other violations on net                  383
mul_97_52_g15526/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15531/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15555/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15566/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15592/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15626/A                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15658/Y                     312           280            32
  --> Other violations on net                  383
mul_97_52_g15295__2883/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15288__1881/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15296__2346/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15298__7410/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15299__6417/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15300__5477/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15301__2398/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15302__5107/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15303__6260/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15304__4319/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15305__8428/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15307__6783/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15309__1617/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15310__2802/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15311__1705/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15312__5122/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15313__8246/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15314__7098/B0              289           280             9
  --> Other violations on net                  178
mul_97_52_g15650/A                     289           280             9
  --> Other violations on net                  178
mul_97_52_g15651/B                     289           280             9
  --> Other violations on net                  178
mul_97_52_g15680/Y                     289           280             9
  --> Other violations on net                  178
mul_97_52_g15339__1617/A0              288           280             8
  --> Other violations on net                  166
mul_97_52_g15308__3680/B1              288           280             8
  --> Other violations on net                  166
mul_97_52_g15527/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15534/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15570/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15608/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15616/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15617/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15619/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15620/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15621/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15623/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15624/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15626/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15627/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15629/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15630/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15631/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15632/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15650/B                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15668/Y                     288           280             8
  --> Other violations on net                  166
mul_97_52_g15376__2802/A               292           280            12
  --> Other violations on net                  134
mul_97_52_g15260__1881/A0              292           280            12
  --> Other violations on net                  134
mul_97_52_g15398__4319/A               292           280            12
  --> Other violations on net                  134
mul_97_52_g15469__4733/A               292           280            12
  --> Other violations on net                  134
mul_97_52_g15512/A                     292           280            12
  --> Other violations on net                  134
mul_97_52_g15515/A                     292           280            12
  --> Other violations on net                  134
mul_97_52_g15520/A                     292           280            12
  --> Other violations on net                  134
mul_97_52_g15524/A                     292           280            12
  --> Other violations on net                  134
mul_97_52_g15576/A                     292           280            12
  --> Other violations on net                  134
mul_97_52_g15588/A                     292           280            12
  --> Other violations on net                  134
mul_97_52_g15601/A                     292           280            12
  --> Other violations on net                  134
mul_97_52_g15683/Y                     292           280            12
  --> Other violations on net                  134
mul_97_52_g14967__4319/A               284           280             4
  --> Other violations on net                  4
mul_97_52_g15267__2883/Y               284           280             4
  --> Other violations on net                  4
mul_97_52_g14940__8428/A               284           280             4
  --> Other violations on net                  4
mul_97_52_g15263__4733/Y               284           280             4
  --> Other violations on net                  4
mul_97_52_g14924__5115/A               284           280             4
  --> Other violations on net                  4
mul_97_52_g15265__9315/Y               284           280             4
  --> Other violations on net                  4
mul_97_52_g14941__5526/A               284           280             4
  --> Other violations on net                  4
mul_97_52_g15266__9945/Y               284           280             4
  --> Other violations on net                  4
mul_97_52_g14895__1881/A               282           280             2
  --> Other violations on net                  2
mul_97_52_g15313__8246/Y               282           280             2
  --> Other violations on net                  2
mul_97_52_g14915__3680/A               282           280             2
  --> Other violations on net                  2
mul_97_52_g15288__1881/Y               282           280             2
  --> Other violations on net                  2
mul_97_52_g14932__1666/A               282           280             2
  --> Other violations on net                  2
mul_97_52_g15299__6417/Y               282           280             2
  --> Other violations on net                  2
mul_97_52_g14873__9945/A               282           280             2
  --> Other violations on net                  2
mul_97_52_g15314__7098/Y               282           280             2
  --> Other violations on net                  2
mul_97_52_g14960__1666/A               282           280             2
  --> Other violations on net                  2
mul_97_52_g15303__6260/Y               282           280             2
  --> Other violations on net                  2
mul_97_52_g14968__8428/A               282           280             2
  --> Other violations on net                  2
mul_97_52_g15304__4319/Y               282           280             2
  --> Other violations on net                  2


Max_capacitance design rule: no violations.


Max_fanout design rule: no constraints.



@file(multiplier32FP.tcl) 107: report_area > ${RPT_DIR}/${HDL_NAME}_100MHZ_area.rpt
@file(multiplier32FP.tcl) 108: report_timing > ${RPT_DIR}/${HDL_NAME}_100MHZ_timing.rpt
@file(multiplier32FP.tcl) 109: report_timing -from product_o_reg[1]/CK -to product_o_reg[1]/D > ${RPT_DIR}/${HDL_NAME}_100MHZ_timing_product_o_reg.rpt
@file(multiplier32FP.tcl) 110: report_gates > ${RPT_DIR}/${HDL_NAME}_100MHZ_gates.rpt
@file(multiplier32FP.tcl) 111: report_qor > ${RPT_DIR}/${HDL_NAME}_100MHZ_qor.rpt
@file(multiplier32FP.tcl) 112: report_power -unit uW > ${RPT_DIR}/${HDL_NAME}_100MHZ_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : multiplier32FP
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/reports/multiplier32FP_100MHZ_power.rpt
@file(multiplier32FP.tcl) 113: source ${SCRIPT_DIR}/common/sdf_width_wa.etf
Sourcing '/home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/scripts/common/sdf_width_wa.etf' (Fri Feb 28 16:22:05 -03 2025)...
@file(multiplier32FP.tcl) 114: write_sdf -edge check_edge -setuphold merge_always -nonegchecks -recrem merge_always -version 3.0 -design ${HDL_NAME}  > ${DEV_DIR}/${HDL_NAME}_worst.sdf
@file(multiplier32FP.tcl) 115: write_hdl ${HDL_NAME} > ${DEV_DIR}/${HDL_NAME}.v
@file(multiplier32FP.tcl) 117: read_vcd -static -vcd_scope ${DESIGNS}_tb/DUT ${PROJECT_DIR}/frontend/work/${DESIGNS}_MAX_tb.vcd
Info    : Joules engine is used. [RPT-16]
        : Joules parser is being used for the command read_vcd.
Info   : STIM-0001 [StimInfo] read_stimulus effective options 
       : -file :
       : /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/work/multiplier32FP_MAX_tb.vcd
       : -dut_instance : multiplier32FP_tb/DUT
       : -design_root : design:multiplier32FP
       : -format : vcd
Info   : STIM-0001 Design top is multiplier32FP
Info   : STIM-0001 Started reading input stimulus file
       : /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/work/multiplier32FP_MAX_tb.vcd
Info   : STIM-0001 Found top instance /multiplier32FP_tb/DUT
Info   : STIM-0002 [StimInfo] Finished design hierarchy parsing.
Info   : STIM-0010 [StimInfo] Total number of frames '1'
Info   : STIM-0002 Started value change section parsing.
Info   : STIM-0012 [StimInfo] Simulation start = 0 ps, end = 8620000 ps.
Info   : STIM-0002 Finished processing value changes, started storage.
Info   : STIM-0007 [StimInfo] Stored stimulus information '/stim#1' in SDB.
--------------------------- Annotation Report ---------------------------
Object Type         Asserted  UnAsserted  Unconnected  Total  Asserted% 
                                           + Constant                   
-------------------------------------------------------------------------
Primary Ports                                                           
  Inputs                  67           0            0     67    100.00% 
  Outputs                 37           0            0     37    100.00% 
  I/O                      0           0            0      0        N/A 
Sequential Outputs                                                      
  Memory                   0           0            0      0        N/A 
  Flop                    42           0            0     42    100.00% 
  Latch                   66           0            0     66    100.00% 
  Arch ICGC                0           0            0      0        N/A 
  Inferred ICGC            0           0            0      0        N/A 
  Total ICGC               0           0            0      0        N/A 
Drivers                                                                 
  Driver nets           1519         220            0   1739     87.34% 
  RTL Driver nets       1380           0            0   1380    100.00% 
DFT                                                                     
  Input Ports              0           0            0      0        N/A 
  Flop Outputs             0           0            0      0        N/A 
  Memory Outputs           0           0            0      0        N/A 
-------------------------------------------------------------------------
Info   : STIM-0013 [StimInfo] Completed successfully.
       : Info=10, Warn=0, Error=0, Fatal=0
Info: Removing all stims from SDB
@file(multiplier32FP.tcl) 118: report_power -unit uW > ${RPT_DIR}/${HDL_NAME}_100MHZ_MAX_VCD_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist
       : multiplier32FP
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : lp_asserted
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Info   : PWRA-0002 Started 'average' power computation from attr values.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=0, Error=0, Fatal=0
Output file: /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/reports/multiplier32FP_100MHZ_MAX_VCD_power.rpt
@file(multiplier32FP.tcl) 120: read_vcd -static -vcd_scope ${DESIGNS}_tb/DUT ${PROJECT_DIR}/frontend/work/${DESIGNS}_MIN_tb.vcd
Info    : Joules engine is used. [RPT-16]
        : Joules parser is being used for the command read_vcd.
Info   : STIM-0001 [StimInfo] read_stimulus effective options 
       : -file :
       : /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/work/multiplier32FP_MIN_tb.vcd
       : -dut_instance : multiplier32FP_tb/DUT
       : -design_root : design:multiplier32FP
       : -format : vcd
Info   : STIM-0001 Design top is multiplier32FP
Info   : STIM-0001 Started reading input stimulus file
       : /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/frontend/work/multiplier32FP_MIN_tb.vcd
Info   : STIM-0001 Found top instance /multiplier32FP_tb/DUT
Info   : STIM-0002 [StimInfo] Finished design hierarchy parsing.
Info   : STIM-0010 [StimInfo] Total number of frames '1'
Info   : STIM-0002 Started value change section parsing.
Info   : STIM-0012 [StimInfo] Simulation start = 0 ps, end = 4310000 ps.
Info   : STIM-0002 Finished processing value changes, started storage.
Info   : STIM-0007 [StimInfo] Stored stimulus information '/stim#1' in SDB.
--------------------------- Annotation Report ---------------------------
Object Type         Asserted  UnAsserted  Unconnected  Total  Asserted% 
                                           + Constant                   
-------------------------------------------------------------------------
Primary Ports                                                           
  Inputs                  67           0            0     67    100.00% 
  Outputs                 37           0            0     37    100.00% 
  I/O                      0           0            0      0        N/A 
Sequential Outputs                                                      
  Memory                   0           0            0      0        N/A 
  Flop                    42           0            0     42    100.00% 
  Latch                   66           0            0     66    100.00% 
  Arch ICGC                0           0            0      0        N/A 
  Inferred ICGC            0           0            0      0        N/A 
  Total ICGC               0           0            0      0        N/A 
Drivers                                                                 
  Driver nets           1519         220            0   1739     87.34% 
  RTL Driver nets       1380           0            0   1380    100.00% 
DFT                                                                     
  Input Ports              0           0            0      0        N/A 
  Flop Outputs             0           0            0      0        N/A 
  Memory Outputs           0           0            0      0        N/A 
-------------------------------------------------------------------------
Info   : STIM-0013 [StimInfo] Completed successfully.
       : Info=10, Warn=0, Error=0, Fatal=0
Info: Removing all stims from SDB
@file(multiplier32FP.tcl) 121: report_power -unit uW > ${RPT_DIR}/${HDL_NAME}_100MHZ_MIN_VCD_power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 Activity propagation started for stim#0 netlist
       : multiplier32FP
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 compute_power effective options 
       : -mode : lp_asserted
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 Skipping activity propagation due to -skip_ap option....
Info   : PWRA-0002 Started 'average' power computation from attr values.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 Completed successfully.
       : Info=6, Warn=0, Error=0, Fatal=0
Output file: /home/cinovador/Documents/course_files/physical_synthesis/synthesis_100MHZ/backend/synthesis/reports/multiplier32FP_100MHZ_MIN_VCD_power.rpt
@file(multiplier32FP.tcl) 124: exit
Normal exit.