<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="1378pt" height="782pt"
 viewBox="0.00 0.00 1378.00 782.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 778)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-778 1374,-778 1374,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 1350,-8 1350,-8 1356,-8 1362,-14 1362,-20 1362,-20 1362,-754 1362,-754 1362,-760 1356,-766 1350,-766 1350,-766 20,-766 20,-766 14,-766 8,-760 8,-754 8,-754 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="685" y="-750.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="685" y="-735.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_board</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=true&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:3221225472&#10;memories=board.memory.mem_ctrl0.dram board.memory.mem_ctrl1.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=board.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 1342,-16 1342,-16 1348,-16 1354,-22 1354,-28 1354,-28 1354,-708 1354,-708 1354,-714 1348,-720 1342,-720 1342,-720 28,-720 28,-720 22,-720 16,-714 16,-708 16,-708 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="685" y="-704.8" font-family="Arial" font-size="14.00" fill="#000000">board </text>
<text text-anchor="middle" x="685" y="-689.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleBoard</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_board_processor</title>
<g id="a_clust6"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M432,-314C432,-314 1330,-314 1330,-314 1336,-314 1342,-320 1342,-326 1342,-326 1342,-662 1342,-662 1342,-668 1336,-674 1330,-674 1330,-674 432,-674 432,-674 426,-674 420,-668 420,-662 420,-662 420,-326 420,-326 420,-320 426,-314 432,-314"/>
<text text-anchor="middle" x="881" y="-658.8" font-family="Arial" font-size="14.00" fill="#000000">processor </text>
<text text-anchor="middle" x="881" y="-643.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleProcessor</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_board_processor_cores</title>
<g id="a_clust7"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#9f9c95" stroke="#000000" d="M440,-322C440,-322 1322,-322 1322,-322 1328,-322 1334,-328 1334,-334 1334,-334 1334,-616 1334,-616 1334,-622 1328,-628 1322,-628 1322,-628 440,-628 440,-628 434,-628 428,-622 428,-616 428,-616 428,-334 428,-334 428,-328 434,-322 440,-322"/>
<text text-anchor="middle" x="881" y="-612.8" font-family="Arial" font-size="14.00" fill="#000000">cores </text>
<text text-anchor="middle" x="881" y="-597.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleCore</text>
</a>
</g>
</g>
<g id="clust8" class="cluster">
<title>cluster_board_processor_cores_core</title>
<g id="a_clust8"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=board.processor.cores.core.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=board.clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=board.processor.cores.core.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=board.processor.cores.core.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=board.processor.cores.core.interrupts&#10;isa=board.processor.cores.core.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=1&#10;mmu=board.processor.cores.core.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=board.processor.cores.core.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=0 1000000&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=board&#10;tracer=board.processor.cores.core.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=board.processor.cores.core.workload">
<path fill="#bbc6d9" stroke="#000000" d="M448,-330C448,-330 1314,-330 1314,-330 1320,-330 1326,-336 1326,-342 1326,-342 1326,-570 1326,-570 1326,-576 1320,-582 1314,-582 1314,-582 448,-582 448,-582 442,-582 436,-576 436,-570 436,-570 436,-342 436,-342 436,-336 442,-330 448,-330"/>
<text text-anchor="middle" x="881" y="-566.8" font-family="Arial" font-size="14.00" fill="#000000">core </text>
<text text-anchor="middle" x="881" y="-551.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_board_processor_cores_core_mmu</title>
<g id="a_clust9"><a xlink:title="dtb=board.processor.cores.core.mmu.dtb&#10;eventq_index=0&#10;itb=board.processor.cores.core.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M972,-338C972,-338 1306,-338 1306,-338 1312,-338 1318,-344 1318,-350 1318,-350 1318,-524 1318,-524 1318,-530 1312,-536 1306,-536 1306,-536 972,-536 972,-536 966,-536 960,-530 960,-524 960,-524 960,-350 960,-350 960,-344 966,-338 972,-338"/>
<text text-anchor="middle" x="1139" y="-520.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1139" y="-505.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb</title>
<g id="a_clust10"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M980,-346C980,-346 1123,-346 1123,-346 1129,-346 1135,-352 1135,-358 1135,-358 1135,-478 1135,-478 1135,-484 1129,-490 1123,-490 1123,-490 980,-490 980,-490 974,-490 968,-484 968,-478 968,-478 968,-358 968,-358 968,-352 974,-346 980,-346"/>
<text text-anchor="middle" x="1051.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1051.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust11" class="cluster">
<title>cluster_board_processor_cores_core_mmu_itb_walker</title>
<g id="a_clust11"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.itb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M988,-354C988,-354 1115,-354 1115,-354 1121,-354 1127,-360 1127,-366 1127,-366 1127,-432 1127,-432 1127,-438 1121,-444 1115,-444 1115,-444 988,-444 988,-444 982,-444 976,-438 976,-432 976,-432 976,-366 976,-366 976,-360 982,-354 988,-354"/>
<text text-anchor="middle" x="1051.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1051.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust13" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb</title>
<g id="a_clust13"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=board&#10;walker=board.processor.cores.core.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1155,-346C1155,-346 1298,-346 1298,-346 1304,-346 1310,-352 1310,-358 1310,-358 1310,-478 1310,-478 1310,-484 1304,-490 1298,-490 1298,-490 1155,-490 1155,-490 1149,-490 1143,-484 1143,-478 1143,-478 1143,-358 1143,-358 1143,-352 1149,-346 1155,-346"/>
<text text-anchor="middle" x="1226.5" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1226.5" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust14" class="cluster">
<title>cluster_board_processor_cores_core_mmu_dtb_walker</title>
<g id="a_clust14"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=board.processor.cores.core.mmu.dtb.walker.power_state&#10;system=board">
<path fill="#84827c" stroke="#000000" d="M1163,-354C1163,-354 1290,-354 1290,-354 1296,-354 1302,-360 1302,-366 1302,-366 1302,-432 1302,-432 1302,-438 1296,-444 1290,-444 1290,-444 1163,-444 1163,-444 1157,-444 1151,-438 1151,-432 1151,-432 1151,-366 1151,-366 1151,-360 1157,-354 1163,-354"/>
<text text-anchor="middle" x="1226.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1226.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust112" class="cluster">
<title>cluster_board_processor_cores_core_interrupts</title>
<g id="a_clust112"><a xlink:title="clk_domain=board.processor.cores.core.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=board">
<path fill="#bab6ae" stroke="#000000" d="M456,-354C456,-354 734,-354 734,-354 740,-354 746,-360 746,-366 746,-366 746,-432 746,-432 746,-438 740,-444 734,-444 734,-444 456,-444 456,-444 450,-444 444,-438 444,-432 444,-432 444,-366 444,-366 444,-360 450,-354 456,-354"/>
<text text-anchor="middle" x="595" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="595" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_board_memory</title>
<g id="a_clust114"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M230,-346C230,-346 400,-346 400,-346 406,-346 412,-352 412,-358 412,-358 412,-478 412,-478 412,-484 406,-490 400,-490 400,-490 230,-490 230,-490 224,-490 218,-484 218,-478 218,-478 218,-358 218,-358 218,-352 224,-346 230,-346"/>
<text text-anchor="middle" x="315" y="-474.8" font-family="Arial" font-size="14.00" fill="#000000">memory </text>
<text text-anchor="middle" x="315" y="-459.8" font-family="Arial" font-size="14.00" fill="#000000">: ChanneledMemory</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_board_memory_mem_ctrl0</title>
<g id="a_clust115"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl0.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl0.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M331,-354C331,-354 392,-354 392,-354 398,-354 404,-360 404,-366 404,-366 404,-432 404,-432 404,-438 398,-444 392,-444 392,-444 331,-444 331,-444 325,-444 319,-438 319,-432 319,-432 319,-366 319,-366 319,-360 325,-354 331,-354"/>
<text text-anchor="middle" x="361.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl0 </text>
<text text-anchor="middle" x="361.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_board_memory_mem_ctrl1</title>
<g id="a_clust119"><a xlink:title="clk_domain=board.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=board.memory.mem_ctrl1.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=board.memory.mem_ctrl1.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=board&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#9f9c95" stroke="#000000" d="M238,-354C238,-354 299,-354 299,-354 305,-354 311,-360 311,-366 311,-366 311,-432 311,-432 311,-438 305,-444 299,-444 299,-444 238,-444 238,-444 232,-444 226,-438 226,-432 226,-432 226,-366 226,-366 226,-360 232,-354 238,-354"/>
<text text-anchor="middle" x="268.5" y="-428.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrl1 </text>
<text text-anchor="middle" x="268.5" y="-413.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<g id="clust123" class="cluster">
<title>cluster_board_cache_hierarchy</title>
<g id="a_clust123"><a xlink:title="eventq_index=0&#10;thermal_domain=Null">
<path fill="#bab6ae" stroke="#000000" d="M36,-24C36,-24 1334,-24 1334,-24 1340,-24 1346,-30 1346,-36 1346,-36 1346,-294 1346,-294 1346,-300 1340,-306 1334,-306 1334,-306 36,-306 36,-306 30,-306 24,-300 24,-294 24,-294 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="685" y="-290.8" font-family="Arial" font-size="14.00" fill="#000000">cache_hierarchy </text>
<text text-anchor="middle" x="685" y="-275.8" font-family="Arial" font-size="14.00" fill="#000000">: PrivateL1PrivateL2WalkCacheHierarchy</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_board_cache_hierarchy_membus</title>
<g id="a_clust124"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=board.cache_hierarchy.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=board&#10;use_default_range=false&#10;width=64">
<path fill="#6f798c" stroke="#000000" d="M44,-32C44,-32 356,-32 356,-32 362,-32 368,-38 368,-44 368,-44 368,-248 368,-248 368,-254 362,-260 356,-260 356,-260 44,-260 44,-260 38,-260 32,-254 32,-248 32,-248 32,-44 32,-44 32,-38 38,-32 44,-32"/>
<text text-anchor="middle" x="200" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="200" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust127" class="cluster">
<title>cluster_board_cache_hierarchy_membus_badaddr_responder</title>
<g id="a_clust127"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;fake_mem=false&#10;pio_addr=0&#10;pio_latency=100000&#10;pio_size=8&#10;power_model=&#10;power_state=board.cache_hierarchy.membus.badaddr_responder.power_state&#10;&#13;et_bad_addr=true&#10;&#13;et_data16=65535&#10;&#13;et_data32=4294967295&#10;&#13;et_data64=18446744073709551615&#10;&#13;et_data8=255&#10;system=board&#10;update_data=false&#10;warn_access=">
<path fill="#c7a793" stroke="#000000" d="M52,-40C52,-40 166,-40 166,-40 172,-40 178,-46 178,-52 178,-52 178,-118 178,-118 178,-124 172,-130 166,-130 166,-130 52,-130 52,-130 46,-130 40,-124 40,-118 40,-118 40,-52 40,-52 40,-46 46,-40 52,-40"/>
<text text-anchor="middle" x="109" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">badaddr_responder </text>
<text text-anchor="middle" x="109" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: BadAddr</text>
</a>
</g>
</g>
<g id="clust129" class="cluster">
<title>cluster_board_cache_hierarchy_iptw_caches</title>
<g id="a_clust129"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.iptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.iptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.iptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M970,-40C970,-40 1132,-40 1132,-40 1138,-40 1144,-46 1144,-52 1144,-52 1144,-118 1144,-118 1144,-124 1138,-130 1132,-130 1132,-130 970,-130 970,-130 964,-130 958,-124 958,-118 958,-118 958,-52 958,-52 958,-46 964,-40 970,-40"/>
<text text-anchor="middle" x="1051" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">iptw_caches </text>
<text text-anchor="middle" x="1051" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust135" class="cluster">
<title>cluster_board_cache_hierarchy_dptw_caches</title>
<g id="a_clust135"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.dptw_caches.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.dptw_caches.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=8192&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.dptw_caches.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M1164,-40C1164,-40 1326,-40 1326,-40 1332,-40 1338,-46 1338,-52 1338,-52 1338,-118 1338,-118 1338,-124 1332,-130 1326,-130 1326,-130 1164,-130 1164,-130 1158,-130 1152,-124 1152,-118 1152,-118 1152,-52 1152,-52 1152,-46 1158,-40 1164,-40"/>
<text text-anchor="middle" x="1245" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">dptw_caches </text>
<text text-anchor="middle" x="1245" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: MMUCache</text>
</a>
</g>
</g>
<g id="clust141" class="cluster">
<title>cluster_board_cache_hierarchy_l2buses</title>
<g id="a_clust141"><a xlink:title="clk_domain=board.clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=board.cache_hierarchy.l2buses.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=board.cache_hierarchy.l2buses.snoop_filter&#10;snoop_response_latency=1&#10;system=board&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M540,-170C540,-170 776,-170 776,-170 782,-170 788,-176 788,-182 788,-182 788,-248 788,-248 788,-254 782,-260 776,-260 776,-260 540,-260 540,-260 534,-260 528,-254 528,-248 528,-248 528,-182 528,-182 528,-176 534,-170 540,-170"/>
<text text-anchor="middle" x="658" y="-244.8" font-family="Arial" font-size="14.00" fill="#000000">l2buses </text>
<text text-anchor="middle" x="658" y="-229.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust144" class="cluster">
<title>cluster_board_cache_hierarchy_l2&#45;cache&#45;0</title>
<g id="a_clust144"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=10&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l2&#45;cache&#45;0.power_state&#10;prefetcher=board.cache_hierarchy.l2&#45;cache&#45;0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l2&#45;cache&#45;0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=262144&#10;system=board&#10;tag_latency=10&#10;tags=board.cache_hierarchy.l2&#45;cache&#45;0.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M388,-40C388,-40 550,-40 550,-40 556,-40 562,-46 562,-52 562,-52 562,-118 562,-118 562,-124 556,-130 550,-130 550,-130 388,-130 388,-130 382,-130 376,-124 376,-118 376,-118 376,-52 376,-52 376,-46 382,-40 388,-40"/>
<text text-anchor="middle" x="469" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l2&#45;cache&#45;0 </text>
<text text-anchor="middle" x="469" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_board_cache_hierarchy_l1i&#45;cache&#45;0</title>
<g id="a_clust154"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1i&#45;cache&#45;0.power_state&#10;prefetcher=board.cache_hierarchy.l1i&#45;cache&#45;0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1i&#45;cache&#45;0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1i&#45;cache&#45;0.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#9f9c95" stroke="#000000" d="M582,-40C582,-40 744,-40 744,-40 750,-40 756,-46 756,-52 756,-52 756,-118 756,-118 756,-124 750,-130 744,-130 744,-130 582,-130 582,-130 576,-130 570,-124 570,-118 570,-118 570,-52 570,-52 570,-46 576,-40 582,-40"/>
<text text-anchor="middle" x="663" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1i&#45;cache&#45;0 </text>
<text text-anchor="middle" x="663" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1ICache</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_board_cache_hierarchy_l1d&#45;cache&#45;0</title>
<g id="a_clust164"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=board.clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=1&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=16&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=board.cache_hierarchy.l1d&#45;cache&#45;0.power_state&#10;prefetcher=board.cache_hierarchy.l1d&#45;cache&#45;0.prefetcher&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=board.cache_hierarchy.l1d&#45;cache&#45;0.replacement_policy&#10;&#13;esponse_latency=1&#10;sequential_access=false&#10;size=32768&#10;system=board&#10;tag_latency=1&#10;tags=board.cache_hierarchy.l1d&#45;cache&#45;0.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#9f9c95" stroke="#000000" d="M776,-40C776,-40 938,-40 938,-40 944,-40 950,-46 950,-52 950,-52 950,-118 950,-118 950,-124 944,-130 938,-130 938,-130 776,-130 776,-130 770,-130 764,-124 764,-118 764,-118 764,-52 764,-52 764,-46 770,-40 776,-40"/>
<text text-anchor="middle" x="857" y="-114.8" font-family="Arial" font-size="14.00" fill="#000000">l1d&#45;cache&#45;0 </text>
<text text-anchor="middle" x="857" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">: L1DCache</text>
</a>
</g>
</g>
<!-- board_system_port -->
<g id="node1" class="node">
<title>board_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M197.5,-398C197.5,-398 130.5,-398 130.5,-398 124.5,-398 118.5,-392 118.5,-386 118.5,-386 118.5,-374 118.5,-374 118.5,-368 124.5,-362 130.5,-362 130.5,-362 197.5,-362 197.5,-362 203.5,-362 209.5,-368 209.5,-374 209.5,-374 209.5,-386 209.5,-386 209.5,-392 203.5,-398 197.5,-398"/>
<text text-anchor="middle" x="164" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports -->
<g id="node11" class="node">
<title>board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M212,-214C212,-214 128,-214 128,-214 122,-214 116,-208 116,-202 116,-202 116,-190 116,-190 116,-184 122,-178 128,-178 128,-178 212,-178 212,-178 218,-178 224,-184 224,-190 224,-190 224,-202 224,-202 224,-208 218,-214 212,-214"/>
<text text-anchor="middle" x="170" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>board_system_port&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M164.56,-361.88C165.61,-330.31 167.83,-262.67 169.09,-224.57"/>
<polygon fill="black" stroke="black" points="172.6,-224.32 169.43,-214.21 165.6,-224.09 172.6,-224.32"/>
</g>
<!-- board_processor_cores_core_icache_port -->
<g id="node2" class="node">
<title>board_processor_cores_core_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M830,-398C830,-398 768,-398 768,-398 762,-398 756,-392 756,-386 756,-386 756,-374 756,-374 756,-368 762,-362 768,-362 768,-362 830,-362 830,-362 836,-362 842,-368 842,-374 842,-374 842,-386 842,-386 842,-392 836,-398 830,-398"/>
<text text-anchor="middle" x="799" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- board_cache_hierarchy_l1i&#45;cache&#45;0_cpu_side -->
<g id="node23" class="node">
<title>board_cache_hierarchy_l1i&#45;cache&#45;0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M735.5,-84C735.5,-84 688.5,-84 688.5,-84 682.5,-84 676.5,-78 676.5,-72 676.5,-72 676.5,-60 676.5,-60 676.5,-54 682.5,-48 688.5,-48 688.5,-48 735.5,-48 735.5,-48 741.5,-48 747.5,-54 747.5,-60 747.5,-60 747.5,-72 747.5,-72 747.5,-78 741.5,-84 735.5,-84"/>
<text text-anchor="middle" x="712" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1i&#45;cache&#45;0_cpu_side -->
<g id="edge2" class="edge">
<title>board_processor_cores_core_icache_port&#45;&gt;board_cache_hierarchy_l1i&#45;cache&#45;0_cpu_side</title>
<path fill="none" stroke="black" d="M801.97,-361.78C807.53,-325.13 816.86,-237.25 792,-170 784.11,-148.65 774.01,-147.94 760,-130 750.42,-117.74 739.94,-104 731.21,-92.5"/>
<polygon fill="black" stroke="black" points="733.75,-90.06 724.93,-84.2 728.17,-94.28 733.75,-90.06"/>
</g>
<!-- board_processor_cores_core_dcache_port -->
<g id="node3" class="node">
<title>board_processor_cores_core_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M939.5,-398C939.5,-398 872.5,-398 872.5,-398 866.5,-398 860.5,-392 860.5,-386 860.5,-386 860.5,-374 860.5,-374 860.5,-368 866.5,-362 872.5,-362 872.5,-362 939.5,-362 939.5,-362 945.5,-362 951.5,-368 951.5,-374 951.5,-374 951.5,-386 951.5,-386 951.5,-392 945.5,-398 939.5,-398"/>
<text text-anchor="middle" x="906" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- board_cache_hierarchy_l1d&#45;cache&#45;0_cpu_side -->
<g id="node25" class="node">
<title>board_cache_hierarchy_l1d&#45;cache&#45;0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M929.5,-84C929.5,-84 882.5,-84 882.5,-84 876.5,-84 870.5,-78 870.5,-72 870.5,-72 870.5,-60 870.5,-60 870.5,-54 876.5,-48 882.5,-48 882.5,-48 929.5,-48 929.5,-48 935.5,-48 941.5,-54 941.5,-60 941.5,-60 941.5,-72 941.5,-72 941.5,-78 935.5,-84 929.5,-84"/>
<text text-anchor="middle" x="906" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1d&#45;cache&#45;0_cpu_side -->
<g id="edge3" class="edge">
<title>board_processor_cores_core_dcache_port&#45;&gt;board_cache_hierarchy_l1d&#45;cache&#45;0_cpu_side</title>
<path fill="none" stroke="black" d="M906,-361.78C906,-310.32 906,-157.37 906,-94.48"/>
<polygon fill="black" stroke="black" points="909.5,-94.17 906,-84.17 902.5,-94.17 909.5,-94.17"/>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>board_processor_cores_core_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1107,-398C1107,-398 1077,-398 1077,-398 1071,-398 1065,-392 1065,-386 1065,-386 1065,-374 1065,-374 1065,-368 1071,-362 1077,-362 1077,-362 1107,-362 1107,-362 1113,-362 1119,-368 1119,-374 1119,-374 1119,-386 1119,-386 1119,-392 1113,-398 1107,-398"/>
<text text-anchor="middle" x="1092" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="node15" class="node">
<title>board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1123.5,-84C1123.5,-84 1076.5,-84 1076.5,-84 1070.5,-84 1064.5,-78 1064.5,-72 1064.5,-72 1064.5,-60 1064.5,-60 1064.5,-54 1070.5,-48 1076.5,-48 1076.5,-48 1123.5,-48 1123.5,-48 1129.5,-48 1135.5,-54 1135.5,-60 1135.5,-60 1135.5,-72 1135.5,-72 1135.5,-78 1129.5,-84 1123.5,-84"/>
<text text-anchor="middle" x="1100" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side -->
<g id="edge4" class="edge">
<title>board_processor_cores_core_mmu_itb_walker_port&#45;&gt;board_cache_hierarchy_iptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1092.44,-361.78C1093.76,-310.32 1097.68,-157.37 1099.3,-94.48"/>
<polygon fill="black" stroke="black" points="1102.8,-94.25 1099.56,-84.17 1095.8,-94.07 1102.8,-94.25"/>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>board_processor_cores_core_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1282,-398C1282,-398 1252,-398 1252,-398 1246,-398 1240,-392 1240,-386 1240,-386 1240,-374 1240,-374 1240,-368 1246,-362 1252,-362 1252,-362 1282,-362 1282,-362 1288,-362 1294,-368 1294,-374 1294,-374 1294,-386 1294,-386 1294,-392 1288,-398 1282,-398"/>
<text text-anchor="middle" x="1267" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="node17" class="node">
<title>board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1317.5,-84C1317.5,-84 1270.5,-84 1270.5,-84 1264.5,-84 1258.5,-78 1258.5,-72 1258.5,-72 1258.5,-60 1258.5,-60 1258.5,-54 1264.5,-48 1270.5,-48 1270.5,-48 1317.5,-48 1317.5,-48 1323.5,-48 1329.5,-54 1329.5,-60 1329.5,-60 1329.5,-72 1329.5,-72 1329.5,-78 1323.5,-84 1317.5,-84"/>
<text text-anchor="middle" x="1294" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side -->
<g id="edge5" class="edge">
<title>board_processor_cores_core_mmu_dtb_walker_port&#45;&gt;board_cache_hierarchy_dptw_caches_cpu_side</title>
<path fill="none" stroke="black" d="M1268.49,-361.78C1272.94,-310.32 1286.18,-157.37 1291.62,-94.48"/>
<polygon fill="black" stroke="black" points="1295.14,-94.43 1292.51,-84.17 1288.17,-93.83 1295.14,-94.43"/>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor -->
<g id="node6" class="node">
<title>board_processor_cores_core_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M535.5,-398C535.5,-398 464.5,-398 464.5,-398 458.5,-398 452.5,-392 452.5,-386 452.5,-386 452.5,-374 452.5,-374 452.5,-368 458.5,-362 464.5,-362 464.5,-362 535.5,-362 535.5,-362 541.5,-362 547.5,-368 547.5,-374 547.5,-374 547.5,-386 547.5,-386 547.5,-392 541.5,-398 535.5,-398"/>
<text text-anchor="middle" x="500" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports -->
<g id="edge6" class="edge">
<title>board_processor_cores_core_interrupts_int_requestor&#45;&gt;board_cache_hierarchy_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M482.4,-361.82C465.07,-346.15 437.04,-323.96 408,-314 389.59,-307.69 249.63,-316.11 233,-306 203.16,-287.86 186.02,-249.9 177.36,-223.93"/>
<polygon fill="black" stroke="black" points="180.67,-222.79 174.35,-214.29 173.99,-224.88 180.67,-222.79"/>
</g>
<!-- board_processor_cores_core_interrupts_int_responder -->
<g id="node7" class="node">
<title>board_processor_cores_core_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M725.5,-398C725.5,-398 650.5,-398 650.5,-398 644.5,-398 638.5,-392 638.5,-386 638.5,-386 638.5,-374 638.5,-374 638.5,-368 644.5,-362 650.5,-362 650.5,-362 725.5,-362 725.5,-362 731.5,-362 737.5,-368 737.5,-374 737.5,-374 737.5,-386 737.5,-386 737.5,-392 731.5,-398 725.5,-398"/>
<text text-anchor="middle" x="688" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- board_cache_hierarchy_membus_mem_side_ports -->
<g id="node12" class="node">
<title>board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M348,-214C348,-214 254,-214 254,-214 248,-214 242,-208 242,-202 242,-202 242,-190 242,-190 242,-184 248,-178 254,-178 254,-178 348,-178 348,-178 354,-178 360,-184 360,-190 360,-190 360,-202 360,-202 360,-208 354,-214 348,-214"/>
<text text-anchor="middle" x="301" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge7" class="edge">
<title>board_processor_cores_core_interrupts_int_responder&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M671.93,-353.32C661.55,-339.12 646.69,-322.65 629,-314 607.98,-303.72 546.58,-312.14 524,-306 448.52,-285.49 367.98,-239.27 327.49,-214.11"/>
<polygon fill="black" stroke="black" points="669.22,-355.56 677.8,-361.78 674.97,-351.57 669.22,-355.56"/>
</g>
<!-- board_processor_cores_core_interrupts_pio -->
<g id="node8" class="node">
<title>board_processor_cores_core_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M608,-398C608,-398 578,-398 578,-398 572,-398 566,-392 566,-386 566,-386 566,-374 566,-374 566,-368 572,-362 578,-362 578,-362 608,-362 608,-362 614,-362 620,-368 620,-374 620,-374 620,-386 620,-386 620,-392 614,-398 608,-398"/>
<text text-anchor="middle" x="593" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge8" class="edge">
<title>board_processor_cores_core_interrupts_pio&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M584.01,-352.03C578.27,-338.73 569.51,-323.54 557,-314 545,-304.85 538.2,-311.12 524,-306 452.05,-280.04 372.67,-237.68 330.75,-214.14"/>
<polygon fill="black" stroke="black" points="580.9,-353.69 587.83,-361.71 587.42,-351.13 580.9,-353.69"/>
</g>
<!-- board_memory_mem_ctrl0_port -->
<g id="node9" class="node">
<title>board_memory_mem_ctrl0_port</title>
<path fill="#7f7c77" stroke="#000000" d="M369,-398C369,-398 339,-398 339,-398 333,-398 327,-392 327,-386 327,-386 327,-374 327,-374 327,-368 333,-362 339,-362 339,-362 369,-362 369,-362 375,-362 381,-368 381,-374 381,-374 381,-386 381,-386 381,-392 375,-398 369,-398"/>
<text text-anchor="middle" x="354" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge9" class="edge">
<title>board_memory_mem_ctrl0_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M346.14,-352.03C335.09,-314.07 315.26,-245.98 306.01,-214.21"/>
<polygon fill="black" stroke="black" points="342.86,-353.26 349.01,-361.88 349.58,-351.3 342.86,-353.26"/>
</g>
<!-- board_memory_mem_ctrl1_port -->
<g id="node10" class="node">
<title>board_memory_mem_ctrl1_port</title>
<path fill="#7f7c77" stroke="#000000" d="M291,-398C291,-398 261,-398 261,-398 255,-398 249,-392 249,-386 249,-386 249,-374 249,-374 249,-368 255,-362 261,-362 261,-362 291,-362 291,-362 297,-362 303,-368 303,-374 303,-374 303,-386 303,-386 303,-392 297,-398 291,-398"/>
<text text-anchor="middle" x="276" y="-376.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports -->
<g id="edge10" class="edge">
<title>board_memory_mem_ctrl1_port&#45;&gt;board_cache_hierarchy_membus_mem_side_ports</title>
<path fill="none" stroke="black" d="M279.77,-351.54C285,-313.49 294.29,-245.85 298.64,-214.21"/>
<polygon fill="black" stroke="black" points="276.25,-351.49 278.35,-361.88 283.18,-352.45 276.25,-351.49"/>
</g>
<!-- board_cache_hierarchy_l2&#45;cache&#45;0_mem_side -->
<g id="node22" class="node">
<title>board_cache_hierarchy_l2&#45;cache&#45;0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M452,-84C452,-84 396,-84 396,-84 390,-84 384,-78 384,-72 384,-72 384,-60 384,-60 384,-54 390,-48 396,-48 396,-48 452,-48 452,-48 458,-48 464,-54 464,-60 464,-60 464,-72 464,-72 464,-78 458,-84 452,-84"/>
<text text-anchor="middle" x="424" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2&#45;cache&#45;0_mem_side -->
<g id="edge11" class="edge">
<title>board_cache_hierarchy_membus_cpu_side_ports&#45;&gt;board_cache_hierarchy_l2&#45;cache&#45;0_mem_side</title>
<path fill="none" stroke="black" d="M212.95,-173.36C262.95,-148.16 344.5,-107.06 390.21,-84.03"/>
<polygon fill="black" stroke="black" points="211.35,-170.24 203.99,-177.87 214.5,-176.5 211.35,-170.24"/>
</g>
<!-- board_cache_hierarchy_membus_default -->
<g id="node13" class="node">
<title>board_cache_hierarchy_membus_default</title>
<path fill="#586070" stroke="#000000" d="M85.5,-214C85.5,-214 52.5,-214 52.5,-214 46.5,-214 40.5,-208 40.5,-202 40.5,-202 40.5,-190 40.5,-190 40.5,-184 46.5,-178 52.5,-178 52.5,-178 85.5,-178 85.5,-178 91.5,-178 97.5,-184 97.5,-190 97.5,-190 97.5,-202 97.5,-202 97.5,-208 91.5,-214 85.5,-214"/>
<text text-anchor="middle" x="69" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">default</text>
</g>
<!-- board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="node14" class="node">
<title>board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="#9f8575" stroke="#000000" d="M90,-84C90,-84 60,-84 60,-84 54,-84 48,-78 48,-72 48,-72 48,-60 48,-60 48,-54 54,-48 60,-48 60,-48 90,-48 90,-48 96,-48 102,-54 102,-60 102,-60 102,-72 102,-72 102,-78 96,-84 90,-84"/>
<text text-anchor="middle" x="75" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio -->
<g id="edge12" class="edge">
<title>board_cache_hierarchy_membus_default&#45;&gt;board_cache_hierarchy_membus_badaddr_responder_pio</title>
<path fill="none" stroke="black" d="M69.81,-177.74C70.81,-156.36 72.53,-119.69 73.71,-94.44"/>
<polygon fill="black" stroke="black" points="77.21,-94.55 74.18,-84.4 70.22,-94.22 77.21,-94.55"/>
</g>
<!-- board_cache_hierarchy_iptw_caches_mem_side -->
<g id="node16" class="node">
<title>board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1034,-84C1034,-84 978,-84 978,-84 972,-84 966,-78 966,-72 966,-72 966,-60 966,-60 966,-54 972,-48 978,-48 978,-48 1034,-48 1034,-48 1040,-48 1046,-54 1046,-60 1046,-60 1046,-72 1046,-72 1046,-78 1040,-84 1034,-84"/>
<text text-anchor="middle" x="1006" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_dptw_caches_mem_side -->
<g id="node18" class="node">
<title>board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M1228,-84C1228,-84 1172,-84 1172,-84 1166,-84 1160,-78 1160,-72 1160,-72 1160,-60 1160,-60 1160,-54 1166,-48 1172,-48 1172,-48 1228,-48 1228,-48 1234,-48 1240,-54 1240,-60 1240,-60 1240,-72 1240,-72 1240,-78 1234,-84 1228,-84"/>
<text text-anchor="middle" x="1200" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports -->
<g id="node19" class="node">
<title>board_cache_hierarchy_l2buses_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M768,-214C768,-214 684,-214 684,-214 678,-214 672,-208 672,-202 672,-202 672,-190 672,-190 672,-184 678,-178 684,-178 684,-178 768,-178 768,-178 774,-178 780,-184 780,-190 780,-190 780,-202 780,-202 780,-208 774,-214 768,-214"/>
<text text-anchor="middle" x="726" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side -->
<g id="edge15" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_iptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M790.01,-187.23C838.24,-179.01 904.31,-162.5 954,-130 971.92,-118.28 986.79,-98.47 995.98,-84.19"/>
<polygon fill="black" stroke="black" points="789.31,-183.8 780.01,-188.86 790.44,-190.71 789.31,-183.8"/>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side -->
<g id="edge16" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_dptw_caches_mem_side</title>
<path fill="none" stroke="black" d="M790.58,-190.67C893.24,-182.86 1088.18,-163.99 1148,-130 1166.86,-119.28 1181.75,-98.87 1190.68,-84.18"/>
<polygon fill="black" stroke="black" points="790.05,-187.2 780.34,-191.44 790.57,-194.18 790.05,-187.2"/>
</g>
<!-- board_cache_hierarchy_l1i&#45;cache&#45;0_mem_side -->
<g id="node24" class="node">
<title>board_cache_hierarchy_l1i&#45;cache&#45;0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M646,-84C646,-84 590,-84 590,-84 584,-84 578,-78 578,-72 578,-72 578,-60 578,-60 578,-54 584,-48 590,-48 590,-48 646,-48 646,-48 652,-48 658,-54 658,-60 658,-60 658,-72 658,-72 658,-78 652,-84 646,-84"/>
<text text-anchor="middle" x="618" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1i&#45;cache&#45;0_mem_side -->
<g id="edge13" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1i&#45;cache&#45;0_mem_side</title>
<path fill="none" stroke="black" d="M703.43,-170.39C692.56,-158.35 679.43,-143.57 668,-130 655.14,-114.72 641.05,-96.86 631.11,-84.06"/>
<polygon fill="black" stroke="black" points="700.9,-172.81 710.22,-177.86 706.09,-168.1 700.9,-172.81"/>
</g>
<!-- board_cache_hierarchy_l1d&#45;cache&#45;0_mem_side -->
<g id="node26" class="node">
<title>board_cache_hierarchy_l1d&#45;cache&#45;0_mem_side</title>
<path fill="#7f7c77" stroke="#000000" d="M840,-84C840,-84 784,-84 784,-84 778,-84 772,-78 772,-72 772,-72 772,-60 772,-60 772,-54 778,-48 784,-48 784,-48 840,-48 840,-48 846,-48 852,-54 852,-60 852,-60 852,-72 852,-72 852,-78 846,-84 840,-84"/>
<text text-anchor="middle" x="812" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1d&#45;cache&#45;0_mem_side -->
<g id="edge14" class="edge">
<title>board_cache_hierarchy_l2buses_cpu_side_ports&#45;&gt;board_cache_hierarchy_l1d&#45;cache&#45;0_mem_side</title>
<path fill="none" stroke="black" d="M743.21,-169.39C760.16,-144.16 785.58,-106.32 800.31,-84.4"/>
<polygon fill="black" stroke="black" points="740.27,-167.48 737.6,-177.74 746.08,-171.39 740.27,-167.48"/>
</g>
<!-- board_cache_hierarchy_l2buses_mem_side_ports -->
<g id="node20" class="node">
<title>board_cache_hierarchy_l2buses_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M642,-214C642,-214 548,-214 548,-214 542,-214 536,-208 536,-202 536,-202 536,-190 536,-190 536,-184 542,-178 548,-178 548,-178 642,-178 642,-178 648,-178 654,-184 654,-190 654,-190 654,-202 654,-202 654,-208 648,-214 642,-214"/>
<text text-anchor="middle" x="595" y="-192.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- board_cache_hierarchy_l2&#45;cache&#45;0_cpu_side -->
<g id="node21" class="node">
<title>board_cache_hierarchy_l2&#45;cache&#45;0_cpu_side</title>
<path fill="#7f7c77" stroke="#000000" d="M541.5,-84C541.5,-84 494.5,-84 494.5,-84 488.5,-84 482.5,-78 482.5,-72 482.5,-72 482.5,-60 482.5,-60 482.5,-54 488.5,-48 494.5,-48 494.5,-48 541.5,-48 541.5,-48 547.5,-48 553.5,-54 553.5,-60 553.5,-60 553.5,-72 553.5,-72 553.5,-78 547.5,-84 541.5,-84"/>
<text text-anchor="middle" x="518" y="-62.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- board_cache_hierarchy_l2buses_mem_side_ports&#45;&gt;board_cache_hierarchy_l2&#45;cache&#45;0_cpu_side -->
<g id="edge17" class="edge">
<title>board_cache_hierarchy_l2buses_mem_side_ports&#45;&gt;board_cache_hierarchy_l2&#45;cache&#45;0_cpu_side</title>
<path fill="none" stroke="black" d="M584.62,-177.74C571.53,-155.98 548.91,-118.38 533.7,-93.1"/>
<polygon fill="black" stroke="black" points="536.62,-91.16 528.47,-84.4 530.62,-94.77 536.62,-91.16"/>
</g>
</g>
</svg>
