{"sha": "d130f146484b854b059a2ec226dee531069a001d", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDEzMGYxNDY0ODRiODU0YjA1OWEyZWMyMjZkZWU1MzEwNjlhMDAxZA==", "commit": {"author": {"name": "Ganesh Gopalasubramanian", "email": "Ganesh.Gopalasubramanian@amd.com", "date": "2012-05-03T07:34:25Z"}, "committer": {"name": "Venkataramanan Kumar", "email": "vekumar@gcc.gnu.org", "date": "2012-05-03T07:34:25Z"}, "message": "With -march=native generate fma3 instruction by default for AMD processors which support both fma and fma4\n\nFrom-SVN: r187077", "tree": {"sha": "634792f465bf5422c15e1a7b4df109c92817084a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/634792f465bf5422c15e1a7b4df109c92817084a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d130f146484b854b059a2ec226dee531069a001d", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d130f146484b854b059a2ec226dee531069a001d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d130f146484b854b059a2ec226dee531069a001d", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d130f146484b854b059a2ec226dee531069a001d/comments", "author": {"login": "ganeshgit", "id": 5275884, "node_id": "MDQ6VXNlcjUyNzU4ODQ=", "avatar_url": "https://avatars.githubusercontent.com/u/5275884?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ganeshgit", "html_url": "https://github.com/ganeshgit", "followers_url": "https://api.github.com/users/ganeshgit/followers", "following_url": "https://api.github.com/users/ganeshgit/following{/other_user}", "gists_url": "https://api.github.com/users/ganeshgit/gists{/gist_id}", "starred_url": "https://api.github.com/users/ganeshgit/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ganeshgit/subscriptions", "organizations_url": "https://api.github.com/users/ganeshgit/orgs", "repos_url": "https://api.github.com/users/ganeshgit/repos", "events_url": "https://api.github.com/users/ganeshgit/events{/privacy}", "received_events_url": "https://api.github.com/users/ganeshgit/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "bcb4ad361cdc348f19f290bdb172853cbc50859d", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/bcb4ad361cdc348f19f290bdb172853cbc50859d", "html_url": "https://github.com/Rust-GCC/gccrs/commit/bcb4ad361cdc348f19f290bdb172853cbc50859d"}], "stats": {"total": 7, "additions": 7, "deletions": 0}, "files": [{"sha": "6c8132ff8d522df1b57ae9bf4c29b52ec729f42a", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d130f146484b854b059a2ec226dee531069a001d/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d130f146484b854b059a2ec226dee531069a001d/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d130f146484b854b059a2ec226dee531069a001d", "patch": "@@ -1,3 +1,8 @@\n+2012-05-03  Ganesh Gopalasubramanian  <Ganesh.Gopalasubramanian@amd.com>\n+\n+\t* config/i386/driver-i386.c (host_detect_local_cpu): Reset\n+\thas_fma4 for AMD processors with both fma3 and fma4 support.\n+\n 2012-05-03  Kirill Yukhin  <kirill.yukhin@intel.com>\n \n \tPR target/53201"}, {"sha": "8fe7ab828b40ec0df914c526c1607ca9c444f470", "filename": "gcc/config/i386/driver-i386.c", "status": "modified", "additions": 2, "deletions": 0, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d130f146484b854b059a2ec226dee531069a001d/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d130f146484b854b059a2ec226dee531069a001d/gcc%2Fconfig%2Fi386%2Fdriver-i386.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi386%2Fdriver-i386.c?ref=d130f146484b854b059a2ec226dee531069a001d", "patch": "@@ -474,6 +474,8 @@ const char *host_detect_local_cpu (int argc, const char **argv)\n       has_abm = ecx & bit_ABM;\n       has_lwp = ecx & bit_LWP;\n       has_fma4 = ecx & bit_FMA4;\n+      if (vendor == SIG_AMD && has_fma4 && has_fma)\n+\thas_fma4 = 0;\n       has_xop = ecx & bit_XOP;\n       has_tbm = ecx & bit_TBM;\n       has_lzcnt = ecx & bit_LZCNT;"}]}