{"id":"2407.05938","title":"Design and Experimental Investigation of Trikarenos: A Fault-Tolerant\n  28nm RISC-V-based SoC","authors":"Michael Rogenmoser, Philip Wiese, Bruno Endres Forlin, Frank K.\n  G\\\"urkaynak, Paolo Rech, Alessandra Menicucci, Marco Ottavi, Luca Benini","authorsParsed":[["Rogenmoser","Michael",""],["Wiese","Philip",""],["Forlin","Bruno Endres",""],["GÃ¼rkaynak","Frank K.",""],["Rech","Paolo",""],["Menicucci","Alessandra",""],["Ottavi","Marco",""],["Benini","Luca",""]],"versions":[{"version":"v1","created":"Mon, 8 Jul 2024 13:44:21 GMT"}],"updateDate":"2024-07-09","timestamp":1720446261000,"abstract":"  We present a fault-tolerant by-design RISC-V SoC and experimentally assess it\nunder atmospheric neutrons and 200 MeV protons. The dedicated ECC and\nTriple-Core Lockstep countermeasures correct most errors, guaranteeing a device\ncross-section lower than $5.36 \\times 10^{-12}$ cm$^2$.\n","subjects":["Physics/Instrumentation and Detectors","Computing Research Repository/Hardware Architecture","Physics/High Energy Physics - Experiment"],"license":"http://creativecommons.org/licenses/by-sa/4.0/"}