-- arria10_scu4_lvds_pll.vhd

-- Generated using ACDS version 18.1 625

library IEEE;
library arria10_scu4_lvds_pll_altera_iopll_181;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use arria10_scu4_lvds_pll_altera_iopll_181.arria10_scu4_lvds_pll_pkg.all;

entity arria10_scu4_lvds_pll is
	port (
		loaden   : out std_logic_vector(1 downto 0);        --   loaden.loaden
		locked   : out std_logic;                           --   locked.export
		lvds_clk : out std_logic_vector(1 downto 0);        -- lvds_clk.lvds_clk
		outclk_2 : out std_logic;                           --  outclk2.clk
		refclk   : in  std_logic                    := '0'; --   refclk.clk
		rst      : in  std_logic                    := '0'  --    reset.reset
	);
end entity arria10_scu4_lvds_pll;

architecture rtl of arria10_scu4_lvds_pll is
begin

	iopll_0 : component arria10_scu4_lvds_pll_altera_iopll_181.arria10_scu4_lvds_pll_pkg.arria10_scu4_lvds_pll_altera_iopll_181_cn6etwi
		port map (
			rst      => rst,      --    reset.reset
			refclk   => refclk,   --   refclk.clk
			locked   => locked,   --   locked.export
			lvds_clk => lvds_clk, -- lvds_clk.lvds_clk
			loaden   => loaden,   --   loaden.loaden
			outclk_2 => outclk_2  --  outclk2.clk
		);

end architecture rtl; -- of arria10_scu4_lvds_pll
