Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.4/bin/unwrapped/win64.o/xelab.exe -wto 330ad892e8e845aa994c8ac70dfb422e --debug typical --relax --include ../../../lab07.srcs/sources_1/imports/sources -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_mips_behav xil_defaultlib.sim_mips xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/archlabs/lab07/lab07.srcs/sources_1/imports/sources/inst_rom.v" Line 1. Module inst_rom(ADDR_WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/archlabs/lab07/lab07.srcs/sources_1/imports/sources/data_ram.v" Line 1. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/archlabs/lab07/lab07.srcs/sources_1/imports/sources/inst_rom.v" Line 1. Module inst_rom(ADDR_WIDTH=6) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/archlabs/lab07/lab07.srcs/sources_1/imports/sources/data_ram.v" Line 1. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller_default
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu_default
Compiling module xil_defaultlib.datapath_default
Compiling module xil_defaultlib.cp0_default
Compiling module xil_defaultlib.mips_core
Compiling module xil_defaultlib.inst_rom(ADDR_WIDTH=6)
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.sim_mips
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot sim_mips_behav
