// Seed: 183414508
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  input id_6;
  inout id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_7;
  wire  id_8;
  assign id_2[1'b0] = id_8;
  logic id_9;
  logic id_10;
  assign {id_9, 1} = !id_9 & 1'h0 & 1;
  assign id_8[1]   = id_10 - id_7 ? ~1 : id_8;
endmodule
