<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-at91 › include › mach › at91_ssc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>at91_ssc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/mach-at91/include/mach/at91_ssc.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) SAN People</span>
<span class="cm"> *</span>
<span class="cm"> * Serial Synchronous Controller (SSC) registers.</span>
<span class="cm"> * Based on AT91RM9200 datasheet revision E.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef AT91_SSC_H</span>
<span class="cp">#define AT91_SSC_H</span>

<span class="cp">#define AT91_SSC_CR		0x00	</span><span class="cm">/* Control Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_RXEN		(1 &lt;&lt;  0)	</span><span class="cm">/* Receive Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_RXDIS		(1 &lt;&lt;  1)	</span><span class="cm">/* Receive Disable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_TXEN		(1 &lt;&lt;  8)	</span><span class="cm">/* Transmit Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_TXDIS		(1 &lt;&lt;  9)	</span><span class="cm">/* Transmit Disable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_SWRST		(1 &lt;&lt; 15)	</span><span class="cm">/* Software Reset */</span><span class="cp"></span>

<span class="cp">#define AT91_SSC_CMR		0x04	</span><span class="cm">/* Clock Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_CMR_DIV	(0xfff &lt;&lt; 0)	</span><span class="cm">/* Clock Divider */</span><span class="cp"></span>

<span class="cp">#define AT91_SSC_RCMR		0x10	</span><span class="cm">/* Receive Clock Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_CKS		(3    &lt;&lt;  0)	</span><span class="cm">/* Clock Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_SSC_CKS_DIV		(0 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_SSC_CKS_CLOCK		(1 &lt;&lt; 0)</span>
<span class="cp">#define			AT91_SSC_CKS_PIN		(2 &lt;&lt; 0)</span>
<span class="cp">#define		AT91_SSC_CKO		(7    &lt;&lt;  2)	</span><span class="cm">/* Clock Output Mode Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_SSC_CKO_NONE		(0 &lt;&lt; 2)</span>
<span class="cp">#define			AT91_SSC_CKO_CONTINUOUS		(1 &lt;&lt; 2)</span>
<span class="cp">#define		AT91_SSC_CKI		(1    &lt;&lt;  5)	</span><span class="cm">/* Clock Inversion */</span><span class="cp"></span>
<span class="cp">#define			AT91_SSC_CKI_FALLING		(0 &lt;&lt; 5)</span>
<span class="cp">#define			AT91_SSC_CK_RISING		(1 &lt;&lt; 5)</span>
<span class="cp">#define		AT91_SSC_CKG		(1    &lt;&lt;  6)	</span><span class="cm">/* Receive Clock Gating Selection [AT91SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define			AT91_SSC_CKG_NONE		(0 &lt;&lt; 6)</span>
<span class="cp">#define			AT91_SSC_CKG_RFLOW		(1 &lt;&lt; 6)</span>
<span class="cp">#define			AT91_SSC_CKG_RFHIGH		(2 &lt;&lt; 6)</span>
<span class="cp">#define		AT91_SSC_START		(0xf  &lt;&lt;  8)	</span><span class="cm">/* Start Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_SSC_START_CONTINUOUS	(0 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SSC_START_TX_RX		(1 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SSC_START_LOW_RF		(2 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SSC_START_HIGH_RF		(3 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SSC_START_FALLING_RF	(4 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SSC_START_RISING_RF	(5 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SSC_START_LEVEL_RF		(6 &lt;&lt; 8)</span>
<span class="cp">#define			AT91_SSC_START_EDGE_RF		(7 &lt;&lt; 8)</span>
<span class="cp">#define		AT91_SSC_STOP		(1    &lt;&lt; 12)	</span><span class="cm">/* Receive Stop Selection [AT91SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_STTDLY		(0xff &lt;&lt; 16)	</span><span class="cm">/* Start Delay */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_PERIOD		(0xff &lt;&lt; 24)	</span><span class="cm">/* Period Divider Selection */</span><span class="cp"></span>

<span class="cp">#define AT91_SSC_RFMR		0x14	</span><span class="cm">/* Receive Frame Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_DATALEN	(0x1f &lt;&lt;  0)	</span><span class="cm">/* Data Length */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_LOOP		(1    &lt;&lt;  5)	</span><span class="cm">/* Loop Mode */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_MSBF		(1    &lt;&lt;  7)	</span><span class="cm">/* Most Significant Bit First */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_DATNB		(0xf  &lt;&lt;  8)	</span><span class="cm">/* Data Number per Frame */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_FSLEN		(0xf  &lt;&lt; 16)	</span><span class="cm">/* Frame Sync Length */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_FSOS		(7    &lt;&lt; 20)	</span><span class="cm">/* Frame Sync Output Selection */</span><span class="cp"></span>
<span class="cp">#define			AT91_SSC_FSOS_NONE		(0 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_SSC_FSOS_NEGATIVE		(1 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_SSC_FSOS_POSITIVE		(2 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_SSC_FSOS_LOW		(3 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_SSC_FSOS_HIGH		(4 &lt;&lt; 20)</span>
<span class="cp">#define			AT91_SSC_FSOS_TOGGLE		(5 &lt;&lt; 20)</span>
<span class="cp">#define		AT91_SSC_FSEDGE		(1    &lt;&lt; 24)	</span><span class="cm">/* Frame Sync Edge Detection */</span><span class="cp"></span>
<span class="cp">#define			AT91_SSC_FSEDGE_POSITIVE	(0 &lt;&lt; 24)</span>
<span class="cp">#define			AT91_SSC_FSEDGE_NEGATIVE	(1 &lt;&lt; 24)</span>

<span class="cp">#define AT91_SSC_TCMR		0x18	</span><span class="cm">/* Transmit Clock Mode Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SSC_TFMR		0x1c	</span><span class="cm">/* Transmit Fram Mode Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_DATDEF		(1 &lt;&lt;  5)	</span><span class="cm">/* Data Default Value */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_FSDEN		(1 &lt;&lt; 23)	</span><span class="cm">/* Frame Sync Data Enable */</span><span class="cp"></span>

<span class="cp">#define AT91_SSC_RHR		0x20	</span><span class="cm">/* Receive Holding Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SSC_THR		0x24	</span><span class="cm">/* Transmit Holding Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SSC_RSHR		0x30	</span><span class="cm">/* Receive Sync Holding Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SSC_TSHR		0x34	</span><span class="cm">/* Transmit Sync Holding Register */</span><span class="cp"></span>

<span class="cp">#define AT91_SSC_RC0R		0x38	</span><span class="cm">/* Receive Compare 0 Register [AT91SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define AT91_SSC_RC1R		0x3c	</span><span class="cm">/* Receive Compare 1 Register [AT91SAM9261 only] */</span><span class="cp"></span>

<span class="cp">#define AT91_SSC_SR		0x40	</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_TXRDY		(1 &lt;&lt;  0)	</span><span class="cm">/* Transmit Ready */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_TXEMPTY	(1 &lt;&lt;  1)	</span><span class="cm">/* Transmit Empty */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_ENDTX		(1 &lt;&lt;  2)	</span><span class="cm">/* End of Transmission */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_TXBUFE		(1 &lt;&lt;  3)	</span><span class="cm">/* Transmit Buffer Empty */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_RXRDY		(1 &lt;&lt;  4)	</span><span class="cm">/* Receive Ready */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_OVRUN		(1 &lt;&lt;  5)	</span><span class="cm">/* Receive Overrun */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_ENDRX		(1 &lt;&lt;  6)	</span><span class="cm">/* End of Reception */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_RXBUFF		(1 &lt;&lt;  7)	</span><span class="cm">/* Receive Buffer Full */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_CP0		(1 &lt;&lt;  8)	</span><span class="cm">/* Compare 0 [AT91SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_CP1		(1 &lt;&lt;  9)	</span><span class="cm">/* Compare 1 [AT91SAM9261 only] */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_TXSYN		(1 &lt;&lt; 10)	</span><span class="cm">/* Transmit Sync */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_RXSYN		(1 &lt;&lt; 11)	</span><span class="cm">/* Receive Sync */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_TXENA		(1 &lt;&lt; 16)	</span><span class="cm">/* Transmit Enable */</span><span class="cp"></span>
<span class="cp">#define		AT91_SSC_RXENA		(1 &lt;&lt; 17)	</span><span class="cm">/* Receive Enable */</span><span class="cp"></span>

<span class="cp">#define AT91_SSC_IER		0x44	</span><span class="cm">/* Interrupt Enable Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SSC_IDR		0x48	</span><span class="cm">/* Interrupt Disable Register */</span><span class="cp"></span>
<span class="cp">#define AT91_SSC_IMR		0x4c	</span><span class="cm">/* Interrupt Mask Register */</span><span class="cp"></span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
