dream dynam arrang address map improv perform dram mohsen ghasempour jim garsid aamer jaleel mikel luj√°n school comput scienc univers manchest nvidia abstract initi locat data dram determin control address map mod ern memori control fix time agnost address map hand memori cess pattern memori interfac level will namic chang time dynam natur memori access pattern fix behavior dress map process dram control impli fix address map scheme dram perform exploit effici dream novel hardwar techniqu tect workload specif address map time base applic access pattern improv perform dram experiment dream outperform best evalu dress map averag map sensit workload map insensit workload workload dream insur polici capabl detect scenario well serv predefin address map introduct increas number general purpos core acceler core gpu core integr sin gle chip compet access dram demand better perform main memori sit uation exploit maximum perform memori system crucial intern structur organ dram describ ieee isca architectur comput symposium intern annual standard interfac ddrx control memori programm pardi ipek bojnordi notic sigplan acm placement data awar local effici dram increas micro davi balasubramonian awasthi nellan chatterje sudan ieee micro microarchitectur symposium intern acm ieee annual system memori queu fair smith laudon aggarw nesbit societi comput ieee news architectur comput sigarch acm system dram share fair perform enhanc schedul batch awar parallel moscibroda mutlu societi comput ieee microarchitectur symposium intern acm ieee annual proceed multiprocessor chip schedul access memori fair time stall moscibroda mutlu ieee micro schedul memori cluster thread balter harchol mutlu papamichael kim ieee hpca architectur comput perform high symposium intern control memori multipl algorithm schedul perform high scalabl atlas balter harchol mutlu han kim ieee isca architectur comput symposium intern approach learn reinforc control memori optim caruana mart mutlu ipek acm microarchitectur symposium intern acm ieee annual proceed schedul memori applic parallel 