xrun: 20.09-s003: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun	20.09-s003: Started on Nov 24, 2023 at 11:00:24 EST
xrun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	-access +rw
	design.sv
	testbench.sv
	Top level design units:
		identificador_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loading snapshot worklib.identificador_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /xcelium20.09/tools/xcelium/files/xmsimrc
xcelium> run
Vamos identificar a sequÃªncia 0011 
time=0,entrada=0, clk=0, saida=x,
time=5,entrada=0, clk=1, saida=0,
time=10,entrada=0, clk=0, saida=0,
time=15,entrada=0, clk=1, saida=0,
time=20,entrada=0, clk=0, saida=0,
time=25,entrada=0, clk=1, saida=0,
time=30,entrada=1, clk=0, saida=0,
time=35,entrada=1, clk=1, saida=0,
time=40,entrada=1, clk=0, saida=0,
time=45,entrada=1, clk=1, saida=1,
xmsim: *W,RNQUIE: Simulation is complete.
xcelium> exit
TOOL:	xrun	20.09-s003: Exiting on Nov 24, 2023 at 11:00:26 EST  (total: 00:00:02)
