# Awesome AI for EDA

## Table of Contents

## Survey

* Machine learning and pattern matching in physical design [[pdf]](https://www.cerc.utexas.edu/utda/publications/C168.pdf) [[slide]](https://pdfs.semanticscholar.org/0aa7/4e0b0a1fad300e45e5354450908229212e24.pdf)
  * *Bei Yu, David Z. Pan, Tetsuaki Matsunawa, Xuan Zeng. ASP-DAC 2015*
* Accelerating chip design with machine learning: From pre-silicon to post-silicon
  * *Cheng Zhuo, Bei Yu, Di Gao. SOCC 2017*
* Machine Learning Applications in Physical Design : Recent Results and Directions [[pdf]](https://vlsicad.ucsd.edu/Publications/Conferences/356/c356.pdf) [[slide]](http://www.ispd.cc/slides/2018/s4_1.pdf)
  * *Andrew B. Kahng. ISPD 2018*
* Opportunities for Machine Learning in Electronic Design Automation
  * *Peter Beerel, Massoud Pedram. ISCAS 2018*
* Machine Learning and Systems for Building the Next Generation of EDA tools
  * *Manish Pandey. ASP-DAC 2018*
* New directions for learning-based IC design tools and methodologies [[pdf]](https://vlsicad.ucsd.edu/Publications/Conferences/352/c352.pdf)
  * *Andrew B. Kahng. ASP-DAC 2018*


## Papers
### High Level Synthesis
* On learning-based methods for design-space exploration with high-level synthesis [[pdf]](https://dl.acm.org/doi/pdf/10.1145/2463209.2488795)
  * *Hung-Yi Liu and Luca P. Carloni. DAC 2013*
* Machine-learning based simulated annealer method for high level synthesis design space exploration [[pdf]](https://ieeexplore.ieee.org/iel7/6842515/6850372/06850383.pdf)
  * *Anushree Mahapatra and Benjamin Carrion Schafer. ESLsyn 2014*
* Efficient and reliable high-level synthesis design space explorer for fpgas [[pdf]](https://ieeexplore.ieee.org/iel7/7573873/7577295/07577370.pdf)
  * *Dong Liu and Benjamin Carrion Schafer. FPL 2015*
* Adaptive Threshold Non-Pareto Elimination: Re-thinking machine learning for system level design space exploration on FPGAs [[pdf]](https://ieeexplore.ieee.org/iel7/7454909/7459269/07459439.pdf)
  * *Pingfan Meng, Alric Althoff, Quentin Gautier, Ryan Kastner. DATE 2016*
* Fast and Accurate Estimation of Quality of Results in High-Level Synthesis with Machine Learning [[pdf]](https://ieeexplore.ieee.org/iel7/8457441/8457615/08457644.pdf)
  * *Steve Dai, Yuan Zhou, Hang Zhang, Ecenur Ustun, Evangeline F.Y. Young, Zhiru Zhang. FCCM 2018*
* HLSPredict: Cross Platform Performance Prediction for FPGA High-Level Synthesis [[pdf]](https://ieeexplore.ieee.org/iel7/8572681/8587609/08587690.pdf)
  * *Kenneth Oâ€™Neal, Mitch Liu, Hans Tang, Amin Kalantar, Kennen DeRenard, Philip Brisk. ICCAD 2018*
* Pyramid: Machine Learning Framework to Estimate the Optimal Timing and Resource Usage of a High-Level Synthesis Design [[pdf]](https://ieeexplore.ieee.org/iel7/8890609/8891988/08892009.pdf)
  * *Hosein Mohammadi Makrani, Farnoud Farahmand, Hossein Sayadi, Sara Bondi, Sai Manoj Pudukotai Dinakarrao, Houman Homayoun, Setareh Rafatirad. FPL 2019*
* XPPE: Cross-Platform Performance Estimation of Hardware Accelerators Using Machine Learning [[pdf]](https://dl.acm.org/doi/pdf/10.1145/3287624.3288756)
  * *Hosein Mohammadi Makrani, Hossein Sayadi, Tinoosh Mohsenin, Setareh rafatirad, Avesta Sasan, Houman Homayoun. ASPDAC 2019*
* A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS [[pdf]](https://ieeexplore.ieee.org/iel7/8931666/8942037/08942126.pdf)
  * *Hongzheng Chen and Minghua Shen. ICCAD 2019*
### Logic Synthesis

### FloorPlanning & Placement

#### prediction + search
* Chip Placement with Deep Reinforcement Learning [[pdf]](https://arxiv.org/abs/2004.10746)
  * *Azalia Mirhoseini, Anna Goldie, et. al. ISPD 2020*

#### prediction

#### MISC

### Routing

### Testing and Verification

### Machine learning for SAT Solver

### Acceleration with Deep Learning Engine
* DREAMPlace: Deep learning toolkit-enabled GPU acceleration for modern VLSI placement [[pdf]](https://dl.acm.org/doi/pdf/10.1145/3316781.3317803)
  * *Yibo Lin, Shounak Dhar, Wuxi Li, Haoxing Ren, Brucek Khailany, David Z. Pan. DAC 2019*

## Other resources




-------------

Collected by students in the course **Computer-Aided Design of Digital Circuits and Systems** (2020 Spring) of Tsinghua University (alphabetically ordered): **Guyue Huang, Jingbo Hu, Yifan He, Jialong Liu, Mingyuan Ma, Chaoyang Shen, Juejian Wu, Yuanfan Xu, Hengrui Zhang, Kai Zhong**

Instructor: [**Prof. Yu Wang**](http://nicsefc.ee.tsinghua.edu.cn/people/yu-wang/)     &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;  Teaching Assistant: **Xuefei Ning**

