
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Simulation/clock.rst:2
msgid "Clock domains"
msgstr "时钟域"
#: ../../source/SpinalHDL/Simulation/clock.rst:5
msgid "Stimulus API"
msgstr "刺激API"
#: ../../source/SpinalHDL/Simulation/clock.rst:7
msgid "Below is a list of ``ClockDomain`` stimulation functions:"
msgstr "以下是“ClockDomain”刺激函数的列表："
#: ../../source/SpinalHDL/Simulation/clock.rst:13
msgid "ClockDomain stimulus functions"
msgstr "ClockDomain 激励函数"
#: ../../source/SpinalHDL/Simulation/clock.rst:14
#: ../../source/SpinalHDL/Simulation/clock.rst:48
#: ../../source/SpinalHDL/Simulation/clock.rst:84
msgid "Description"
msgstr "描述"
#: ../../source/SpinalHDL/Simulation/clock.rst:15
msgid "``forkStimulus(period)``"
msgstr "``forkStimulus(句点)``"
#: ../../source/SpinalHDL/Simulation/clock.rst:16
msgid ""
"Fork a simulation process to generate the clockdomain stimulus (clock, "
"reset, softReset, clockEnable signals)"
msgstr "分叉一个仿真过程来生成时钟域激励（时钟、复位、软复位、时钟启用信号）"
#: ../../source/SpinalHDL/Simulation/clock.rst:17
msgid "``forkSimSpeedPrinter(printPeriod)``"
msgstr "``forkSimSpeedPrinter（printPeriod）``"
#: ../../source/SpinalHDL/Simulation/clock.rst:18
msgid ""
"Fork a simulation process which will periodically print the simulation speed"
" in kilo-cycles per real time second. ``printPeriod`` is in realtime seconds"
msgstr "分叉一个模拟过程，该过程将定期打印每秒实时千周期的模拟速度。 ``printPeriod`` 是实时秒数"
#: ../../source/SpinalHDL/Simulation/clock.rst:19
msgid "``clockToggle()``"
msgstr "``时钟切换（）``"
#: ../../source/SpinalHDL/Simulation/clock.rst:20
msgid "Toggle the clock signal"
msgstr "切换时钟信号"
#: ../../source/SpinalHDL/Simulation/clock.rst:21
msgid "``fallingEdge()``"
msgstr "``fallingEdge()``"
#: ../../source/SpinalHDL/Simulation/clock.rst:22
msgid "Clear the clock signal"
msgstr "清除时钟信号"
#: ../../source/SpinalHDL/Simulation/clock.rst:23
msgid "``risingEdge()``"
msgstr "``上升边缘（）``"
#: ../../source/SpinalHDL/Simulation/clock.rst:24
msgid "Set the clock signal"
msgstr "设置时钟信号"
#: ../../source/SpinalHDL/Simulation/clock.rst:25
msgid "``assertReset()``"
msgstr "``断言重置（）``"
#: ../../source/SpinalHDL/Simulation/clock.rst:26
msgid "Set the reset signal to its active level"
msgstr "将复位信号设置为有效电平"
#: ../../source/SpinalHDL/Simulation/clock.rst:27
msgid "``deassertReset()``"
msgstr "``deassertReset()``"
#: ../../source/SpinalHDL/Simulation/clock.rst:28
msgid "Set the reset signal to its inactive level"
msgstr "将复位信号设置为无效电平"
#: ../../source/SpinalHDL/Simulation/clock.rst:29
msgid "``assertClockEnable()``"
msgstr "``assertClockEnable()``"
#: ../../source/SpinalHDL/Simulation/clock.rst:30
#: ../../source/SpinalHDL/Simulation/clock.rst:32
msgid "Set the clockEnable signal to its active level"
msgstr "将时钟启用信号设置为有效电平"
#: ../../source/SpinalHDL/Simulation/clock.rst:31
msgid "``deassertClockEnable()``"
msgstr "``deassertClockEnable()``"
#: ../../source/SpinalHDL/Simulation/clock.rst:33
msgid "``assertSoftReset()``"
msgstr "``assertSoftReset()``"
#: ../../source/SpinalHDL/Simulation/clock.rst:34
#: ../../source/SpinalHDL/Simulation/clock.rst:36
msgid "Set the softReset signal to its active level"
msgstr "将软复位信号设置为有效电平"
#: ../../source/SpinalHDL/Simulation/clock.rst:35
msgid "``deassertSoftReset()``"
msgstr "``deassertSoftReset()``"
#: ../../source/SpinalHDL/Simulation/clock.rst:39
msgid "Wait API"
msgstr "等待API"
#: ../../source/SpinalHDL/Simulation/clock.rst:41
#: ../../source/SpinalHDL/Simulation/clock.rst:77
msgid ""
"Below is a list of ``ClockDomain`` utilities that you can use to wait for a "
"given event from the domain:"
msgstr "以下是“ClockDomain”实用程序的列表，您可以使用它们来等待来自域的给定事件："
#: ../../source/SpinalHDL/Simulation/clock.rst:47
msgid "ClockDomain wait functions"
msgstr "ClockDomain等待函数"
#: ../../source/SpinalHDL/Simulation/clock.rst:49
msgid "``waitSampling([cyclesCount])``"
msgstr "``waitSampling([cyclesCount])``"
#: ../../source/SpinalHDL/Simulation/clock.rst:50
msgid ""
"Wait until the ``ClockDomain`` makes a sampling, (active clock edge && "
"deassertReset && assertClockEnable)"
msgstr "等待“ClockDomain”进行采样（有效时钟沿 && deassertReset && assertClockEnable）"
#: ../../source/SpinalHDL/Simulation/clock.rst:51
msgid "``waitRisingEdge([cyclesCount])``"
msgstr "``waitRisingEdge([cyclesCount])``"
#: ../../source/SpinalHDL/Simulation/clock.rst:52
msgid ""
"Wait cyclesCount rising edges on the clock; cycleCount defaults to 1 cycle "
"if not otherwise specified. Note, cyclesCount = 0 is legal, and the function"
" is not sensitive to reset/softReset/clockEnable"
msgstr ""
"等待周期计数时钟的上升沿；如果没有另外指定，cycleCount 默认为 1 个周期。注意，cyclesCount = 0 "
"是合法的，该功能对复位/softReset/clockEnable 不敏感"
#: ../../source/SpinalHDL/Simulation/clock.rst:53
msgid "``waitFallingEdge([cyclesCount])``"
msgstr "``waitFallingEdge([cyclesCount])``"
#: ../../source/SpinalHDL/Simulation/clock.rst:54
msgid "Same as ``waitRisingEdge`` but for the falling edge"
msgstr "与“waitRisingEdge”相同，但针对下降沿"
#: ../../source/SpinalHDL/Simulation/clock.rst:55
msgid "``waitActiveEdge([cyclesCount])``"
msgstr "``waitActiveEdge([cyclesCount])``"
#: ../../source/SpinalHDL/Simulation/clock.rst:56
msgid ""
"Same as ``waitRisingEdge`` but for the edge level specified by the "
"``ClockDomainConfig``"
msgstr "与“waitRisingEdge”相同，但针对“ClockDomainConfig”指定的边沿级别"
#: ../../source/SpinalHDL/Simulation/clock.rst:57
msgid "``waitRisingEdgeWhere(condition)``"
msgstr "``waitRisingEdgeWhere（条件）``"
#: ../../source/SpinalHDL/Simulation/clock.rst:58
msgid ""
"Same as ``waitRisingEdge``, but to exit, the boolean ``condition`` must be "
"true when the rising edge occurs"
msgstr "与“waitRisingEdge”相同，但要退出，上升沿发生时布尔“condition”必须为真"
#: ../../source/SpinalHDL/Simulation/clock.rst:59
msgid "``waitFallingEdgeWhere(condition)``"
msgstr "``waitFallingEdgeWhere（条件）``"
#: ../../source/SpinalHDL/Simulation/clock.rst:60
msgid "Same as ``waitRisingEdgeWhere``, but for the falling edge"
msgstr "与“waitRisingEdgeWhere”相同，但针对下降沿"
#: ../../source/SpinalHDL/Simulation/clock.rst:61
msgid "``waitActiveEdgeWhere(condition)``"
msgstr "``waitActiveEdgeWhere（条件）``"
#: ../../source/SpinalHDL/Simulation/clock.rst:62
msgid ""
"Same as ``waitRisingEdgeWhere``, but for the edge level specified by the "
"``ClockDomainConfig``"
msgstr "与“waitRisingEdgeWhere”相同，但针对“ClockDomainConfig”指定的边缘级别"
#: ../../source/SpinalHDL/Simulation/clock.rst:63
msgid "``waitSamplingWhere(condition) : Boolean``"
msgstr "``waitSamplingWhere（条件）：布尔值``"
#: ../../source/SpinalHDL/Simulation/clock.rst:64
msgid "Wait until a clockdomain sampled and the given condition is true"
msgstr "等到时钟域采样并且给定条件为真"
#: ../../source/SpinalHDL/Simulation/clock.rst:65
msgid "``waitSamplingWhere(timeout)(condition) : Boolean``"
msgstr "``waitSamplingWhere（超时）（条件）：布尔值``"
#: ../../source/SpinalHDL/Simulation/clock.rst:66
msgid ""
"Same as waitSamplingWhere defined above, but will never block more than "
"timeout cycles. Return true if the exit condition came from the timeout"
msgstr "与上面定义的 waitSamplingWhere 相同，但阻塞永远不会超过超时周期。如果退出条件来自超时，则返回 true"
#: ../../source/SpinalHDL/Simulation/clock.rst:70
msgid ""
"All the functionalities of the wait API can only be called from inside of a "
"thread, and not from a callback."
msgstr "等待 API 的所有功能只能从线程内部调用，而不能从回调调用。"
#: ../../source/SpinalHDL/Simulation/clock.rst:75
msgid "Callback API"
msgstr "回调接口"
#: ../../source/SpinalHDL/Simulation/clock.rst:83
msgid "ClockDomain callback functions"
msgstr "时钟域回调函数"
#: ../../source/SpinalHDL/Simulation/clock.rst:85
msgid "``onNextSampling { callback }``"
msgstr "``onNextSampling {回调}``"
#: ../../source/SpinalHDL/Simulation/clock.rst:86
msgid ""
"Execute the callback code only once on the next ``ClockDomain`` sample "
"(active edge + reset off + clock enable on)"
msgstr "仅在下一个“ClockDomain”样本上执行一次回调代码（有效边沿+复位关闭+时钟使能打开）"
#: ../../source/SpinalHDL/Simulation/clock.rst:87
msgid "``onSamplings { callback }``"
msgstr "``onSamplings {回调}``"
#: ../../source/SpinalHDL/Simulation/clock.rst:88
msgid ""
"Execute the callback code each time the ``ClockDomain`` sample (active edge "
"+ reset off + clock enable on)"
msgstr "每次“ClockDomain”采样时执行回调代码（有效边沿+复位关闭+时钟使能打开）"
#: ../../source/SpinalHDL/Simulation/clock.rst:89
msgid "``onActiveEdges { callback }``"
msgstr "``onActiveEdges {回调}``"
#: ../../source/SpinalHDL/Simulation/clock.rst:90
msgid ""
"Execute the callback code each time the ``ClockDomain`` clock generates its "
"configured edge"
msgstr "每次“ClockDomain”时钟生成其配置的边沿时执行回调代码"
#: ../../source/SpinalHDL/Simulation/clock.rst:91
msgid "``onEdges { callback }``"
msgstr "``onEdges {回调}``"
#: ../../source/SpinalHDL/Simulation/clock.rst:92
msgid ""
"Execute the callback code each time the ``ClockDomain`` clock generates a "
"rising or falling edge"
msgstr "每次“ClockDomain”时钟产生上升沿或下降沿时执行回调代码"
#: ../../source/SpinalHDL/Simulation/clock.rst:93
msgid "``onRisingEdges { callback }``"
msgstr "``onRisingEdges {回调}``"
#: ../../source/SpinalHDL/Simulation/clock.rst:94
msgid ""
"Execute the callback code each time the ``ClockDomain`` clock generates a "
"rising edge"
msgstr "每次“ClockDomain”时钟产生上升沿时执行回调代码"
#: ../../source/SpinalHDL/Simulation/clock.rst:95
msgid "``onFallingEdges { callback }``"
msgstr "``onFallingEdges {回调}``"
#: ../../source/SpinalHDL/Simulation/clock.rst:96
msgid ""
"Execute the callback code each time the ``ClockDomain`` clock generates a "
"falling edge"
msgstr "每次“ClockDomain”时钟产生下降沿时执行回调代码"
#: ../../source/SpinalHDL/Simulation/clock.rst:97
msgid "``onSamplingWhile { callback : Boolean }``"
msgstr "``onSamplingWhile {回调：布尔值}``"
#: ../../source/SpinalHDL/Simulation/clock.rst:98
msgid ""
"Same as onSampling, but you can stop it (forever) by letting the callback "
"returning false"
msgstr "与 onSampling 相同，但您可以通过让回调返回 false 来停止它（永远）"
#: ../../source/SpinalHDL/Simulation/clock.rst:103
msgid "Default ClockDomain"
msgstr "默认时钟域"
#: ../../source/SpinalHDL/Simulation/clock.rst:105
msgid ""
"You can access the default ``ClockDomain`` of your toplevel as shown below:"
msgstr "您可以访问顶层的默认“ClockDomain”，如下所示："
#: ../../source/SpinalHDL/Simulation/clock.rst:121
msgid "Note that you can also directly fork a standard reset/clock process:"
msgstr "请注意，您还可以直接分叉标准重置/时钟进程："
#: ../../source/SpinalHDL/Simulation/clock.rst:127
msgid "An example of how to wait for a rising edge on the clock:"
msgstr "如何等待时钟上升沿的示例："
#: ../../source/SpinalHDL/Simulation/clock.rst:135
msgid "New ClockDomain"
msgstr "新时钟域"
#: ../../source/SpinalHDL/Simulation/clock.rst:137
msgid ""
"If your toplevel defines some clock and reset inputs which aren't directly "
"integrated into their ``ClockDomain``, you can define their corresponding "
"``ClockDomain`` directly in the testbench:"
msgstr ""
"如果您的顶层定义了一些未直接集成到其“ClockDomain”中的时钟和重置输入，您可以直接在测试台中定义其相应的“ClockDomain”："
