/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_78z;
  wire [16:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire [6:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_78z = ~(celloutsig_0_9z[0] & celloutsig_0_33z);
  assign celloutsig_1_9z = ~(celloutsig_1_2z[10] & celloutsig_1_6z[0]);
  assign celloutsig_1_13z = ~(celloutsig_1_7z & celloutsig_1_3z);
  assign celloutsig_1_16z = ~(celloutsig_1_14z[3] & celloutsig_1_5z);
  assign celloutsig_0_16z = ~(celloutsig_0_10z & celloutsig_0_1z[3]);
  assign celloutsig_1_10z = ~((celloutsig_1_6z[1] | celloutsig_1_4z) & (celloutsig_1_5z | celloutsig_1_8z[4]));
  assign celloutsig_0_4z = ~(celloutsig_0_0z ^ in_data[83]);
  reg [19:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 20'h00000;
    else _07_ <= { in_data[39:24], celloutsig_0_13z };
  assign out_data[51:32] = _07_;
  assign celloutsig_1_1z = in_data[159:156] / { 1'h1, in_data[117], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_2z[12:0], celloutsig_1_3z, celloutsig_1_9z } / { 1'h1, celloutsig_1_6z, celloutsig_1_16z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_11z };
  assign celloutsig_0_13z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_7z[4:2] };
  assign celloutsig_0_3z = celloutsig_0_1z >= in_data[24:20];
  assign celloutsig_1_4z = { celloutsig_1_2z[11:3], celloutsig_1_0z } <= celloutsig_1_2z[13:4];
  assign celloutsig_1_5z = in_data[144:140] <= { celloutsig_1_2z[11], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z } <= { in_data[106:99], celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[50:45] <= in_data[28:23];
  assign celloutsig_0_5z = { in_data[53:34], celloutsig_0_4z } && { in_data[74:67], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_33z = ! { in_data[26:21], celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_1_0z = in_data[142] & ~(in_data[148]);
  assign celloutsig_1_2z = { in_data[140:132], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[140:128] };
  assign celloutsig_1_8z = celloutsig_1_2z[10:5] % { 1'h1, celloutsig_1_2z[11:7] };
  assign celloutsig_1_19z = { in_data[101:100], celloutsig_1_10z } % { 1'h1, celloutsig_1_3z, celloutsig_1_12z };
  assign celloutsig_1_14z = in_data[187:178] % { 1'h1, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_12z };
  assign celloutsig_0_9z = celloutsig_0_4z ? { in_data[29], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, 1'h1, celloutsig_0_3z } : { celloutsig_0_1z[3:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_6z = celloutsig_1_2z[8] ? { in_data[155:151], celloutsig_1_4z, celloutsig_1_1z } : { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_3z = in_data[182:174] !== celloutsig_1_2z[8:0];
  assign celloutsig_1_11z = | { celloutsig_1_9z, in_data[106:98] };
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z[8:4], celloutsig_1_1z };
  assign celloutsig_0_10z = ~^ { in_data[8:6], celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_7z = { in_data[74:68], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } >> { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_18z = celloutsig_1_17z[8:2] >> { in_data[137:132], celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[63:60], celloutsig_0_0z } >> { in_data[44:41], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[95] & in_data[64]) | in_data[78]);
  assign { out_data[134:128], out_data[98:96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_78z };
endmodule
