{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636763010258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636763010265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 12 16:23:30 2021 " "Processing started: Fri Nov 12 16:23:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636763010265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763010265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_DC_IDE_FDC -c FPGA_DC_IDE_FDC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763010265 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1636763011103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1636763011103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_dc_ide_fdc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpga_dc_ide_fdc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_DC_IDE_FDC " "Found entity 1: FPGA_DC_IDE_FDC" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763018571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763018571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_DC_IDE_FDC " "Elaborating entity \"FPGA_DC_IDE_FDC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1636763018881 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst100 " "Primitive \"NOR2\" of instance \"inst100\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14672 -6264 -6200 14720 "inst100" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst241 " "Primitive \"NOT\" of instance \"inst241\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -688 -4736 -4688 -656 "inst241" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst341 " "Primitive \"VCC\" of instance \"inst341\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14624 -6024 -5992 14640 "inst341" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst347 " "Primitive \"DFF\" of instance \"inst347\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1088 -3944 -3880 1168 "inst347" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst351 " "Primitive \"DFF\" of instance \"inst351\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1088 -3688 -3624 1168 "inst351" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst36 " "Primitive \"NOT\" of instance \"inst36\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -104 -5344 -5296 -72 "inst36" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst360 " "Primitive \"VCC\" of instance \"inst360\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1040 -4016 -3984 1056 "inst360" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst367 " "Primitive \"VCC\" of instance \"inst367\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1064 -3672 -3640 1080 "inst367" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst368 " "Primitive \"DFF\" of instance \"inst368\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1096 -3480 -3416 1176 "inst368" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst369 " "Primitive \"VCC\" of instance \"inst369\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1072 -3464 -3432 1088 "inst369" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst370 " "Primitive \"NOT\" of instance \"inst370\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1096 -3184 -3136 1128 "inst370" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst371 " "Primitive \"AND2\" of instance \"inst371\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1176 -4024 -3960 1224 "inst371" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF inst372 " "Primitive \"DFF\" of instance \"inst372\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1088 -3280 -3216 1168 "inst372" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst373 " "Primitive \"VCC\" of instance \"inst373\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1064 -3264 -3232 1080 "inst373" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DLATCH inst384 " "Primitive \"DLATCH\" of instance \"inst384\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14656 -6048 -5976 14736 "inst384" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst399 " "Primitive \"NOT\" of instance \"inst399\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 14672 -5936 -5888 14704 "inst399" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 inst545 " "Primitive \"NOR2\" of instance \"inst545\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1104 -4072 -4008 1152 "inst545" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DLATCH inst549 " "Primitive \"DLATCH\" of instance \"inst549\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 8392 -3760 -3688 8472 "inst549" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst57 " "Primitive \"AND2\" of instance \"inst57\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -240 -5176 -5112 -192 "inst57" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst63 " "Primitive \"AND2\" of instance \"inst63\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -192 -5008 -4944 -144 "inst63" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst66 " "Primitive \"NOT\" of instance \"inst66\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -640 -6408 -6360 -608 "inst66" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst89 " "Primitive \"NAND2\" of instance \"inst89\" not used" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1000 -3320 -3256 1048 "inst89" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1636763018885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst16 " "Elaborating entity \"74138\" for hierarchy \"74138:inst16\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst16" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3936 -6288 -6168 4096 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763018922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst16 " "Elaborated megafunction instantiation \"74138:inst16\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 3936 -6288 -6168 4096 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763018924 ""}
{ "Warning" "WSGN_SEARCH_FILE" "microcomputer.vhd 2 1 " "Using design file microcomputer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Microcomputer-struct " "Found design unit 1: Microcomputer-struct" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019372 ""} { "Info" "ISGN_ENTITY_NAME" "1 Microcomputer " "Found entity 1: Microcomputer" {  } { { "microcomputer.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019372 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763019372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Microcomputer Microcomputer:inst " "Elaborating entity \"Microcomputer\" for hierarchy \"Microcomputer:inst\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -400 -6200 -6000 -192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019384 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80s.vhd 2 1 " "Using design file t80s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80s-rtl " "Found design unit 1: T80s-rtl" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019415 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80s " "Found entity 1: T80s" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763019415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t80s Microcomputer:inst\|t80s:cpu1 " "Elaborating entity \"t80s\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\"" {  } { { "microcomputer.vhd" "cpu1" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/microcomputer.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019418 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80.vhd 2 1 " "Using design file t80.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80-rtl " "Found design unit 1: T80-rtl" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019453 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80 " "Found entity 1: T80" {  } { { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019453 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763019453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80 Microcomputer:inst\|t80s:cpu1\|T80:u0 " "Elaborating entity \"T80\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\"" {  } { { "t80s.vhd" "u0" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_mcode.vhd 2 1 " "Using design file t80_mcode.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_MCode-rtl " "Found design unit 1: T80_MCode-rtl" {  } { { "t80_mcode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_mcode.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019505 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_MCode " "Found entity 1: T80_MCode" {  } { { "t80_mcode.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_mcode.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763019505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_MCode Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_MCode:mcode " "Elaborating entity \"T80_MCode\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_MCode:mcode\"" {  } { { "t80.vhd" "mcode" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019510 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_alu.vhd 2 1 " "Using design file t80_alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_ALU-rtl " "Found design unit 1: T80_ALU-rtl" {  } { { "t80_alu.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_alu.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019551 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_ALU " "Found entity 1: T80_ALU" {  } { { "t80_alu.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_alu.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019551 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763019551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_ALU Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_ALU:alu " "Elaborating entity \"T80_ALU\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_ALU:alu\"" {  } { { "t80.vhd" "alu" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019555 ""}
{ "Warning" "WSGN_SEARCH_FILE" "t80_reg.vhd 2 1 " "Using design file t80_reg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80_Reg-rtl " "Found design unit 1: T80_Reg-rtl" {  } { { "t80_reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_reg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019593 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80_Reg " "Found entity 1: T80_Reg" {  } { { "t80_reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80_reg.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019593 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763019593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80_Reg Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_Reg:Regs " "Elaborating entity \"T80_Reg\" for hierarchy \"Microcomputer:inst\|t80s:cpu1\|T80:u0\|T80_Reg:Regs\"" {  } { { "t80.vhd" "Regs" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74373 74373:inst160 " "Elaborating entity \"74373\" for hierarchy \"74373:inst160\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst160" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 160 -5744 -5624 352 "inst160" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74373:inst160 " "Elaborated megafunction instantiation \"74373:inst160\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 160 -5744 -5624 352 "inst160" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74684 74684:inst166 " "Elaborating entity \"74684\" for hierarchy \"74684:inst166\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst166" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11232 -7088 -6976 11520 "inst166" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74684:inst166 " "Elaborated megafunction instantiation \"74684:inst166\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11232 -7088 -6976 11520 "inst166" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst294 " "Elaborating entity \"21mux\" for hierarchy \"21mux:inst294\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst294" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst294 " "Elaborated megafunction instantiation \"21mux:inst294\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -544 -6744 -6624 -464 "inst294" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019744 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pll01_50.v 1 1 " "Using design file pll01_50.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50 " "Found entity 1: PLL01_50" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763019793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50 PLL01_50:inst4 " "Elaborating entity \"PLL01_50\" for hierarchy \"PLL01_50:inst4\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst4" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL01_50:inst4\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL01_50:inst4\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL01_50:inst4\|altpll:altpll_component\"" {  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019881 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL01_50:inst4\|altpll:altpll_component " "Instantiated megafunction \"PLL01_50:inst4\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL01_50 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL01_50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763019881 ""}  } { { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636763019881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll01_50_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll01_50_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL01_50_altpll " "Found entity 1: PLL01_50_altpll" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763019954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763019954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL01_50_altpll PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated " "Elaborating entity \"PLL01_50_altpll\" for hierarchy \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763019962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst42 " "Elaborating entity \"74154\" for hierarchy \"74154:inst42\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst42" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10424 -5904 -5784 10712 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst42 " "Elaborated megafunction instantiation \"74154:inst42\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10424 -5904 -5784 10712 "inst42" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74240 74240:inst19 " "Elaborating entity \"74240\" for hierarchy \"74240:inst19\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst19" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10488 -6352 -6248 10680 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74240:inst19 " "Elaborated megafunction instantiation \"74240:inst19\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10488 -6352 -6248 10680 "inst19" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:inst94 " "Elaborating entity \"74273\" for hierarchy \"74273:inst94\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst94" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10520 -6592 -6472 10712 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:inst94 " "Elaborated megafunction instantiation \"74273:inst94\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 10520 -6592 -6472 10712 "inst94" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst265 " "Elaborating entity \"74244\" for hierarchy \"74244:inst265\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst265" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6552 -2072 -1968 6744 "inst265" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst265 " "Elaborated megafunction instantiation \"74244:inst265\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6552 -2072 -1968 6744 "inst265" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020152 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fpga_rom_32k.v 1 1 " "Using design file fpga_rom_32k.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_ROM_32K " "Found entity 1: FPGA_ROM_32K" {  } { { "fpga_rom_32k.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763020225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763020225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FPGA_ROM_32K FPGA_ROM_32K:inst21 " "Elaborating entity \"FPGA_ROM_32K\" for hierarchy \"FPGA_ROM_32K:inst21\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst21" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1808 -5816 -5600 1936 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\"" {  } { { "fpga_rom_32k.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020332 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component " "Instantiated megafunction \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../../../../Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX " "Parameter \"init_file\" = \"../../../../../../Users/John Monahan/Documents/S100/Z80 Programs/Super_IO_Board/SUPER_IO.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763020332 ""}  } { { "fpga_rom_32k.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/fpga_rom_32k.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636763020332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_etg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_etg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_etg1 " "Found entity 1: altsyncram_etg1" {  } { { "db/altsyncram_etg1.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763020404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763020404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_etg1 FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated " "Elaborating entity \"altsyncram_etg1\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/decode_f8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763020490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763020490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_f8a FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|decode_f8a:rden_decode " "Elaborating entity \"decode_f8a\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|decode_f8a:rden_decode\"" {  } { { "db/altsyncram_etg1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763020573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763020573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|mux_6nb:mux2 " "Elaborating entity \"mux_6nb\" for hierarchy \"FPGA_ROM_32K:inst21\|altsyncram:altsyncram_component\|altsyncram_etg1:auto_generated\|mux_6nb:mux2\"" {  } { { "db/altsyncram_etg1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/altsyncram_etg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.v 1 1 " "Using design file uart.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763020692 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763020692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:inst8 " "Elaborating entity \"uart\" for hierarchy \"uart:inst8\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst8" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2888 -6424 -6216 3064 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020700 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "my_data_read_state uart.v(71) " "Verilog HDL or VHDL warning at uart.v(71): object \"my_data_read_state\" assigned a value but never read" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(62) " "Verilog HDL assignment warning at uart.v(62): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(63) " "Verilog HDL assignment warning at uart.v(63): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(105) " "Verilog HDL assignment warning at uart.v(105): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(107) " "Verilog HDL assignment warning at uart.v(107): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(108) " "Verilog HDL assignment warning at uart.v(108): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(110) " "Verilog HDL assignment warning at uart.v(110): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(112) " "Verilog HDL assignment warning at uart.v(112): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 uart.v(113) " "Verilog HDL assignment warning at uart.v(113): truncated value with size 32 to match size of target (6)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(129) " "Verilog HDL assignment warning at uart.v(129): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(158) " "Verilog HDL assignment warning at uart.v(158): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 uart.v(208) " "Verilog HDL assignment warning at uart.v(208): truncated value with size 32 to match size of target (11)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(218) " "Verilog HDL assignment warning at uart.v(218): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/uart.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1636763020702 "|FPGA_DC_IDE_FDC|uart:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139 74139:inst73 " "Elaborating entity \"74139\" for hierarchy \"74139:inst73\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst73" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6048 -3928 -3808 6208 "inst73" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74139:inst73 " "Elaborated megafunction instantiation \"74139:inst73\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 6048 -3928 -3808 6208 "inst73" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst117 " "Elaborating entity \"7474\" for hierarchy \"7474:inst117\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst117" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11688 -5776 -5656 11848 "inst117" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020873 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst117 " "Elaborated megafunction instantiation \"7474:inst117\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 11688 -5776 -5656 11848 "inst117" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020875 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_16bit_master.vhd 2 1 " "Using design file spi_16bit_master.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_16bit_master-logic " "Found design unit 1: spi_16bit_master-logic" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763020945 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_16bit_master " "Found entity 1: spi_16bit_master" {  } { { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763020945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763020945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_16bit_master spi_16bit_master:inst74 " "Elaborating entity \"spi_16bit_master\" for hierarchy \"spi_16bit_master:inst74\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst74" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 13896 -6664 -6400 14104 "inst74" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763020954 ""}
{ "Warning" "WSGN_SEARCH_FILE" "counter01_32.v 1 1 " "Using design file counter01_32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Counter01_32 " "Found entity 1: Counter01_32" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763021018 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1636763021018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter01_32 Counter01_32:inst5 " "Elaborating entity \"Counter01_32\" for hierarchy \"Counter01_32:inst5\"" {  } { { "FPGA_DC_IDE_FDC.bdf" "inst5" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -968 -5712 -5568 -904 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763021027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "LPM_COUNTER_component" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763021136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763021138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763021138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763021138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763021138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1636763021138 ""}  } { { "counter01_32.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/counter01_32.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1636763021138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqh " "Found entity 1: cntr_rqh" {  } { { "db/cntr_rqh.tdf" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/cntr_rqh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636763021212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763021212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rqh Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated " "Elaborating entity \"cntr_rqh\" for hierarchy \"Counter01_32:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_rqh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763021228 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "42 " "Ignored 42 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "42 " "Ignored 42 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1636763021823 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1636763021823 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "inst120 " "Converted tri-state buffer \"inst120\" feeding internal logic into a wire" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2904 -6864 -6816 2936 "inst120" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74244:inst276\|1 " "Converted tri-state buffer \"74244:inst276\|1\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|31 " "Converted tri-state buffer \"74240:inst19\|31\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|36 " "Converted tri-state buffer \"74240:inst19\|36\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|6 " "Converted tri-state buffer \"74240:inst19\|6\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|10 " "Converted tri-state buffer \"74240:inst19\|10\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|11 " "Converted tri-state buffer \"74240:inst19\|11\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74240:inst19\|1 " "Converted tri-state buffer \"74240:inst19\|1\" feeding internal logic into a wire" {  } { { "74240.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74240.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|74 " "Converted tri-state buffer \"74373:inst176\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|73 " "Converted tri-state buffer \"74373:inst176\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|72 " "Converted tri-state buffer \"74373:inst176\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|71 " "Converted tri-state buffer \"74373:inst176\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|70 " "Converted tri-state buffer \"74373:inst176\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|69 " "Converted tri-state buffer \"74373:inst176\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|68 " "Converted tri-state buffer \"74373:inst176\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst176\|67 " "Converted tri-state buffer \"74373:inst176\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|74 " "Converted tri-state buffer \"74373:inst160\|74\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 760 320 368 792 "74" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|73 " "Converted tri-state buffer \"74373:inst160\|73\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 672 320 368 704 "73" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|72 " "Converted tri-state buffer \"74373:inst160\|72\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 584 320 368 616 "72" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|71 " "Converted tri-state buffer \"74373:inst160\|71\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 496 320 368 528 "71" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|70 " "Converted tri-state buffer \"74373:inst160\|70\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 408 320 368 440 "70" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|69 " "Converted tri-state buffer \"74373:inst160\|69\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 320 320 368 352 "69" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|68 " "Converted tri-state buffer \"74373:inst160\|68\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 232 320 368 264 "68" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "74373:inst160\|67 " "Converted tri-state buffer \"74373:inst160\|67\" feeding internal logic into a wire" {  } { { "74373.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74373.bdf" { { 144 320 368 176 "67" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1636763021824 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636763021824 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst294\|5~0 " "Found clock multiplexer 21mux:inst294\|5~0" {  } { { "21mux.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1636763022129 "|FPGA_DC_IDE_FDC|21mux:inst294|5~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1636763022129 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|11 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|11\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[3\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst79\[0\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\] " "Converted the fan-out from the tri-state buffer \"inst79\[0\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[0\]\" into an OR gate" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|6 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|6\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[1\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|27 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|27\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[6\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst264\|10 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\] " "Converted the fan-out from the tri-state buffer \"74244:inst264\|10\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[2\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|36 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|36\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[4\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst255\|31 Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\] " "Converted the fan-out from the tri-state buffer \"74244:inst255\|31\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[5\]\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst79\[7\] Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\] " "Converted the fan-out from the tri-state buffer \"inst79\[7\]\" to the node \"Microcomputer:inst\|T80s:cpu1\|DI_Reg\[7\]\" into an OR gate" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1824 -5528 -5480 1856 "inst79" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|1 74273:inst94\|19 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|1\" to the node \"74273:inst94\|19\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|6 74273:inst94\|18 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|6\" to the node \"74273:inst94\|18\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|10 74273:inst94\|17 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|10\" to the node \"74273:inst94\|17\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst275\|11 74273:inst94\|16 " "Converted the fan-out from the tri-state buffer \"74244:inst275\|11\" to the node \"74273:inst94\|16\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst275\|36 74273:inst94\|15 " "Converted the fan-out from the tri-state buffer \"74244:inst275\|36\" to the node \"74273:inst94\|15\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|31 74273:inst94\|14 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|31\" to the node \"74273:inst94\|14\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 336 296 344 368 "31" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|27 74273:inst87\|13 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|27\" to the node \"74273:inst87\|13\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 384 296 344 416 "27" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "74244:inst265\|26 74273:inst87\|12 " "Converted the fan-out from the tri-state buffer \"74244:inst265\|26\" to the node \"74273:inst87\|12\" into an OR gate" {  } { { "74244.bdf" "" { Schematic "c:/intelfpga_lite/18.0/quartus/libraries/others/maxplus2/74244.bdf" { { 432 296 344 464 "26" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1636763024064 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1636763024064 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 90 -1 0 } } { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 88 -1 0 } } { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 89 -1 0 } } { "t80s.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80s.vhd" 87 -1 0 } } { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 963 -1 0 } } { "t80.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/t80.vhd" 347 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 68 -1 0 } } { "spi_16bit_master.vhd" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/spi_16bit_master.vhd" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1636763024071 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1636763024071 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_CS- GND " "Pin \"FPGA_RAM_CS-\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1848 -4856 -4680 1864 "FPGA_RAM_CS-" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636763027108 "|FPGA_DC_IDE_FDC|FPGA_RAM_CS-"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_A16 GND " "Pin \"FPGA_RAM_A16\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1904 -4848 -4672 1920 "FPGA_RAM_A16" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636763027108 "|FPGA_DC_IDE_FDC|FPGA_RAM_A16"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_A17 GND " "Pin \"FPGA_RAM_A17\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 1960 -4856 -4680 1976 "FPGA_RAM_A17" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636763027108 "|FPGA_DC_IDE_FDC|FPGA_RAM_A17"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RAM_A18 GND " "Pin \"FPGA_RAM_A18\" is stuck at GND" {  } { { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { 2024 -4848 -4672 2040 "FPGA_RAM_A18" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1636763027108 "|FPGA_DC_IDE_FDC|FPGA_RAM_A18"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1636763027108 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1636763027218 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1636763030005 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1636763030402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1636763030402 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL01_50:inst4\|altpll:altpll_component\|PLL01_50_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll01_50_altpll.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/db/pll01_50_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll01_50.v" "" { Text "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/pll01_50.v" 102 0 0 } } { "FPGA_DC_IDE_FDC.bdf" "" { Schematic "C:/intelFPGA_lite/18.0/quartus/MyFPGAPrograms/SUPER_IO_BOARD/FPGA_DC_IDE_FDC.bdf" { { -992 -6208 -5968 -800 "inst4" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1636763030457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3252 " "Implemented 3252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1636763030627 ""} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Implemented 90 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1636763030627 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1636763030627 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3060 " "Implemented 3060 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1636763030627 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1636763030627 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1636763030627 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1636763030627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636763030654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 12 16:23:50 2021 " "Processing ended: Fri Nov 12 16:23:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636763030654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636763030654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636763030654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1636763030654 ""}
