

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Tue Jul 11 11:48:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        cnn
* Solution:       solution2
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.429 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1603|     1603| 16.030 us | 16.030 us |  1603|  1603|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter_Loop  |     1601|     1601|         3|          1|          1|  1600|    yes   |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     305|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     129|    -|
|Register         |        -|      -|     110|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     110|     434|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_370_p2      |     +    |      0|  0|  15|           6|           6|
    |add_ln14_2_fu_387_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln14_fu_361_p2        |     +    |      0|  0|  15|           6|           6|
    |add_ln15_1_fu_321_p2      |     +    |      0|  0|  18|          11|           1|
    |add_ln15_3_fu_277_p2      |     +    |      0|  0|  18|          11|           7|
    |add_ln15_fu_201_p2        |     +    |      0|  0|  18|          11|           9|
    |add_ln6_fu_189_p2         |     +    |      0|  0|  18|          11|           1|
    |add_ln9_fu_333_p2         |     +    |      0|  0|  17|          10|           1|
    |c_fu_271_p2               |     +    |      0|  0|  12|           3|           1|
    |f_fu_327_p2               |     +    |      0|  0|  15|           7|           1|
    |r_fu_195_p2               |     +    |      0|  0|  12|           3|           1|
    |and_ln15_fu_257_p2        |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_251_p2       |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln6_fu_183_p2        |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln9_fu_207_p2        |   icmp   |      0|  0|  13|          10|           9|
    |or_ln15_fu_291_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln15_10_fu_229_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln15_11_fu_237_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_12_fu_283_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln15_13_fu_297_p3  |  select  |      0|  0|   7|           1|           1|
    |select_ln15_14_fu_305_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_9_fu_221_p3   |  select  |      0|  0|   3|           1|           1|
    |select_ln15_fu_213_p3     |  select  |      0|  0|  11|           1|          11|
    |select_ln6_fu_263_p3      |  select  |      0|  0|  11|           1|          11|
    |select_ln9_1_fu_339_p3    |  select  |      0|  0|  10|           1|           1|
    |select_ln9_fu_313_p3      |  select  |      0|  0|  11|           1|          11|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |xor_ln15_fu_245_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 305|         135|         144|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_154_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_110_p4  |   9|          2|    3|          6|
    |c_0_reg_150                   |   9|          2|    3|          6|
    |f_0_reg_172                   |   9|          2|    7|         14|
    |i_0_reg_117                   |   9|          2|   11|         22|
    |i_1_reg_139                   |   9|          2|   11|         22|
    |i_2_reg_161                   |   9|          2|   11|         22|
    |indvar_flatten17_reg_95       |   9|          2|   11|         22|
    |indvar_flatten_reg_128        |   9|          2|   10|         20|
    |r_0_reg_106                   |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 129|         28|   76|        154|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |c_0_reg_150                           |   3|   0|    3|          0|
    |f_0_reg_172                           |   7|   0|    7|          0|
    |i_0_reg_117                           |  11|   0|   11|          0|
    |i_1_reg_139                           |  11|   0|   11|          0|
    |i_2_reg_161                           |  11|   0|   11|          0|
    |icmp_ln6_reg_402                      |   1|   0|    1|          0|
    |icmp_ln6_reg_402_pp0_iter1_reg        |   1|   0|    1|          0|
    |indvar_flatten17_reg_95               |  11|   0|   11|          0|
    |indvar_flatten_reg_128                |  10|   0|   10|          0|
    |r_0_reg_106                           |   3|   0|    3|          0|
    |select_ln15_11_reg_411                |   3|   0|    3|          0|
    |select_ln15_12_reg_423                |  11|   0|   11|          0|
    |select_ln15_12_reg_423_pp0_iter1_reg  |  11|   0|   11|          0|
    |select_ln15_13_reg_428                |   7|   0|    7|          0|
    |select_ln15_14_reg_433                |   3|   0|    3|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 110|   0|  110|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |   11|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

