---
title: Implement iadd lowering (reg+reg, reg+imm12)
status: closed
priority: 2
issue-type: task
created-at: "2026-01-05T21:55:54.470521+02:00"
closed-at: "2026-01-05T23:34:06.440518+02:00"
---

File: src/codegen/lower_aarch64.zig. Lower iadd to ADD instruction. Pattern 1: Both operands in registers → ADD Rd, Rn, Rm. Pattern 2: RHS is imm12 → ADD Rd, Rn, #imm. Check immediate fits in 12 bits. Allocate vregs for results. Estimate: 1 day.
