
gc_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aae8  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6000af58  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000550  20000008  6000af60  00018008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000208  20000558  6000b4b0  00018558  2**2
                  ALLOC
  5 .comment      00000331  00000000  00000000  00018558  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000009e0  00000000  00000000  00018889  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001a25  00000000  00000000  00019269  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000e502  00000000  00000000  0001ac8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c4f  00000000  00000000  00029190  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000563c  00000000  00000000  0002addf  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002d3c  00000000  00000000  0003041c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00004eba  00000000  00000000  00033158  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000034cc  00000000  00000000  00038012  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00071bdf  00000000  00000000  0003b4de  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ad0bd  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000950  00000000  00000000  000ad0e2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
            cmd_buffer[3] = address & 0xFF;

            if(wait_ready())
                return SPI_FLASH_UNSUCCESS;

            MSS_SPI_transfer_block( SPI_INSTANCE,
     470:	f240 5358 	movw	r3, #1368	; 0x558
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
                return SPI_FLASH_UNSUCCESS;
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
        }
        break;
        case SPI_FLASH_32KBLOCK_ERASE:
        {
            uint32_t address = peram1 & BLOCK_ALIGN_MASK_32K;
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <CONTROLLER_setup_mem>:
     4a0:	b580      	push	{r7, lr}
            uint8_t cmd_buffer[4];
            /* Send Write Enable command */
            cmd_buffer[0] = WRITE_ENABLE_CMD;
     4a2:	af00      	add	r7, sp, #0
     4a4:	f04f 0008 	mov.w	r0, #8

            wait_ready();
     4a8:	f003 fa1a 	bl	38e0 <malloc>
            MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     4ac:	4603      	mov	r3, r0
     4ae:	461a      	mov	r2, r3
     4b0:	f240 53bc 	movw	r3, #1468	; 0x5bc
     4b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4b8:	601a      	str	r2, [r3, #0]
     4ba:	f240 53bc 	movw	r3, #1468	; 0x5bc
            MSS_SPI_transfer_block( SPI_INSTANCE, cmd_buffer, 1, 0, 0 );
     4be:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4c2:	681b      	ldr	r3, [r3, #0]
     4c4:	461a      	mov	r2, r3
     4c6:	f240 53c0 	movw	r3, #1472	; 0x5c0
     4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4ce:	601a      	str	r2, [r3, #0]
     4d0:	bd80      	pop	{r7, pc}
     4d2:	bf00      	nop

000004d4 <CONTROLLER_load>:
     4d4:	b480      	push	{r7}
     4d6:	af00      	add	r7, sp, #0
     4d8:	f240 53bc 	movw	r3, #1468	; 0x5bc

            /* Send Chip Erase command */
            cmd_buffer[0] = ERASE_32K_BLOCK_OPCODE;
     4dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4e0:	681a      	ldr	r2, [r3, #0]
            cmd_buffer[1] = (address >> 16) & 0xFF;
     4e2:	f240 0300 	movw	r3, #0
     4e6:	f2c4 0305 	movt	r3, #16389	; 0x4005
     4ea:	681b      	ldr	r3, [r3, #0]
            cmd_buffer[2] = (address >> 8 ) & 0xFF;
     4ec:	6013      	str	r3, [r2, #0]
     4ee:	f240 53bc 	movw	r3, #1468	; 0x5bc
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
            cmd_buffer[3] = address & 0xFF;
     4f6:	681b      	ldr	r3, [r3, #0]
     4f8:	f103 0204 	add.w	r2, r3, #4

            if(wait_ready())
     4fc:	f240 0304 	movw	r3, #4
     500:	f2c4 0305 	movt	r3, #16389	; 0x4005
     504:	681b      	ldr	r3, [r3, #0]
                return SPI_FLASH_UNSUCCESS;
     506:	6013      	str	r3, [r2, #0]
     508:	46bd      	mov	sp, r7
     50a:	bc80      	pop	{r7}

            MSS_SPI_transfer_block( SPI_INSTANCE,
     50c:	4770      	bx	lr
     50e:	bf00      	nop

00000510 <initItemWeights>:
     510:	b5f0      	push	{r4, r5, r6, r7, lr}
     512:	b083      	sub	sp, #12
     514:	af00      	add	r7, sp, #0
     516:	f04f 0300 	mov.w	r3, #0
     51a:	607b      	str	r3, [r7, #4]
     51c:	e029      	b.n	572 <initItemWeights+0x62>
     51e:	687e      	ldr	r6, [r7, #4]
     520:	687a      	ldr	r2, [r7, #4]
     522:	f240 0320 	movw	r3, #32
     526:	f2c2 0300 	movt	r3, #8192	; 0x2000
     52a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     52e:	4413      	add	r3, r2
     530:	e9d3 4500 	ldrd	r4, r5, [r3]
     534:	f240 0338 	movw	r3, #56	; 0x38
                return SPI_FLASH_UNSUCCESS;
     538:	f2c2 0300 	movt	r3, #8192	; 0x2000

            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     53c:	681b      	ldr	r3, [r3, #0]
     53e:	4618      	mov	r0, r3
     540:	f002 fe56 	bl	31f0 <__aeabi_i2d>
     544:	4602      	mov	r2, r0
     546:	460b      	mov	r3, r1
     548:	4620      	mov	r0, r4
     54a:	4629      	mov	r1, r5
        }
        break;
     54c:	f002 feb6 	bl	32bc <__aeabi_dmul>
        case SPI_FLASH_64KBLOCK_ERASE:
        {
            uint32_t address = peram1 & BLOCK_ALIGN_MASK_64K;
     550:	4602      	mov	r2, r0
     552:	460b      	mov	r3, r1
     554:	4610      	mov	r0, r2
     556:	4619      	mov	r1, r3
     558:	f003 f94a 	bl	37f0 <__aeabi_d2iz>
            uint8_t cmd_buffer[4];
            /* Send Write Enable command */
            cmd_buffer[0] = WRITE_ENABLE_CMD;
     55c:	4602      	mov	r2, r0
     55e:	f240 53c4 	movw	r3, #1476	; 0x5c4

            if(wait_ready())
     562:	f2c2 0300 	movt	r3, #8192	; 0x2000
     566:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
                return SPI_FLASH_UNSUCCESS;
     56a:	687b      	ldr	r3, [r7, #4]
     56c:	f103 0301 	add.w	r3, r3, #1

            MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     570:	607b      	str	r3, [r7, #4]
     572:	687b      	ldr	r3, [r7, #4]
     574:	2b02      	cmp	r3, #2
     576:	ddd2      	ble.n	51e <initItemWeights+0xe>
     578:	f107 070c 	add.w	r7, r7, #12
     57c:	46bd      	mov	sp, r7
     57e:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000580 <getNewItem>:
            MSS_SPI_transfer_block( SPI_INSTANCE, cmd_buffer, 1, 0, 0 );
     580:	b580      	push	{r7, lr}
     582:	b082      	sub	sp, #8
     584:	af00      	add	r7, sp, #0
     586:	f003 fcff 	bl	3f88 <rand>
     58a:	4602      	mov	r2, r0
     58c:	f240 0338 	movw	r3, #56	; 0x38
     590:	f2c2 0300 	movt	r3, #8192	; 0x2000
     594:	681b      	ldr	r3, [r3, #0]
     596:	fb92 f1f3 	sdiv	r1, r2, r3
     59a:	fb03 f301 	mul.w	r3, r3, r1
     59e:	ebc3 0302 	rsb	r3, r3, r2

             /* Send Chip Erase command */
            cmd_buffer[0] = ERASE_64K_BLOCK_OPCODE;
     5a2:	603b      	str	r3, [r7, #0]
     5a4:	f04f 0300 	mov.w	r3, #0
            cmd_buffer[1] = (address >> 16) & 0xFF;
     5a8:	607b      	str	r3, [r7, #4]
     5aa:	e01b      	b.n	5e4 <getNewItem+0x64>
     5ac:	687a      	ldr	r2, [r7, #4]
     5ae:	f240 53c4 	movw	r3, #1476	; 0x5c4
            cmd_buffer[2] = (address >> 8 ) & 0xFF;
     5b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5b6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
            cmd_buffer[3] = address & 0xFF;
     5ba:	683b      	ldr	r3, [r7, #0]
     5bc:	429a      	cmp	r2, r3
     5be:	dd02      	ble.n	5c6 <getNewItem+0x46>

            if(wait_ready())
     5c0:	687b      	ldr	r3, [r7, #4]
     5c2:	b2db      	uxtb	r3, r3
     5c4:	e013      	b.n	5ee <getNewItem+0x6e>
     5c6:	687a      	ldr	r2, [r7, #4]
     5c8:	f240 53c4 	movw	r3, #1476	; 0x5c4
                return SPI_FLASH_UNSUCCESS;
     5cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
            MSS_SPI_transfer_block( SPI_INSTANCE,
     5d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     5d4:	683a      	ldr	r2, [r7, #0]
     5d6:	ebc3 0302 	rsb	r3, r3, r2
     5da:	603b      	str	r3, [r7, #0]
     5dc:	687b      	ldr	r3, [r7, #4]
     5de:	f103 0301 	add.w	r3, r3, #1
     5e2:	607b      	str	r3, [r7, #4]
     5e4:	687b      	ldr	r3, [r7, #4]
     5e6:	2b02      	cmp	r3, #2
     5e8:	dde0      	ble.n	5ac <getNewItem+0x2c>
     5ea:	f04f 0303 	mov.w	r3, #3
     5ee:	4618      	mov	r0, r3
                                    cmd_buffer,
                                    sizeof(cmd_buffer),
                                    0,
                                    0 );
            if(wait_ready())
     5f0:	f107 0708 	add.w	r7, r7, #8
     5f4:	46bd      	mov	sp, r7
     5f6:	bd80      	pop	{r7, pc}

000005f8 <handleItemGrab>:
     5f8:	b580      	push	{r7, lr}
                return SPI_FLASH_UNSUCCESS;
     5fa:	b094      	sub	sp, #80	; 0x50
     5fc:	af00      	add	r7, sp, #0
     5fe:	f240 030c 	movw	r3, #12

            MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     602:	f2c2 0300 	movt	r3, #8192	; 0x2000
     606:	781b      	ldrb	r3, [r3, #0]
     608:	2b03      	cmp	r3, #3
     60a:	d123      	bne.n	654 <handleItemGrab+0x5c>
     60c:	f7ff ffb8 	bl	580 <getNewItem>
        }
        break;
     610:	4603      	mov	r3, r0
        case SPI_FLASH_GET_STATUS:
        {
            uint8_t status;
            uint8_t command = READ_STATUS;
     612:	461a      	mov	r2, r3
     614:	f240 030c 	movw	r3, #12

            MSS_SPI_transfer_block( SPI_INSTANCE,
     618:	f2c2 0300 	movt	r3, #8192	; 0x2000
     61c:	701a      	strb	r2, [r3, #0]
     61e:	f240 030c 	movw	r3, #12
     622:	f2c2 0300 	movt	r3, #8192	; 0x2000
     626:	781b      	ldrb	r3, [r3, #0]
     628:	461a      	mov	r2, r3
     62a:	f240 0310 	movw	r3, #16
     62e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     632:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
     636:	463a      	mov	r2, r7
                                    &command,
                                    sizeof(uint8_t),
                                    &status,
                                    sizeof(status) );
            return status;
     638:	4610      	mov	r0, r2
     63a:	f04f 0150 	mov.w	r1, #80	; 0x50
        }
        break;

        default:
              return SPI_FLASH_INVALID_ARGUMENTS;
     63e:	f64a 3230 	movw	r2, #43824	; 0xab30
        break;
    }
    return 0;
     642:	f2c0 0200 	movt	r2, #0
}
     646:	f003 fd37 	bl	40b8 <snprintf>
     64a:	463b      	mov	r3, r7
     64c:	4618      	mov	r0, r3
     64e:	f000 f841 	bl	6d4 <LCD_print>
    //Can't get item if already have one
    if(CURRENT_ITEM != MAX_NUM_ITEMS) {
    	return;
    }
    CURRENT_ITEM = getNewItem();
    LCD_printf("Picked up %s", ITEM_NAMES[CURRENT_ITEM]);
     652:	e000      	b.n	656 <handleItemGrab+0x5e>
}

void handleItemGrab() {
    //Can't get item if already have one
    if(CURRENT_ITEM != MAX_NUM_ITEMS) {
    	return;
     654:	bf00      	nop
    }
    CURRENT_ITEM = getNewItem();
    LCD_printf("Picked up %s", ITEM_NAMES[CURRENT_ITEM]);
}
     656:	f107 0750 	add.w	r7, r7, #80	; 0x50
     65a:	46bd      	mov	sp, r7
     65c:	bd80      	pop	{r7, pc}
     65e:	bf00      	nop

00000660 <LCD_init>:
#define LCD_UART_BASE_ADDR (FPGA_FABRIC_BASE + 0x200)
#define BAUD_VALUE_9600 ((100000000 /(9600 * 16)) - 1)

UART_instance_t lcd_uart;

void LCD_init() {
     660:	b580      	push	{r7, lr}
     662:	af00      	add	r7, sp, #0
	//MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);

	UART_init(&lcd_uart, LCD_UART_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
     664:	f240 50d0 	movw	r0, #1488	; 0x5d0
     668:	f2c2 0000 	movt	r0, #8192	; 0x2000
     66c:	f240 2100 	movw	r1, #512	; 0x200
     670:	f2c4 0105 	movt	r1, #16389	; 0x4005
     674:	f240 228a 	movw	r2, #650	; 0x28a
     678:	f04f 0301 	mov.w	r3, #1
     67c:	f001 fdbc 	bl	21f8 <UART_init>
}
     680:	bd80      	pop	{r7, pc}
     682:	bf00      	nop

00000684 <LCD_clear>:

void LCD_clear() {
     684:	b580      	push	{r7, lr}
     686:	b082      	sub	sp, #8
     688:	af00      	add	r7, sp, #0
	uint8_t clearCommand[2];
	clearCommand[0] = 0xfe;
     68a:	f06f 0301 	mvn.w	r3, #1
     68e:	713b      	strb	r3, [r7, #4]
	clearCommand[1] = 0x01;
     690:	f04f 0301 	mov.w	r3, #1
     694:	717b      	strb	r3, [r7, #5]

	//MSS_UART_polled_tx(&g_mss_uart1, clearCommand, 2);

	UART_send(&lcd_uart, clearCommand, 2);
     696:	f107 0304 	add.w	r3, r7, #4
     69a:	f240 50d0 	movw	r0, #1488	; 0x5d0
     69e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6a2:	4619      	mov	r1, r3
     6a4:	f04f 0202 	mov.w	r2, #2
     6a8:	f001 fef6 	bl	2498 <UART_send>
}
     6ac:	f107 0708 	add.w	r7, r7, #8
     6b0:	46bd      	mov	sp, r7
     6b2:	bd80      	pop	{r7, pc}

000006b4 <LCD_print_append>:

void LCD_print_append(char *string) {
     6b4:	b580      	push	{r7, lr}
     6b6:	b082      	sub	sp, #8
     6b8:	af00      	add	r7, sp, #0
     6ba:	6078      	str	r0, [r7, #4]
	//MSS_UART_polled_tx_string(&g_mss_uart1, string);
	UART_polled_tx_string(&lcd_uart, string);
     6bc:	f240 50d0 	movw	r0, #1488	; 0x5d0
     6c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
     6c4:	6879      	ldr	r1, [r7, #4]
     6c6:	f001 ff95 	bl	25f4 <UART_polled_tx_string>
}
     6ca:	f107 0708 	add.w	r7, r7, #8
     6ce:	46bd      	mov	sp, r7
     6d0:	bd80      	pop	{r7, pc}
     6d2:	bf00      	nop

000006d4 <LCD_print>:

void LCD_print(char *string) {
     6d4:	b580      	push	{r7, lr}
     6d6:	b082      	sub	sp, #8
     6d8:	af00      	add	r7, sp, #0
     6da:	6078      	str	r0, [r7, #4]
	LCD_clear();
     6dc:	f7ff ffd2 	bl	684 <LCD_clear>
	LCD_print_append(string);
     6e0:	6878      	ldr	r0, [r7, #4]
     6e2:	f7ff ffe7 	bl	6b4 <LCD_print_append>
}
     6e6:	f107 0708 	add.w	r7, r7, #8
     6ea:	46bd      	mov	sp, r7
     6ec:	bd80      	pop	{r7, pc}
     6ee:	bf00      	nop

000006f0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     6f0:	b480      	push	{r7}
     6f2:	b083      	sub	sp, #12
     6f4:	af00      	add	r7, sp, #0
     6f6:	4603      	mov	r3, r0
     6f8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     6fa:	f24e 1300 	movw	r3, #57600	; 0xe100
     6fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
     702:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     706:	ea4f 1252 	mov.w	r2, r2, lsr #5
     70a:	88f9      	ldrh	r1, [r7, #6]
     70c:	f001 011f 	and.w	r1, r1, #31
     710:	f04f 0001 	mov.w	r0, #1
     714:	fa00 f101 	lsl.w	r1, r0, r1
     718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     71c:	f107 070c 	add.w	r7, r7, #12
     720:	46bd      	mov	sp, r7
     722:	bc80      	pop	{r7}
     724:	4770      	bx	lr
     726:	bf00      	nop

00000728 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     728:	b480      	push	{r7}
     72a:	b083      	sub	sp, #12
     72c:	af00      	add	r7, sp, #0
     72e:	4603      	mov	r3, r0
     730:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     732:	f24e 1300 	movw	r3, #57600	; 0xe100
     736:	f2ce 0300 	movt	r3, #57344	; 0xe000
     73a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     73e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     742:	88f9      	ldrh	r1, [r7, #6]
     744:	f001 011f 	and.w	r1, r1, #31
     748:	f04f 0001 	mov.w	r0, #1
     74c:	fa00 f101 	lsl.w	r1, r0, r1
     750:	f102 0260 	add.w	r2, r2, #96	; 0x60
     754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     758:	f107 070c 	add.w	r7, r7, #12
     75c:	46bd      	mov	sp, r7
     75e:	bc80      	pop	{r7}
     760:	4770      	bx	lr
     762:	bf00      	nop

00000764 <setPWM>:
int lastVals[10];
int arrCount=0;


// Range between -1 and 1
void setPWM(double percentage) {
     764:	b5b0      	push	{r4, r5, r7, lr}
     766:	b084      	sub	sp, #16
     768:	af00      	add	r7, sp, #0
     76a:	e9c7 0100 	strd	r0, r1, [r7]
        volatile uint32_t lengthOfLow;
        int isNegative = percentage < 0;
     76e:	f04f 0300 	mov.w	r3, #0
     772:	60fb      	str	r3, [r7, #12]
     774:	e9d7 0100 	ldrd	r0, r1, [r7]
     778:	f04f 0200 	mov.w	r2, #0
     77c:	f04f 0300 	mov.w	r3, #0
     780:	f003 f80e 	bl	37a0 <__aeabi_dcmplt>
     784:	4603      	mov	r3, r0
     786:	2b00      	cmp	r3, #0
     788:	d002      	beq.n	790 <setPWM+0x2c>
     78a:	f04f 0301 	mov.w	r3, #1
     78e:	60fb      	str	r3, [r7, #12]
        if(isNegative) {
     790:	68fb      	ldr	r3, [r7, #12]
     792:	2b00      	cmp	r3, #0
     794:	d00a      	beq.n	7ac <setPWM+0x48>
                percentage *= -1;
     796:	683b      	ldr	r3, [r7, #0]
     798:	603b      	str	r3, [r7, #0]
     79a:	687b      	ldr	r3, [r7, #4]
     79c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
     7a0:	607b      	str	r3, [r7, #4]
                MYTIMER_set_motor_direction(-1);
     7a2:	f04f 30ff 	mov.w	r0, #4294967295
     7a6:	f000 fa63 	bl	c70 <MYTIMER_set_motor_direction>
     7aa:	e017      	b.n	7dc <setPWM+0x78>
        }
        else if(percentage >= 0.125){
     7ac:	f04f 0300 	mov.w	r3, #0
     7b0:	461c      	mov	r4, r3
     7b2:	e9d7 0100 	ldrd	r0, r1, [r7]
     7b6:	f04f 0200 	mov.w	r2, #0
     7ba:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
     7be:	f003 f803 	bl	37c8 <__aeabi_dcmpge>
     7c2:	4603      	mov	r3, r0
     7c4:	2b00      	cmp	r3, #0
     7c6:	d002      	beq.n	7ce <setPWM+0x6a>
     7c8:	f04f 0301 	mov.w	r3, #1
     7cc:	461c      	mov	r4, r3
     7ce:	b2e3      	uxtb	r3, r4
     7d0:	2b00      	cmp	r3, #0
     7d2:	d003      	beq.n	7dc <setPWM+0x78>
                MYTIMER_set_motor_direction(1);
     7d4:	f04f 0001 	mov.w	r0, #1
     7d8:	f000 fa4a 	bl	c70 <MYTIMER_set_motor_direction>
        }
        if(percentage < 0.125) {
     7dc:	f04f 0300 	mov.w	r3, #0
     7e0:	461c      	mov	r4, r3
     7e2:	e9d7 0100 	ldrd	r0, r1, [r7]
     7e6:	f04f 0200 	mov.w	r2, #0
     7ea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
     7ee:	f002 ffd7 	bl	37a0 <__aeabi_dcmplt>
     7f2:	4603      	mov	r3, r0
     7f4:	2b00      	cmp	r3, #0
     7f6:	d002      	beq.n	7fe <setPWM+0x9a>
     7f8:	f04f 0301 	mov.w	r3, #1
     7fc:	461c      	mov	r4, r3
     7fe:	b2e3      	uxtb	r3, r4
     800:	2b00      	cmp	r3, #0
     802:	d003      	beq.n	80c <setPWM+0xa8>
                MYTIMER_set_motor_direction(0);
     804:	f04f 0000 	mov.w	r0, #0
     808:	f000 fa32 	bl	c70 <MYTIMER_set_motor_direction>
        }
        lengthOfLow = period*(1-percentage);
     80c:	f240 630c 	movw	r3, #1548	; 0x60c
     810:	f2c2 0300 	movt	r3, #8192	; 0x2000
     814:	681b      	ldr	r3, [r3, #0]
     816:	4618      	mov	r0, r3
     818:	f002 fcda 	bl	31d0 <__aeabi_ui2d>
     81c:	4604      	mov	r4, r0
     81e:	460d      	mov	r5, r1
     820:	f04f 0000 	mov.w	r0, #0
     824:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     828:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
     82c:	e9d7 2300 	ldrd	r2, r3, [r7]
     830:	f002 fb90 	bl	2f54 <__aeabi_dsub>
     834:	4602      	mov	r2, r0
     836:	460b      	mov	r3, r1
     838:	4620      	mov	r0, r4
     83a:	4629      	mov	r1, r5
     83c:	f002 fd3e 	bl	32bc <__aeabi_dmul>
     840:	4602      	mov	r2, r0
     842:	460b      	mov	r3, r1
     844:	4610      	mov	r0, r2
     846:	4619      	mov	r1, r3
     848:	f002 fffa 	bl	3840 <__aeabi_d2uiz>
     84c:	4603      	mov	r3, r0
     84e:	60bb      	str	r3, [r7, #8]
        if(percentage <= 1 && percentage >= -1) {
     850:	f04f 0300 	mov.w	r3, #0
     854:	461c      	mov	r4, r3
     856:	e9d7 0100 	ldrd	r0, r1, [r7]
     85a:	f04f 0200 	mov.w	r2, #0
     85e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
     862:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
     866:	f002 ffa5 	bl	37b4 <__aeabi_dcmple>
     86a:	4603      	mov	r3, r0
     86c:	2b00      	cmp	r3, #0
     86e:	d002      	beq.n	876 <setPWM+0x112>
     870:	f04f 0301 	mov.w	r3, #1
     874:	461c      	mov	r4, r3
     876:	b2e3      	uxtb	r3, r4
     878:	2b00      	cmp	r3, #0
     87a:	d019      	beq.n	8b0 <setPWM+0x14c>
     87c:	f04f 0300 	mov.w	r3, #0
     880:	461c      	mov	r4, r3
     882:	e9d7 0100 	ldrd	r0, r1, [r7]
     886:	f04f 0200 	mov.w	r2, #0
     88a:	f04f 433f 	mov.w	r3, #3204448256	; 0xbf000000
     88e:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
     892:	f002 ff99 	bl	37c8 <__aeabi_dcmpge>
     896:	4603      	mov	r3, r0
     898:	2b00      	cmp	r3, #0
     89a:	d002      	beq.n	8a2 <setPWM+0x13e>
     89c:	f04f 0301 	mov.w	r3, #1
     8a0:	461c      	mov	r4, r3
     8a2:	b2e3      	uxtb	r3, r4
     8a4:	2b00      	cmp	r3, #0
     8a6:	d003      	beq.n	8b0 <setPWM+0x14c>
                MYTIMER_setCompareVal(lengthOfLow);
     8a8:	68bb      	ldr	r3, [r7, #8]
     8aa:	4618      	mov	r0, r3
     8ac:	f000 f98e 	bl	bcc <MYTIMER_setCompareVal>
        }
}
     8b0:	f107 0710 	add.w	r7, r7, #16
     8b4:	46bd      	mov	sp, r7
     8b6:	bdb0      	pop	{r4, r5, r7, pc}

000008b8 <GPIO2_IRQHandler>:
__attribute__ ((interrupt)) void GPIO2_IRQHandler( void ){
     8b8:	4668      	mov	r0, sp
     8ba:	f020 0107 	bic.w	r1, r0, #7
     8be:	468d      	mov	sp, r1
     8c0:	b589      	push	{r0, r3, r7, lr}
     8c2:	af00      	add	r7, sp, #0
	printf("Reflective sensor sees something\n\r");
     8c4:	f64a 3040 	movw	r0, #43840	; 0xab40
     8c8:	f2c0 0000 	movt	r0, #0
     8cc:	f003 fae6 	bl	3e9c <printf>
	handleItemGrab();
     8d0:	f7ff fe92 	bl	5f8 <handleItemGrab>
	MSS_GPIO_clear_irq( MSS_GPIO_2 );
     8d4:	f04f 0002 	mov.w	r0, #2
     8d8:	f001 fc40 	bl	215c <MSS_GPIO_clear_irq>
}
     8dc:	46bd      	mov	sp, r7
     8de:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
     8e2:	4685      	mov	sp, r0
     8e4:	4770      	bx	lr
     8e6:	bf00      	nop

000008e8 <Fabric_IRQHandler>:
__attribute__ ((interrupt)) void Fabric_IRQHandler( void )
{
     8e8:	4668      	mov	r0, sp
     8ea:	f020 0107 	bic.w	r1, r0, #7
     8ee:	468d      	mov	sp, r1
     8f0:	b581      	push	{r0, r7, lr}
     8f2:	b083      	sub	sp, #12
     8f4:	af00      	add	r7, sp, #0

    //uint32_t time = MYTIMER_getCounterVal();
    uint32_t status = MYTIMER_getInterrupt_status();
     8f6:	f000 f98b 	bl	c10 <MYTIMER_getInterrupt_status>
     8fa:	4603      	mov	r3, r0
     8fc:	607b      	str	r3, [r7, #4]
    if(status == 12)
    {
            printf("Sync time: %ld, Async time: %ld, diff: %ld\n\r", sync_out, async_out, sync_out - async_out);
    }
    */
    count ++;
     8fe:	f240 6304 	movw	r3, #1540	; 0x604
     902:	f2c2 0300 	movt	r3, #8192	; 0x2000
     906:	681b      	ldr	r3, [r3, #0]
     908:	f103 0201 	add.w	r2, r3, #1
     90c:	f240 6304 	movw	r3, #1540	; 0x604
     910:	f2c2 0300 	movt	r3, #8192	; 0x2000
     914:	601a      	str	r2, [r3, #0]
    NVIC_ClearPendingIRQ( Fabric_IRQn );
     916:	f04f 001f 	mov.w	r0, #31
     91a:	f7ff ff05 	bl	728 <NVIC_ClearPendingIRQ>
}
     91e:	f107 070c 	add.w	r7, r7, #12
     922:	46bd      	mov	sp, r7
     924:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     928:	4685      	mov	sp, r0
     92a:	4770      	bx	lr

0000092c <main>:

int main()
{
     92c:	b580      	push	{r7, lr}
     92e:	b09c      	sub	sp, #112	; 0x70
     930:	af02      	add	r7, sp, #8

        volatile int d = 0;
     932:	f04f 0300 	mov.w	r3, #0
     936:	653b      	str	r3, [r7, #80]	; 0x50
        cmpVal = 2000000;
     938:	f240 6310 	movw	r3, #1552	; 0x610
     93c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     940:	f248 4280 	movw	r2, #33920	; 0x8480
     944:	f2c0 021e 	movt	r2, #30
     948:	601a      	str	r2, [r3, #0]
        period = 20000000;
     94a:	f240 630c 	movw	r3, #1548	; 0x60c
     94e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     952:	f642 5200 	movw	r2, #11520	; 0x2d00
     956:	f2c0 1231 	movt	r2, #305	; 0x131
     95a:	601a      	str	r2, [r3, #0]
        curClock = prevClock = 0;
     95c:	f240 6300 	movw	r3, #1536	; 0x600
     960:	f2c2 0300 	movt	r3, #8192	; 0x2000
     964:	f04f 0200 	mov.w	r2, #0
     968:	601a      	str	r2, [r3, #0]
     96a:	f240 6300 	movw	r3, #1536	; 0x600
     96e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     972:	681a      	ldr	r2, [r3, #0]
     974:	f240 6308 	movw	r3, #1544	; 0x608
     978:	f2c2 0300 	movt	r3, #8192	; 0x2000
     97c:	601a      	str	r2, [r3, #0]
   /* Setup MYTIMER */
        MYTIMER_init();
     97e:	f000 f8d7 	bl	b30 <MYTIMER_init>
        MYTIMER_setOverflowVal(period);
     982:	f240 630c 	movw	r3, #1548	; 0x60c
     986:	f2c2 0300 	movt	r3, #8192	; 0x2000
     98a:	681b      	ldr	r3, [r3, #0]
     98c:	4618      	mov	r0, r3
     98e:	f000 f8e7 	bl	b60 <MYTIMER_setOverflowVal>
        MYTIMER_setCompareVal(cmpVal);
     992:	f240 6310 	movw	r3, #1552	; 0x610
     996:	f2c2 0300 	movt	r3, #8192	; 0x2000
     99a:	681b      	ldr	r3, [r3, #0]
     99c:	4618      	mov	r0, r3
     99e:	f000 f915 	bl	bcc <MYTIMER_setCompareVal>
        setPWM(.25);
     9a2:	f04f 0000 	mov.w	r0, #0
     9a6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     9aa:	f501 01a0 	add.w	r1, r1, #5242880	; 0x500000
     9ae:	f7ff fed9 	bl	764 <setPWM>
        MYTIMER_set_servo_direction(1);
     9b2:	f04f 0001 	mov.w	r0, #1
     9b6:	f000 f9b3 	bl	d20 <MYTIMER_set_servo_direction>
        //MYTIMER_setCompareVal(2034);

        MYTIMER_enable_overflowInt();
     9ba:	f000 f917 	bl	bec <MYTIMER_enable_overflowInt>
        MYTIMER_enable_compareInt();
     9be:	f000 f8f3 	bl	ba8 <MYTIMER_enable_compareInt>
        MYTIMER_enable_allInterrupts();
     9c2:	f000 f8df 	bl	b84 <MYTIMER_enable_allInterrupts>
        MYTIMER_enable_pwm();
     9c6:	f000 f92f 	bl	c28 <MYTIMER_enable_pwm>
        MYTIMER_enable_capture();
     9ca:	f000 f93f 	bl	c4c <MYTIMER_enable_capture>

        NVIC_EnableIRQ(Fabric_IRQn);
     9ce:	f04f 001f 	mov.w	r0, #31
     9d2:	f7ff fe8d 	bl	6f0 <NVIC_EnableIRQ>

        MYTIMER_enable();
     9d6:	f000 f8b1 	bl	b3c <MYTIMER_enable>
        printf("HEY\n");
     9da:	f64a 3064 	movw	r0, #43876	; 0xab64
     9de:	f2c0 0000 	movt	r0, #0
     9e2:	f003 fac9 	bl	3f78 <puts>
        count = 0;
     9e6:	f240 6304 	movw	r3, #1540	; 0x604
     9ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9ee:	f04f 0200 	mov.w	r2, #0
     9f2:	601a      	str	r2, [r3, #0]
        int lastVal = 1;
     9f4:	f04f 0301 	mov.w	r3, #1
     9f8:	657b      	str	r3, [r7, #84]	; 0x54
        double speed = 0;
     9fa:	f04f 0200 	mov.w	r2, #0
     9fe:	f04f 0300 	mov.w	r3, #0
     a02:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
        int dir = 1;
     a06:	f04f 0301 	mov.w	r3, #1
     a0a:	663b      	str	r3, [r7, #96]	; 0x60

        CONTROLLER_setup_mem();
     a0c:	f7ff fd48 	bl	4a0 <CONTROLLER_setup_mem>

        MSS_GPIO_init();
     a10:	f001 fb1e 	bl	2050 <MSS_GPIO_init>
        MSS_GPIO_config(MSS_GPIO_2, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE);
     a14:	f04f 0002 	mov.w	r0, #2
     a18:	f04f 0162 	mov.w	r1, #98	; 0x62
     a1c:	f001 fb4e 	bl	20bc <MSS_GPIO_config>
        MSS_GPIO_enable_irq(MSS_GPIO_2);
     a20:	f04f 0002 	mov.w	r0, #2
     a24:	f001 fb68 	bl	20f8 <MSS_GPIO_enable_irq>
        initItemWeights();
     a28:	f7ff fd72 	bl	510 <initItemWeights>

        int x = 1;
     a2c:	f04f 0301 	mov.w	r3, #1
     a30:	667b      	str	r3, [r7, #100]	; 0x64
        LCD_init();
     a32:	f7ff fe15 	bl	660 <LCD_init>
        LCD_printf("%s %s", "Hello", "World");
     a36:	463a      	mov	r2, r7
     a38:	f64a 3378 	movw	r3, #43896	; 0xab78
     a3c:	f2c0 0300 	movt	r3, #0
     a40:	9300      	str	r3, [sp, #0]
     a42:	4610      	mov	r0, r2
     a44:	f04f 0150 	mov.w	r1, #80	; 0x50
     a48:	f64a 3268 	movw	r2, #43880	; 0xab68
     a4c:	f2c0 0200 	movt	r2, #0
     a50:	f64a 3370 	movw	r3, #43888	; 0xab70
     a54:	f2c0 0300 	movt	r3, #0
     a58:	f003 fb2e 	bl	40b8 <snprintf>
     a5c:	463b      	mov	r3, r7
     a5e:	4618      	mov	r0, r3
     a60:	f7ff fe38 	bl	6d4 <LCD_print>

        while( 1 )
        {

        	//CONTROLLER_print();
        	CONTROLLER_load();
     a64:	f7ff fd36 	bl	4d4 <CONTROLLER_load>
                if(CONTROLLER->a) {
     a68:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a70:	681b      	ldr	r3, [r3, #0]
     a72:	79db      	ldrb	r3, [r3, #7]
     a74:	f3c3 0300 	ubfx	r3, r3, #0, #1
     a78:	b2db      	uxtb	r3, r3
     a7a:	2b00      	cmp	r3, #0
     a7c:	d008      	beq.n	a90 <main+0x164>
                        setPWM(1);
     a7e:	f04f 0000 	mov.w	r0, #0
     a82:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
     a86:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
     a8a:	f7ff fe6b 	bl	764 <setPWM>
     a8e:	e019      	b.n	ac4 <main+0x198>
                }
                else if(CONTROLLER->b) {
     a90:	f240 53c0 	movw	r3, #1472	; 0x5c0
     a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a98:	681b      	ldr	r3, [r3, #0]
     a9a:	79db      	ldrb	r3, [r3, #7]
     a9c:	f3c3 0340 	ubfx	r3, r3, #1, #1
     aa0:	b2db      	uxtb	r3, r3
     aa2:	2b00      	cmp	r3, #0
     aa4:	d008      	beq.n	ab8 <main+0x18c>
                        setPWM(-1);
     aa6:	f04f 0000 	mov.w	r0, #0
     aaa:	f04f 413f 	mov.w	r1, #3204448256	; 0xbf000000
     aae:	f501 0170 	add.w	r1, r1, #15728640	; 0xf00000
     ab2:	f7ff fe57 	bl	764 <setPWM>
     ab6:	e005      	b.n	ac4 <main+0x198>
                }
                else {
                        setPWM(0);
     ab8:	f04f 0000 	mov.w	r0, #0
     abc:	f04f 0100 	mov.w	r1, #0
     ac0:	f7ff fe50 	bl	764 <setPWM>
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
     ac4:	f240 53c0 	movw	r3, #1472	; 0x5c0
     ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     acc:	681b      	ldr	r3, [r3, #0]
     ace:	799b      	ldrb	r3, [r3, #6]
     ad0:	f3c3 0340 	ubfx	r3, r3, #1, #1
     ad4:	b2db      	uxtb	r3, r3
     ad6:	2b00      	cmp	r3, #0
     ad8:	d107      	bne.n	aea <main+0x1be>
     ada:	f240 53c0 	movw	r3, #1472	; 0x5c0
     ade:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae2:	681b      	ldr	r3, [r3, #0]
     ae4:	795b      	ldrb	r3, [r3, #5]
     ae6:	2b9e      	cmp	r3, #158	; 0x9e
     ae8:	d904      	bls.n	af4 <main+0x1c8>
                        MYTIMER_set_servo_direction(1);
     aea:	f04f 0001 	mov.w	r0, #1
     aee:	f000 f917 	bl	d20 <MYTIMER_set_servo_direction>
                }
                else {
                        setPWM(0);
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
     af2:	e01c      	b.n	b2e <main+0x202>
                        MYTIMER_set_servo_direction(1);
                }
                else if(CONTROLLER->d_left || CONTROLLER->joystick_x < 98) {
     af4:	f240 53c0 	movw	r3, #1472	; 0x5c0
     af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     afc:	681b      	ldr	r3, [r3, #0]
     afe:	799b      	ldrb	r3, [r3, #6]
     b00:	f3c3 0300 	ubfx	r3, r3, #0, #1
     b04:	b2db      	uxtb	r3, r3
     b06:	2b00      	cmp	r3, #0
     b08:	d107      	bne.n	b1a <main+0x1ee>
     b0a:	f240 53c0 	movw	r3, #1472	; 0x5c0
     b0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b12:	681b      	ldr	r3, [r3, #0]
     b14:	795b      	ldrb	r3, [r3, #5]
     b16:	2b61      	cmp	r3, #97	; 0x61
     b18:	d804      	bhi.n	b24 <main+0x1f8>
                        MYTIMER_set_servo_direction(-1);
     b1a:	f04f 30ff 	mov.w	r0, #4294967295
     b1e:	f000 f8ff 	bl	d20 <MYTIMER_set_servo_direction>
                }

                if(CONTROLLER->d_right || CONTROLLER->joystick_x > 158) {
                        MYTIMER_set_servo_direction(1);
                }
                else if(CONTROLLER->d_left || CONTROLLER->joystick_x < 98) {
     b22:	e004      	b.n	b2e <main+0x202>
                        MYTIMER_set_servo_direction(-1);
                }
                else {
                        MYTIMER_set_servo_direction(0);
     b24:	f04f 0000 	mov.w	r0, #0
     b28:	f000 f8fa 	bl	d20 <MYTIMER_set_servo_direction>
                }
                //for (d = 0; d < 1000000; d++);
        }
     b2c:	e79a      	b.n	a64 <main+0x138>
     b2e:	e799      	b.n	a64 <main+0x138>

00000b30 <MYTIMER_init>:
#include "mytimer.h"
#include <stdio.h>


void MYTIMER_init()
{
     b30:	b480      	push	{r7}
     b32:	af00      	add	r7, sp, #0
    // we don't have to do anything.
}
     b34:	46bd      	mov	sp, r7
     b36:	bc80      	pop	{r7}
     b38:	4770      	bx	lr
     b3a:	bf00      	nop

00000b3c <MYTIMER_enable>:

void MYTIMER_enable()
{
     b3c:	b480      	push	{r7}
     b3e:	af00      	add	r7, sp, #0
    MYTIMER->control |= MYTIMER_ENABLE_MASK;
     b40:	f240 1300 	movw	r3, #256	; 0x100
     b44:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b48:	f240 1200 	movw	r2, #256	; 0x100
     b4c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b50:	6892      	ldr	r2, [r2, #8]
     b52:	f042 0201 	orr.w	r2, r2, #1
     b56:	609a      	str	r2, [r3, #8]
}
     b58:	46bd      	mov	sp, r7
     b5a:	bc80      	pop	{r7}
     b5c:	4770      	bx	lr
     b5e:	bf00      	nop

00000b60 <MYTIMER_setOverflowVal>:
{
    MYTIMER->control &= ~MYTIMER_ENABLE_MASK;
}

void MYTIMER_setOverflowVal(uint32_t value)
{
     b60:	b480      	push	{r7}
     b62:	b085      	sub	sp, #20
     b64:	af00      	add	r7, sp, #0
     b66:	6078      	str	r0, [r7, #4]
	// Yes it's inefficient, but it's written this way to
	// show you the C to assembly mapping.
    uint32_t * timerAddr = (uint32_t*)(MYTIMER);
     b68:	f240 1300 	movw	r3, #256	; 0x100
     b6c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b70:	60fb      	str	r3, [r7, #12]
    *timerAddr = value; // overflowReg is at offset 0x0
     b72:	68fb      	ldr	r3, [r7, #12]
     b74:	687a      	ldr	r2, [r7, #4]
     b76:	601a      	str	r2, [r3, #0]
}
     b78:	f107 0714 	add.w	r7, r7, #20
     b7c:	46bd      	mov	sp, r7
     b7e:	bc80      	pop	{r7}
     b80:	4770      	bx	lr
     b82:	bf00      	nop

00000b84 <MYTIMER_enable_allInterrupts>:
    uint32_t * timerAddr = (uint32_t*)(MYTIMER);
    return *(timerAddr+1); // counterReg is at offset 0x4
}

void MYTIMER_enable_allInterrupts()
{
     b84:	b480      	push	{r7}
     b86:	af00      	add	r7, sp, #0
	MYTIMER->control |= 14;
     b88:	f240 1300 	movw	r3, #256	; 0x100
     b8c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     b90:	f240 1200 	movw	r2, #256	; 0x100
     b94:	f2c4 0205 	movt	r2, #16389	; 0x4005
     b98:	6892      	ldr	r2, [r2, #8]
     b9a:	f042 020e 	orr.w	r2, r2, #14
     b9e:	609a      	str	r2, [r3, #8]
}
     ba0:	46bd      	mov	sp, r7
     ba2:	bc80      	pop	{r7}
     ba4:	4770      	bx	lr
     ba6:	bf00      	nop

00000ba8 <MYTIMER_enable_compareInt>:
{
	MYTIMER->control &= 49;
}

void MYTIMER_enable_compareInt()
{
     ba8:	b480      	push	{r7}
     baa:	af00      	add	r7, sp, #0
	MYTIMER->control |= 6;
     bac:	f240 1300 	movw	r3, #256	; 0x100
     bb0:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bb4:	f240 1200 	movw	r2, #256	; 0x100
     bb8:	f2c4 0205 	movt	r2, #16389	; 0x4005
     bbc:	6892      	ldr	r2, [r2, #8]
     bbe:	f042 0206 	orr.w	r2, r2, #6
     bc2:	609a      	str	r2, [r3, #8]
}
     bc4:	46bd      	mov	sp, r7
     bc6:	bc80      	pop	{r7}
     bc8:	4770      	bx	lr
     bca:	bf00      	nop

00000bcc <MYTIMER_setCompareVal>:
{
	MYTIMER->control &= 59;
}

void MYTIMER_setCompareVal(uint32_t compare)
{
     bcc:	b480      	push	{r7}
     bce:	b083      	sub	sp, #12
     bd0:	af00      	add	r7, sp, #0
     bd2:	6078      	str	r0, [r7, #4]
	MYTIMER->compare = compare;
     bd4:	f240 1300 	movw	r3, #256	; 0x100
     bd8:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bdc:	687a      	ldr	r2, [r7, #4]
     bde:	60da      	str	r2, [r3, #12]
}
     be0:	f107 070c 	add.w	r7, r7, #12
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <MYTIMER_enable_overflowInt>:

void MYTIMER_enable_overflowInt()
{
     bec:	b480      	push	{r7}
     bee:	af00      	add	r7, sp, #0
	MYTIMER->control |= 10;
     bf0:	f240 1300 	movw	r3, #256	; 0x100
     bf4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     bf8:	f240 1200 	movw	r2, #256	; 0x100
     bfc:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c00:	6892      	ldr	r2, [r2, #8]
     c02:	f042 020a 	orr.w	r2, r2, #10
     c06:	609a      	str	r2, [r3, #8]
}
     c08:	46bd      	mov	sp, r7
     c0a:	bc80      	pop	{r7}
     c0c:	4770      	bx	lr
     c0e:	bf00      	nop

00000c10 <MYTIMER_getInterrupt_status>:
{
	MYTIMER->control &= 55;
}

uint32_t MYTIMER_getInterrupt_status()
{
     c10:	b480      	push	{r7}
     c12:	af00      	add	r7, sp, #0
	return MYTIMER->interrupt;
     c14:	f240 1300 	movw	r3, #256	; 0x100
     c18:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c1c:	691b      	ldr	r3, [r3, #16]
}
     c1e:	4618      	mov	r0, r3
     c20:	46bd      	mov	sp, r7
     c22:	bc80      	pop	{r7}
     c24:	4770      	bx	lr
     c26:	bf00      	nop

00000c28 <MYTIMER_enable_pwm>:

void MYTIMER_enable_pwm()
{
     c28:	b480      	push	{r7}
     c2a:	af00      	add	r7, sp, #0
	MYTIMER->control |= 16;
     c2c:	f240 1300 	movw	r3, #256	; 0x100
     c30:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c34:	f240 1200 	movw	r2, #256	; 0x100
     c38:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c3c:	6892      	ldr	r2, [r2, #8]
     c3e:	f042 0210 	orr.w	r2, r2, #16
     c42:	609a      	str	r2, [r3, #8]
}
     c44:	46bd      	mov	sp, r7
     c46:	bc80      	pop	{r7}
     c48:	4770      	bx	lr
     c4a:	bf00      	nop

00000c4c <MYTIMER_enable_capture>:

/**
 * Enable Capture
 */
void MYTIMER_enable_capture()
{
     c4c:	b480      	push	{r7}
     c4e:	af00      	add	r7, sp, #0
	MYTIMER->control |= 32;
     c50:	f240 1300 	movw	r3, #256	; 0x100
     c54:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c58:	f240 1200 	movw	r2, #256	; 0x100
     c5c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c60:	6892      	ldr	r2, [r2, #8]
     c62:	f042 0220 	orr.w	r2, r2, #32
     c66:	609a      	str	r2, [r3, #8]
}
     c68:	46bd      	mov	sp, r7
     c6a:	bc80      	pop	{r7}
     c6c:	4770      	bx	lr
     c6e:	bf00      	nop

00000c70 <MYTIMER_set_motor_direction>:
{
	return MYTIMER->captureAsync;
}

void MYTIMER_set_motor_direction(int dir)
{
     c70:	b580      	push	{r7, lr}
     c72:	b082      	sub	sp, #8
     c74:	af00      	add	r7, sp, #0
     c76:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     c78:	687b      	ldr	r3, [r7, #4]
     c7a:	2b00      	cmp	r3, #0
     c7c:	da18      	bge.n	cb0 <MYTIMER_set_motor_direction+0x40>
		MYTIMER->direction &= 12;
     c7e:	f240 1300 	movw	r3, #256	; 0x100
     c82:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c86:	f240 1200 	movw	r2, #256	; 0x100
     c8a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     c8e:	69d2      	ldr	r2, [r2, #28]
     c90:	f002 020c 	and.w	r2, r2, #12
     c94:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 1;
     c96:	f240 1300 	movw	r3, #256	; 0x100
     c9a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     c9e:	f240 1200 	movw	r2, #256	; 0x100
     ca2:	f2c4 0205 	movt	r2, #16389	; 0x4005
     ca6:	69d2      	ldr	r2, [r2, #28]
     ca8:	f042 0201 	orr.w	r2, r2, #1
     cac:	61da      	str	r2, [r3, #28]
     cae:	e027      	b.n	d00 <MYTIMER_set_motor_direction+0x90>
	}
	else if(dir == 0) {
     cb0:	687b      	ldr	r3, [r7, #4]
     cb2:	2b00      	cmp	r3, #0
     cb4:	d10c      	bne.n	cd0 <MYTIMER_set_motor_direction+0x60>
		MYTIMER->direction &= 12;
     cb6:	f240 1300 	movw	r3, #256	; 0x100
     cba:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cbe:	f240 1200 	movw	r2, #256	; 0x100
     cc2:	f2c4 0205 	movt	r2, #16389	; 0x4005
     cc6:	69d2      	ldr	r2, [r2, #28]
     cc8:	f002 020c 	and.w	r2, r2, #12
     ccc:	61da      	str	r2, [r3, #28]
     cce:	e017      	b.n	d00 <MYTIMER_set_motor_direction+0x90>
	}
	else {
		MYTIMER->direction &= 12;
     cd0:	f240 1300 	movw	r3, #256	; 0x100
     cd4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cd8:	f240 1200 	movw	r2, #256	; 0x100
     cdc:	f2c4 0205 	movt	r2, #16389	; 0x4005
     ce0:	69d2      	ldr	r2, [r2, #28]
     ce2:	f002 020c 	and.w	r2, r2, #12
     ce6:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 2;
     ce8:	f240 1300 	movw	r3, #256	; 0x100
     cec:	f2c4 0305 	movt	r3, #16389	; 0x4005
     cf0:	f240 1200 	movw	r2, #256	; 0x100
     cf4:	f2c4 0205 	movt	r2, #16389	; 0x4005
     cf8:	69d2      	ldr	r2, [r2, #28]
     cfa:	f042 0202 	orr.w	r2, r2, #2
     cfe:	61da      	str	r2, [r3, #28]
	}
	printf("Direction %d\n\r",(int)MYTIMER->direction);
     d00:	f240 1300 	movw	r3, #256	; 0x100
     d04:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d08:	69db      	ldr	r3, [r3, #28]
     d0a:	f64a 3080 	movw	r0, #43904	; 0xab80
     d0e:	f2c0 0000 	movt	r0, #0
     d12:	4619      	mov	r1, r3
     d14:	f003 f8c2 	bl	3e9c <printf>
}
     d18:	f107 0708 	add.w	r7, r7, #8
     d1c:	46bd      	mov	sp, r7
     d1e:	bd80      	pop	{r7, pc}

00000d20 <MYTIMER_set_servo_direction>:

void MYTIMER_set_servo_direction(int dir)
{
     d20:	b580      	push	{r7, lr}
     d22:	b082      	sub	sp, #8
     d24:	af00      	add	r7, sp, #0
     d26:	6078      	str	r0, [r7, #4]
	if(dir < 0) {
     d28:	687b      	ldr	r3, [r7, #4]
     d2a:	2b00      	cmp	r3, #0
     d2c:	da18      	bge.n	d60 <MYTIMER_set_servo_direction+0x40>
		MYTIMER->direction &= 3;
     d2e:	f240 1300 	movw	r3, #256	; 0x100
     d32:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d36:	f240 1200 	movw	r2, #256	; 0x100
     d3a:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d3e:	69d2      	ldr	r2, [r2, #28]
     d40:	f002 0203 	and.w	r2, r2, #3
     d44:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 4;
     d46:	f240 1300 	movw	r3, #256	; 0x100
     d4a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d4e:	f240 1200 	movw	r2, #256	; 0x100
     d52:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d56:	69d2      	ldr	r2, [r2, #28]
     d58:	f042 0204 	orr.w	r2, r2, #4
     d5c:	61da      	str	r2, [r3, #28]
     d5e:	e027      	b.n	db0 <MYTIMER_set_servo_direction+0x90>
	}
	else if(dir == 0) {
     d60:	687b      	ldr	r3, [r7, #4]
     d62:	2b00      	cmp	r3, #0
     d64:	d10c      	bne.n	d80 <MYTIMER_set_servo_direction+0x60>
		MYTIMER->direction &= 3;
     d66:	f240 1300 	movw	r3, #256	; 0x100
     d6a:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d6e:	f240 1200 	movw	r2, #256	; 0x100
     d72:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d76:	69d2      	ldr	r2, [r2, #28]
     d78:	f002 0203 	and.w	r2, r2, #3
     d7c:	61da      	str	r2, [r3, #28]
     d7e:	e017      	b.n	db0 <MYTIMER_set_servo_direction+0x90>
	}
	else {
		MYTIMER->direction &= 3;
     d80:	f240 1300 	movw	r3, #256	; 0x100
     d84:	f2c4 0305 	movt	r3, #16389	; 0x4005
     d88:	f240 1200 	movw	r2, #256	; 0x100
     d8c:	f2c4 0205 	movt	r2, #16389	; 0x4005
     d90:	69d2      	ldr	r2, [r2, #28]
     d92:	f002 0203 	and.w	r2, r2, #3
     d96:	61da      	str	r2, [r3, #28]
		MYTIMER->direction |= 8;
     d98:	f240 1300 	movw	r3, #256	; 0x100
     d9c:	f2c4 0305 	movt	r3, #16389	; 0x4005
     da0:	f240 1200 	movw	r2, #256	; 0x100
     da4:	f2c4 0205 	movt	r2, #16389	; 0x4005
     da8:	69d2      	ldr	r2, [r2, #28]
     daa:	f042 0208 	orr.w	r2, r2, #8
     dae:	61da      	str	r2, [r3, #28]
	}
	printf("Direction %d\n\r",(int)MYTIMER->direction);
     db0:	f240 1300 	movw	r3, #256	; 0x100
     db4:	f2c4 0305 	movt	r3, #16389	; 0x4005
     db8:	69db      	ldr	r3, [r3, #28]
     dba:	f64a 3080 	movw	r0, #43904	; 0xab80
     dbe:	f2c0 0000 	movt	r0, #0
     dc2:	4619      	mov	r1, r3
     dc4:	f003 f86a 	bl	3e9c <printf>
}
     dc8:	f107 0708 	add.w	r7, r7, #8
     dcc:	46bd      	mov	sp, r7
     dce:	bd80      	pop	{r7, pc}

00000dd0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     dd0:	b480      	push	{r7}
     dd2:	b083      	sub	sp, #12
     dd4:	af00      	add	r7, sp, #0
     dd6:	4603      	mov	r3, r0
     dd8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     dda:	f24e 1300 	movw	r3, #57600	; 0xe100
     dde:	f2ce 0300 	movt	r3, #57344	; 0xe000
     de2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     de6:	ea4f 1252 	mov.w	r2, r2, lsr #5
     dea:	88f9      	ldrh	r1, [r7, #6]
     dec:	f001 011f 	and.w	r1, r1, #31
     df0:	f04f 0001 	mov.w	r0, #1
     df4:	fa00 f101 	lsl.w	r1, r0, r1
     df8:	f102 0260 	add.w	r2, r2, #96	; 0x60
     dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     e00:	f107 070c 	add.w	r7, r7, #12
     e04:	46bd      	mov	sp, r7
     e06:	bc80      	pop	{r7}
     e08:	4770      	bx	lr
     e0a:	bf00      	nop

00000e0c <MSS_TIM1_clear_irq>:
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     e0c:	b580      	push	{r7, lr}
     e0e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     e10:	f245 0300 	movw	r3, #20480	; 0x5000
     e14:	f2c4 0300 	movt	r3, #16384	; 0x4000
     e18:	f04f 0201 	mov.w	r2, #1
     e1c:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );
     e1e:	f04f 0014 	mov.w	r0, #20
     e22:	f7ff ffd5 	bl	dd0 <NVIC_ClearPendingIRQ>
}
     e26:	bd80      	pop	{r7, pc}

00000e28 <Timer1_IRQHandler>:
	MSS_TIM1_enable_irq();

	MSS_TIM1_start();
}

__attribute__ ((interrupt)) void Timer1_IRQHandler( void ){
     e28:	4668      	mov	r0, sp
     e2a:	f020 0107 	bic.w	r1, r0, #7
     e2e:	468d      	mov	sp, r1
     e30:	b581      	push	{r0, r7, lr}
     e32:	b083      	sub	sp, #12
     e34:	af00      	add	r7, sp, #0
	static uint32_t addr = 0;
	uint8_t buf;

	spi_flash_read(addr, &buf, 1);
     e36:	f240 535c 	movw	r3, #1372	; 0x55c
     e3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e3e:	681a      	ldr	r2, [r3, #0]
     e40:	f107 0307 	add.w	r3, r7, #7
     e44:	4610      	mov	r0, r2
     e46:	4619      	mov	r1, r3
     e48:	f04f 0201 	mov.w	r2, #1
     e4c:	f000 f81c 	bl	e88 <spi_flash_read>

	//buf = sin(((double) (addr % 16000)) / 8.0) * 255;

	ACE_set_sdd_value(SDD1_OUT, (uint32_t) buf);
     e50:	79fb      	ldrb	r3, [r7, #7]
     e52:	f04f 0001 	mov.w	r0, #1
     e56:	4619      	mov	r1, r3
     e58:	f001 f9a8 	bl	21ac <ACE_set_sdd_value>

	addr+=1;
     e5c:	f240 535c 	movw	r3, #1372	; 0x55c
     e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e64:	681b      	ldr	r3, [r3, #0]
     e66:	f103 0201 	add.w	r2, r3, #1
     e6a:	f240 535c 	movw	r3, #1372	; 0x55c
     e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e72:	601a      	str	r2, [r3, #0]

	MSS_TIM1_clear_irq();
     e74:	f7ff ffca 	bl	e0c <MSS_TIM1_clear_irq>
}
     e78:	f107 070c 	add.w	r7, r7, #12
     e7c:	46bd      	mov	sp, r7
     e7e:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
     e82:	4685      	mov	sp, r0
     e84:	4770      	bx	lr
     e86:	bf00      	nop

00000e88 <spi_flash_read>:
(
    uint32_t address,
    uint8_t * rx_buffer,
    size_t size_in_bytes
)
{
     e88:	b580      	push	{r7, lr}
     e8a:	b088      	sub	sp, #32
     e8c:	af02      	add	r7, sp, #8
     e8e:	60f8      	str	r0, [r7, #12]
     e90:	60b9      	str	r1, [r7, #8]
     e92:	607a      	str	r2, [r7, #4]
    uint8_t cmd_buffer[6];

    cmd_buffer[0] = READ_ARRAY_OPCODE;
     e94:	f04f 031b 	mov.w	r3, #27
     e98:	743b      	strb	r3, [r7, #16]
    cmd_buffer[1] = (uint8_t)((address >> 16) & 0xFF);
     e9a:	68fb      	ldr	r3, [r7, #12]
     e9c:	ea4f 4313 	mov.w	r3, r3, lsr #16
     ea0:	b2db      	uxtb	r3, r3
     ea2:	747b      	strb	r3, [r7, #17]
    cmd_buffer[2] = (uint8_t)((address >> 8) & 0xFF);;
     ea4:	68fb      	ldr	r3, [r7, #12]
     ea6:	ea4f 2313 	mov.w	r3, r3, lsr #8
     eaa:	b2db      	uxtb	r3, r3
     eac:	74bb      	strb	r3, [r7, #18]
    cmd_buffer[3] = (uint8_t)(address & 0xFF);
     eae:	68fb      	ldr	r3, [r7, #12]
     eb0:	b2db      	uxtb	r3, r3
     eb2:	74fb      	strb	r3, [r7, #19]
    cmd_buffer[4] = DONT_CARE;
     eb4:	f04f 0300 	mov.w	r3, #0
     eb8:	753b      	strb	r3, [r7, #20]
    cmd_buffer[5] = DONT_CARE;
     eba:	f04f 0300 	mov.w	r3, #0
     ebe:	757b      	strb	r3, [r7, #21]

    MSS_SPI_set_slave_select( SPI_INSTANCE, SPI_SLAVE );
     ec0:	f240 60e0 	movw	r0, #1760	; 0x6e0
     ec4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ec8:	f04f 0100 	mov.w	r1, #0
     ecc:	f000 fcba 	bl	1844 <MSS_SPI_set_slave_select>
    if(wait_ready())
     ed0:	f000 f824 	bl	f1c <wait_ready>
     ed4:	4603      	mov	r3, r0
     ed6:	2b00      	cmp	r3, #0
     ed8:	d002      	beq.n	ee0 <spi_flash_read+0x58>
        return SPI_FLASH_UNSUCCESS;
     eda:	f04f 0305 	mov.w	r3, #5
     ede:	e018      	b.n	f12 <spi_flash_read+0x8a>
    MSS_SPI_transfer_block( SPI_INSTANCE,
     ee0:	687b      	ldr	r3, [r7, #4]
     ee2:	b29a      	uxth	r2, r3
     ee4:	f107 0310 	add.w	r3, r7, #16
     ee8:	9200      	str	r2, [sp, #0]
     eea:	f240 60e0 	movw	r0, #1760	; 0x6e0
     eee:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ef2:	4619      	mov	r1, r3
     ef4:	f04f 0206 	mov.w	r2, #6
     ef8:	68bb      	ldr	r3, [r7, #8]
     efa:	f000 fd53 	bl	19a4 <MSS_SPI_transfer_block>
                            cmd_buffer,
                            sizeof(cmd_buffer),
                            rx_buffer,
                            size_in_bytes );
    MSS_SPI_clear_slave_select( SPI_INSTANCE, SPI_SLAVE );
     efe:	f240 60e0 	movw	r0, #1760	; 0x6e0
     f02:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f06:	f04f 0100 	mov.w	r1, #0
     f0a:	f000 fd0f 	bl	192c <MSS_SPI_clear_slave_select>
    return 0;
     f0e:	f04f 0300 	mov.w	r3, #0
}
     f12:	4618      	mov	r0, r3
     f14:	f107 0718 	add.w	r7, r7, #24
     f18:	46bd      	mov	sp, r7
     f1a:	bd80      	pop	{r7, pc}

00000f1c <wait_ready>:

/******************************************************************************
 * This function waits for the SPI operation to complete
 ******************************************************************************/
static uint8_t wait_ready( void )
{
     f1c:	b580      	push	{r7, lr}
     f1e:	b084      	sub	sp, #16
     f20:	af02      	add	r7, sp, #8
    uint32_t count = 0;
     f22:	f04f 0300 	mov.w	r3, #0
     f26:	607b      	str	r3, [r7, #4]
    uint8_t ready_bit = 1;
     f28:	f04f 0301 	mov.w	r3, #1
     f2c:	70fb      	strb	r3, [r7, #3]
    uint8_t command = READ_STATUS;
     f2e:	f04f 0305 	mov.w	r3, #5
     f32:	70bb      	strb	r3, [r7, #2]

    do {
        MSS_SPI_transfer_block( SPI_INSTANCE,
     f34:	f107 0202 	add.w	r2, r7, #2
     f38:	f107 0303 	add.w	r3, r7, #3
     f3c:	f04f 0101 	mov.w	r1, #1
     f40:	9100      	str	r1, [sp, #0]
     f42:	f240 60e0 	movw	r0, #1760	; 0x6e0
     f46:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f4a:	4611      	mov	r1, r2
     f4c:	f04f 0201 	mov.w	r2, #1
     f50:	f000 fd28 	bl	19a4 <MSS_SPI_transfer_block>
                                &command,
                                sizeof(command),
                                &ready_bit,
                                sizeof(ready_bit) );
        ready_bit = ready_bit & READY_BIT_MASK;
     f54:	78fb      	ldrb	r3, [r7, #3]
     f56:	f003 0301 	and.w	r3, r3, #1
     f5a:	70fb      	strb	r3, [r7, #3]
        count++;
     f5c:	687b      	ldr	r3, [r7, #4]
     f5e:	f103 0301 	add.w	r3, r3, #1
     f62:	607b      	str	r3, [r7, #4]
    } while(( ready_bit == 1 ) /*&& (count <= 0x7FFFFFFF)*/);
     f64:	78fb      	ldrb	r3, [r7, #3]
     f66:	2b01      	cmp	r3, #1
     f68:	d0e4      	beq.n	f34 <wait_ready+0x18>

    return (ready_bit);
     f6a:	78fb      	ldrb	r3, [r7, #3]
}
     f6c:	4618      	mov	r0, r3
     f6e:	f107 0708 	add.w	r7, r7, #8
     f72:	46bd      	mov	sp, r7
     f74:	bd80      	pop	{r7, pc}
     f76:	bf00      	nop

00000f78 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
     f78:	b480      	push	{r7}
     f7a:	b083      	sub	sp, #12
     f7c:	af00      	add	r7, sp, #0
     f7e:	6078      	str	r0, [r7, #4]
    return -1;
     f80:	f04f 33ff 	mov.w	r3, #4294967295
}
     f84:	4618      	mov	r0, r3
     f86:	f107 070c 	add.w	r7, r7, #12
     f8a:	46bd      	mov	sp, r7
     f8c:	bc80      	pop	{r7}
     f8e:	4770      	bx	lr

00000f90 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
     f90:	b480      	push	{r7}
     f92:	b083      	sub	sp, #12
     f94:	af00      	add	r7, sp, #0
     f96:	6078      	str	r0, [r7, #4]
     f98:	e7fe      	b.n	f98 <_exit+0x8>
     f9a:	bf00      	nop

00000f9c <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
     f9c:	b480      	push	{r7}
     f9e:	b083      	sub	sp, #12
     fa0:	af00      	add	r7, sp, #0
     fa2:	6078      	str	r0, [r7, #4]
     fa4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
     fa6:	683b      	ldr	r3, [r7, #0]
     fa8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     fac:	605a      	str	r2, [r3, #4]
    return 0;
     fae:	f04f 0300 	mov.w	r3, #0
}
     fb2:	4618      	mov	r0, r3
     fb4:	f107 070c 	add.w	r7, r7, #12
     fb8:	46bd      	mov	sp, r7
     fba:	bc80      	pop	{r7}
     fbc:	4770      	bx	lr
     fbe:	bf00      	nop

00000fc0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
     fc0:	b480      	push	{r7}
     fc2:	b083      	sub	sp, #12
     fc4:	af00      	add	r7, sp, #0
     fc6:	6078      	str	r0, [r7, #4]
    return 1;
     fc8:	f04f 0301 	mov.w	r3, #1
}
     fcc:	4618      	mov	r0, r3
     fce:	f107 070c 	add.w	r7, r7, #12
     fd2:	46bd      	mov	sp, r7
     fd4:	bc80      	pop	{r7}
     fd6:	4770      	bx	lr

00000fd8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
     fd8:	b480      	push	{r7}
     fda:	b085      	sub	sp, #20
     fdc:	af00      	add	r7, sp, #0
     fde:	60f8      	str	r0, [r7, #12]
     fe0:	60b9      	str	r1, [r7, #8]
     fe2:	607a      	str	r2, [r7, #4]
    return 0;
     fe4:	f04f 0300 	mov.w	r3, #0
}
     fe8:	4618      	mov	r0, r3
     fea:	f107 0714 	add.w	r7, r7, #20
     fee:	46bd      	mov	sp, r7
     ff0:	bc80      	pop	{r7}
     ff2:	4770      	bx	lr

00000ff4 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
     ff4:	b480      	push	{r7}
     ff6:	b085      	sub	sp, #20
     ff8:	af00      	add	r7, sp, #0
     ffa:	60f8      	str	r0, [r7, #12]
     ffc:	60b9      	str	r1, [r7, #8]
     ffe:	607a      	str	r2, [r7, #4]
    return 0;
    1000:	f04f 0300 	mov.w	r3, #0
}
    1004:	4618      	mov	r0, r3
    1006:	f107 0714 	add.w	r7, r7, #20
    100a:	46bd      	mov	sp, r7
    100c:	bc80      	pop	{r7}
    100e:	4770      	bx	lr

00001010 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    1010:	b580      	push	{r7, lr}
    1012:	b084      	sub	sp, #16
    1014:	af00      	add	r7, sp, #0
    1016:	60f8      	str	r0, [r7, #12]
    1018:	60b9      	str	r1, [r7, #8]
    101a:	607a      	str	r2, [r7, #4]
    101c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    101e:	f240 5360 	movw	r3, #1376	; 0x560
    1022:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1026:	681b      	ldr	r3, [r3, #0]
    1028:	2b00      	cmp	r3, #0
    102a:	d110      	bne.n	104e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    102c:	f240 603c 	movw	r0, #1596	; 0x63c
    1030:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1034:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    1038:	f04f 0203 	mov.w	r2, #3
    103c:	f000 f87e 	bl	113c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    1040:	f240 5360 	movw	r3, #1376	; 0x560
    1044:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1048:	f04f 0201 	mov.w	r2, #1
    104c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    104e:	683b      	ldr	r3, [r7, #0]
    1050:	f240 603c 	movw	r0, #1596	; 0x63c
    1054:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1058:	6879      	ldr	r1, [r7, #4]
    105a:	461a      	mov	r2, r3
    105c:	f000 f970 	bl	1340 <MSS_UART_polled_tx>
    
    return len;
    1060:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    1062:	4618      	mov	r0, r3
    1064:	f107 0710 	add.w	r7, r7, #16
    1068:	46bd      	mov	sp, r7
    106a:	bd80      	pop	{r7, pc}

0000106c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    106c:	b580      	push	{r7, lr}
    106e:	b084      	sub	sp, #16
    1070:	af00      	add	r7, sp, #0
    1072:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    1074:	f240 5364 	movw	r3, #1380	; 0x564
    1078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    107c:	681b      	ldr	r3, [r3, #0]
    107e:	2b00      	cmp	r3, #0
    1080:	d108      	bne.n	1094 <_sbrk+0x28>
    {
      heap_end = &_end;
    1082:	f240 5364 	movw	r3, #1380	; 0x564
    1086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    108a:	f240 7260 	movw	r2, #1888	; 0x760
    108e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1092:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    1094:	f240 5364 	movw	r3, #1380	; 0x564
    1098:	f2c2 0300 	movt	r3, #8192	; 0x2000
    109c:	681b      	ldr	r3, [r3, #0]
    109e:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    10a0:	f3ef 8308 	mrs	r3, MSP
    10a4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    10a6:	f240 5364 	movw	r3, #1380	; 0x564
    10aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ae:	681a      	ldr	r2, [r3, #0]
    10b0:	687b      	ldr	r3, [r7, #4]
    10b2:	441a      	add	r2, r3
    10b4:	68fb      	ldr	r3, [r7, #12]
    10b6:	429a      	cmp	r2, r3
    10b8:	d90f      	bls.n	10da <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    10ba:	f04f 0000 	mov.w	r0, #0
    10be:	f04f 0101 	mov.w	r1, #1
    10c2:	f64a 3290 	movw	r2, #43920	; 0xab90
    10c6:	f2c0 0200 	movt	r2, #0
    10ca:	f04f 0319 	mov.w	r3, #25
    10ce:	f7ff ff9f 	bl	1010 <_write_r>
      _exit (1);
    10d2:	f04f 0001 	mov.w	r0, #1
    10d6:	f7ff ff5b 	bl	f90 <_exit>
    }
  
    heap_end += incr;
    10da:	f240 5364 	movw	r3, #1380	; 0x564
    10de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e2:	681a      	ldr	r2, [r3, #0]
    10e4:	687b      	ldr	r3, [r7, #4]
    10e6:	441a      	add	r2, r3
    10e8:	f240 5364 	movw	r3, #1380	; 0x564
    10ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10f0:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    10f2:	68bb      	ldr	r3, [r7, #8]
}
    10f4:	4618      	mov	r0, r3
    10f6:	f107 0710 	add.w	r7, r7, #16
    10fa:	46bd      	mov	sp, r7
    10fc:	bd80      	pop	{r7, pc}
    10fe:	bf00      	nop

00001100 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1100:	b480      	push	{r7}
    1102:	b083      	sub	sp, #12
    1104:	af00      	add	r7, sp, #0
    1106:	4603      	mov	r3, r0
    1108:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    110a:	f24e 1300 	movw	r3, #57600	; 0xe100
    110e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1112:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1116:	ea4f 1252 	mov.w	r2, r2, lsr #5
    111a:	88f9      	ldrh	r1, [r7, #6]
    111c:	f001 011f 	and.w	r1, r1, #31
    1120:	f04f 0001 	mov.w	r0, #1
    1124:	fa00 f101 	lsl.w	r1, r0, r1
    1128:	f102 0260 	add.w	r2, r2, #96	; 0x60
    112c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1130:	f107 070c 	add.w	r7, r7, #12
    1134:	46bd      	mov	sp, r7
    1136:	bc80      	pop	{r7}
    1138:	4770      	bx	lr
    113a:	bf00      	nop

0000113c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    113c:	b580      	push	{r7, lr}
    113e:	b088      	sub	sp, #32
    1140:	af00      	add	r7, sp, #0
    1142:	60f8      	str	r0, [r7, #12]
    1144:	60b9      	str	r1, [r7, #8]
    1146:	4613      	mov	r3, r2
    1148:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    114a:	f04f 0301 	mov.w	r3, #1
    114e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1150:	f04f 0300 	mov.w	r3, #0
    1154:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1156:	68fa      	ldr	r2, [r7, #12]
    1158:	f240 633c 	movw	r3, #1596	; 0x63c
    115c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1160:	429a      	cmp	r2, r3
    1162:	d007      	beq.n	1174 <MSS_UART_init+0x38>
    1164:	68fa      	ldr	r2, [r7, #12]
    1166:	f240 6314 	movw	r3, #1556	; 0x614
    116a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    116e:	429a      	cmp	r2, r3
    1170:	d000      	beq.n	1174 <MSS_UART_init+0x38>
    1172:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1174:	68bb      	ldr	r3, [r7, #8]
    1176:	2b00      	cmp	r3, #0
    1178:	d100      	bne.n	117c <MSS_UART_init+0x40>
    117a:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    117c:	f001 fac6 	bl	270c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1180:	68fa      	ldr	r2, [r7, #12]
    1182:	f240 633c 	movw	r3, #1596	; 0x63c
    1186:	f2c2 0300 	movt	r3, #8192	; 0x2000
    118a:	429a      	cmp	r2, r3
    118c:	d12e      	bne.n	11ec <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    118e:	68fb      	ldr	r3, [r7, #12]
    1190:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1194:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1196:	68fb      	ldr	r3, [r7, #12]
    1198:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    119c:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    119e:	68fb      	ldr	r3, [r7, #12]
    11a0:	f04f 020a 	mov.w	r2, #10
    11a4:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    11a6:	f240 0344 	movw	r3, #68	; 0x44
    11aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ae:	681b      	ldr	r3, [r3, #0]
    11b0:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    11b2:	f242 0300 	movw	r3, #8192	; 0x2000
    11b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    11ba:	f242 0200 	movw	r2, #8192	; 0x2000
    11be:	f2ce 0204 	movt	r2, #57348	; 0xe004
    11c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    11c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    11c8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    11ca:	f04f 000a 	mov.w	r0, #10
    11ce:	f7ff ff97 	bl	1100 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    11d2:	f242 0300 	movw	r3, #8192	; 0x2000
    11d6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    11da:	f242 0200 	movw	r2, #8192	; 0x2000
    11de:	f2ce 0204 	movt	r2, #57348	; 0xe004
    11e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    11e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    11e8:	631a      	str	r2, [r3, #48]	; 0x30
    11ea:	e031      	b.n	1250 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    11ec:	68fa      	ldr	r2, [r7, #12]
    11ee:	f240 0300 	movw	r3, #0
    11f2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    11f6:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    11f8:	68fa      	ldr	r2, [r7, #12]
    11fa:	f240 0300 	movw	r3, #0
    11fe:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1202:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1204:	68fb      	ldr	r3, [r7, #12]
    1206:	f04f 020b 	mov.w	r2, #11
    120a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    120c:	f240 0348 	movw	r3, #72	; 0x48
    1210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1214:	681b      	ldr	r3, [r3, #0]
    1216:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1218:	f242 0300 	movw	r3, #8192	; 0x2000
    121c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1220:	f242 0200 	movw	r2, #8192	; 0x2000
    1224:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1228:	6b12      	ldr	r2, [r2, #48]	; 0x30
    122a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    122e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1230:	f04f 000b 	mov.w	r0, #11
    1234:	f7ff ff64 	bl	1100 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1238:	f242 0300 	movw	r3, #8192	; 0x2000
    123c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1240:	f242 0200 	movw	r2, #8192	; 0x2000
    1244:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1248:	6b12      	ldr	r2, [r2, #48]	; 0x30
    124a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    124e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1250:	68fb      	ldr	r3, [r7, #12]
    1252:	681b      	ldr	r3, [r3, #0]
    1254:	f04f 0200 	mov.w	r2, #0
    1258:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    125a:	68bb      	ldr	r3, [r7, #8]
    125c:	2b00      	cmp	r3, #0
    125e:	d021      	beq.n	12a4 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1260:	69ba      	ldr	r2, [r7, #24]
    1262:	68bb      	ldr	r3, [r7, #8]
    1264:	fbb2 f3f3 	udiv	r3, r2, r3
    1268:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    126a:	69fb      	ldr	r3, [r7, #28]
    126c:	f003 0308 	and.w	r3, r3, #8
    1270:	2b00      	cmp	r3, #0
    1272:	d006      	beq.n	1282 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1274:	69fb      	ldr	r3, [r7, #28]
    1276:	ea4f 1313 	mov.w	r3, r3, lsr #4
    127a:	f103 0301 	add.w	r3, r3, #1
    127e:	61fb      	str	r3, [r7, #28]
    1280:	e003      	b.n	128a <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1282:	69fb      	ldr	r3, [r7, #28]
    1284:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1288:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    128a:	69fa      	ldr	r2, [r7, #28]
    128c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1290:	429a      	cmp	r2, r3
    1292:	d900      	bls.n	1296 <MSS_UART_init+0x15a>
    1294:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1296:	69fa      	ldr	r2, [r7, #28]
    1298:	f64f 73ff 	movw	r3, #65535	; 0xffff
    129c:	429a      	cmp	r2, r3
    129e:	d801      	bhi.n	12a4 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    12a0:	69fb      	ldr	r3, [r7, #28]
    12a2:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    12a4:	68fb      	ldr	r3, [r7, #12]
    12a6:	685b      	ldr	r3, [r3, #4]
    12a8:	f04f 0201 	mov.w	r2, #1
    12ac:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    12b0:	68fb      	ldr	r3, [r7, #12]
    12b2:	681b      	ldr	r3, [r3, #0]
    12b4:	8afa      	ldrh	r2, [r7, #22]
    12b6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    12ba:	b292      	uxth	r2, r2
    12bc:	b2d2      	uxtb	r2, r2
    12be:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    12c0:	68fb      	ldr	r3, [r7, #12]
    12c2:	681b      	ldr	r3, [r3, #0]
    12c4:	8afa      	ldrh	r2, [r7, #22]
    12c6:	b2d2      	uxtb	r2, r2
    12c8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    12ca:	68fb      	ldr	r3, [r7, #12]
    12cc:	685b      	ldr	r3, [r3, #4]
    12ce:	f04f 0200 	mov.w	r2, #0
    12d2:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    12d6:	68fb      	ldr	r3, [r7, #12]
    12d8:	681b      	ldr	r3, [r3, #0]
    12da:	79fa      	ldrb	r2, [r7, #7]
    12dc:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    12de:	68fb      	ldr	r3, [r7, #12]
    12e0:	681b      	ldr	r3, [r3, #0]
    12e2:	f04f 020e 	mov.w	r2, #14
    12e6:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    12e8:	68fb      	ldr	r3, [r7, #12]
    12ea:	685b      	ldr	r3, [r3, #4]
    12ec:	f04f 0200 	mov.w	r2, #0
    12f0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    12f4:	68fb      	ldr	r3, [r7, #12]
    12f6:	f04f 0200 	mov.w	r2, #0
    12fa:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    12fc:	68fb      	ldr	r3, [r7, #12]
    12fe:	f04f 0200 	mov.w	r2, #0
    1302:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1304:	68fb      	ldr	r3, [r7, #12]
    1306:	f04f 0200 	mov.w	r2, #0
    130a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    130c:	68fb      	ldr	r3, [r7, #12]
    130e:	f04f 0200 	mov.w	r2, #0
    1312:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1314:	68fa      	ldr	r2, [r7, #12]
    1316:	f241 5341 	movw	r3, #5441	; 0x1541
    131a:	f2c0 0300 	movt	r3, #0
    131e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1320:	68fb      	ldr	r3, [r7, #12]
    1322:	f04f 0200 	mov.w	r2, #0
    1326:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1328:	68fb      	ldr	r3, [r7, #12]
    132a:	f04f 0200 	mov.w	r2, #0
    132e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1330:	68fb      	ldr	r3, [r7, #12]
    1332:	f04f 0200 	mov.w	r2, #0
    1336:	729a      	strb	r2, [r3, #10]
}
    1338:	f107 0720 	add.w	r7, r7, #32
    133c:	46bd      	mov	sp, r7
    133e:	bd80      	pop	{r7, pc}

00001340 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1340:	b480      	push	{r7}
    1342:	b089      	sub	sp, #36	; 0x24
    1344:	af00      	add	r7, sp, #0
    1346:	60f8      	str	r0, [r7, #12]
    1348:	60b9      	str	r1, [r7, #8]
    134a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    134c:	f04f 0300 	mov.w	r3, #0
    1350:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1352:	68fa      	ldr	r2, [r7, #12]
    1354:	f240 633c 	movw	r3, #1596	; 0x63c
    1358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    135c:	429a      	cmp	r2, r3
    135e:	d007      	beq.n	1370 <MSS_UART_polled_tx+0x30>
    1360:	68fa      	ldr	r2, [r7, #12]
    1362:	f240 6314 	movw	r3, #1556	; 0x614
    1366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136a:	429a      	cmp	r2, r3
    136c:	d000      	beq.n	1370 <MSS_UART_polled_tx+0x30>
    136e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1370:	68bb      	ldr	r3, [r7, #8]
    1372:	2b00      	cmp	r3, #0
    1374:	d100      	bne.n	1378 <MSS_UART_polled_tx+0x38>
    1376:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1378:	687b      	ldr	r3, [r7, #4]
    137a:	2b00      	cmp	r3, #0
    137c:	d100      	bne.n	1380 <MSS_UART_polled_tx+0x40>
    137e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1380:	68fa      	ldr	r2, [r7, #12]
    1382:	f240 633c 	movw	r3, #1596	; 0x63c
    1386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    138a:	429a      	cmp	r2, r3
    138c:	d006      	beq.n	139c <MSS_UART_polled_tx+0x5c>
    138e:	68fa      	ldr	r2, [r7, #12]
    1390:	f240 6314 	movw	r3, #1556	; 0x614
    1394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1398:	429a      	cmp	r2, r3
    139a:	d13d      	bne.n	1418 <MSS_UART_polled_tx+0xd8>
    139c:	68bb      	ldr	r3, [r7, #8]
    139e:	2b00      	cmp	r3, #0
    13a0:	d03a      	beq.n	1418 <MSS_UART_polled_tx+0xd8>
    13a2:	687b      	ldr	r3, [r7, #4]
    13a4:	2b00      	cmp	r3, #0
    13a6:	d037      	beq.n	1418 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    13a8:	68fb      	ldr	r3, [r7, #12]
    13aa:	681b      	ldr	r3, [r3, #0]
    13ac:	7d1b      	ldrb	r3, [r3, #20]
    13ae:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    13b0:	68fb      	ldr	r3, [r7, #12]
    13b2:	7a9a      	ldrb	r2, [r3, #10]
    13b4:	7efb      	ldrb	r3, [r7, #27]
    13b6:	ea42 0303 	orr.w	r3, r2, r3
    13ba:	b2da      	uxtb	r2, r3
    13bc:	68fb      	ldr	r3, [r7, #12]
    13be:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    13c0:	7efb      	ldrb	r3, [r7, #27]
    13c2:	f003 0320 	and.w	r3, r3, #32
    13c6:	2b00      	cmp	r3, #0
    13c8:	d023      	beq.n	1412 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    13ca:	f04f 0310 	mov.w	r3, #16
    13ce:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    13d0:	687b      	ldr	r3, [r7, #4]
    13d2:	2b0f      	cmp	r3, #15
    13d4:	d801      	bhi.n	13da <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    13d6:	687b      	ldr	r3, [r7, #4]
    13d8:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    13da:	f04f 0300 	mov.w	r3, #0
    13de:	617b      	str	r3, [r7, #20]
    13e0:	e00e      	b.n	1400 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    13e2:	68fb      	ldr	r3, [r7, #12]
    13e4:	681b      	ldr	r3, [r3, #0]
    13e6:	68b9      	ldr	r1, [r7, #8]
    13e8:	693a      	ldr	r2, [r7, #16]
    13ea:	440a      	add	r2, r1
    13ec:	7812      	ldrb	r2, [r2, #0]
    13ee:	701a      	strb	r2, [r3, #0]
    13f0:	693b      	ldr	r3, [r7, #16]
    13f2:	f103 0301 	add.w	r3, r3, #1
    13f6:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    13f8:	697b      	ldr	r3, [r7, #20]
    13fa:	f103 0301 	add.w	r3, r3, #1
    13fe:	617b      	str	r3, [r7, #20]
    1400:	697a      	ldr	r2, [r7, #20]
    1402:	69fb      	ldr	r3, [r7, #28]
    1404:	429a      	cmp	r2, r3
    1406:	d3ec      	bcc.n	13e2 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1408:	687a      	ldr	r2, [r7, #4]
    140a:	697b      	ldr	r3, [r7, #20]
    140c:	ebc3 0302 	rsb	r3, r3, r2
    1410:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1412:	687b      	ldr	r3, [r7, #4]
    1414:	2b00      	cmp	r3, #0
    1416:	d1c7      	bne.n	13a8 <MSS_UART_polled_tx+0x68>
    }
}
    1418:	f107 0724 	add.w	r7, r7, #36	; 0x24
    141c:	46bd      	mov	sp, r7
    141e:	bc80      	pop	{r7}
    1420:	4770      	bx	lr
    1422:	bf00      	nop

00001424 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1424:	b580      	push	{r7, lr}
    1426:	b084      	sub	sp, #16
    1428:	af00      	add	r7, sp, #0
    142a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    142c:	687a      	ldr	r2, [r7, #4]
    142e:	f240 633c 	movw	r3, #1596	; 0x63c
    1432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1436:	429a      	cmp	r2, r3
    1438:	d007      	beq.n	144a <MSS_UART_isr+0x26>
    143a:	687a      	ldr	r2, [r7, #4]
    143c:	f240 6314 	movw	r3, #1556	; 0x614
    1440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1444:	429a      	cmp	r2, r3
    1446:	d000      	beq.n	144a <MSS_UART_isr+0x26>
    1448:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    144a:	687a      	ldr	r2, [r7, #4]
    144c:	f240 633c 	movw	r3, #1596	; 0x63c
    1450:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1454:	429a      	cmp	r2, r3
    1456:	d006      	beq.n	1466 <MSS_UART_isr+0x42>
    1458:	687a      	ldr	r2, [r7, #4]
    145a:	f240 6314 	movw	r3, #1556	; 0x614
    145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1462:	429a      	cmp	r2, r3
    1464:	d167      	bne.n	1536 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    1466:	687b      	ldr	r3, [r7, #4]
    1468:	681b      	ldr	r3, [r3, #0]
    146a:	7a1b      	ldrb	r3, [r3, #8]
    146c:	b2db      	uxtb	r3, r3
    146e:	f003 030f 	and.w	r3, r3, #15
    1472:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    1474:	7bfb      	ldrb	r3, [r7, #15]
    1476:	2b0c      	cmp	r3, #12
    1478:	d854      	bhi.n	1524 <MSS_UART_isr+0x100>
    147a:	a201      	add	r2, pc, #4	; (adr r2, 1480 <MSS_UART_isr+0x5c>)
    147c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1480:	000014b5 	.word	0x000014b5
    1484:	00001525 	.word	0x00001525
    1488:	000014d1 	.word	0x000014d1
    148c:	00001525 	.word	0x00001525
    1490:	000014ed 	.word	0x000014ed
    1494:	00001525 	.word	0x00001525
    1498:	00001509 	.word	0x00001509
    149c:	00001525 	.word	0x00001525
    14a0:	00001525 	.word	0x00001525
    14a4:	00001525 	.word	0x00001525
    14a8:	00001525 	.word	0x00001525
    14ac:	00001525 	.word	0x00001525
    14b0:	000014ed 	.word	0x000014ed
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    14b4:	687b      	ldr	r3, [r7, #4]
    14b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    14b8:	2b00      	cmp	r3, #0
    14ba:	d100      	bne.n	14be <MSS_UART_isr+0x9a>
    14bc:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    14be:	687b      	ldr	r3, [r7, #4]
    14c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    14c2:	2b00      	cmp	r3, #0
    14c4:	d030      	beq.n	1528 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    14c6:	687b      	ldr	r3, [r7, #4]
    14c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    14ca:	6878      	ldr	r0, [r7, #4]
    14cc:	4798      	blx	r3
                }
            }
            break;
    14ce:	e032      	b.n	1536 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    14d0:	687b      	ldr	r3, [r7, #4]
    14d2:	6a1b      	ldr	r3, [r3, #32]
    14d4:	2b00      	cmp	r3, #0
    14d6:	d100      	bne.n	14da <MSS_UART_isr+0xb6>
    14d8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    14da:	687b      	ldr	r3, [r7, #4]
    14dc:	6a1b      	ldr	r3, [r3, #32]
    14de:	2b00      	cmp	r3, #0
    14e0:	d024      	beq.n	152c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    14e2:	687b      	ldr	r3, [r7, #4]
    14e4:	6a1b      	ldr	r3, [r3, #32]
    14e6:	6878      	ldr	r0, [r7, #4]
    14e8:	4798      	blx	r3
                }
            }
            break;
    14ea:	e024      	b.n	1536 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    14ec:	687b      	ldr	r3, [r7, #4]
    14ee:	69db      	ldr	r3, [r3, #28]
    14f0:	2b00      	cmp	r3, #0
    14f2:	d100      	bne.n	14f6 <MSS_UART_isr+0xd2>
    14f4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    14f6:	687b      	ldr	r3, [r7, #4]
    14f8:	69db      	ldr	r3, [r3, #28]
    14fa:	2b00      	cmp	r3, #0
    14fc:	d018      	beq.n	1530 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    14fe:	687b      	ldr	r3, [r7, #4]
    1500:	69db      	ldr	r3, [r3, #28]
    1502:	6878      	ldr	r0, [r7, #4]
    1504:	4798      	blx	r3
                }
            }
            break;
    1506:	e016      	b.n	1536 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    1508:	687b      	ldr	r3, [r7, #4]
    150a:	699b      	ldr	r3, [r3, #24]
    150c:	2b00      	cmp	r3, #0
    150e:	d100      	bne.n	1512 <MSS_UART_isr+0xee>
    1510:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    1512:	687b      	ldr	r3, [r7, #4]
    1514:	699b      	ldr	r3, [r3, #24]
    1516:	2b00      	cmp	r3, #0
    1518:	d00c      	beq.n	1534 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    151a:	687b      	ldr	r3, [r7, #4]
    151c:	699b      	ldr	r3, [r3, #24]
    151e:	6878      	ldr	r0, [r7, #4]
    1520:	4798      	blx	r3
                }
            }
            break;
    1522:	e008      	b.n	1536 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1524:	be00      	bkpt	0x0000
    1526:	e006      	b.n	1536 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    1528:	bf00      	nop
    152a:	e004      	b.n	1536 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    152c:	bf00      	nop
    152e:	e002      	b.n	1536 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    1530:	bf00      	nop
    1532:	e000      	b.n	1536 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    1534:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    1536:	f107 0710 	add.w	r7, r7, #16
    153a:	46bd      	mov	sp, r7
    153c:	bd80      	pop	{r7, pc}
    153e:	bf00      	nop

00001540 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1540:	b480      	push	{r7}
    1542:	b087      	sub	sp, #28
    1544:	af00      	add	r7, sp, #0
    1546:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1548:	687a      	ldr	r2, [r7, #4]
    154a:	f240 633c 	movw	r3, #1596	; 0x63c
    154e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1552:	429a      	cmp	r2, r3
    1554:	d007      	beq.n	1566 <default_tx_handler+0x26>
    1556:	687a      	ldr	r2, [r7, #4]
    1558:	f240 6314 	movw	r3, #1556	; 0x614
    155c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1560:	429a      	cmp	r2, r3
    1562:	d000      	beq.n	1566 <default_tx_handler+0x26>
    1564:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1566:	687b      	ldr	r3, [r7, #4]
    1568:	68db      	ldr	r3, [r3, #12]
    156a:	2b00      	cmp	r3, #0
    156c:	d100      	bne.n	1570 <default_tx_handler+0x30>
    156e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    1570:	687b      	ldr	r3, [r7, #4]
    1572:	691b      	ldr	r3, [r3, #16]
    1574:	2b00      	cmp	r3, #0
    1576:	d100      	bne.n	157a <default_tx_handler+0x3a>
    1578:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    157a:	687a      	ldr	r2, [r7, #4]
    157c:	f240 633c 	movw	r3, #1596	; 0x63c
    1580:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1584:	429a      	cmp	r2, r3
    1586:	d006      	beq.n	1596 <default_tx_handler+0x56>
    1588:	687a      	ldr	r2, [r7, #4]
    158a:	f240 6314 	movw	r3, #1556	; 0x614
    158e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1592:	429a      	cmp	r2, r3
    1594:	d152      	bne.n	163c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    1596:	687b      	ldr	r3, [r7, #4]
    1598:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    159a:	2b00      	cmp	r3, #0
    159c:	d04e      	beq.n	163c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    159e:	687b      	ldr	r3, [r7, #4]
    15a0:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    15a2:	2b00      	cmp	r3, #0
    15a4:	d04a      	beq.n	163c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    15a6:	687b      	ldr	r3, [r7, #4]
    15a8:	681b      	ldr	r3, [r3, #0]
    15aa:	7d1b      	ldrb	r3, [r3, #20]
    15ac:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    15ae:	687b      	ldr	r3, [r7, #4]
    15b0:	7a9a      	ldrb	r2, [r3, #10]
    15b2:	7afb      	ldrb	r3, [r7, #11]
    15b4:	ea42 0303 	orr.w	r3, r2, r3
    15b8:	b2da      	uxtb	r2, r3
    15ba:	687b      	ldr	r3, [r7, #4]
    15bc:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    15be:	7afb      	ldrb	r3, [r7, #11]
    15c0:	f003 0320 	and.w	r3, r3, #32
    15c4:	2b00      	cmp	r3, #0
    15c6:	d029      	beq.n	161c <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    15c8:	f04f 0310 	mov.w	r3, #16
    15cc:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    15ce:	687b      	ldr	r3, [r7, #4]
    15d0:	691a      	ldr	r2, [r3, #16]
    15d2:	687b      	ldr	r3, [r7, #4]
    15d4:	695b      	ldr	r3, [r3, #20]
    15d6:	ebc3 0302 	rsb	r3, r3, r2
    15da:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    15dc:	697b      	ldr	r3, [r7, #20]
    15de:	2b0f      	cmp	r3, #15
    15e0:	d801      	bhi.n	15e6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    15e2:	697b      	ldr	r3, [r7, #20]
    15e4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    15e6:	f04f 0300 	mov.w	r3, #0
    15ea:	60fb      	str	r3, [r7, #12]
    15ec:	e012      	b.n	1614 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    15ee:	687b      	ldr	r3, [r7, #4]
    15f0:	681b      	ldr	r3, [r3, #0]
    15f2:	687a      	ldr	r2, [r7, #4]
    15f4:	68d1      	ldr	r1, [r2, #12]
    15f6:	687a      	ldr	r2, [r7, #4]
    15f8:	6952      	ldr	r2, [r2, #20]
    15fa:	440a      	add	r2, r1
    15fc:	7812      	ldrb	r2, [r2, #0]
    15fe:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    1600:	687b      	ldr	r3, [r7, #4]
    1602:	695b      	ldr	r3, [r3, #20]
    1604:	f103 0201 	add.w	r2, r3, #1
    1608:	687b      	ldr	r3, [r7, #4]
    160a:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    160c:	68fb      	ldr	r3, [r7, #12]
    160e:	f103 0301 	add.w	r3, r3, #1
    1612:	60fb      	str	r3, [r7, #12]
    1614:	68fa      	ldr	r2, [r7, #12]
    1616:	693b      	ldr	r3, [r7, #16]
    1618:	429a      	cmp	r2, r3
    161a:	d3e8      	bcc.n	15ee <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    161c:	687b      	ldr	r3, [r7, #4]
    161e:	695a      	ldr	r2, [r3, #20]
    1620:	687b      	ldr	r3, [r7, #4]
    1622:	691b      	ldr	r3, [r3, #16]
    1624:	429a      	cmp	r2, r3
    1626:	d109      	bne.n	163c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    1628:	687b      	ldr	r3, [r7, #4]
    162a:	f04f 0200 	mov.w	r2, #0
    162e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    1630:	687b      	ldr	r3, [r7, #4]
    1632:	685b      	ldr	r3, [r3, #4]
    1634:	f04f 0200 	mov.w	r2, #0
    1638:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    163c:	f107 071c 	add.w	r7, r7, #28
    1640:	46bd      	mov	sp, r7
    1642:	bc80      	pop	{r7}
    1644:	4770      	bx	lr
    1646:	bf00      	nop

00001648 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1648:	4668      	mov	r0, sp
    164a:	f020 0107 	bic.w	r1, r0, #7
    164e:	468d      	mov	sp, r1
    1650:	b589      	push	{r0, r3, r7, lr}
    1652:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    1654:	f240 603c 	movw	r0, #1596	; 0x63c
    1658:	f2c2 0000 	movt	r0, #8192	; 0x2000
    165c:	f7ff fee2 	bl	1424 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    1660:	f04f 000a 	mov.w	r0, #10
    1664:	f7ff fd4c 	bl	1100 <NVIC_ClearPendingIRQ>
}
    1668:	46bd      	mov	sp, r7
    166a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    166e:	4685      	mov	sp, r0
    1670:	4770      	bx	lr
    1672:	bf00      	nop

00001674 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1674:	4668      	mov	r0, sp
    1676:	f020 0107 	bic.w	r1, r0, #7
    167a:	468d      	mov	sp, r1
    167c:	b589      	push	{r0, r3, r7, lr}
    167e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    1680:	f240 6014 	movw	r0, #1556	; 0x614
    1684:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1688:	f7ff fecc 	bl	1424 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    168c:	f04f 000b 	mov.w	r0, #11
    1690:	f7ff fd36 	bl	1100 <NVIC_ClearPendingIRQ>
}
    1694:	46bd      	mov	sp, r7
    1696:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    169a:	4685      	mov	sp, r0
    169c:	4770      	bx	lr
    169e:	bf00      	nop

000016a0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    16a0:	b480      	push	{r7}
    16a2:	b083      	sub	sp, #12
    16a4:	af00      	add	r7, sp, #0
    16a6:	4603      	mov	r3, r0
    16a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    16aa:	f24e 1300 	movw	r3, #57600	; 0xe100
    16ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
    16b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    16b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    16ba:	88f9      	ldrh	r1, [r7, #6]
    16bc:	f001 011f 	and.w	r1, r1, #31
    16c0:	f04f 0001 	mov.w	r0, #1
    16c4:	fa00 f101 	lsl.w	r1, r0, r1
    16c8:	f102 0260 	add.w	r2, r2, #96	; 0x60
    16cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    16d0:	f107 070c 	add.w	r7, r7, #12
    16d4:	46bd      	mov	sp, r7
    16d6:	bc80      	pop	{r7}
    16d8:	4770      	bx	lr
    16da:	bf00      	nop

000016dc <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    16dc:	b580      	push	{r7, lr}
    16de:	b08a      	sub	sp, #40	; 0x28
    16e0:	af00      	add	r7, sp, #0
    16e2:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    16e4:	687b      	ldr	r3, [r7, #4]
    16e6:	681b      	ldr	r3, [r3, #0]
    16e8:	681b      	ldr	r3, [r3, #0]
    16ea:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    16ec:	687b      	ldr	r3, [r7, #4]
    16ee:	681b      	ldr	r3, [r3, #0]
    16f0:	699b      	ldr	r3, [r3, #24]
    16f2:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    16f4:	687b      	ldr	r3, [r7, #4]
    16f6:	681b      	ldr	r3, [r3, #0]
    16f8:	685b      	ldr	r3, [r3, #4]
    16fa:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    16fc:	687b      	ldr	r3, [r7, #4]
    16fe:	681b      	ldr	r3, [r3, #0]
    1700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1702:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    1704:	687b      	ldr	r3, [r7, #4]
    1706:	681b      	ldr	r3, [r3, #0]
    1708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    170a:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    170c:	687b      	ldr	r3, [r7, #4]
    170e:	681b      	ldr	r3, [r3, #0]
    1710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    1712:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    1714:	687b      	ldr	r3, [r7, #4]
    1716:	681b      	ldr	r3, [r3, #0]
    1718:	69db      	ldr	r3, [r3, #28]
    171a:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    171c:	687a      	ldr	r2, [r7, #4]
    171e:	f240 63e0 	movw	r3, #1760	; 0x6e0
    1722:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1726:	429a      	cmp	r2, r3
    1728:	d12e      	bne.n	1788 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
    172a:	687a      	ldr	r2, [r7, #4]
    172c:	f241 0300 	movw	r3, #4096	; 0x1000
    1730:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1734:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    1736:	687b      	ldr	r3, [r7, #4]
    1738:	f04f 020c 	mov.w	r2, #12
    173c:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    173e:	f242 0300 	movw	r3, #8192	; 0x2000
    1742:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1746:	f242 0200 	movw	r2, #8192	; 0x2000
    174a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    174e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    1754:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    1756:	f04f 000c 	mov.w	r0, #12
    175a:	f7ff ffa1 	bl	16a0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    175e:	f242 0300 	movw	r3, #8192	; 0x2000
    1762:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1766:	f242 0200 	movw	r2, #8192	; 0x2000
    176a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    176e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1770:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    1774:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    1776:	687b      	ldr	r3, [r7, #4]
    1778:	681b      	ldr	r3, [r3, #0]
    177a:	687a      	ldr	r2, [r7, #4]
    177c:	6812      	ldr	r2, [r2, #0]
    177e:	6812      	ldr	r2, [r2, #0]
    1780:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    1784:	601a      	str	r2, [r3, #0]
    1786:	e02d      	b.n	17e4 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
    1788:	687a      	ldr	r2, [r7, #4]
    178a:	f241 0300 	movw	r3, #4096	; 0x1000
    178e:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1792:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    1794:	687b      	ldr	r3, [r7, #4]
    1796:	f04f 020d 	mov.w	r2, #13
    179a:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    179c:	f242 0300 	movw	r3, #8192	; 0x2000
    17a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    17a4:	f242 0200 	movw	r2, #8192	; 0x2000
    17a8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    17ac:	6b12      	ldr	r2, [r2, #48]	; 0x30
    17ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    17b2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    17b4:	f04f 000d 	mov.w	r0, #13
    17b8:	f7ff ff72 	bl	16a0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    17bc:	f242 0300 	movw	r3, #8192	; 0x2000
    17c0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    17c4:	f242 0200 	movw	r2, #8192	; 0x2000
    17c8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    17cc:	6b12      	ldr	r2, [r2, #48]	; 0x30
    17ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    17d2:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    17d4:	687b      	ldr	r3, [r7, #4]
    17d6:	681b      	ldr	r3, [r3, #0]
    17d8:	687a      	ldr	r2, [r7, #4]
    17da:	6812      	ldr	r2, [r2, #0]
    17dc:	6812      	ldr	r2, [r2, #0]
    17de:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    17e2:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    17e4:	687b      	ldr	r3, [r7, #4]
    17e6:	681b      	ldr	r3, [r3, #0]
    17e8:	687a      	ldr	r2, [r7, #4]
    17ea:	6812      	ldr	r2, [r2, #0]
    17ec:	6812      	ldr	r2, [r2, #0]
    17ee:	f022 0201 	bic.w	r2, r2, #1
    17f2:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = control_reg;
    17f4:	687b      	ldr	r3, [r7, #4]
    17f6:	681b      	ldr	r3, [r3, #0]
    17f8:	68fa      	ldr	r2, [r7, #12]
    17fa:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    17fc:	687b      	ldr	r3, [r7, #4]
    17fe:	681b      	ldr	r3, [r3, #0]
    1800:	693a      	ldr	r2, [r7, #16]
    1802:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    1804:	687b      	ldr	r3, [r7, #4]
    1806:	681b      	ldr	r3, [r3, #0]
    1808:	697a      	ldr	r2, [r7, #20]
    180a:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    180c:	687b      	ldr	r3, [r7, #4]
    180e:	681b      	ldr	r3, [r3, #0]
    1810:	687a      	ldr	r2, [r7, #4]
    1812:	6812      	ldr	r2, [r2, #0]
    1814:	6812      	ldr	r2, [r2, #0]
    1816:	f042 0201 	orr.w	r2, r2, #1
    181a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    181c:	687b      	ldr	r3, [r7, #4]
    181e:	681b      	ldr	r3, [r3, #0]
    1820:	69ba      	ldr	r2, [r7, #24]
    1822:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    1824:	687b      	ldr	r3, [r7, #4]
    1826:	681b      	ldr	r3, [r3, #0]
    1828:	69fa      	ldr	r2, [r7, #28]
    182a:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    182c:	687b      	ldr	r3, [r7, #4]
    182e:	681b      	ldr	r3, [r3, #0]
    1830:	6a3a      	ldr	r2, [r7, #32]
    1832:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    1834:	687b      	ldr	r3, [r7, #4]
    1836:	681b      	ldr	r3, [r3, #0]
    1838:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    183a:	61da      	str	r2, [r3, #28]
}
    183c:	f107 0728 	add.w	r7, r7, #40	; 0x28
    1840:	46bd      	mov	sp, r7
    1842:	bd80      	pop	{r7, pc}

00001844 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
	mss_spi_instance_t * this_spi,
	mss_spi_slave_t slave
)
{
    1844:	b580      	push	{r7, lr}
    1846:	b084      	sub	sp, #16
    1848:	af00      	add	r7, sp, #0
    184a:	6078      	str	r0, [r7, #4]
    184c:	460b      	mov	r3, r1
    184e:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1850:	687a      	ldr	r2, [r7, #4]
    1852:	f240 63e0 	movw	r3, #1760	; 0x6e0
    1856:	f2c2 0300 	movt	r3, #8192	; 0x2000
    185a:	429a      	cmp	r2, r3
    185c:	d007      	beq.n	186e <MSS_SPI_set_slave_select+0x2a>
    185e:	687a      	ldr	r2, [r7, #4]
    1860:	f240 6364 	movw	r3, #1636	; 0x664
    1864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1868:	429a      	cmp	r2, r3
    186a:	d000      	beq.n	186e <MSS_SPI_set_slave_select+0x2a>
    186c:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    186e:	687b      	ldr	r3, [r7, #4]
    1870:	681b      	ldr	r3, [r3, #0]
    1872:	681b      	ldr	r3, [r3, #0]
    1874:	f003 0302 	and.w	r3, r3, #2
    1878:	2b00      	cmp	r3, #0
    187a:	d100      	bne.n	187e <MSS_SPI_set_slave_select+0x3a>
    187c:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    187e:	78fa      	ldrb	r2, [r7, #3]
    1880:	687b      	ldr	r3, [r7, #4]
    1882:	f102 0206 	add.w	r2, r2, #6
    1886:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    188a:	f1b3 3fff 	cmp.w	r3, #4294967295
    188e:	d100      	bne.n	1892 <MSS_SPI_set_slave_select+0x4e>
    1890:	be00      	bkpt	0x0000

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1892:	687b      	ldr	r3, [r7, #4]
    1894:	681b      	ldr	r3, [r3, #0]
    1896:	689b      	ldr	r3, [r3, #8]
    1898:	f003 0304 	and.w	r3, r3, #4
    189c:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    189e:	68fb      	ldr	r3, [r7, #12]
    18a0:	2b00      	cmp	r3, #0
    18a2:	d002      	beq.n	18aa <MSS_SPI_set_slave_select+0x66>
    {
         recover_from_rx_overflow(this_spi);
    18a4:	6878      	ldr	r0, [r7, #4]
    18a6:	f7ff ff19 	bl	16dc <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    18aa:	687b      	ldr	r3, [r7, #4]
    18ac:	681b      	ldr	r3, [r3, #0]
    18ae:	687a      	ldr	r2, [r7, #4]
    18b0:	6812      	ldr	r2, [r2, #0]
    18b2:	6812      	ldr	r2, [r2, #0]
    18b4:	f022 0201 	bic.w	r2, r2, #1
    18b8:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    18ba:	687b      	ldr	r3, [r7, #4]
    18bc:	681b      	ldr	r3, [r3, #0]
    18be:	78f9      	ldrb	r1, [r7, #3]
    18c0:	687a      	ldr	r2, [r7, #4]
    18c2:	f101 0106 	add.w	r1, r1, #6
    18c6:	f852 2031 	ldr.w	r2, [r2, r1, lsl #3]
    18ca:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    18cc:	687b      	ldr	r3, [r7, #4]
    18ce:	681a      	ldr	r2, [r3, #0]
    18d0:	78fb      	ldrb	r3, [r7, #3]
    18d2:	6879      	ldr	r1, [r7, #4]
    18d4:	f103 0306 	add.w	r3, r3, #6
    18d8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    18dc:	440b      	add	r3, r1
    18de:	795b      	ldrb	r3, [r3, #5]
    18e0:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    18e2:	687b      	ldr	r3, [r7, #4]
    18e4:	681a      	ldr	r2, [r3, #0]
    18e6:	78fb      	ldrb	r3, [r7, #3]
    18e8:	6879      	ldr	r1, [r7, #4]
    18ea:	f103 0306 	add.w	r3, r3, #6
    18ee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    18f2:	440b      	add	r3, r1
    18f4:	791b      	ldrb	r3, [r3, #4]
    18f6:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    18f8:	687b      	ldr	r3, [r7, #4]
    18fa:	681b      	ldr	r3, [r3, #0]
    18fc:	687a      	ldr	r2, [r7, #4]
    18fe:	6812      	ldr	r2, [r2, #0]
    1900:	6812      	ldr	r2, [r2, #0]
    1902:	f042 0201 	orr.w	r2, r2, #1
    1906:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    1908:	687b      	ldr	r3, [r7, #4]
    190a:	681b      	ldr	r3, [r3, #0]
    190c:	687a      	ldr	r2, [r7, #4]
    190e:	6812      	ldr	r2, [r2, #0]
    1910:	69d1      	ldr	r1, [r2, #28]
    1912:	78fa      	ldrb	r2, [r7, #3]
    1914:	f04f 0001 	mov.w	r0, #1
    1918:	fa00 f202 	lsl.w	r2, r0, r2
    191c:	ea41 0202 	orr.w	r2, r1, r2
    1920:	61da      	str	r2, [r3, #28]
}
    1922:	f107 0710 	add.w	r7, r7, #16
    1926:	46bd      	mov	sp, r7
    1928:	bd80      	pop	{r7, pc}
    192a:	bf00      	nop

0000192c <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
	mss_spi_instance_t * this_spi,
	mss_spi_slave_t slave
)
{
    192c:	b580      	push	{r7, lr}
    192e:	b084      	sub	sp, #16
    1930:	af00      	add	r7, sp, #0
    1932:	6078      	str	r0, [r7, #4]
    1934:	460b      	mov	r3, r1
    1936:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1938:	687a      	ldr	r2, [r7, #4]
    193a:	f240 63e0 	movw	r3, #1760	; 0x6e0
    193e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1942:	429a      	cmp	r2, r3
    1944:	d007      	beq.n	1956 <MSS_SPI_clear_slave_select+0x2a>
    1946:	687a      	ldr	r2, [r7, #4]
    1948:	f240 6364 	movw	r3, #1636	; 0x664
    194c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1950:	429a      	cmp	r2, r3
    1952:	d000      	beq.n	1956 <MSS_SPI_clear_slave_select+0x2a>
    1954:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    1956:	687b      	ldr	r3, [r7, #4]
    1958:	681b      	ldr	r3, [r3, #0]
    195a:	681b      	ldr	r3, [r3, #0]
    195c:	f003 0302 	and.w	r3, r3, #2
    1960:	2b00      	cmp	r3, #0
    1962:	d100      	bne.n	1966 <MSS_SPI_clear_slave_select+0x3a>
    1964:	be00      	bkpt	0x0000

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1966:	687b      	ldr	r3, [r7, #4]
    1968:	681b      	ldr	r3, [r3, #0]
    196a:	689b      	ldr	r3, [r3, #8]
    196c:	f003 0304 	and.w	r3, r3, #4
    1970:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    1972:	68fb      	ldr	r3, [r7, #12]
    1974:	2b00      	cmp	r3, #0
    1976:	d002      	beq.n	197e <MSS_SPI_clear_slave_select+0x52>
    {
         recover_from_rx_overflow(this_spi);
    1978:	6878      	ldr	r0, [r7, #4]
    197a:	f7ff feaf 	bl	16dc <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    197e:	687b      	ldr	r3, [r7, #4]
    1980:	681b      	ldr	r3, [r3, #0]
    1982:	687a      	ldr	r2, [r7, #4]
    1984:	6812      	ldr	r2, [r2, #0]
    1986:	69d1      	ldr	r1, [r2, #28]
    1988:	78fa      	ldrb	r2, [r7, #3]
    198a:	f04f 0001 	mov.w	r0, #1
    198e:	fa00 f202 	lsl.w	r2, r0, r2
    1992:	ea6f 0202 	mvn.w	r2, r2
    1996:	ea01 0202 	and.w	r2, r1, r2
    199a:	61da      	str	r2, [r3, #28]
}
    199c:	f107 0710 	add.w	r7, r7, #16
    19a0:	46bd      	mov	sp, r7
    19a2:	bd80      	pop	{r7, pc}

000019a4 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    19a4:	b580      	push	{r7, lr}
    19a6:	b08e      	sub	sp, #56	; 0x38
    19a8:	af00      	add	r7, sp, #0
    19aa:	60f8      	str	r0, [r7, #12]
    19ac:	60b9      	str	r1, [r7, #8]
    19ae:	603b      	str	r3, [r7, #0]
    19b0:	4613      	mov	r3, r2
    19b2:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    19b4:	f04f 0300 	mov.w	r3, #0
    19b8:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    19ba:	f04f 0300 	mov.w	r3, #0
    19be:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    19c0:	68fa      	ldr	r2, [r7, #12]
    19c2:	f240 63e0 	movw	r3, #1760	; 0x6e0
    19c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ca:	429a      	cmp	r2, r3
    19cc:	d007      	beq.n	19de <MSS_SPI_transfer_block+0x3a>
    19ce:	68fa      	ldr	r2, [r7, #12]
    19d0:	f240 6364 	movw	r3, #1636	; 0x664
    19d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d8:	429a      	cmp	r2, r3
    19da:	d000      	beq.n	19de <MSS_SPI_transfer_block+0x3a>
    19dc:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    19de:	68fb      	ldr	r3, [r7, #12]
    19e0:	681b      	ldr	r3, [r3, #0]
    19e2:	681b      	ldr	r3, [r3, #0]
    19e4:	f003 0302 	and.w	r3, r3, #2
    19e8:	2b00      	cmp	r3, #0
    19ea:	d100      	bne.n	19ee <MSS_SPI_transfer_block+0x4a>
    19ec:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    19ee:	88fa      	ldrh	r2, [r7, #6]
    19f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    19f4:	4413      	add	r3, r2
    19f6:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(transfer_size == 0u)
    19f8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    19fa:	2b00      	cmp	r3, #0
    19fc:	d103      	bne.n	1a06 <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    19fe:	f04f 0301 	mov.w	r3, #1
    1a02:	623b      	str	r3, [r7, #32]
    1a04:	e001      	b.n	1a0a <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    1a06:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1a08:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1a0a:	68fb      	ldr	r3, [r7, #12]
    1a0c:	681b      	ldr	r3, [r3, #0]
    1a0e:	68fa      	ldr	r2, [r7, #12]
    1a10:	6812      	ldr	r2, [r2, #0]
    1a12:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1a14:	f042 020c 	orr.w	r2, r2, #12
    1a18:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    1a1a:	68fb      	ldr	r3, [r7, #12]
    1a1c:	681b      	ldr	r3, [r3, #0]
    1a1e:	689b      	ldr	r3, [r3, #8]
    1a20:	f003 0304 	and.w	r3, r3, #4
    1a24:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    1a26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    1a28:	2b00      	cmp	r3, #0
    1a2a:	d002      	beq.n	1a32 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    1a2c:	68f8      	ldr	r0, [r7, #12]
    1a2e:	f7ff fe55 	bl	16dc <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~CTRL_ENABLE_MASK;
    1a32:	68fb      	ldr	r3, [r7, #12]
    1a34:	681b      	ldr	r3, [r3, #0]
    1a36:	68fa      	ldr	r2, [r7, #12]
    1a38:	6812      	ldr	r2, [r2, #0]
    1a3a:	6812      	ldr	r2, [r2, #0]
    1a3c:	f022 0201 	bic.w	r2, r2, #1
    1a40:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    1a42:	68fb      	ldr	r3, [r7, #12]
    1a44:	6819      	ldr	r1, [r3, #0]
    1a46:	68fb      	ldr	r3, [r7, #12]
    1a48:	681b      	ldr	r3, [r3, #0]
    1a4a:	681b      	ldr	r3, [r3, #0]
    1a4c:	f240 02ff 	movw	r2, #255	; 0xff
    1a50:	f6cf 7200 	movt	r2, #65280	; 0xff00
    1a54:	ea03 0202 	and.w	r2, r3, r2
    1a58:	6a3b      	ldr	r3, [r7, #32]
    1a5a:	ea4f 2003 	mov.w	r0, r3, lsl #8
    1a5e:	f64f 7300 	movw	r3, #65280	; 0xff00
    1a62:	f2c0 03ff 	movt	r3, #255	; 0xff
    1a66:	ea00 0303 	and.w	r3, r0, r3
    1a6a:	ea42 0303 	orr.w	r3, r2, r3
    1a6e:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    1a70:	68fb      	ldr	r3, [r7, #12]
    1a72:	681b      	ldr	r3, [r3, #0]
    1a74:	f04f 0208 	mov.w	r2, #8
    1a78:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    1a7a:	68fb      	ldr	r3, [r7, #12]
    1a7c:	681b      	ldr	r3, [r3, #0]
    1a7e:	68fa      	ldr	r2, [r7, #12]
    1a80:	6812      	ldr	r2, [r2, #0]
    1a82:	6812      	ldr	r2, [r2, #0]
    1a84:	f042 0201 	orr.w	r2, r2, #1
    1a88:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1a8a:	68fb      	ldr	r3, [r7, #12]
    1a8c:	681b      	ldr	r3, [r3, #0]
    1a8e:	689b      	ldr	r3, [r3, #8]
    1a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1a94:	633b      	str	r3, [r7, #48]	; 0x30
    while(!rx_fifo_empty)
    1a96:	e009      	b.n	1aac <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    1a98:	68fb      	ldr	r3, [r7, #12]
    1a9a:	681b      	ldr	r3, [r3, #0]
    1a9c:	691b      	ldr	r3, [r3, #16]
    1a9e:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1aa0:	68fb      	ldr	r3, [r7, #12]
    1aa2:	681b      	ldr	r3, [r3, #0]
    1aa4:	689b      	ldr	r3, [r3, #8]
    1aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1aaa:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = 8u;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(!rx_fifo_empty)
    1aac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1aae:	2b00      	cmp	r3, #0
    1ab0:	d0f2      	beq.n	1a98 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    1ab2:	f04f 0300 	mov.w	r3, #0
    1ab6:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    1ab8:	f04f 0300 	mov.w	r3, #0
    1abc:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    1abe:	8bba      	ldrh	r2, [r7, #28]
    1ac0:	88fb      	ldrh	r3, [r7, #6]
    1ac2:	429a      	cmp	r2, r3
    1ac4:	d20f      	bcs.n	1ae6 <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    1ac6:	68fb      	ldr	r3, [r7, #12]
    1ac8:	681b      	ldr	r3, [r3, #0]
    1aca:	8bb9      	ldrh	r1, [r7, #28]
    1acc:	68ba      	ldr	r2, [r7, #8]
    1ace:	440a      	add	r2, r1
    1ad0:	7812      	ldrb	r2, [r2, #0]
    1ad2:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    1ad4:	8bbb      	ldrh	r3, [r7, #28]
    1ad6:	f103 0301 	add.w	r3, r3, #1
    1ada:	83bb      	strh	r3, [r7, #28]
        ++transit;
    1adc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1ade:	f103 0301 	add.w	r3, r3, #1
    1ae2:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1ae4:	e06a      	b.n	1bbc <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    1ae6:	8bba      	ldrh	r2, [r7, #28]
    1ae8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1aea:	429a      	cmp	r2, r3
    1aec:	d266      	bcs.n	1bbc <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    1aee:	68fb      	ldr	r3, [r7, #12]
    1af0:	681b      	ldr	r3, [r3, #0]
    1af2:	f04f 0200 	mov.w	r2, #0
    1af6:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    1af8:	8bbb      	ldrh	r3, [r7, #28]
    1afa:	f103 0301 	add.w	r3, r3, #1
    1afe:	83bb      	strh	r3, [r7, #28]
            ++transit;
    1b00:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1b02:	f103 0301 	add.w	r3, r3, #1
    1b06:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1b08:	e058      	b.n	1bbc <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1b0a:	68fb      	ldr	r3, [r7, #12]
    1b0c:	681b      	ldr	r3, [r3, #0]
    1b0e:	689b      	ldr	r3, [r3, #8]
    1b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1b14:	633b      	str	r3, [r7, #48]	; 0x30
        if(!rx_fifo_empty)
    1b16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    1b18:	2b00      	cmp	r3, #0
    1b1a:	d11e      	bne.n	1b5a <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    1b1c:	68fb      	ldr	r3, [r7, #12]
    1b1e:	681b      	ldr	r3, [r3, #0]
    1b20:	691b      	ldr	r3, [r3, #16]
    1b22:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    1b24:	8b7a      	ldrh	r2, [r7, #26]
    1b26:	88fb      	ldrh	r3, [r7, #6]
    1b28:	429a      	cmp	r2, r3
    1b2a:	d30e      	bcc.n	1b4a <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    1b2c:	8bfa      	ldrh	r2, [r7, #30]
    1b2e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    1b32:	429a      	cmp	r2, r3
    1b34:	d205      	bcs.n	1b42 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    1b36:	8bfa      	ldrh	r2, [r7, #30]
    1b38:	683b      	ldr	r3, [r7, #0]
    1b3a:	4413      	add	r3, r2
    1b3c:	697a      	ldr	r2, [r7, #20]
    1b3e:	b2d2      	uxtb	r2, r2
    1b40:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    1b42:	8bfb      	ldrh	r3, [r7, #30]
    1b44:	f103 0301 	add.w	r3, r3, #1
    1b48:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    1b4a:	8b7b      	ldrh	r3, [r7, #26]
    1b4c:	f103 0301 	add.w	r3, r3, #1
    1b50:	837b      	strh	r3, [r7, #26]
            --transit;
    1b52:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1b54:	f103 33ff 	add.w	r3, r3, #4294967295
    1b58:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1b5a:	68fb      	ldr	r3, [r7, #12]
    1b5c:	681b      	ldr	r3, [r3, #0]
    1b5e:	689b      	ldr	r3, [r3, #8]
    1b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1b64:	62bb      	str	r3, [r7, #40]	; 0x28
        if(!tx_fifo_full)
    1b66:	6abb      	ldr	r3, [r7, #40]	; 0x28
    1b68:	2b00      	cmp	r3, #0
    1b6a:	d127      	bne.n	1bbc <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    1b6c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1b6e:	2b03      	cmp	r3, #3
    1b70:	d824      	bhi.n	1bbc <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    1b72:	8bba      	ldrh	r2, [r7, #28]
    1b74:	88fb      	ldrh	r3, [r7, #6]
    1b76:	429a      	cmp	r2, r3
    1b78:	d20f      	bcs.n	1b9a <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    1b7a:	68fb      	ldr	r3, [r7, #12]
    1b7c:	681b      	ldr	r3, [r3, #0]
    1b7e:	8bb9      	ldrh	r1, [r7, #28]
    1b80:	68ba      	ldr	r2, [r7, #8]
    1b82:	440a      	add	r2, r1
    1b84:	7812      	ldrb	r2, [r2, #0]
    1b86:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    1b88:	8bbb      	ldrh	r3, [r7, #28]
    1b8a:	f103 0301 	add.w	r3, r3, #1
    1b8e:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    1b90:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1b92:	f103 0301 	add.w	r3, r3, #1
    1b96:	84fb      	strh	r3, [r7, #38]	; 0x26
    1b98:	e010      	b.n	1bbc <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    1b9a:	8bba      	ldrh	r2, [r7, #28]
    1b9c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1b9e:	429a      	cmp	r2, r3
    1ba0:	d20c      	bcs.n	1bbc <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    1ba2:	68fb      	ldr	r3, [r7, #12]
    1ba4:	681b      	ldr	r3, [r3, #0]
    1ba6:	f04f 0200 	mov.w	r2, #0
    1baa:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    1bac:	8bbb      	ldrh	r3, [r7, #28]
    1bae:	f103 0301 	add.w	r3, r3, #1
    1bb2:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    1bb4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    1bb6:	f103 0301 	add.w	r3, r3, #1
    1bba:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    1bbc:	8b7a      	ldrh	r2, [r7, #26]
    1bbe:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    1bc0:	429a      	cmp	r2, r3
    1bc2:	d3a2      	bcc.n	1b0a <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    1bc4:	f107 0738 	add.w	r7, r7, #56	; 0x38
    1bc8:	46bd      	mov	sp, r7
    1bca:	bd80      	pop	{r7, pc}

00001bcc <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1bcc:	b480      	push	{r7}
    1bce:	b085      	sub	sp, #20
    1bd0:	af00      	add	r7, sp, #0
    1bd2:	6078      	str	r0, [r7, #4]
    uint32_t more_data = 1u;
    1bd4:	f04f 0301 	mov.w	r3, #1
    1bd8:	60bb      	str	r3, [r7, #8]
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1bda:	687b      	ldr	r3, [r7, #4]
    1bdc:	681b      	ldr	r3, [r3, #0]
    1bde:	689b      	ldr	r3, [r3, #8]
    1be0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1be4:	60fb      	str	r3, [r7, #12]
    
    while(!tx_fifo_full && more_data)
    1be6:	e034      	b.n	1c52 <fill_slave_tx_fifo+0x86>
    {
        if(this_spi->slave_tx_idx < this_spi->slave_tx_size)
    1be8:	687b      	ldr	r3, [r7, #4]
    1bea:	691a      	ldr	r2, [r3, #16]
    1bec:	687b      	ldr	r3, [r7, #4]
    1bee:	68db      	ldr	r3, [r3, #12]
    1bf0:	429a      	cmp	r2, r3
    1bf2:	d20f      	bcs.n	1c14 <fill_slave_tx_fifo+0x48>
        {
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    1bf4:	687b      	ldr	r3, [r7, #4]
    1bf6:	681b      	ldr	r3, [r3, #0]
    1bf8:	687a      	ldr	r2, [r7, #4]
    1bfa:	6891      	ldr	r1, [r2, #8]
    1bfc:	687a      	ldr	r2, [r7, #4]
    1bfe:	6912      	ldr	r2, [r2, #16]
    1c00:	440a      	add	r2, r1
    1c02:	7812      	ldrb	r2, [r2, #0]
    1c04:	615a      	str	r2, [r3, #20]
            ++this_spi->slave_tx_idx;
    1c06:	687b      	ldr	r3, [r7, #4]
    1c08:	691b      	ldr	r3, [r3, #16]
    1c0a:	f103 0201 	add.w	r2, r3, #1
    1c0e:	687b      	ldr	r3, [r7, #4]
    1c10:	611a      	str	r2, [r3, #16]
    1c12:	e018      	b.n	1c46 <fill_slave_tx_fifo+0x7a>
        }
        else if(this_spi->resp_buff_tx_idx < this_spi->resp_buff_size)
    1c14:	687b      	ldr	r3, [r7, #4]
    1c16:	69da      	ldr	r2, [r3, #28]
    1c18:	687b      	ldr	r3, [r7, #4]
    1c1a:	699b      	ldr	r3, [r3, #24]
    1c1c:	429a      	cmp	r2, r3
    1c1e:	d20f      	bcs.n	1c40 <fill_slave_tx_fifo+0x74>
        {
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    1c20:	687b      	ldr	r3, [r7, #4]
    1c22:	681b      	ldr	r3, [r3, #0]
    1c24:	687a      	ldr	r2, [r7, #4]
    1c26:	6951      	ldr	r1, [r2, #20]
    1c28:	687a      	ldr	r2, [r7, #4]
    1c2a:	69d2      	ldr	r2, [r2, #28]
    1c2c:	440a      	add	r2, r1
    1c2e:	7812      	ldrb	r2, [r2, #0]
    1c30:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    1c32:	687b      	ldr	r3, [r7, #4]
    1c34:	69db      	ldr	r3, [r3, #28]
    1c36:	f103 0201 	add.w	r2, r3, #1
    1c3a:	687b      	ldr	r3, [r7, #4]
    1c3c:	61da      	str	r2, [r3, #28]
    1c3e:	e002      	b.n	1c46 <fill_slave_tx_fifo+0x7a>
        }
        else
        {
            more_data = 0u;
    1c40:	f04f 0300 	mov.w	r3, #0
    1c44:	60bb      	str	r3, [r7, #8]
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    1c46:	687b      	ldr	r3, [r7, #4]
    1c48:	681b      	ldr	r3, [r3, #0]
    1c4a:	689b      	ldr	r3, [r3, #8]
    1c4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    1c50:	60fb      	str	r3, [r7, #12]
    uint32_t more_data = 1u;
    uint32_t tx_fifo_full;
    
    tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    
    while(!tx_fifo_full && more_data)
    1c52:	68fb      	ldr	r3, [r7, #12]
    1c54:	2b00      	cmp	r3, #0
    1c56:	d102      	bne.n	1c5e <fill_slave_tx_fifo+0x92>
    1c58:	68bb      	ldr	r3, [r7, #8]
    1c5a:	2b00      	cmp	r3, #0
    1c5c:	d1c4      	bne.n	1be8 <fill_slave_tx_fifo+0x1c>
        {
            more_data = 0u;
        }
        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    }
}
    1c5e:	f107 0714 	add.w	r7, r7, #20
    1c62:	46bd      	mov	sp, r7
    1c64:	bc80      	pop	{r7}
    1c66:	4770      	bx	lr

00001c68 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    1c68:	b580      	push	{r7, lr}
    1c6a:	b084      	sub	sp, #16
    1c6c:	af00      	add	r7, sp, #0
    1c6e:	6078      	str	r0, [r7, #4]
    uint32_t rx_frame;
    uint32_t rx_fifo_empty;
    
    if(this_spi->frame_rx_handler != 0u)
    1c70:	687b      	ldr	r3, [r7, #4]
    1c72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    1c74:	2b00      	cmp	r3, #0
    1c76:	d018      	beq.n	1caa <read_slave_rx_fifo+0x42>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1c78:	687b      	ldr	r3, [r7, #4]
    1c7a:	681b      	ldr	r3, [r3, #0]
    1c7c:	689b      	ldr	r3, [r3, #8]
    1c7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1c82:	60fb      	str	r3, [r7, #12]
        
        while(!rx_fifo_empty)
    1c84:	e00d      	b.n	1ca2 <read_slave_rx_fifo+0x3a>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    1c86:	687b      	ldr	r3, [r7, #4]
    1c88:	681b      	ldr	r3, [r3, #0]
    1c8a:	691b      	ldr	r3, [r3, #16]
    1c8c:	60bb      	str	r3, [r7, #8]
            this_spi->frame_rx_handler( rx_frame );
    1c8e:	687b      	ldr	r3, [r7, #4]
    1c90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    1c92:	68b8      	ldr	r0, [r7, #8]
    1c94:	4798      	blx	r3
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1c96:	687b      	ldr	r3, [r7, #4]
    1c98:	681b      	ldr	r3, [r3, #0]
    1c9a:	689b      	ldr	r3, [r3, #8]
    1c9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1ca0:	60fb      	str	r3, [r7, #12]
    
    if(this_spi->frame_rx_handler != 0u)
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while(!rx_fifo_empty)
    1ca2:	68fb      	ldr	r3, [r7, #12]
    1ca4:	2b00      	cmp	r3, #0
    1ca6:	d0ee      	beq.n	1c86 <read_slave_rx_fifo+0x1e>
    1ca8:	e027      	b.n	1cfa <read_slave_rx_fifo+0x92>
        }
    }
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1caa:	687b      	ldr	r3, [r7, #4]
    1cac:	681b      	ldr	r3, [r3, #0]
    1cae:	689b      	ldr	r3, [r3, #8]
    1cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1cb4:	60fb      	str	r3, [r7, #12]
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
    1cb6:	e017      	b.n	1ce8 <read_slave_rx_fifo+0x80>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    1cb8:	687b      	ldr	r3, [r7, #4]
    1cba:	681b      	ldr	r3, [r3, #0]
    1cbc:	691b      	ldr	r3, [r3, #16]
    1cbe:	60bb      	str	r3, [r7, #8]
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    1cc0:	687b      	ldr	r3, [r7, #4]
    1cc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    1cc4:	687b      	ldr	r3, [r7, #4]
    1cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1cc8:	4413      	add	r3, r2
    1cca:	68ba      	ldr	r2, [r7, #8]
    1ccc:	b2d2      	uxtb	r2, r2
    1cce:	701a      	strb	r2, [r3, #0]
            ++this_spi->slave_rx_idx;
    1cd0:	687b      	ldr	r3, [r7, #4]
    1cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1cd4:	f103 0201 	add.w	r2, r3, #1
    1cd8:	687b      	ldr	r3, [r7, #4]
    1cda:	62da      	str	r2, [r3, #44]	; 0x2c
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    1cdc:	687b      	ldr	r3, [r7, #4]
    1cde:	681b      	ldr	r3, [r3, #0]
    1ce0:	689b      	ldr	r3, [r3, #8]
    1ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    1ce6:	60fb      	str	r3, [r7, #12]
    else 
    {
        /* Block handling mode. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        
        while((!rx_fifo_empty) && (this_spi->slave_rx_idx < this_spi->slave_rx_size))
    1ce8:	68fb      	ldr	r3, [r7, #12]
    1cea:	2b00      	cmp	r3, #0
    1cec:	d105      	bne.n	1cfa <read_slave_rx_fifo+0x92>
    1cee:	687b      	ldr	r3, [r7, #4]
    1cf0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1cf2:	687b      	ldr	r3, [r7, #4]
    1cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    1cf6:	429a      	cmp	r2, r3
    1cf8:	d3de      	bcc.n	1cb8 <read_slave_rx_fifo+0x50>
            this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
            ++this_spi->slave_rx_idx;
            rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
        }
    }
}
    1cfa:	f107 0710 	add.w	r7, r7, #16
    1cfe:	46bd      	mov	sp, r7
    1d00:	bd80      	pop	{r7, pc}
    1d02:	bf00      	nop

00001d04 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{
    1d04:	b580      	push	{r7, lr}
    1d06:	b084      	sub	sp, #16
    1d08:	af00      	add	r7, sp, #0
    1d0a:	6078      	str	r0, [r7, #4]
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    1d0c:	687a      	ldr	r2, [r7, #4]
    1d0e:	f240 63e0 	movw	r3, #1760	; 0x6e0
    1d12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d16:	429a      	cmp	r2, r3
    1d18:	d007      	beq.n	1d2a <mss_spi_isr+0x26>
    1d1a:	687a      	ldr	r2, [r7, #4]
    1d1c:	f240 6364 	movw	r3, #1636	; 0x664
    1d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d24:	429a      	cmp	r2, r3
    1d26:	d000      	beq.n	1d2a <mss_spi_isr+0x26>
    1d28:	be00      	bkpt	0x0000
  
    /* Handle receive. */
    if(this_spi->hw_reg->MIS & RXDONE_IRQ_MASK)
    1d2a:	687b      	ldr	r3, [r7, #4]
    1d2c:	681b      	ldr	r3, [r3, #0]
    1d2e:	6a1b      	ldr	r3, [r3, #32]
    1d30:	f003 0302 	and.w	r3, r3, #2
    1d34:	2b00      	cmp	r3, #0
    1d36:	d007      	beq.n	1d48 <mss_spi_isr+0x44>
    {
        read_slave_rx_fifo(this_spi);
    1d38:	6878      	ldr	r0, [r7, #4]
    1d3a:	f7ff ff95 	bl	1c68 <read_slave_rx_fifo>
        this_spi->hw_reg->IRQ_CLEAR = RXDONE_IRQ_MASK;
    1d3e:	687b      	ldr	r3, [r7, #4]
    1d40:	681b      	ldr	r3, [r3, #0]
    1d42:	f04f 0202 	mov.w	r2, #2
    1d46:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle transmit. */
    tx_done = this_spi->hw_reg->MIS & TXDONE_IRQ_MASK;
    1d48:	687b      	ldr	r3, [r7, #4]
    1d4a:	681b      	ldr	r3, [r3, #0]
    1d4c:	6a1b      	ldr	r3, [r3, #32]
    1d4e:	f003 0301 	and.w	r3, r3, #1
    1d52:	60bb      	str	r3, [r7, #8]
    if(tx_done)
    1d54:	68bb      	ldr	r3, [r7, #8]
    1d56:	2b00      	cmp	r3, #0
    1d58:	d00d      	beq.n	1d76 <mss_spi_isr+0x72>
    {
        if(0u == this_spi->slave_tx_buffer)
    1d5a:	687b      	ldr	r3, [r7, #4]
    1d5c:	689b      	ldr	r3, [r3, #8]
    1d5e:	2b00      	cmp	r3, #0
    1d60:	d104      	bne.n	1d6c <mss_spi_isr+0x68>
        {
            /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    1d62:	687b      	ldr	r3, [r7, #4]
    1d64:	681b      	ldr	r3, [r3, #0]
    1d66:	687a      	ldr	r2, [r7, #4]
    1d68:	6f52      	ldr	r2, [r2, #116]	; 0x74
    1d6a:	615a      	str	r2, [r3, #20]
        }
        this_spi->hw_reg->IRQ_CLEAR = TXDONE_IRQ_MASK;
    1d6c:	687b      	ldr	r3, [r7, #4]
    1d6e:	681b      	ldr	r3, [r3, #0]
    1d70:	f04f 0201 	mov.w	r2, #1
    1d74:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(this_spi->hw_reg->MIS & CMD_IRQ_MASK)
    1d76:	687b      	ldr	r3, [r7, #4]
    1d78:	681b      	ldr	r3, [r3, #0]
    1d7a:	6a1b      	ldr	r3, [r3, #32]
    1d7c:	f003 0310 	and.w	r3, r3, #16
    1d80:	2b00      	cmp	r3, #0
    1d82:	d014      	beq.n	1dae <mss_spi_isr+0xaa>
    {
        read_slave_rx_fifo(this_spi);
    1d84:	6878      	ldr	r0, [r7, #4]
    1d86:	f7ff ff6f 	bl	1c68 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(this_spi->cmd_handler != 0u)
    1d8a:	687b      	ldr	r3, [r7, #4]
    1d8c:	6a1b      	ldr	r3, [r3, #32]
    1d8e:	2b00      	cmp	r3, #0
    1d90:	d008      	beq.n	1da4 <mss_spi_isr+0xa0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    1d92:	687b      	ldr	r3, [r7, #4]
    1d94:	6a1b      	ldr	r3, [r3, #32]
    1d96:	687a      	ldr	r2, [r7, #4]
    1d98:	6a51      	ldr	r1, [r2, #36]	; 0x24
    1d9a:	687a      	ldr	r2, [r7, #4]
    1d9c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1d9e:	4608      	mov	r0, r1
    1da0:	4611      	mov	r1, r2
    1da2:	4798      	blx	r3
        }
        
        this_spi->hw_reg->IRQ_CLEAR = CMD_IRQ_MASK;
    1da4:	687b      	ldr	r3, [r7, #4]
    1da6:	681b      	ldr	r3, [r3, #0]
    1da8:	f04f 0210 	mov.w	r2, #16
    1dac:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle slave select becoming de-asserted. */
    if(this_spi->hw_reg->MIS & SSEND_IRQ_MASK)
    1dae:	687b      	ldr	r3, [r7, #4]
    1db0:	681b      	ldr	r3, [r3, #0]
    1db2:	6a1b      	ldr	r3, [r3, #32]
    1db4:	f003 0320 	and.w	r3, r3, #32
    1db8:	2b00      	cmp	r3, #0
    1dba:	d028      	beq.n	1e0e <mss_spi_isr+0x10a>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    1dbc:	6878      	ldr	r0, [r7, #4]
    1dbe:	f7ff ff53 	bl	1c68 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    1dc2:	687b      	ldr	r3, [r7, #4]
    1dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    1dc6:	60fb      	str	r3, [r7, #12]
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    1dc8:	687b      	ldr	r3, [r7, #4]
    1dca:	f04f 0200 	mov.w	r2, #0
    1dce:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    1dd0:	687b      	ldr	r3, [r7, #4]
    1dd2:	681b      	ldr	r3, [r3, #0]
    1dd4:	687a      	ldr	r2, [r7, #4]
    1dd6:	6812      	ldr	r2, [r2, #0]
    1dd8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    1dda:	f042 020c 	orr.w	r2, r2, #12
    1dde:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    1de0:	6878      	ldr	r0, [r7, #4]
    1de2:	f7ff fef3 	bl	1bcc <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    1de6:	687b      	ldr	r3, [r7, #4]
    1de8:	f04f 0200 	mov.w	r2, #0
    1dec:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /*
         * Call the receive handler if one exists.
         */
        if(this_spi->block_rx_handler != 0u)
    1dee:	687b      	ldr	r3, [r7, #4]
    1df0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
    1df2:	2b00      	cmp	r3, #0
    1df4:	d006      	beq.n	1e04 <mss_spi_isr+0x100>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    1df6:	687b      	ldr	r3, [r7, #4]
    1df8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
    1dfa:	687a      	ldr	r2, [r7, #4]
    1dfc:	6a52      	ldr	r2, [r2, #36]	; 0x24
    1dfe:	4610      	mov	r0, r2
    1e00:	68f9      	ldr	r1, [r7, #12]
    1e02:	4798      	blx	r3
        }
        
        this_spi->hw_reg->IRQ_CLEAR = SSEND_IRQ_MASK;
    1e04:	687b      	ldr	r3, [r7, #4]
    1e06:	681b      	ldr	r3, [r3, #0]
    1e08:	f04f 0220 	mov.w	r2, #32
    1e0c:	60da      	str	r2, [r3, #12]
    }
}
    1e0e:	f107 0710 	add.w	r7, r7, #16
    1e12:	46bd      	mov	sp, r7
    1e14:	bd80      	pop	{r7, pc}
    1e16:	bf00      	nop

00001e18 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    1e18:	4668      	mov	r0, sp
    1e1a:	f020 0107 	bic.w	r1, r0, #7
    1e1e:	468d      	mov	sp, r1
    1e20:	b589      	push	{r0, r3, r7, lr}
    1e22:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    1e24:	f240 60e0 	movw	r0, #1760	; 0x6e0
    1e28:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e2c:	f7ff ff6a 	bl	1d04 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
    1e30:	f04f 000c 	mov.w	r0, #12
    1e34:	f7ff fc34 	bl	16a0 <NVIC_ClearPendingIRQ>
}
    1e38:	46bd      	mov	sp, r7
    1e3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1e3e:	4685      	mov	sp, r0
    1e40:	4770      	bx	lr
    1e42:	bf00      	nop

00001e44 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    1e44:	4668      	mov	r0, sp
    1e46:	f020 0107 	bic.w	r1, r0, #7
    1e4a:	468d      	mov	sp, r1
    1e4c:	b589      	push	{r0, r3, r7, lr}
    1e4e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    1e50:	f240 6064 	movw	r0, #1636	; 0x664
    1e54:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1e58:	f7ff ff54 	bl	1d04 <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
    1e5c:	f04f 000d 	mov.w	r0, #13
    1e60:	f7ff fc1e 	bl	16a0 <NVIC_ClearPendingIRQ>
}
    1e64:	46bd      	mov	sp, r7
    1e66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    1e6a:	4685      	mov	sp, r0
    1e6c:	4770      	bx	lr
    1e6e:	bf00      	nop

00001e70 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1e70:	b480      	push	{r7}
    1e72:	b083      	sub	sp, #12
    1e74:	af00      	add	r7, sp, #0
    1e76:	4603      	mov	r3, r0
    1e78:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1e7a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1e7e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1e82:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1e86:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1e8a:	88f9      	ldrh	r1, [r7, #6]
    1e8c:	f001 011f 	and.w	r1, r1, #31
    1e90:	f04f 0001 	mov.w	r0, #1
    1e94:	fa00 f101 	lsl.w	r1, r0, r1
    1e98:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1e9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1ea0:	f107 070c 	add.w	r7, r7, #12
    1ea4:	46bd      	mov	sp, r7
    1ea6:	bc80      	pop	{r7}
    1ea8:	4770      	bx	lr
    1eaa:	bf00      	nop

00001eac <get_channel_id_from_status>:

static pdma_channel_id_t get_channel_id_from_status
(
    uint16_t status
)
{
    1eac:	b480      	push	{r7}
    1eae:	b085      	sub	sp, #20
    1eb0:	af00      	add	r7, sp, #0
    1eb2:	4603      	mov	r3, r0
    1eb4:	80fb      	strh	r3, [r7, #6]
    pdma_channel_id_t channel_id = PDMA_CHANNEL_0;
    1eb6:	f04f 0300 	mov.w	r3, #0
    1eba:	73fb      	strb	r3, [r7, #15]
    
    if ( status & CHANNEL_0_STATUS_BITS_MASK )
    1ebc:	88fb      	ldrh	r3, [r7, #6]
    1ebe:	f003 0303 	and.w	r3, r3, #3
    1ec2:	2b00      	cmp	r3, #0
    1ec4:	d003      	beq.n	1ece <get_channel_id_from_status+0x22>
    {
        channel_id = PDMA_CHANNEL_0;
    1ec6:	f04f 0300 	mov.w	r3, #0
    1eca:	73fb      	strb	r3, [r7, #15]
    1ecc:	e03f      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_1_STATUS_BITS_MASK )
    1ece:	88fb      	ldrh	r3, [r7, #6]
    1ed0:	f003 030c 	and.w	r3, r3, #12
    1ed4:	2b00      	cmp	r3, #0
    1ed6:	d003      	beq.n	1ee0 <get_channel_id_from_status+0x34>
    {
        channel_id = PDMA_CHANNEL_1;
    1ed8:	f04f 0301 	mov.w	r3, #1
    1edc:	73fb      	strb	r3, [r7, #15]
    1ede:	e036      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_2_STATUS_BITS_MASK )
    1ee0:	88fb      	ldrh	r3, [r7, #6]
    1ee2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    1ee6:	2b00      	cmp	r3, #0
    1ee8:	d003      	beq.n	1ef2 <get_channel_id_from_status+0x46>
    {
        channel_id = PDMA_CHANNEL_2;
    1eea:	f04f 0302 	mov.w	r3, #2
    1eee:	73fb      	strb	r3, [r7, #15]
    1ef0:	e02d      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_3_STATUS_BITS_MASK )
    1ef2:	88fb      	ldrh	r3, [r7, #6]
    1ef4:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    1ef8:	2b00      	cmp	r3, #0
    1efa:	d003      	beq.n	1f04 <get_channel_id_from_status+0x58>
    {
        channel_id = PDMA_CHANNEL_3;
    1efc:	f04f 0303 	mov.w	r3, #3
    1f00:	73fb      	strb	r3, [r7, #15]
    1f02:	e024      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_4_STATUS_BITS_MASK )
    1f04:	88fb      	ldrh	r3, [r7, #6]
    1f06:	f403 7340 	and.w	r3, r3, #768	; 0x300
    1f0a:	2b00      	cmp	r3, #0
    1f0c:	d003      	beq.n	1f16 <get_channel_id_from_status+0x6a>
    {
        channel_id = PDMA_CHANNEL_4;
    1f0e:	f04f 0304 	mov.w	r3, #4
    1f12:	73fb      	strb	r3, [r7, #15]
    1f14:	e01b      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_5_STATUS_BITS_MASK )
    1f16:	88fb      	ldrh	r3, [r7, #6]
    1f18:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
    1f1c:	2b00      	cmp	r3, #0
    1f1e:	d003      	beq.n	1f28 <get_channel_id_from_status+0x7c>
    {
        channel_id = PDMA_CHANNEL_5;
    1f20:	f04f 0305 	mov.w	r3, #5
    1f24:	73fb      	strb	r3, [r7, #15]
    1f26:	e012      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_6_STATUS_BITS_MASK )
    1f28:	88fb      	ldrh	r3, [r7, #6]
    1f2a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
    1f2e:	2b00      	cmp	r3, #0
    1f30:	d003      	beq.n	1f3a <get_channel_id_from_status+0x8e>
    {
        channel_id = PDMA_CHANNEL_6;
    1f32:	f04f 0306 	mov.w	r3, #6
    1f36:	73fb      	strb	r3, [r7, #15]
    1f38:	e009      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else if ( status & CHANNEL_7_STATUS_BITS_MASK )
    1f3a:	88fb      	ldrh	r3, [r7, #6]
    1f3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    1f40:	2b00      	cmp	r3, #0
    1f42:	d003      	beq.n	1f4c <get_channel_id_from_status+0xa0>
    {
        channel_id = PDMA_CHANNEL_7;
    1f44:	f04f 0307 	mov.w	r3, #7
    1f48:	73fb      	strb	r3, [r7, #15]
    1f4a:	e000      	b.n	1f4e <get_channel_id_from_status+0xa2>
    }
    else
    {
        ASSERT(0);
    1f4c:	be00      	bkpt	0x0000
    }
    return channel_id;
    1f4e:	7bfb      	ldrb	r3, [r7, #15]
}
    1f50:	4618      	mov	r0, r3
    1f52:	f107 0714 	add.w	r7, r7, #20
    1f56:	46bd      	mov	sp, r7
    1f58:	bc80      	pop	{r7}
    1f5a:	4770      	bx	lr

00001f5c <DMA_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void DMA_IRQHandler( void )
#else
void DMA_IRQHandler( void )
#endif
{
    1f5c:	4668      	mov	r0, sp
    1f5e:	f020 0107 	bic.w	r1, r0, #7
    1f62:	468d      	mov	sp, r1
    1f64:	b581      	push	{r0, r7, lr}
    1f66:	b083      	sub	sp, #12
    1f68:	af00      	add	r7, sp, #0
    uint16_t status;
    pdma_channel_id_t channel_id;
    
    status = (uint16_t)PDMA->BUFFER_STATUS;
    1f6a:	f244 0300 	movw	r3, #16384	; 0x4000
    1f6e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    1f72:	685b      	ldr	r3, [r3, #4]
    1f74:	80bb      	strh	r3, [r7, #4]
    
    do {
        channel_id = get_channel_id_from_status( status );
    1f76:	88bb      	ldrh	r3, [r7, #4]
    1f78:	4618      	mov	r0, r3
    1f7a:	f7ff ff97 	bl	1eac <get_channel_id_from_status>
    1f7e:	4603      	mov	r3, r0
    1f80:	71fb      	strb	r3, [r7, #7]
        status &= (uint16_t)~g_pdma_status_mask[channel_id];
    1f82:	79fa      	ldrb	r2, [r7, #7]
    1f84:	f64a 33ac 	movw	r3, #43948	; 0xabac
    1f88:	f2c0 0300 	movt	r3, #0
    1f8c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1f90:	ea6f 0303 	mvn.w	r3, r3
    1f94:	b29a      	uxth	r2, r3
    1f96:	88bb      	ldrh	r3, [r7, #4]
    1f98:	ea02 0303 	and.w	r3, r2, r3
    1f9c:	80bb      	strh	r3, [r7, #4]
        if ( 0 != g_pdma_isr_table[channel_id])
    1f9e:	79fa      	ldrb	r2, [r7, #7]
    1fa0:	f240 5368 	movw	r3, #1384	; 0x568
    1fa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1fac:	2b00      	cmp	r3, #0
    1fae:	d007      	beq.n	1fc0 <DMA_IRQHandler+0x64>
        {
            g_pdma_isr_table[channel_id]();
    1fb0:	79fa      	ldrb	r2, [r7, #7]
    1fb2:	f240 5368 	movw	r3, #1384	; 0x568
    1fb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    1fbe:	4798      	blx	r3
        }
    } while ( 0U != status );
    1fc0:	88bb      	ldrh	r3, [r7, #4]
    1fc2:	2b00      	cmp	r3, #0
    1fc4:	d1d7      	bne.n	1f76 <DMA_IRQHandler+0x1a>
      
    NVIC_ClearPendingIRQ( DMA_IRQn );
    1fc6:	f04f 0009 	mov.w	r0, #9
    1fca:	f7ff ff51 	bl	1e70 <NVIC_ClearPendingIRQ>
}
    1fce:	f107 070c 	add.w	r7, r7, #12
    1fd2:	46bd      	mov	sp, r7
    1fd4:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    1fd8:	4685      	mov	sp, r0
    1fda:	4770      	bx	lr

00001fdc <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1fdc:	b480      	push	{r7}
    1fde:	b083      	sub	sp, #12
    1fe0:	af00      	add	r7, sp, #0
    1fe2:	4603      	mov	r3, r0
    1fe4:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1fe6:	f24e 1300 	movw	r3, #57600	; 0xe100
    1fea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1fee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1ff2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1ff6:	88f9      	ldrh	r1, [r7, #6]
    1ff8:	f001 011f 	and.w	r1, r1, #31
    1ffc:	f04f 0001 	mov.w	r0, #1
    2000:	fa00 f101 	lsl.w	r1, r0, r1
    2004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2008:	f107 070c 	add.w	r7, r7, #12
    200c:	46bd      	mov	sp, r7
    200e:	bc80      	pop	{r7}
    2010:	4770      	bx	lr
    2012:	bf00      	nop

00002014 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2014:	b480      	push	{r7}
    2016:	b083      	sub	sp, #12
    2018:	af00      	add	r7, sp, #0
    201a:	4603      	mov	r3, r0
    201c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    201e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2022:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2026:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    202a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    202e:	88f9      	ldrh	r1, [r7, #6]
    2030:	f001 011f 	and.w	r1, r1, #31
    2034:	f04f 0001 	mov.w	r0, #1
    2038:	fa00 f101 	lsl.w	r1, r0, r1
    203c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2040:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2044:	f107 070c 	add.w	r7, r7, #12
    2048:	46bd      	mov	sp, r7
    204a:	bc80      	pop	{r7}
    204c:	4770      	bx	lr
    204e:	bf00      	nop

00002050 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2050:	b580      	push	{r7, lr}
    2052:	b082      	sub	sp, #8
    2054:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2056:	f242 0300 	movw	r3, #8192	; 0x2000
    205a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    205e:	f242 0200 	movw	r2, #8192	; 0x2000
    2062:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2066:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2068:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    206c:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    206e:	f04f 0300 	mov.w	r3, #0
    2072:	607b      	str	r3, [r7, #4]
    2074:	e00e      	b.n	2094 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2076:	687a      	ldr	r2, [r7, #4]
    2078:	f64a 433c 	movw	r3, #44092	; 0xac3c
    207c:	f2c0 0300 	movt	r3, #0
    2080:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2084:	b21b      	sxth	r3, r3
    2086:	4618      	mov	r0, r3
    2088:	f7ff ffc4 	bl	2014 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    208c:	687b      	ldr	r3, [r7, #4]
    208e:	f103 0301 	add.w	r3, r3, #1
    2092:	607b      	str	r3, [r7, #4]
    2094:	687b      	ldr	r3, [r7, #4]
    2096:	2b1f      	cmp	r3, #31
    2098:	d9ed      	bls.n	2076 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    209a:	f242 0300 	movw	r3, #8192	; 0x2000
    209e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    20a2:	f242 0200 	movw	r2, #8192	; 0x2000
    20a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    20aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
    20ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    20b0:	631a      	str	r2, [r3, #48]	; 0x30
}
    20b2:	f107 0708 	add.w	r7, r7, #8
    20b6:	46bd      	mov	sp, r7
    20b8:	bd80      	pop	{r7, pc}
    20ba:	bf00      	nop

000020bc <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    20bc:	b480      	push	{r7}
    20be:	b085      	sub	sp, #20
    20c0:	af00      	add	r7, sp, #0
    20c2:	4603      	mov	r3, r0
    20c4:	6039      	str	r1, [r7, #0]
    20c6:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    20c8:	79fb      	ldrb	r3, [r7, #7]
    20ca:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    20cc:	68fb      	ldr	r3, [r7, #12]
    20ce:	2b1f      	cmp	r3, #31
    20d0:	d900      	bls.n	20d4 <MSS_GPIO_config+0x18>
    20d2:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    20d4:	68fb      	ldr	r3, [r7, #12]
    20d6:	2b1f      	cmp	r3, #31
    20d8:	d808      	bhi.n	20ec <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    20da:	68fa      	ldr	r2, [r7, #12]
    20dc:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    20e0:	f2c0 0300 	movt	r3, #0
    20e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    20e8:	683a      	ldr	r2, [r7, #0]
    20ea:	601a      	str	r2, [r3, #0]
    }
}
    20ec:	f107 0714 	add.w	r7, r7, #20
    20f0:	46bd      	mov	sp, r7
    20f2:	bc80      	pop	{r7}
    20f4:	4770      	bx	lr
    20f6:	bf00      	nop

000020f8 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    20f8:	b580      	push	{r7, lr}
    20fa:	b084      	sub	sp, #16
    20fc:	af00      	add	r7, sp, #0
    20fe:	4603      	mov	r3, r0
    2100:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2102:	79fb      	ldrb	r3, [r7, #7]
    2104:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2106:	68fb      	ldr	r3, [r7, #12]
    2108:	2b1f      	cmp	r3, #31
    210a:	d900      	bls.n	210e <MSS_GPIO_enable_irq+0x16>
    210c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    210e:	68fb      	ldr	r3, [r7, #12]
    2110:	2b1f      	cmp	r3, #31
    2112:	d81e      	bhi.n	2152 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2114:	68fa      	ldr	r2, [r7, #12]
    2116:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    211a:	f2c0 0300 	movt	r3, #0
    211e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2122:	681b      	ldr	r3, [r3, #0]
    2124:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    2126:	68fa      	ldr	r2, [r7, #12]
    2128:	f64a 33bc 	movw	r3, #43964	; 0xabbc
    212c:	f2c0 0300 	movt	r3, #0
    2130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2134:	68ba      	ldr	r2, [r7, #8]
    2136:	f042 0208 	orr.w	r2, r2, #8
    213a:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    213c:	68fa      	ldr	r2, [r7, #12]
    213e:	f64a 433c 	movw	r3, #44092	; 0xac3c
    2142:	f2c0 0300 	movt	r3, #0
    2146:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    214a:	b21b      	sxth	r3, r3
    214c:	4618      	mov	r0, r3
    214e:	f7ff ff45 	bl	1fdc <NVIC_EnableIRQ>
    }
}
    2152:	f107 0710 	add.w	r7, r7, #16
    2156:	46bd      	mov	sp, r7
    2158:	bd80      	pop	{r7, pc}
    215a:	bf00      	nop

0000215c <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    215c:	b580      	push	{r7, lr}
    215e:	b084      	sub	sp, #16
    2160:	af00      	add	r7, sp, #0
    2162:	4603      	mov	r3, r0
    2164:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2166:	79fb      	ldrb	r3, [r7, #7]
    2168:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    216a:	68fb      	ldr	r3, [r7, #12]
    216c:	2b1f      	cmp	r3, #31
    216e:	d900      	bls.n	2172 <MSS_GPIO_clear_irq+0x16>
    2170:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2172:	68fb      	ldr	r3, [r7, #12]
    2174:	2b1f      	cmp	r3, #31
    2176:	d815      	bhi.n	21a4 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2178:	f243 0300 	movw	r3, #12288	; 0x3000
    217c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2180:	68fa      	ldr	r2, [r7, #12]
    2182:	f04f 0101 	mov.w	r1, #1
    2186:	fa01 f202 	lsl.w	r2, r1, r2
    218a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    218e:	68fa      	ldr	r2, [r7, #12]
    2190:	f64a 433c 	movw	r3, #44092	; 0xac3c
    2194:	f2c0 0300 	movt	r3, #0
    2198:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    219c:	b21b      	sxth	r3, r3
    219e:	4618      	mov	r0, r3
    21a0:	f7ff ff38 	bl	2014 <NVIC_ClearPendingIRQ>
    }
}
    21a4:	f107 0710 	add.w	r7, r7, #16
    21a8:	46bd      	mov	sp, r7
    21aa:	bd80      	pop	{r7, pc}

000021ac <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    21ac:	b480      	push	{r7}
    21ae:	b083      	sub	sp, #12
    21b0:	af00      	add	r7, sp, #0
    21b2:	4603      	mov	r3, r0
    21b4:	6039      	str	r1, [r7, #0]
    21b6:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    21b8:	79fb      	ldrb	r3, [r7, #7]
    21ba:	2b02      	cmp	r3, #2
    21bc:	d900      	bls.n	21c0 <ACE_set_sdd_value+0x14>
    21be:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    21c0:	79fb      	ldrb	r3, [r7, #7]
    21c2:	2b02      	cmp	r3, #2
    21c4:	d813      	bhi.n	21ee <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    21c6:	79fa      	ldrb	r2, [r7, #7]
    21c8:	f64a 4388 	movw	r3, #44168	; 0xac88
    21cc:	f2c0 0300 	movt	r3, #0
    21d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    21d4:	683a      	ldr	r2, [r7, #0]
    21d6:	ea4f 4212 	mov.w	r2, r2, lsr #16
    21da:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    21dc:	79fa      	ldrb	r2, [r7, #7]
    21de:	f64a 437c 	movw	r3, #44156	; 0xac7c
    21e2:	f2c0 0300 	movt	r3, #0
    21e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    21ea:	683a      	ldr	r2, [r7, #0]
    21ec:	601a      	str	r2, [r3, #0]
    }
}
    21ee:	f107 070c 	add.w	r7, r7, #12
    21f2:	46bd      	mov	sp, r7
    21f4:	bc80      	pop	{r7}
    21f6:	4770      	bx	lr

000021f8 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    21f8:	b580      	push	{r7, lr}
    21fa:	b090      	sub	sp, #64	; 0x40
    21fc:	af00      	add	r7, sp, #0
    21fe:	60f8      	str	r0, [r7, #12]
    2200:	60b9      	str	r1, [r7, #8]
    2202:	80fa      	strh	r2, [r7, #6]
    2204:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
    2206:	68fb      	ldr	r3, [r7, #12]
    2208:	2b00      	cmp	r3, #0
    220a:	d123      	bne.n	2254 <UART_init+0x5c>
    220c:	f64a 4394 	movw	r3, #44180	; 0xac94
    2210:	f2c0 0300 	movt	r3, #0
    2214:	f107 0c10 	add.w	ip, r7, #16
    2218:	469e      	mov	lr, r3
    221a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    221e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2222:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2226:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    222a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    222e:	f8cc 0000 	str.w	r0, [ip]
    2232:	f10c 0c04 	add.w	ip, ip, #4
    2236:	f8ac 1000 	strh.w	r1, [ip]
    223a:	f10c 0c02 	add.w	ip, ip, #2
    223e:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2242:	f88c 3000 	strb.w	r3, [ip]
    2246:	f107 0310 	add.w	r3, r7, #16
    224a:	4618      	mov	r0, r3
    224c:	f04f 0130 	mov.w	r1, #48	; 0x30
    2250:	f000 fb78 	bl	2944 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    2254:	797b      	ldrb	r3, [r7, #5]
    2256:	2b07      	cmp	r3, #7
    2258:	d923      	bls.n	22a2 <UART_init+0xaa>
    225a:	f64a 4394 	movw	r3, #44180	; 0xac94
    225e:	f2c0 0300 	movt	r3, #0
    2262:	f107 0c10 	add.w	ip, r7, #16
    2266:	469e      	mov	lr, r3
    2268:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    226c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2270:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2274:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2278:	e89e 0003 	ldmia.w	lr, {r0, r1}
    227c:	f8cc 0000 	str.w	r0, [ip]
    2280:	f10c 0c04 	add.w	ip, ip, #4
    2284:	f8ac 1000 	strh.w	r1, [ip]
    2288:	f10c 0c02 	add.w	ip, ip, #2
    228c:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2290:	f88c 3000 	strb.w	r3, [ip]
    2294:	f107 0310 	add.w	r3, r7, #16
    2298:	4618      	mov	r0, r3
    229a:	f04f 0131 	mov.w	r1, #49	; 0x31
    229e:	f000 fb51 	bl	2944 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
    22a2:	88fa      	ldrh	r2, [r7, #6]
    22a4:	f641 73ff 	movw	r3, #8191	; 0x1fff
    22a8:	429a      	cmp	r2, r3
    22aa:	d923      	bls.n	22f4 <UART_init+0xfc>
    22ac:	f64a 4394 	movw	r3, #44180	; 0xac94
    22b0:	f2c0 0300 	movt	r3, #0
    22b4:	f107 0c10 	add.w	ip, r7, #16
    22b8:	469e      	mov	lr, r3
    22ba:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    22be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    22c2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    22c6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    22ca:	e89e 0003 	ldmia.w	lr, {r0, r1}
    22ce:	f8cc 0000 	str.w	r0, [ip]
    22d2:	f10c 0c04 	add.w	ip, ip, #4
    22d6:	f8ac 1000 	strh.w	r1, [ip]
    22da:	f10c 0c02 	add.w	ip, ip, #2
    22de:	ea4f 4311 	mov.w	r3, r1, lsr #16
    22e2:	f88c 3000 	strb.w	r3, [ip]
    22e6:	f107 0310 	add.w	r3, r7, #16
    22ea:	4618      	mov	r0, r3
    22ec:	f04f 0132 	mov.w	r1, #50	; 0x32
    22f0:	f000 fb28 	bl	2944 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
    22f4:	68fb      	ldr	r3, [r7, #12]
    22f6:	2b00      	cmp	r3, #0
    22f8:	f000 80ca 	beq.w	2490 <UART_init+0x298>
    22fc:	797b      	ldrb	r3, [r7, #5]
    22fe:	2b07      	cmp	r3, #7
    2300:	f200 80c6 	bhi.w	2490 <UART_init+0x298>
    2304:	88fa      	ldrh	r2, [r7, #6]
    2306:	f641 73ff 	movw	r3, #8191	; 0x1fff
    230a:	429a      	cmp	r2, r3
    230c:	f200 80c0 	bhi.w	2490 <UART_init+0x298>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    2310:	68bb      	ldr	r3, [r7, #8]
    2312:	f103 0208 	add.w	r2, r3, #8
    2316:	88fb      	ldrh	r3, [r7, #6]
    2318:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    231c:	4610      	mov	r0, r2
    231e:	4619      	mov	r1, r3
    2320:	f000 fb54 	bl	29cc <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    2324:	68bb      	ldr	r3, [r7, #8]
    2326:	f103 020c 	add.w	r2, r3, #12
    232a:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    232c:	88fb      	ldrh	r3, [r7, #6]
    232e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    2332:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    2336:	ea41 0303 	orr.w	r3, r1, r3
    233a:	4610      	mov	r0, r2
    233c:	4619      	mov	r1, r3
    233e:	f000 fb45 	bl	29cc <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    2342:	68fb      	ldr	r3, [r7, #12]
    2344:	68ba      	ldr	r2, [r7, #8]
    2346:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
    2348:	68fb      	ldr	r3, [r7, #12]
    234a:	681b      	ldr	r3, [r3, #0]
    234c:	f103 0308 	add.w	r3, r3, #8
    2350:	4618      	mov	r0, r3
    2352:	f000 fb3d 	bl	29d0 <HW_get_8bit_reg>
    2356:	4603      	mov	r3, r0
    2358:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
    235a:	68fb      	ldr	r3, [r7, #12]
    235c:	681b      	ldr	r3, [r3, #0]
    235e:	f103 030c 	add.w	r3, r3, #12
    2362:	4618      	mov	r0, r3
    2364:	f000 fb34 	bl	29d0 <HW_get_8bit_reg>
    2368:	4603      	mov	r3, r0
    236a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
    236e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2372:	f023 0307 	bic.w	r3, r3, #7
    2376:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
    237a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
    237e:	ea4f 1343 	mov.w	r3, r3, lsl #5
    2382:	b29a      	uxth	r2, r3
    2384:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
    2386:	ea42 0303 	orr.w	r3, r2, r3
    238a:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
    238c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
    2390:	f003 0307 	and.w	r3, r3, #7
    2394:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
    2398:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
    239a:	88fb      	ldrh	r3, [r7, #6]
    239c:	429a      	cmp	r2, r3
    239e:	d023      	beq.n	23e8 <UART_init+0x1f0>
    23a0:	f64a 4394 	movw	r3, #44180	; 0xac94
    23a4:	f2c0 0300 	movt	r3, #0
    23a8:	f107 0c10 	add.w	ip, r7, #16
    23ac:	469e      	mov	lr, r3
    23ae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    23b2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    23b6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    23ba:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    23be:	e89e 0003 	ldmia.w	lr, {r0, r1}
    23c2:	f8cc 0000 	str.w	r0, [ip]
    23c6:	f10c 0c04 	add.w	ip, ip, #4
    23ca:	f8ac 1000 	strh.w	r1, [ip]
    23ce:	f10c 0c02 	add.w	ip, ip, #2
    23d2:	ea4f 4311 	mov.w	r3, r1, lsr #16
    23d6:	f88c 3000 	strb.w	r3, [ip]
    23da:	f107 0310 	add.w	r3, r7, #16
    23de:	4618      	mov	r0, r3
    23e0:	f04f 0154 	mov.w	r1, #84	; 0x54
    23e4:	f000 faae 	bl	2944 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
    23e8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
    23ec:	797b      	ldrb	r3, [r7, #5]
    23ee:	429a      	cmp	r2, r3
    23f0:	d023      	beq.n	243a <UART_init+0x242>
    23f2:	f64a 4394 	movw	r3, #44180	; 0xac94
    23f6:	f2c0 0300 	movt	r3, #0
    23fa:	f107 0c10 	add.w	ip, r7, #16
    23fe:	469e      	mov	lr, r3
    2400:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2404:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2408:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    240c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2410:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2414:	f8cc 0000 	str.w	r0, [ip]
    2418:	f10c 0c04 	add.w	ip, ip, #4
    241c:	f8ac 1000 	strh.w	r1, [ip]
    2420:	f10c 0c02 	add.w	ip, ip, #2
    2424:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2428:	f88c 3000 	strb.w	r3, [ip]
    242c:	f107 0310 	add.w	r3, r7, #16
    2430:	4618      	mov	r0, r3
    2432:	f04f 0155 	mov.w	r1, #85	; 0x55
    2436:	f000 fa85 	bl	2944 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    243a:	68fb      	ldr	r3, [r7, #12]
    243c:	681b      	ldr	r3, [r3, #0]
    243e:	f103 0310 	add.w	r3, r3, #16
    2442:	4618      	mov	r0, r3
    2444:	f000 fac4 	bl	29d0 <HW_get_8bit_reg>
    2448:	4603      	mov	r3, r0
    244a:	f003 0302 	and.w	r3, r3, #2
    244e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    2452:	e015      	b.n	2480 <UART_init+0x288>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    2454:	68fb      	ldr	r3, [r7, #12]
    2456:	681b      	ldr	r3, [r3, #0]
    2458:	f103 0304 	add.w	r3, r3, #4
    245c:	4618      	mov	r0, r3
    245e:	f000 fab7 	bl	29d0 <HW_get_8bit_reg>
    2462:	4603      	mov	r3, r0
    2464:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    2468:	68fb      	ldr	r3, [r7, #12]
    246a:	681b      	ldr	r3, [r3, #0]
    246c:	f103 0310 	add.w	r3, r3, #16
    2470:	4618      	mov	r0, r3
    2472:	f000 faad 	bl	29d0 <HW_get_8bit_reg>
    2476:	4603      	mov	r3, r0
    2478:	f003 0302 	and.w	r3, r3, #2
    247c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    2480:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
    2484:	2b00      	cmp	r3, #0
    2486:	d1e5      	bne.n	2454 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    2488:	68fb      	ldr	r3, [r7, #12]
    248a:	f04f 0200 	mov.w	r2, #0
    248e:	711a      	strb	r2, [r3, #4]
    }
}
    2490:	f107 0740 	add.w	r7, r7, #64	; 0x40
    2494:	46bd      	mov	sp, r7
    2496:	bd80      	pop	{r7, pc}

00002498 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2498:	b580      	push	{r7, lr}
    249a:	b090      	sub	sp, #64	; 0x40
    249c:	af00      	add	r7, sp, #0
    249e:	60f8      	str	r0, [r7, #12]
    24a0:	60b9      	str	r1, [r7, #8]
    24a2:	607a      	str	r2, [r7, #4]
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
    24a4:	68fb      	ldr	r3, [r7, #12]
    24a6:	2b00      	cmp	r3, #0
    24a8:	d123      	bne.n	24f2 <UART_send+0x5a>
    24aa:	f64a 4394 	movw	r3, #44180	; 0xac94
    24ae:	f2c0 0300 	movt	r3, #0
    24b2:	f107 0c10 	add.w	ip, r7, #16
    24b6:	469e      	mov	lr, r3
    24b8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24c0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    24c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    24c8:	e89e 0003 	ldmia.w	lr, {r0, r1}
    24cc:	f8cc 0000 	str.w	r0, [ip]
    24d0:	f10c 0c04 	add.w	ip, ip, #4
    24d4:	f8ac 1000 	strh.w	r1, [ip]
    24d8:	f10c 0c02 	add.w	ip, ip, #2
    24dc:	ea4f 4311 	mov.w	r3, r1, lsr #16
    24e0:	f88c 3000 	strb.w	r3, [ip]
    24e4:	f107 0310 	add.w	r3, r7, #16
    24e8:	4618      	mov	r0, r3
    24ea:	f04f 017d 	mov.w	r1, #125	; 0x7d
    24ee:	f000 fa29 	bl	2944 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
    24f2:	68bb      	ldr	r3, [r7, #8]
    24f4:	2b00      	cmp	r3, #0
    24f6:	d123      	bne.n	2540 <UART_send+0xa8>
    24f8:	f64a 4394 	movw	r3, #44180	; 0xac94
    24fc:	f2c0 0300 	movt	r3, #0
    2500:	f107 0c10 	add.w	ip, r7, #16
    2504:	469e      	mov	lr, r3
    2506:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    250a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    250e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2512:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2516:	e89e 0003 	ldmia.w	lr, {r0, r1}
    251a:	f8cc 0000 	str.w	r0, [ip]
    251e:	f10c 0c04 	add.w	ip, ip, #4
    2522:	f8ac 1000 	strh.w	r1, [ip]
    2526:	f10c 0c02 	add.w	ip, ip, #2
    252a:	ea4f 4311 	mov.w	r3, r1, lsr #16
    252e:	f88c 3000 	strb.w	r3, [ip]
    2532:	f107 0310 	add.w	r3, r7, #16
    2536:	4618      	mov	r0, r3
    2538:	f04f 017e 	mov.w	r1, #126	; 0x7e
    253c:	f000 fa02 	bl	2944 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
    2540:	687b      	ldr	r3, [r7, #4]
    2542:	2b00      	cmp	r3, #0
    2544:	d123      	bne.n	258e <UART_send+0xf6>
    2546:	f64a 4394 	movw	r3, #44180	; 0xac94
    254a:	f2c0 0300 	movt	r3, #0
    254e:	f107 0c10 	add.w	ip, r7, #16
    2552:	469e      	mov	lr, r3
    2554:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2558:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    255c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2560:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2564:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2568:	f8cc 0000 	str.w	r0, [ip]
    256c:	f10c 0c04 	add.w	ip, ip, #4
    2570:	f8ac 1000 	strh.w	r1, [ip]
    2574:	f10c 0c02 	add.w	ip, ip, #2
    2578:	ea4f 4311 	mov.w	r3, r1, lsr #16
    257c:	f88c 3000 	strb.w	r3, [ip]
    2580:	f107 0310 	add.w	r3, r7, #16
    2584:	4618      	mov	r0, r3
    2586:	f04f 017f 	mov.w	r1, #127	; 0x7f
    258a:	f000 f9db 	bl	2944 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
    258e:	68fb      	ldr	r3, [r7, #12]
    2590:	2b00      	cmp	r3, #0
    2592:	d02b      	beq.n	25ec <UART_send+0x154>
    2594:	68bb      	ldr	r3, [r7, #8]
    2596:	2b00      	cmp	r3, #0
    2598:	d028      	beq.n	25ec <UART_send+0x154>
    259a:	687b      	ldr	r3, [r7, #4]
    259c:	2b00      	cmp	r3, #0
    259e:	d025      	beq.n	25ec <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    25a0:	f04f 0300 	mov.w	r3, #0
    25a4:	63bb      	str	r3, [r7, #56]	; 0x38
    25a6:	e01d      	b.n	25e4 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    25a8:	68fb      	ldr	r3, [r7, #12]
    25aa:	681b      	ldr	r3, [r3, #0]
    25ac:	f103 0310 	add.w	r3, r3, #16
    25b0:	4618      	mov	r0, r3
    25b2:	f000 fa0d 	bl	29d0 <HW_get_8bit_reg>
    25b6:	4603      	mov	r3, r0
    25b8:	f003 0301 	and.w	r3, r3, #1
    25bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    25c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
    25c4:	2b00      	cmp	r3, #0
    25c6:	d0ef      	beq.n	25a8 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    25c8:	68fb      	ldr	r3, [r7, #12]
    25ca:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    25cc:	68b9      	ldr	r1, [r7, #8]
    25ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    25d0:	440b      	add	r3, r1
    25d2:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    25d4:	4610      	mov	r0, r2
    25d6:	4619      	mov	r1, r3
    25d8:	f000 f9f8 	bl	29cc <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    25dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    25de:	f103 0301 	add.w	r3, r3, #1
    25e2:	63bb      	str	r3, [r7, #56]	; 0x38
    25e4:	6bba      	ldr	r2, [r7, #56]	; 0x38
    25e6:	687b      	ldr	r3, [r7, #4]
    25e8:	429a      	cmp	r2, r3
    25ea:	d3dd      	bcc.n	25a8 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    25ec:	f107 0740 	add.w	r7, r7, #64	; 0x40
    25f0:	46bd      	mov	sp, r7
    25f2:	bd80      	pop	{r7, pc}

000025f4 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    25f4:	b580      	push	{r7, lr}
    25f6:	b08e      	sub	sp, #56	; 0x38
    25f8:	af00      	add	r7, sp, #0
    25fa:	6078      	str	r0, [r7, #4]
    25fc:	6039      	str	r1, [r7, #0]
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
    25fe:	687b      	ldr	r3, [r7, #4]
    2600:	2b00      	cmp	r3, #0
    2602:	d123      	bne.n	264c <UART_polled_tx_string+0x58>
    2604:	f64a 4394 	movw	r3, #44180	; 0xac94
    2608:	f2c0 0300 	movt	r3, #0
    260c:	f107 0c08 	add.w	ip, r7, #8
    2610:	469e      	mov	lr, r3
    2612:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2616:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    261a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    261e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2622:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2626:	f8cc 0000 	str.w	r0, [ip]
    262a:	f10c 0c04 	add.w	ip, ip, #4
    262e:	f8ac 1000 	strh.w	r1, [ip]
    2632:	f10c 0c02 	add.w	ip, ip, #2
    2636:	ea4f 4311 	mov.w	r3, r1, lsr #16
    263a:	f88c 3000 	strb.w	r3, [ip]
    263e:	f107 0308 	add.w	r3, r7, #8
    2642:	4618      	mov	r0, r3
    2644:	f04f 01f3 	mov.w	r1, #243	; 0xf3
    2648:	f000 f97c 	bl	2944 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    264c:	683b      	ldr	r3, [r7, #0]
    264e:	2b00      	cmp	r3, #0
    2650:	d123      	bne.n	269a <UART_polled_tx_string+0xa6>
    2652:	f64a 4394 	movw	r3, #44180	; 0xac94
    2656:	f2c0 0300 	movt	r3, #0
    265a:	f107 0c08 	add.w	ip, r7, #8
    265e:	469e      	mov	lr, r3
    2660:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    2664:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2668:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    266c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    2670:	e89e 0003 	ldmia.w	lr, {r0, r1}
    2674:	f8cc 0000 	str.w	r0, [ip]
    2678:	f10c 0c04 	add.w	ip, ip, #4
    267c:	f8ac 1000 	strh.w	r1, [ip]
    2680:	f10c 0c02 	add.w	ip, ip, #2
    2684:	ea4f 4311 	mov.w	r3, r1, lsr #16
    2688:	f88c 3000 	strb.w	r3, [ip]
    268c:	f107 0308 	add.w	r3, r7, #8
    2690:	4618      	mov	r0, r3
    2692:	f04f 01f4 	mov.w	r1, #244	; 0xf4
    2696:	f000 f955 	bl	2944 <HAL_assert_fail>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    269a:	687b      	ldr	r3, [r7, #4]
    269c:	2b00      	cmp	r3, #0
    269e:	d02a      	beq.n	26f6 <UART_polled_tx_string+0x102>
    26a0:	683b      	ldr	r3, [r7, #0]
    26a2:	2b00      	cmp	r3, #0
    26a4:	d027      	beq.n	26f6 <UART_polled_tx_string+0x102>
    {
        char_idx = 0U;
    26a6:	f04f 0300 	mov.w	r3, #0
    26aa:	633b      	str	r3, [r7, #48]	; 0x30
        while( 0U != p_sz_string[char_idx] )
    26ac:	e01d      	b.n	26ea <UART_polled_tx_string+0xf6>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    26ae:	687b      	ldr	r3, [r7, #4]
    26b0:	681b      	ldr	r3, [r3, #0]
    26b2:	f103 0310 	add.w	r3, r3, #16
    26b6:	4618      	mov	r0, r3
    26b8:	f000 f98a 	bl	29d0 <HW_get_8bit_reg>
    26bc:	4603      	mov	r3, r0
    26be:	f003 0301 	and.w	r3, r3, #1
    26c2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    26c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
    26ca:	2b00      	cmp	r3, #0
    26cc:	d0ef      	beq.n	26ae <UART_polled_tx_string+0xba>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    26ce:	687b      	ldr	r3, [r7, #4]
    26d0:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    26d2:	6839      	ldr	r1, [r7, #0]
    26d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    26d6:	440b      	add	r3, r1
    26d8:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    26da:	4610      	mov	r0, r2
    26dc:	4619      	mov	r1, r3
    26de:	f000 f975 	bl	29cc <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    26e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    26e4:	f103 0301 	add.w	r3, r3, #1
    26e8:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    26ea:	683a      	ldr	r2, [r7, #0]
    26ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    26ee:	4413      	add	r3, r2
    26f0:	781b      	ldrb	r3, [r3, #0]
    26f2:	2b00      	cmp	r3, #0
    26f4:	d1db      	bne.n	26ae <UART_polled_tx_string+0xba>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    26f6:	f107 0738 	add.w	r7, r7, #56	; 0x38
    26fa:	46bd      	mov	sp, r7
    26fc:	bd80      	pop	{r7, pc}
    26fe:	bf00      	nop

00002700 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    2700:	b480      	push	{r7}
    2702:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    2704:	46bd      	mov	sp, r7
    2706:	bc80      	pop	{r7}
    2708:	4770      	bx	lr
    270a:	bf00      	nop

0000270c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    270c:	b580      	push	{r7, lr}
    270e:	b08a      	sub	sp, #40	; 0x28
    2710:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    2712:	f64a 43bc 	movw	r3, #44220	; 0xacbc
    2716:	f2c0 0300 	movt	r3, #0
    271a:	46bc      	mov	ip, r7
    271c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    271e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    2722:	f242 0300 	movw	r3, #8192	; 0x2000
    2726:	f2ce 0304 	movt	r3, #57348	; 0xe004
    272a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    272c:	ea4f 0393 	mov.w	r3, r3, lsr #2
    2730:	f003 0303 	and.w	r3, r3, #3
    2734:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2738:	f107 0228 	add.w	r2, r7, #40	; 0x28
    273c:	4413      	add	r3, r2
    273e:	f853 3c28 	ldr.w	r3, [r3, #-40]
    2742:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    2744:	f242 0300 	movw	r3, #8192	; 0x2000
    2748:	f2ce 0304 	movt	r3, #57348	; 0xe004
    274c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    274e:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2752:	f003 0303 	and.w	r3, r3, #3
    2756:	ea4f 0383 	mov.w	r3, r3, lsl #2
    275a:	f107 0228 	add.w	r2, r7, #40	; 0x28
    275e:	4413      	add	r3, r2
    2760:	f853 3c28 	ldr.w	r3, [r3, #-40]
    2764:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    2766:	f242 0300 	movw	r3, #8192	; 0x2000
    276a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    276e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    2770:	ea4f 1393 	mov.w	r3, r3, lsr #6
    2774:	f003 0303 	and.w	r3, r3, #3
    2778:	ea4f 0383 	mov.w	r3, r3, lsl #2
    277c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    2780:	4413      	add	r3, r2
    2782:	f853 3c28 	ldr.w	r3, [r3, #-40]
    2786:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    2788:	f242 0300 	movw	r3, #8192	; 0x2000
    278c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2790:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    2792:	ea4f 2313 	mov.w	r3, r3, lsr #8
    2796:	f003 031f 	and.w	r3, r3, #31
    279a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    279c:	f242 0300 	movw	r3, #8192	; 0x2000
    27a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    27a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    27a6:	ea4f 3353 	mov.w	r3, r3, lsr #13
    27aa:	f003 0301 	and.w	r3, r3, #1
    27ae:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    27b0:	6a3b      	ldr	r3, [r7, #32]
    27b2:	f103 0301 	add.w	r3, r3, #1
    27b6:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    27b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    27ba:	2b00      	cmp	r3, #0
    27bc:	d003      	beq.n	27c6 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    27be:	69fb      	ldr	r3, [r7, #28]
    27c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    27c4:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    27c6:	f000 f849 	bl	285c <GetSystemClock>
    27ca:	4602      	mov	r2, r0
    27cc:	f240 0340 	movw	r3, #64	; 0x40
    27d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d4:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    27d6:	f240 0340 	movw	r3, #64	; 0x40
    27da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27de:	681a      	ldr	r2, [r3, #0]
    27e0:	693b      	ldr	r3, [r7, #16]
    27e2:	fbb2 f2f3 	udiv	r2, r2, r3
    27e6:	f240 0344 	movw	r3, #68	; 0x44
    27ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27ee:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    27f0:	f240 0340 	movw	r3, #64	; 0x40
    27f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27f8:	681a      	ldr	r2, [r3, #0]
    27fa:	697b      	ldr	r3, [r7, #20]
    27fc:	fbb2 f2f3 	udiv	r2, r2, r3
    2800:	f240 0348 	movw	r3, #72	; 0x48
    2804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2808:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    280a:	f240 0340 	movw	r3, #64	; 0x40
    280e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2812:	681a      	ldr	r2, [r3, #0]
    2814:	69bb      	ldr	r3, [r7, #24]
    2816:	fbb2 f2f3 	udiv	r2, r2, r3
    281a:	f240 034c 	movw	r3, #76	; 0x4c
    281e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2822:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    2824:	f240 0340 	movw	r3, #64	; 0x40
    2828:	f2c2 0300 	movt	r3, #8192	; 0x2000
    282c:	681a      	ldr	r2, [r3, #0]
    282e:	69fb      	ldr	r3, [r7, #28]
    2830:	fbb2 f2f3 	udiv	r2, r2, r3
    2834:	f240 0350 	movw	r3, #80	; 0x50
    2838:	f2c2 0300 	movt	r3, #8192	; 0x2000
    283c:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    283e:	f240 0340 	movw	r3, #64	; 0x40
    2842:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2846:	681a      	ldr	r2, [r3, #0]
    2848:	f240 033c 	movw	r3, #60	; 0x3c
    284c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2850:	601a      	str	r2, [r3, #0]
}
    2852:	f107 0728 	add.w	r7, r7, #40	; 0x28
    2856:	46bd      	mov	sp, r7
    2858:	bd80      	pop	{r7, pc}
    285a:	bf00      	nop

0000285c <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    285c:	b480      	push	{r7}
    285e:	b08b      	sub	sp, #44	; 0x2c
    2860:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    2862:	f04f 0300 	mov.w	r3, #0
    2866:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    2868:	f640 031c 	movw	r3, #2076	; 0x81c
    286c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2870:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    2872:	f240 2330 	movw	r3, #560	; 0x230
    2876:	f2c6 0308 	movt	r3, #24584	; 0x6008
    287a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    287c:	68fb      	ldr	r3, [r7, #12]
    287e:	681b      	ldr	r3, [r3, #0]
    2880:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    2884:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    2886:	693a      	ldr	r2, [r7, #16]
    2888:	f241 13cf 	movw	r3, #4559	; 0x11cf
    288c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    2890:	429a      	cmp	r2, r3
    2892:	d108      	bne.n	28a6 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    2894:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2898:	f2c6 0301 	movt	r3, #24577	; 0x6001
    289c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    289e:	697b      	ldr	r3, [r7, #20]
    28a0:	681b      	ldr	r3, [r3, #0]
    28a2:	607b      	str	r3, [r7, #4]
    28a4:	e03d      	b.n	2922 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    28a6:	68bb      	ldr	r3, [r7, #8]
    28a8:	681a      	ldr	r2, [r3, #0]
    28aa:	f244 3341 	movw	r3, #17217	; 0x4341
    28ae:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    28b2:	429a      	cmp	r2, r3
    28b4:	d135      	bne.n	2922 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    28b6:	f640 0340 	movw	r3, #2112	; 0x840
    28ba:	f2c6 0308 	movt	r3, #24584	; 0x6008
    28be:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    28c0:	69bb      	ldr	r3, [r7, #24]
    28c2:	681b      	ldr	r3, [r3, #0]
    28c4:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    28c6:	69fb      	ldr	r3, [r7, #28]
    28c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    28cc:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    28ce:	69fa      	ldr	r2, [r7, #28]
    28d0:	f240 3300 	movw	r3, #768	; 0x300
    28d4:	f2c0 0301 	movt	r3, #1
    28d8:	429a      	cmp	r2, r3
    28da:	d922      	bls.n	2922 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    28dc:	69fa      	ldr	r2, [r7, #28]
    28de:	f64f 73ff 	movw	r3, #65535	; 0xffff
    28e2:	f2c0 0301 	movt	r3, #1
    28e6:	429a      	cmp	r2, r3
    28e8:	d808      	bhi.n	28fc <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    28ea:	f241 632c 	movw	r3, #5676	; 0x162c
    28ee:	f2c6 0308 	movt	r3, #24584	; 0x6008
    28f2:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    28f4:	6a3b      	ldr	r3, [r7, #32]
    28f6:	681b      	ldr	r3, [r3, #0]
    28f8:	607b      	str	r3, [r7, #4]
    28fa:	e012      	b.n	2922 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    28fc:	69fa      	ldr	r2, [r7, #28]
    28fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
    2902:	f2c0 0302 	movt	r3, #2
    2906:	429a      	cmp	r2, r3
    2908:	d808      	bhi.n	291c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    290a:	f641 63ac 	movw	r3, #7852	; 0x1eac
    290e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2912:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    2914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2916:	681b      	ldr	r3, [r3, #0]
    2918:	607b      	str	r3, [r7, #4]
    291a:	e002      	b.n	2922 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    291c:	f04f 0300 	mov.w	r3, #0
    2920:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    2922:	687b      	ldr	r3, [r7, #4]
    2924:	2b00      	cmp	r3, #0
    2926:	d105      	bne.n	2934 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    2928:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    292a:	f647 0340 	movw	r3, #30784	; 0x7840
    292e:	f2c0 137d 	movt	r3, #381	; 0x17d
    2932:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    2934:	687b      	ldr	r3, [r7, #4]
}
    2936:	4618      	mov	r0, r3
    2938:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    293c:	46bd      	mov	sp, r7
    293e:	bc80      	pop	{r7}
    2940:	4770      	bx	lr
    2942:	bf00      	nop

00002944 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    2944:	b480      	push	{r7}
    2946:	b087      	sub	sp, #28
    2948:	af00      	add	r7, sp, #0
    294a:	6078      	str	r0, [r7, #4]
    294c:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    294e:	687b      	ldr	r3, [r7, #4]
    2950:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    2952:	683b      	ldr	r3, [r7, #0]
    2954:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    2956:	697b      	ldr	r3, [r7, #20]
    2958:	781b      	ldrb	r3, [r3, #0]
    295a:	b2db      	uxtb	r3, r3
    295c:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    295e:	693b      	ldr	r3, [r7, #16]
    2960:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    2962:	68bb      	ldr	r3, [r7, #8]
    2964:	f103 0301 	add.w	r3, r3, #1
    2968:	60bb      	str	r3, [r7, #8]
    }
    296a:	e7f0      	b.n	294e <HAL_assert_fail+0xa>

0000296c <HW_set_32bit_reg>:
    296c:	6001      	str	r1, [r0, #0]
    296e:	4770      	bx	lr

00002970 <HW_get_32bit_reg>:
    2970:	6800      	ldr	r0, [r0, #0]
    2972:	4770      	bx	lr

00002974 <HW_set_32bit_reg_field>:
    2974:	b50e      	push	{r1, r2, r3, lr}
    2976:	fa03 f301 	lsl.w	r3, r3, r1
    297a:	ea03 0302 	and.w	r3, r3, r2
    297e:	6801      	ldr	r1, [r0, #0]
    2980:	ea6f 0202 	mvn.w	r2, r2
    2984:	ea01 0102 	and.w	r1, r1, r2
    2988:	ea41 0103 	orr.w	r1, r1, r3
    298c:	6001      	str	r1, [r0, #0]
    298e:	bd0e      	pop	{r1, r2, r3, pc}

00002990 <HW_get_32bit_reg_field>:
    2990:	6800      	ldr	r0, [r0, #0]
    2992:	ea00 0002 	and.w	r0, r0, r2
    2996:	fa20 f001 	lsr.w	r0, r0, r1
    299a:	4770      	bx	lr

0000299c <HW_set_16bit_reg>:
    299c:	8001      	strh	r1, [r0, #0]
    299e:	4770      	bx	lr

000029a0 <HW_get_16bit_reg>:
    29a0:	8800      	ldrh	r0, [r0, #0]
    29a2:	4770      	bx	lr

000029a4 <HW_set_16bit_reg_field>:
    29a4:	b50e      	push	{r1, r2, r3, lr}
    29a6:	fa03 f301 	lsl.w	r3, r3, r1
    29aa:	ea03 0302 	and.w	r3, r3, r2
    29ae:	8801      	ldrh	r1, [r0, #0]
    29b0:	ea6f 0202 	mvn.w	r2, r2
    29b4:	ea01 0102 	and.w	r1, r1, r2
    29b8:	ea41 0103 	orr.w	r1, r1, r3
    29bc:	8001      	strh	r1, [r0, #0]
    29be:	bd0e      	pop	{r1, r2, r3, pc}

000029c0 <HW_get_16bit_reg_field>:
    29c0:	8800      	ldrh	r0, [r0, #0]
    29c2:	ea00 0002 	and.w	r0, r0, r2
    29c6:	fa20 f001 	lsr.w	r0, r0, r1
    29ca:	4770      	bx	lr

000029cc <HW_set_8bit_reg>:
    29cc:	7001      	strb	r1, [r0, #0]
    29ce:	4770      	bx	lr

000029d0 <HW_get_8bit_reg>:
    29d0:	7800      	ldrb	r0, [r0, #0]
    29d2:	4770      	bx	lr

000029d4 <HW_set_8bit_reg_field>:
    29d4:	b50e      	push	{r1, r2, r3, lr}
    29d6:	fa03 f301 	lsl.w	r3, r3, r1
    29da:	ea03 0302 	and.w	r3, r3, r2
    29de:	7801      	ldrb	r1, [r0, #0]
    29e0:	ea6f 0202 	mvn.w	r2, r2
    29e4:	ea01 0102 	and.w	r1, r1, r2
    29e8:	ea41 0103 	orr.w	r1, r1, r3
    29ec:	7001      	strb	r1, [r0, #0]
    29ee:	bd0e      	pop	{r1, r2, r3, pc}

000029f0 <HW_get_8bit_reg_field>:
    29f0:	7800      	ldrb	r0, [r0, #0]
    29f2:	ea00 0002 	and.w	r0, r0, r2
    29f6:	fa20 f001 	lsr.w	r0, r0, r1
    29fa:	4770      	bx	lr

000029fc <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    29fc:	b480      	push	{r7}
    29fe:	b083      	sub	sp, #12
    2a00:	af00      	add	r7, sp, #0
    2a02:	4603      	mov	r3, r0
    2a04:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2a06:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a0e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a12:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a16:	88f9      	ldrh	r1, [r7, #6]
    2a18:	f001 011f 	and.w	r1, r1, #31
    2a1c:	f04f 0001 	mov.w	r0, #1
    2a20:	fa00 f101 	lsl.w	r1, r0, r1
    2a24:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2a28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a2c:	f107 070c 	add.w	r7, r7, #12
    2a30:	46bd      	mov	sp, r7
    2a32:	bc80      	pop	{r7}
    2a34:	4770      	bx	lr
    2a36:	bf00      	nop

00002a38 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    2a38:	b480      	push	{r7}
    2a3a:	b083      	sub	sp, #12
    2a3c:	af00      	add	r7, sp, #0
    2a3e:	4603      	mov	r3, r0
    2a40:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    2a42:	f107 070c 	add.w	r7, r7, #12
    2a46:	46bd      	mov	sp, r7
    2a48:	bc80      	pop	{r7}
    2a4a:	4770      	bx	lr

00002a4c <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    2a4c:	4668      	mov	r0, sp
    2a4e:	f020 0107 	bic.w	r1, r0, #7
    2a52:	468d      	mov	sp, r1
    2a54:	b589      	push	{r0, r3, r7, lr}
    2a56:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    2a58:	f04f 0000 	mov.w	r0, #0
    2a5c:	f7ff ffec 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    2a60:	f04f 0076 	mov.w	r0, #118	; 0x76
    2a64:	f7ff ffca 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2a68:	46bd      	mov	sp, r7
    2a6a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a6e:	4685      	mov	sp, r0
    2a70:	4770      	bx	lr
    2a72:	bf00      	nop

00002a74 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    2a74:	4668      	mov	r0, sp
    2a76:	f020 0107 	bic.w	r1, r0, #7
    2a7a:	468d      	mov	sp, r1
    2a7c:	b589      	push	{r0, r3, r7, lr}
    2a7e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    2a80:	f04f 0001 	mov.w	r0, #1
    2a84:	f7ff ffd8 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    2a88:	f04f 0077 	mov.w	r0, #119	; 0x77
    2a8c:	f7ff ffb6 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2a90:	46bd      	mov	sp, r7
    2a92:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2a96:	4685      	mov	sp, r0
    2a98:	4770      	bx	lr
    2a9a:	bf00      	nop

00002a9c <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    2a9c:	4668      	mov	r0, sp
    2a9e:	f020 0107 	bic.w	r1, r0, #7
    2aa2:	468d      	mov	sp, r1
    2aa4:	b589      	push	{r0, r3, r7, lr}
    2aa6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    2aa8:	f04f 0002 	mov.w	r0, #2
    2aac:	f7ff ffc4 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    2ab0:	f04f 0078 	mov.w	r0, #120	; 0x78
    2ab4:	f7ff ffa2 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2ab8:	46bd      	mov	sp, r7
    2aba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2abe:	4685      	mov	sp, r0
    2ac0:	4770      	bx	lr
    2ac2:	bf00      	nop

00002ac4 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    2ac4:	4668      	mov	r0, sp
    2ac6:	f020 0107 	bic.w	r1, r0, #7
    2aca:	468d      	mov	sp, r1
    2acc:	b589      	push	{r0, r3, r7, lr}
    2ace:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    2ad0:	f04f 0003 	mov.w	r0, #3
    2ad4:	f7ff ffb0 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    2ad8:	f04f 0079 	mov.w	r0, #121	; 0x79
    2adc:	f7ff ff8e 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2ae0:	46bd      	mov	sp, r7
    2ae2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ae6:	4685      	mov	sp, r0
    2ae8:	4770      	bx	lr
    2aea:	bf00      	nop

00002aec <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    2aec:	4668      	mov	r0, sp
    2aee:	f020 0107 	bic.w	r1, r0, #7
    2af2:	468d      	mov	sp, r1
    2af4:	b589      	push	{r0, r3, r7, lr}
    2af6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    2af8:	f04f 0004 	mov.w	r0, #4
    2afc:	f7ff ff9c 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    2b00:	f04f 007a 	mov.w	r0, #122	; 0x7a
    2b04:	f7ff ff7a 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2b08:	46bd      	mov	sp, r7
    2b0a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b0e:	4685      	mov	sp, r0
    2b10:	4770      	bx	lr
    2b12:	bf00      	nop

00002b14 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    2b14:	4668      	mov	r0, sp
    2b16:	f020 0107 	bic.w	r1, r0, #7
    2b1a:	468d      	mov	sp, r1
    2b1c:	b589      	push	{r0, r3, r7, lr}
    2b1e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    2b20:	f04f 0005 	mov.w	r0, #5
    2b24:	f7ff ff88 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    2b28:	f04f 007b 	mov.w	r0, #123	; 0x7b
    2b2c:	f7ff ff66 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2b30:	46bd      	mov	sp, r7
    2b32:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b36:	4685      	mov	sp, r0
    2b38:	4770      	bx	lr
    2b3a:	bf00      	nop

00002b3c <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    2b3c:	4668      	mov	r0, sp
    2b3e:	f020 0107 	bic.w	r1, r0, #7
    2b42:	468d      	mov	sp, r1
    2b44:	b589      	push	{r0, r3, r7, lr}
    2b46:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    2b48:	f04f 0006 	mov.w	r0, #6
    2b4c:	f7ff ff74 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    2b50:	f04f 007c 	mov.w	r0, #124	; 0x7c
    2b54:	f7ff ff52 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2b58:	46bd      	mov	sp, r7
    2b5a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b5e:	4685      	mov	sp, r0
    2b60:	4770      	bx	lr
    2b62:	bf00      	nop

00002b64 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    2b64:	4668      	mov	r0, sp
    2b66:	f020 0107 	bic.w	r1, r0, #7
    2b6a:	468d      	mov	sp, r1
    2b6c:	b589      	push	{r0, r3, r7, lr}
    2b6e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    2b70:	f04f 0007 	mov.w	r0, #7
    2b74:	f7ff ff60 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    2b78:	f04f 007d 	mov.w	r0, #125	; 0x7d
    2b7c:	f7ff ff3e 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2b80:	46bd      	mov	sp, r7
    2b82:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2b86:	4685      	mov	sp, r0
    2b88:	4770      	bx	lr
    2b8a:	bf00      	nop

00002b8c <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    2b8c:	4668      	mov	r0, sp
    2b8e:	f020 0107 	bic.w	r1, r0, #7
    2b92:	468d      	mov	sp, r1
    2b94:	b589      	push	{r0, r3, r7, lr}
    2b96:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    2b98:	f04f 0008 	mov.w	r0, #8
    2b9c:	f7ff ff4c 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    2ba0:	f04f 007e 	mov.w	r0, #126	; 0x7e
    2ba4:	f7ff ff2a 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2ba8:	46bd      	mov	sp, r7
    2baa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2bae:	4685      	mov	sp, r0
    2bb0:	4770      	bx	lr
    2bb2:	bf00      	nop

00002bb4 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    2bb4:	4668      	mov	r0, sp
    2bb6:	f020 0107 	bic.w	r1, r0, #7
    2bba:	468d      	mov	sp, r1
    2bbc:	b589      	push	{r0, r3, r7, lr}
    2bbe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    2bc0:	f04f 0009 	mov.w	r0, #9
    2bc4:	f7ff ff38 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    2bc8:	f04f 007f 	mov.w	r0, #127	; 0x7f
    2bcc:	f7ff ff16 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2bd0:	46bd      	mov	sp, r7
    2bd2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2bd6:	4685      	mov	sp, r0
    2bd8:	4770      	bx	lr
    2bda:	bf00      	nop

00002bdc <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    2bdc:	4668      	mov	r0, sp
    2bde:	f020 0107 	bic.w	r1, r0, #7
    2be2:	468d      	mov	sp, r1
    2be4:	b589      	push	{r0, r3, r7, lr}
    2be6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    2be8:	f04f 000a 	mov.w	r0, #10
    2bec:	f7ff ff24 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    2bf0:	f04f 0080 	mov.w	r0, #128	; 0x80
    2bf4:	f7ff ff02 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2bf8:	46bd      	mov	sp, r7
    2bfa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2bfe:	4685      	mov	sp, r0
    2c00:	4770      	bx	lr
    2c02:	bf00      	nop

00002c04 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    2c04:	4668      	mov	r0, sp
    2c06:	f020 0107 	bic.w	r1, r0, #7
    2c0a:	468d      	mov	sp, r1
    2c0c:	b589      	push	{r0, r3, r7, lr}
    2c0e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    2c10:	f04f 000b 	mov.w	r0, #11
    2c14:	f7ff ff10 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    2c18:	f04f 0081 	mov.w	r0, #129	; 0x81
    2c1c:	f7ff feee 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2c20:	46bd      	mov	sp, r7
    2c22:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c26:	4685      	mov	sp, r0
    2c28:	4770      	bx	lr
    2c2a:	bf00      	nop

00002c2c <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    2c2c:	4668      	mov	r0, sp
    2c2e:	f020 0107 	bic.w	r1, r0, #7
    2c32:	468d      	mov	sp, r1
    2c34:	b589      	push	{r0, r3, r7, lr}
    2c36:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    2c38:	f04f 000c 	mov.w	r0, #12
    2c3c:	f7ff fefc 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    2c40:	f04f 0082 	mov.w	r0, #130	; 0x82
    2c44:	f7ff feda 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2c48:	46bd      	mov	sp, r7
    2c4a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c4e:	4685      	mov	sp, r0
    2c50:	4770      	bx	lr
    2c52:	bf00      	nop

00002c54 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    2c54:	4668      	mov	r0, sp
    2c56:	f020 0107 	bic.w	r1, r0, #7
    2c5a:	468d      	mov	sp, r1
    2c5c:	b589      	push	{r0, r3, r7, lr}
    2c5e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    2c60:	f04f 000d 	mov.w	r0, #13
    2c64:	f7ff fee8 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    2c68:	f04f 0083 	mov.w	r0, #131	; 0x83
    2c6c:	f7ff fec6 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2c70:	46bd      	mov	sp, r7
    2c72:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c76:	4685      	mov	sp, r0
    2c78:	4770      	bx	lr
    2c7a:	bf00      	nop

00002c7c <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    2c7c:	4668      	mov	r0, sp
    2c7e:	f020 0107 	bic.w	r1, r0, #7
    2c82:	468d      	mov	sp, r1
    2c84:	b589      	push	{r0, r3, r7, lr}
    2c86:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    2c88:	f04f 000e 	mov.w	r0, #14
    2c8c:	f7ff fed4 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    2c90:	f04f 0084 	mov.w	r0, #132	; 0x84
    2c94:	f7ff feb2 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2c98:	46bd      	mov	sp, r7
    2c9a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2c9e:	4685      	mov	sp, r0
    2ca0:	4770      	bx	lr
    2ca2:	bf00      	nop

00002ca4 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    2ca4:	4668      	mov	r0, sp
    2ca6:	f020 0107 	bic.w	r1, r0, #7
    2caa:	468d      	mov	sp, r1
    2cac:	b589      	push	{r0, r3, r7, lr}
    2cae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    2cb0:	f04f 000f 	mov.w	r0, #15
    2cb4:	f7ff fec0 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    2cb8:	f04f 0085 	mov.w	r0, #133	; 0x85
    2cbc:	f7ff fe9e 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2cc0:	46bd      	mov	sp, r7
    2cc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2cc6:	4685      	mov	sp, r0
    2cc8:	4770      	bx	lr
    2cca:	bf00      	nop

00002ccc <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    2ccc:	4668      	mov	r0, sp
    2cce:	f020 0107 	bic.w	r1, r0, #7
    2cd2:	468d      	mov	sp, r1
    2cd4:	b589      	push	{r0, r3, r7, lr}
    2cd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    2cd8:	f04f 0010 	mov.w	r0, #16
    2cdc:	f7ff feac 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    2ce0:	f04f 0086 	mov.w	r0, #134	; 0x86
    2ce4:	f7ff fe8a 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2ce8:	46bd      	mov	sp, r7
    2cea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2cee:	4685      	mov	sp, r0
    2cf0:	4770      	bx	lr
    2cf2:	bf00      	nop

00002cf4 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    2cf4:	4668      	mov	r0, sp
    2cf6:	f020 0107 	bic.w	r1, r0, #7
    2cfa:	468d      	mov	sp, r1
    2cfc:	b589      	push	{r0, r3, r7, lr}
    2cfe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    2d00:	f04f 0011 	mov.w	r0, #17
    2d04:	f7ff fe98 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    2d08:	f04f 0087 	mov.w	r0, #135	; 0x87
    2d0c:	f7ff fe76 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2d10:	46bd      	mov	sp, r7
    2d12:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d16:	4685      	mov	sp, r0
    2d18:	4770      	bx	lr
    2d1a:	bf00      	nop

00002d1c <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    2d1c:	4668      	mov	r0, sp
    2d1e:	f020 0107 	bic.w	r1, r0, #7
    2d22:	468d      	mov	sp, r1
    2d24:	b589      	push	{r0, r3, r7, lr}
    2d26:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    2d28:	f04f 0012 	mov.w	r0, #18
    2d2c:	f7ff fe84 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    2d30:	f04f 0088 	mov.w	r0, #136	; 0x88
    2d34:	f7ff fe62 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2d38:	46bd      	mov	sp, r7
    2d3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d3e:	4685      	mov	sp, r0
    2d40:	4770      	bx	lr
    2d42:	bf00      	nop

00002d44 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    2d44:	4668      	mov	r0, sp
    2d46:	f020 0107 	bic.w	r1, r0, #7
    2d4a:	468d      	mov	sp, r1
    2d4c:	b589      	push	{r0, r3, r7, lr}
    2d4e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    2d50:	f04f 0013 	mov.w	r0, #19
    2d54:	f7ff fe70 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    2d58:	f04f 0089 	mov.w	r0, #137	; 0x89
    2d5c:	f7ff fe4e 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2d60:	46bd      	mov	sp, r7
    2d62:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d66:	4685      	mov	sp, r0
    2d68:	4770      	bx	lr
    2d6a:	bf00      	nop

00002d6c <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    2d6c:	4668      	mov	r0, sp
    2d6e:	f020 0107 	bic.w	r1, r0, #7
    2d72:	468d      	mov	sp, r1
    2d74:	b589      	push	{r0, r3, r7, lr}
    2d76:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    2d78:	f04f 0014 	mov.w	r0, #20
    2d7c:	f7ff fe5c 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    2d80:	f04f 008a 	mov.w	r0, #138	; 0x8a
    2d84:	f7ff fe3a 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2d88:	46bd      	mov	sp, r7
    2d8a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2d8e:	4685      	mov	sp, r0
    2d90:	4770      	bx	lr
    2d92:	bf00      	nop

00002d94 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    2d94:	4668      	mov	r0, sp
    2d96:	f020 0107 	bic.w	r1, r0, #7
    2d9a:	468d      	mov	sp, r1
    2d9c:	b589      	push	{r0, r3, r7, lr}
    2d9e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    2da0:	f04f 0015 	mov.w	r0, #21
    2da4:	f7ff fe48 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    2da8:	f04f 008b 	mov.w	r0, #139	; 0x8b
    2dac:	f7ff fe26 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2db0:	46bd      	mov	sp, r7
    2db2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2db6:	4685      	mov	sp, r0
    2db8:	4770      	bx	lr
    2dba:	bf00      	nop

00002dbc <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    2dbc:	4668      	mov	r0, sp
    2dbe:	f020 0107 	bic.w	r1, r0, #7
    2dc2:	468d      	mov	sp, r1
    2dc4:	b589      	push	{r0, r3, r7, lr}
    2dc6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    2dc8:	f04f 0016 	mov.w	r0, #22
    2dcc:	f7ff fe34 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    2dd0:	f04f 008c 	mov.w	r0, #140	; 0x8c
    2dd4:	f7ff fe12 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2dd8:	46bd      	mov	sp, r7
    2dda:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2dde:	4685      	mov	sp, r0
    2de0:	4770      	bx	lr
    2de2:	bf00      	nop

00002de4 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    2de4:	4668      	mov	r0, sp
    2de6:	f020 0107 	bic.w	r1, r0, #7
    2dea:	468d      	mov	sp, r1
    2dec:	b589      	push	{r0, r3, r7, lr}
    2dee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    2df0:	f04f 0017 	mov.w	r0, #23
    2df4:	f7ff fe20 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    2df8:	f04f 008d 	mov.w	r0, #141	; 0x8d
    2dfc:	f7ff fdfe 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2e00:	46bd      	mov	sp, r7
    2e02:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e06:	4685      	mov	sp, r0
    2e08:	4770      	bx	lr
    2e0a:	bf00      	nop

00002e0c <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    2e0c:	4668      	mov	r0, sp
    2e0e:	f020 0107 	bic.w	r1, r0, #7
    2e12:	468d      	mov	sp, r1
    2e14:	b589      	push	{r0, r3, r7, lr}
    2e16:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    2e18:	f04f 0018 	mov.w	r0, #24
    2e1c:	f7ff fe0c 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    2e20:	f04f 008e 	mov.w	r0, #142	; 0x8e
    2e24:	f7ff fdea 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2e28:	46bd      	mov	sp, r7
    2e2a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e2e:	4685      	mov	sp, r0
    2e30:	4770      	bx	lr
    2e32:	bf00      	nop

00002e34 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    2e34:	4668      	mov	r0, sp
    2e36:	f020 0107 	bic.w	r1, r0, #7
    2e3a:	468d      	mov	sp, r1
    2e3c:	b589      	push	{r0, r3, r7, lr}
    2e3e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    2e40:	f04f 0019 	mov.w	r0, #25
    2e44:	f7ff fdf8 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    2e48:	f04f 008f 	mov.w	r0, #143	; 0x8f
    2e4c:	f7ff fdd6 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2e50:	46bd      	mov	sp, r7
    2e52:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e56:	4685      	mov	sp, r0
    2e58:	4770      	bx	lr
    2e5a:	bf00      	nop

00002e5c <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    2e5c:	4668      	mov	r0, sp
    2e5e:	f020 0107 	bic.w	r1, r0, #7
    2e62:	468d      	mov	sp, r1
    2e64:	b589      	push	{r0, r3, r7, lr}
    2e66:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    2e68:	f04f 001a 	mov.w	r0, #26
    2e6c:	f7ff fde4 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    2e70:	f04f 0090 	mov.w	r0, #144	; 0x90
    2e74:	f7ff fdc2 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2e78:	46bd      	mov	sp, r7
    2e7a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2e7e:	4685      	mov	sp, r0
    2e80:	4770      	bx	lr
    2e82:	bf00      	nop

00002e84 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    2e84:	4668      	mov	r0, sp
    2e86:	f020 0107 	bic.w	r1, r0, #7
    2e8a:	468d      	mov	sp, r1
    2e8c:	b589      	push	{r0, r3, r7, lr}
    2e8e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    2e90:	f04f 001b 	mov.w	r0, #27
    2e94:	f7ff fdd0 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    2e98:	f04f 0091 	mov.w	r0, #145	; 0x91
    2e9c:	f7ff fdae 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2ea0:	46bd      	mov	sp, r7
    2ea2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ea6:	4685      	mov	sp, r0
    2ea8:	4770      	bx	lr
    2eaa:	bf00      	nop

00002eac <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    2eac:	4668      	mov	r0, sp
    2eae:	f020 0107 	bic.w	r1, r0, #7
    2eb2:	468d      	mov	sp, r1
    2eb4:	b589      	push	{r0, r3, r7, lr}
    2eb6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    2eb8:	f04f 001c 	mov.w	r0, #28
    2ebc:	f7ff fdbc 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    2ec0:	f04f 0092 	mov.w	r0, #146	; 0x92
    2ec4:	f7ff fd9a 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2ec8:	46bd      	mov	sp, r7
    2eca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ece:	4685      	mov	sp, r0
    2ed0:	4770      	bx	lr
    2ed2:	bf00      	nop

00002ed4 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    2ed4:	4668      	mov	r0, sp
    2ed6:	f020 0107 	bic.w	r1, r0, #7
    2eda:	468d      	mov	sp, r1
    2edc:	b589      	push	{r0, r3, r7, lr}
    2ede:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    2ee0:	f04f 001d 	mov.w	r0, #29
    2ee4:	f7ff fda8 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    2ee8:	f04f 0093 	mov.w	r0, #147	; 0x93
    2eec:	f7ff fd86 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2ef0:	46bd      	mov	sp, r7
    2ef2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2ef6:	4685      	mov	sp, r0
    2ef8:	4770      	bx	lr
    2efa:	bf00      	nop

00002efc <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    2efc:	4668      	mov	r0, sp
    2efe:	f020 0107 	bic.w	r1, r0, #7
    2f02:	468d      	mov	sp, r1
    2f04:	b589      	push	{r0, r3, r7, lr}
    2f06:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    2f08:	f04f 001e 	mov.w	r0, #30
    2f0c:	f7ff fd94 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    2f10:	f04f 0094 	mov.w	r0, #148	; 0x94
    2f14:	f7ff fd72 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2f18:	46bd      	mov	sp, r7
    2f1a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f1e:	4685      	mov	sp, r0
    2f20:	4770      	bx	lr
    2f22:	bf00      	nop

00002f24 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    2f24:	4668      	mov	r0, sp
    2f26:	f020 0107 	bic.w	r1, r0, #7
    2f2a:	468d      	mov	sp, r1
    2f2c:	b589      	push	{r0, r3, r7, lr}
    2f2e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    2f30:	f04f 001f 	mov.w	r0, #31
    2f34:	f7ff fd80 	bl	2a38 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    2f38:	f04f 0095 	mov.w	r0, #149	; 0x95
    2f3c:	f7ff fd5e 	bl	29fc <NVIC_ClearPendingIRQ>
}
    2f40:	46bd      	mov	sp, r7
    2f42:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2f46:	4685      	mov	sp, r0
    2f48:	4770      	bx	lr
    2f4a:	bf00      	nop

00002f4c <__aeabi_drsub>:
    2f4c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    2f50:	e002      	b.n	2f58 <__adddf3>
    2f52:	bf00      	nop

00002f54 <__aeabi_dsub>:
    2f54:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00002f58 <__adddf3>:
    2f58:	b530      	push	{r4, r5, lr}
    2f5a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    2f5e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    2f62:	ea94 0f05 	teq	r4, r5
    2f66:	bf08      	it	eq
    2f68:	ea90 0f02 	teqeq	r0, r2
    2f6c:	bf1f      	itttt	ne
    2f6e:	ea54 0c00 	orrsne.w	ip, r4, r0
    2f72:	ea55 0c02 	orrsne.w	ip, r5, r2
    2f76:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    2f7a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    2f7e:	f000 80e2 	beq.w	3146 <__adddf3+0x1ee>
    2f82:	ea4f 5454 	mov.w	r4, r4, lsr #21
    2f86:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    2f8a:	bfb8      	it	lt
    2f8c:	426d      	neglt	r5, r5
    2f8e:	dd0c      	ble.n	2faa <__adddf3+0x52>
    2f90:	442c      	add	r4, r5
    2f92:	ea80 0202 	eor.w	r2, r0, r2
    2f96:	ea81 0303 	eor.w	r3, r1, r3
    2f9a:	ea82 0000 	eor.w	r0, r2, r0
    2f9e:	ea83 0101 	eor.w	r1, r3, r1
    2fa2:	ea80 0202 	eor.w	r2, r0, r2
    2fa6:	ea81 0303 	eor.w	r3, r1, r3
    2faa:	2d36      	cmp	r5, #54	; 0x36
    2fac:	bf88      	it	hi
    2fae:	bd30      	pophi	{r4, r5, pc}
    2fb0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    2fb4:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2fb8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    2fbc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    2fc0:	d002      	beq.n	2fc8 <__adddf3+0x70>
    2fc2:	4240      	negs	r0, r0
    2fc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2fc8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    2fcc:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2fd0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    2fd4:	d002      	beq.n	2fdc <__adddf3+0x84>
    2fd6:	4252      	negs	r2, r2
    2fd8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    2fdc:	ea94 0f05 	teq	r4, r5
    2fe0:	f000 80a7 	beq.w	3132 <__adddf3+0x1da>
    2fe4:	f1a4 0401 	sub.w	r4, r4, #1
    2fe8:	f1d5 0e20 	rsbs	lr, r5, #32
    2fec:	db0d      	blt.n	300a <__adddf3+0xb2>
    2fee:	fa02 fc0e 	lsl.w	ip, r2, lr
    2ff2:	fa22 f205 	lsr.w	r2, r2, r5
    2ff6:	1880      	adds	r0, r0, r2
    2ff8:	f141 0100 	adc.w	r1, r1, #0
    2ffc:	fa03 f20e 	lsl.w	r2, r3, lr
    3000:	1880      	adds	r0, r0, r2
    3002:	fa43 f305 	asr.w	r3, r3, r5
    3006:	4159      	adcs	r1, r3
    3008:	e00e      	b.n	3028 <__adddf3+0xd0>
    300a:	f1a5 0520 	sub.w	r5, r5, #32
    300e:	f10e 0e20 	add.w	lr, lr, #32
    3012:	2a01      	cmp	r2, #1
    3014:	fa03 fc0e 	lsl.w	ip, r3, lr
    3018:	bf28      	it	cs
    301a:	f04c 0c02 	orrcs.w	ip, ip, #2
    301e:	fa43 f305 	asr.w	r3, r3, r5
    3022:	18c0      	adds	r0, r0, r3
    3024:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    3028:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    302c:	d507      	bpl.n	303e <__adddf3+0xe6>
    302e:	f04f 0e00 	mov.w	lr, #0
    3032:	f1dc 0c00 	rsbs	ip, ip, #0
    3036:	eb7e 0000 	sbcs.w	r0, lr, r0
    303a:	eb6e 0101 	sbc.w	r1, lr, r1
    303e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    3042:	d31b      	bcc.n	307c <__adddf3+0x124>
    3044:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    3048:	d30c      	bcc.n	3064 <__adddf3+0x10c>
    304a:	0849      	lsrs	r1, r1, #1
    304c:	ea5f 0030 	movs.w	r0, r0, rrx
    3050:	ea4f 0c3c 	mov.w	ip, ip, rrx
    3054:	f104 0401 	add.w	r4, r4, #1
    3058:	ea4f 5244 	mov.w	r2, r4, lsl #21
    305c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    3060:	f080 809a 	bcs.w	3198 <__adddf3+0x240>
    3064:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    3068:	bf08      	it	eq
    306a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    306e:	f150 0000 	adcs.w	r0, r0, #0
    3072:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3076:	ea41 0105 	orr.w	r1, r1, r5
    307a:	bd30      	pop	{r4, r5, pc}
    307c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    3080:	4140      	adcs	r0, r0
    3082:	eb41 0101 	adc.w	r1, r1, r1
    3086:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    308a:	f1a4 0401 	sub.w	r4, r4, #1
    308e:	d1e9      	bne.n	3064 <__adddf3+0x10c>
    3090:	f091 0f00 	teq	r1, #0
    3094:	bf04      	itt	eq
    3096:	4601      	moveq	r1, r0
    3098:	2000      	moveq	r0, #0
    309a:	fab1 f381 	clz	r3, r1
    309e:	bf08      	it	eq
    30a0:	3320      	addeq	r3, #32
    30a2:	f1a3 030b 	sub.w	r3, r3, #11
    30a6:	f1b3 0220 	subs.w	r2, r3, #32
    30aa:	da0c      	bge.n	30c6 <__adddf3+0x16e>
    30ac:	320c      	adds	r2, #12
    30ae:	dd08      	ble.n	30c2 <__adddf3+0x16a>
    30b0:	f102 0c14 	add.w	ip, r2, #20
    30b4:	f1c2 020c 	rsb	r2, r2, #12
    30b8:	fa01 f00c 	lsl.w	r0, r1, ip
    30bc:	fa21 f102 	lsr.w	r1, r1, r2
    30c0:	e00c      	b.n	30dc <__adddf3+0x184>
    30c2:	f102 0214 	add.w	r2, r2, #20
    30c6:	bfd8      	it	le
    30c8:	f1c2 0c20 	rsble	ip, r2, #32
    30cc:	fa01 f102 	lsl.w	r1, r1, r2
    30d0:	fa20 fc0c 	lsr.w	ip, r0, ip
    30d4:	bfdc      	itt	le
    30d6:	ea41 010c 	orrle.w	r1, r1, ip
    30da:	4090      	lslle	r0, r2
    30dc:	1ae4      	subs	r4, r4, r3
    30de:	bfa2      	ittt	ge
    30e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    30e4:	4329      	orrge	r1, r5
    30e6:	bd30      	popge	{r4, r5, pc}
    30e8:	ea6f 0404 	mvn.w	r4, r4
    30ec:	3c1f      	subs	r4, #31
    30ee:	da1c      	bge.n	312a <__adddf3+0x1d2>
    30f0:	340c      	adds	r4, #12
    30f2:	dc0e      	bgt.n	3112 <__adddf3+0x1ba>
    30f4:	f104 0414 	add.w	r4, r4, #20
    30f8:	f1c4 0220 	rsb	r2, r4, #32
    30fc:	fa20 f004 	lsr.w	r0, r0, r4
    3100:	fa01 f302 	lsl.w	r3, r1, r2
    3104:	ea40 0003 	orr.w	r0, r0, r3
    3108:	fa21 f304 	lsr.w	r3, r1, r4
    310c:	ea45 0103 	orr.w	r1, r5, r3
    3110:	bd30      	pop	{r4, r5, pc}
    3112:	f1c4 040c 	rsb	r4, r4, #12
    3116:	f1c4 0220 	rsb	r2, r4, #32
    311a:	fa20 f002 	lsr.w	r0, r0, r2
    311e:	fa01 f304 	lsl.w	r3, r1, r4
    3122:	ea40 0003 	orr.w	r0, r0, r3
    3126:	4629      	mov	r1, r5
    3128:	bd30      	pop	{r4, r5, pc}
    312a:	fa21 f004 	lsr.w	r0, r1, r4
    312e:	4629      	mov	r1, r5
    3130:	bd30      	pop	{r4, r5, pc}
    3132:	f094 0f00 	teq	r4, #0
    3136:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    313a:	bf06      	itte	eq
    313c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    3140:	3401      	addeq	r4, #1
    3142:	3d01      	subne	r5, #1
    3144:	e74e      	b.n	2fe4 <__adddf3+0x8c>
    3146:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    314a:	bf18      	it	ne
    314c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    3150:	d029      	beq.n	31a6 <__adddf3+0x24e>
    3152:	ea94 0f05 	teq	r4, r5
    3156:	bf08      	it	eq
    3158:	ea90 0f02 	teqeq	r0, r2
    315c:	d005      	beq.n	316a <__adddf3+0x212>
    315e:	ea54 0c00 	orrs.w	ip, r4, r0
    3162:	bf04      	itt	eq
    3164:	4619      	moveq	r1, r3
    3166:	4610      	moveq	r0, r2
    3168:	bd30      	pop	{r4, r5, pc}
    316a:	ea91 0f03 	teq	r1, r3
    316e:	bf1e      	ittt	ne
    3170:	2100      	movne	r1, #0
    3172:	2000      	movne	r0, #0
    3174:	bd30      	popne	{r4, r5, pc}
    3176:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    317a:	d105      	bne.n	3188 <__adddf3+0x230>
    317c:	0040      	lsls	r0, r0, #1
    317e:	4149      	adcs	r1, r1
    3180:	bf28      	it	cs
    3182:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    3186:	bd30      	pop	{r4, r5, pc}
    3188:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    318c:	bf3c      	itt	cc
    318e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    3192:	bd30      	popcc	{r4, r5, pc}
    3194:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3198:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    319c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    31a0:	f04f 0000 	mov.w	r0, #0
    31a4:	bd30      	pop	{r4, r5, pc}
    31a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    31aa:	bf1a      	itte	ne
    31ac:	4619      	movne	r1, r3
    31ae:	4610      	movne	r0, r2
    31b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    31b4:	bf1c      	itt	ne
    31b6:	460b      	movne	r3, r1
    31b8:	4602      	movne	r2, r0
    31ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    31be:	bf06      	itte	eq
    31c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    31c4:	ea91 0f03 	teqeq	r1, r3
    31c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    31cc:	bd30      	pop	{r4, r5, pc}
    31ce:	bf00      	nop

000031d0 <__aeabi_ui2d>:
    31d0:	f090 0f00 	teq	r0, #0
    31d4:	bf04      	itt	eq
    31d6:	2100      	moveq	r1, #0
    31d8:	4770      	bxeq	lr
    31da:	b530      	push	{r4, r5, lr}
    31dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    31e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    31e4:	f04f 0500 	mov.w	r5, #0
    31e8:	f04f 0100 	mov.w	r1, #0
    31ec:	e750      	b.n	3090 <__adddf3+0x138>
    31ee:	bf00      	nop

000031f0 <__aeabi_i2d>:
    31f0:	f090 0f00 	teq	r0, #0
    31f4:	bf04      	itt	eq
    31f6:	2100      	moveq	r1, #0
    31f8:	4770      	bxeq	lr
    31fa:	b530      	push	{r4, r5, lr}
    31fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    3200:	f104 0432 	add.w	r4, r4, #50	; 0x32
    3204:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    3208:	bf48      	it	mi
    320a:	4240      	negmi	r0, r0
    320c:	f04f 0100 	mov.w	r1, #0
    3210:	e73e      	b.n	3090 <__adddf3+0x138>
    3212:	bf00      	nop

00003214 <__aeabi_f2d>:
    3214:	0042      	lsls	r2, r0, #1
    3216:	ea4f 01e2 	mov.w	r1, r2, asr #3
    321a:	ea4f 0131 	mov.w	r1, r1, rrx
    321e:	ea4f 7002 	mov.w	r0, r2, lsl #28
    3222:	bf1f      	itttt	ne
    3224:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    3228:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    322c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    3230:	4770      	bxne	lr
    3232:	f092 0f00 	teq	r2, #0
    3236:	bf14      	ite	ne
    3238:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    323c:	4770      	bxeq	lr
    323e:	b530      	push	{r4, r5, lr}
    3240:	f44f 7460 	mov.w	r4, #896	; 0x380
    3244:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    3248:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    324c:	e720      	b.n	3090 <__adddf3+0x138>
    324e:	bf00      	nop

00003250 <__aeabi_ul2d>:
    3250:	ea50 0201 	orrs.w	r2, r0, r1
    3254:	bf08      	it	eq
    3256:	4770      	bxeq	lr
    3258:	b530      	push	{r4, r5, lr}
    325a:	f04f 0500 	mov.w	r5, #0
    325e:	e00a      	b.n	3276 <__aeabi_l2d+0x16>

00003260 <__aeabi_l2d>:
    3260:	ea50 0201 	orrs.w	r2, r0, r1
    3264:	bf08      	it	eq
    3266:	4770      	bxeq	lr
    3268:	b530      	push	{r4, r5, lr}
    326a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    326e:	d502      	bpl.n	3276 <__aeabi_l2d+0x16>
    3270:	4240      	negs	r0, r0
    3272:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    3276:	f44f 6480 	mov.w	r4, #1024	; 0x400
    327a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    327e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    3282:	f43f aedc 	beq.w	303e <__adddf3+0xe6>
    3286:	f04f 0203 	mov.w	r2, #3
    328a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    328e:	bf18      	it	ne
    3290:	3203      	addne	r2, #3
    3292:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    3296:	bf18      	it	ne
    3298:	3203      	addne	r2, #3
    329a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    329e:	f1c2 0320 	rsb	r3, r2, #32
    32a2:	fa00 fc03 	lsl.w	ip, r0, r3
    32a6:	fa20 f002 	lsr.w	r0, r0, r2
    32aa:	fa01 fe03 	lsl.w	lr, r1, r3
    32ae:	ea40 000e 	orr.w	r0, r0, lr
    32b2:	fa21 f102 	lsr.w	r1, r1, r2
    32b6:	4414      	add	r4, r2
    32b8:	e6c1      	b.n	303e <__adddf3+0xe6>
    32ba:	bf00      	nop

000032bc <__aeabi_dmul>:
    32bc:	b570      	push	{r4, r5, r6, lr}
    32be:	f04f 0cff 	mov.w	ip, #255	; 0xff
    32c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    32c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    32ca:	bf1d      	ittte	ne
    32cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    32d0:	ea94 0f0c 	teqne	r4, ip
    32d4:	ea95 0f0c 	teqne	r5, ip
    32d8:	f000 f8de 	bleq	3498 <__aeabi_dmul+0x1dc>
    32dc:	442c      	add	r4, r5
    32de:	ea81 0603 	eor.w	r6, r1, r3
    32e2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    32e6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    32ea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    32ee:	bf18      	it	ne
    32f0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    32f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    32f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    32fc:	d038      	beq.n	3370 <__aeabi_dmul+0xb4>
    32fe:	fba0 ce02 	umull	ip, lr, r0, r2
    3302:	f04f 0500 	mov.w	r5, #0
    3306:	fbe1 e502 	umlal	lr, r5, r1, r2
    330a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    330e:	fbe0 e503 	umlal	lr, r5, r0, r3
    3312:	f04f 0600 	mov.w	r6, #0
    3316:	fbe1 5603 	umlal	r5, r6, r1, r3
    331a:	f09c 0f00 	teq	ip, #0
    331e:	bf18      	it	ne
    3320:	f04e 0e01 	orrne.w	lr, lr, #1
    3324:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    3328:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    332c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    3330:	d204      	bcs.n	333c <__aeabi_dmul+0x80>
    3332:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    3336:	416d      	adcs	r5, r5
    3338:	eb46 0606 	adc.w	r6, r6, r6
    333c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    3340:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    3344:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    3348:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    334c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    3350:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3354:	bf88      	it	hi
    3356:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    335a:	d81e      	bhi.n	339a <__aeabi_dmul+0xde>
    335c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    3360:	bf08      	it	eq
    3362:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    3366:	f150 0000 	adcs.w	r0, r0, #0
    336a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    336e:	bd70      	pop	{r4, r5, r6, pc}
    3370:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    3374:	ea46 0101 	orr.w	r1, r6, r1
    3378:	ea40 0002 	orr.w	r0, r0, r2
    337c:	ea81 0103 	eor.w	r1, r1, r3
    3380:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    3384:	bfc2      	ittt	gt
    3386:	ebd4 050c 	rsbsgt	r5, r4, ip
    338a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    338e:	bd70      	popgt	{r4, r5, r6, pc}
    3390:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3394:	f04f 0e00 	mov.w	lr, #0
    3398:	3c01      	subs	r4, #1
    339a:	f300 80ab 	bgt.w	34f4 <__aeabi_dmul+0x238>
    339e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    33a2:	bfde      	ittt	le
    33a4:	2000      	movle	r0, #0
    33a6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    33aa:	bd70      	pople	{r4, r5, r6, pc}
    33ac:	f1c4 0400 	rsb	r4, r4, #0
    33b0:	3c20      	subs	r4, #32
    33b2:	da35      	bge.n	3420 <__aeabi_dmul+0x164>
    33b4:	340c      	adds	r4, #12
    33b6:	dc1b      	bgt.n	33f0 <__aeabi_dmul+0x134>
    33b8:	f104 0414 	add.w	r4, r4, #20
    33bc:	f1c4 0520 	rsb	r5, r4, #32
    33c0:	fa00 f305 	lsl.w	r3, r0, r5
    33c4:	fa20 f004 	lsr.w	r0, r0, r4
    33c8:	fa01 f205 	lsl.w	r2, r1, r5
    33cc:	ea40 0002 	orr.w	r0, r0, r2
    33d0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    33d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    33d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    33dc:	fa21 f604 	lsr.w	r6, r1, r4
    33e0:	eb42 0106 	adc.w	r1, r2, r6
    33e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    33e8:	bf08      	it	eq
    33ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    33ee:	bd70      	pop	{r4, r5, r6, pc}
    33f0:	f1c4 040c 	rsb	r4, r4, #12
    33f4:	f1c4 0520 	rsb	r5, r4, #32
    33f8:	fa00 f304 	lsl.w	r3, r0, r4
    33fc:	fa20 f005 	lsr.w	r0, r0, r5
    3400:	fa01 f204 	lsl.w	r2, r1, r4
    3404:	ea40 0002 	orr.w	r0, r0, r2
    3408:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    340c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    3410:	f141 0100 	adc.w	r1, r1, #0
    3414:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3418:	bf08      	it	eq
    341a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    341e:	bd70      	pop	{r4, r5, r6, pc}
    3420:	f1c4 0520 	rsb	r5, r4, #32
    3424:	fa00 f205 	lsl.w	r2, r0, r5
    3428:	ea4e 0e02 	orr.w	lr, lr, r2
    342c:	fa20 f304 	lsr.w	r3, r0, r4
    3430:	fa01 f205 	lsl.w	r2, r1, r5
    3434:	ea43 0302 	orr.w	r3, r3, r2
    3438:	fa21 f004 	lsr.w	r0, r1, r4
    343c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    3440:	fa21 f204 	lsr.w	r2, r1, r4
    3444:	ea20 0002 	bic.w	r0, r0, r2
    3448:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    344c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    3450:	bf08      	it	eq
    3452:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    3456:	bd70      	pop	{r4, r5, r6, pc}
    3458:	f094 0f00 	teq	r4, #0
    345c:	d10f      	bne.n	347e <__aeabi_dmul+0x1c2>
    345e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    3462:	0040      	lsls	r0, r0, #1
    3464:	eb41 0101 	adc.w	r1, r1, r1
    3468:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    346c:	bf08      	it	eq
    346e:	3c01      	subeq	r4, #1
    3470:	d0f7      	beq.n	3462 <__aeabi_dmul+0x1a6>
    3472:	ea41 0106 	orr.w	r1, r1, r6
    3476:	f095 0f00 	teq	r5, #0
    347a:	bf18      	it	ne
    347c:	4770      	bxne	lr
    347e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    3482:	0052      	lsls	r2, r2, #1
    3484:	eb43 0303 	adc.w	r3, r3, r3
    3488:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    348c:	bf08      	it	eq
    348e:	3d01      	subeq	r5, #1
    3490:	d0f7      	beq.n	3482 <__aeabi_dmul+0x1c6>
    3492:	ea43 0306 	orr.w	r3, r3, r6
    3496:	4770      	bx	lr
    3498:	ea94 0f0c 	teq	r4, ip
    349c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    34a0:	bf18      	it	ne
    34a2:	ea95 0f0c 	teqne	r5, ip
    34a6:	d00c      	beq.n	34c2 <__aeabi_dmul+0x206>
    34a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    34ac:	bf18      	it	ne
    34ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    34b2:	d1d1      	bne.n	3458 <__aeabi_dmul+0x19c>
    34b4:	ea81 0103 	eor.w	r1, r1, r3
    34b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    34bc:	f04f 0000 	mov.w	r0, #0
    34c0:	bd70      	pop	{r4, r5, r6, pc}
    34c2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    34c6:	bf06      	itte	eq
    34c8:	4610      	moveq	r0, r2
    34ca:	4619      	moveq	r1, r3
    34cc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    34d0:	d019      	beq.n	3506 <__aeabi_dmul+0x24a>
    34d2:	ea94 0f0c 	teq	r4, ip
    34d6:	d102      	bne.n	34de <__aeabi_dmul+0x222>
    34d8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    34dc:	d113      	bne.n	3506 <__aeabi_dmul+0x24a>
    34de:	ea95 0f0c 	teq	r5, ip
    34e2:	d105      	bne.n	34f0 <__aeabi_dmul+0x234>
    34e4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    34e8:	bf1c      	itt	ne
    34ea:	4610      	movne	r0, r2
    34ec:	4619      	movne	r1, r3
    34ee:	d10a      	bne.n	3506 <__aeabi_dmul+0x24a>
    34f0:	ea81 0103 	eor.w	r1, r1, r3
    34f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    34f8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    34fc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    3500:	f04f 0000 	mov.w	r0, #0
    3504:	bd70      	pop	{r4, r5, r6, pc}
    3506:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    350a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    350e:	bd70      	pop	{r4, r5, r6, pc}

00003510 <__aeabi_ddiv>:
    3510:	b570      	push	{r4, r5, r6, lr}
    3512:	f04f 0cff 	mov.w	ip, #255	; 0xff
    3516:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    351a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    351e:	bf1d      	ittte	ne
    3520:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    3524:	ea94 0f0c 	teqne	r4, ip
    3528:	ea95 0f0c 	teqne	r5, ip
    352c:	f000 f8a7 	bleq	367e <__aeabi_ddiv+0x16e>
    3530:	eba4 0405 	sub.w	r4, r4, r5
    3534:	ea81 0e03 	eor.w	lr, r1, r3
    3538:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    353c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    3540:	f000 8088 	beq.w	3654 <__aeabi_ddiv+0x144>
    3544:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3548:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    354c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    3550:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    3554:	ea4f 2202 	mov.w	r2, r2, lsl #8
    3558:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    355c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    3560:	ea4f 2600 	mov.w	r6, r0, lsl #8
    3564:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    3568:	429d      	cmp	r5, r3
    356a:	bf08      	it	eq
    356c:	4296      	cmpeq	r6, r2
    356e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    3572:	f504 7440 	add.w	r4, r4, #768	; 0x300
    3576:	d202      	bcs.n	357e <__aeabi_ddiv+0x6e>
    3578:	085b      	lsrs	r3, r3, #1
    357a:	ea4f 0232 	mov.w	r2, r2, rrx
    357e:	1ab6      	subs	r6, r6, r2
    3580:	eb65 0503 	sbc.w	r5, r5, r3
    3584:	085b      	lsrs	r3, r3, #1
    3586:	ea4f 0232 	mov.w	r2, r2, rrx
    358a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    358e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    3592:	ebb6 0e02 	subs.w	lr, r6, r2
    3596:	eb75 0e03 	sbcs.w	lr, r5, r3
    359a:	bf22      	ittt	cs
    359c:	1ab6      	subcs	r6, r6, r2
    359e:	4675      	movcs	r5, lr
    35a0:	ea40 000c 	orrcs.w	r0, r0, ip
    35a4:	085b      	lsrs	r3, r3, #1
    35a6:	ea4f 0232 	mov.w	r2, r2, rrx
    35aa:	ebb6 0e02 	subs.w	lr, r6, r2
    35ae:	eb75 0e03 	sbcs.w	lr, r5, r3
    35b2:	bf22      	ittt	cs
    35b4:	1ab6      	subcs	r6, r6, r2
    35b6:	4675      	movcs	r5, lr
    35b8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    35bc:	085b      	lsrs	r3, r3, #1
    35be:	ea4f 0232 	mov.w	r2, r2, rrx
    35c2:	ebb6 0e02 	subs.w	lr, r6, r2
    35c6:	eb75 0e03 	sbcs.w	lr, r5, r3
    35ca:	bf22      	ittt	cs
    35cc:	1ab6      	subcs	r6, r6, r2
    35ce:	4675      	movcs	r5, lr
    35d0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    35d4:	085b      	lsrs	r3, r3, #1
    35d6:	ea4f 0232 	mov.w	r2, r2, rrx
    35da:	ebb6 0e02 	subs.w	lr, r6, r2
    35de:	eb75 0e03 	sbcs.w	lr, r5, r3
    35e2:	bf22      	ittt	cs
    35e4:	1ab6      	subcs	r6, r6, r2
    35e6:	4675      	movcs	r5, lr
    35e8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    35ec:	ea55 0e06 	orrs.w	lr, r5, r6
    35f0:	d018      	beq.n	3624 <__aeabi_ddiv+0x114>
    35f2:	ea4f 1505 	mov.w	r5, r5, lsl #4
    35f6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    35fa:	ea4f 1606 	mov.w	r6, r6, lsl #4
    35fe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    3602:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    3606:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    360a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    360e:	d1c0      	bne.n	3592 <__aeabi_ddiv+0x82>
    3610:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3614:	d10b      	bne.n	362e <__aeabi_ddiv+0x11e>
    3616:	ea41 0100 	orr.w	r1, r1, r0
    361a:	f04f 0000 	mov.w	r0, #0
    361e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    3622:	e7b6      	b.n	3592 <__aeabi_ddiv+0x82>
    3624:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    3628:	bf04      	itt	eq
    362a:	4301      	orreq	r1, r0
    362c:	2000      	moveq	r0, #0
    362e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    3632:	bf88      	it	hi
    3634:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    3638:	f63f aeaf 	bhi.w	339a <__aeabi_dmul+0xde>
    363c:	ebb5 0c03 	subs.w	ip, r5, r3
    3640:	bf04      	itt	eq
    3642:	ebb6 0c02 	subseq.w	ip, r6, r2
    3646:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    364a:	f150 0000 	adcs.w	r0, r0, #0
    364e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    3652:	bd70      	pop	{r4, r5, r6, pc}
    3654:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    3658:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    365c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    3660:	bfc2      	ittt	gt
    3662:	ebd4 050c 	rsbsgt	r5, r4, ip
    3666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    366a:	bd70      	popgt	{r4, r5, r6, pc}
    366c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    3670:	f04f 0e00 	mov.w	lr, #0
    3674:	3c01      	subs	r4, #1
    3676:	e690      	b.n	339a <__aeabi_dmul+0xde>
    3678:	ea45 0e06 	orr.w	lr, r5, r6
    367c:	e68d      	b.n	339a <__aeabi_dmul+0xde>
    367e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    3682:	ea94 0f0c 	teq	r4, ip
    3686:	bf08      	it	eq
    3688:	ea95 0f0c 	teqeq	r5, ip
    368c:	f43f af3b 	beq.w	3506 <__aeabi_dmul+0x24a>
    3690:	ea94 0f0c 	teq	r4, ip
    3694:	d10a      	bne.n	36ac <__aeabi_ddiv+0x19c>
    3696:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    369a:	f47f af34 	bne.w	3506 <__aeabi_dmul+0x24a>
    369e:	ea95 0f0c 	teq	r5, ip
    36a2:	f47f af25 	bne.w	34f0 <__aeabi_dmul+0x234>
    36a6:	4610      	mov	r0, r2
    36a8:	4619      	mov	r1, r3
    36aa:	e72c      	b.n	3506 <__aeabi_dmul+0x24a>
    36ac:	ea95 0f0c 	teq	r5, ip
    36b0:	d106      	bne.n	36c0 <__aeabi_ddiv+0x1b0>
    36b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    36b6:	f43f aefd 	beq.w	34b4 <__aeabi_dmul+0x1f8>
    36ba:	4610      	mov	r0, r2
    36bc:	4619      	mov	r1, r3
    36be:	e722      	b.n	3506 <__aeabi_dmul+0x24a>
    36c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    36c4:	bf18      	it	ne
    36c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    36ca:	f47f aec5 	bne.w	3458 <__aeabi_dmul+0x19c>
    36ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    36d2:	f47f af0d 	bne.w	34f0 <__aeabi_dmul+0x234>
    36d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    36da:	f47f aeeb 	bne.w	34b4 <__aeabi_dmul+0x1f8>
    36de:	e712      	b.n	3506 <__aeabi_dmul+0x24a>

000036e0 <__gedf2>:
    36e0:	f04f 3cff 	mov.w	ip, #4294967295
    36e4:	e006      	b.n	36f4 <__cmpdf2+0x4>
    36e6:	bf00      	nop

000036e8 <__ledf2>:
    36e8:	f04f 0c01 	mov.w	ip, #1
    36ec:	e002      	b.n	36f4 <__cmpdf2+0x4>
    36ee:	bf00      	nop

000036f0 <__cmpdf2>:
    36f0:	f04f 0c01 	mov.w	ip, #1
    36f4:	f84d cd04 	str.w	ip, [sp, #-4]!
    36f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    36fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    3700:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    3704:	bf18      	it	ne
    3706:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    370a:	d01b      	beq.n	3744 <__cmpdf2+0x54>
    370c:	b001      	add	sp, #4
    370e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    3712:	bf0c      	ite	eq
    3714:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    3718:	ea91 0f03 	teqne	r1, r3
    371c:	bf02      	ittt	eq
    371e:	ea90 0f02 	teqeq	r0, r2
    3722:	2000      	moveq	r0, #0
    3724:	4770      	bxeq	lr
    3726:	f110 0f00 	cmn.w	r0, #0
    372a:	ea91 0f03 	teq	r1, r3
    372e:	bf58      	it	pl
    3730:	4299      	cmppl	r1, r3
    3732:	bf08      	it	eq
    3734:	4290      	cmpeq	r0, r2
    3736:	bf2c      	ite	cs
    3738:	17d8      	asrcs	r0, r3, #31
    373a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    373e:	f040 0001 	orr.w	r0, r0, #1
    3742:	4770      	bx	lr
    3744:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    3748:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    374c:	d102      	bne.n	3754 <__cmpdf2+0x64>
    374e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    3752:	d107      	bne.n	3764 <__cmpdf2+0x74>
    3754:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    3758:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    375c:	d1d6      	bne.n	370c <__cmpdf2+0x1c>
    375e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    3762:	d0d3      	beq.n	370c <__cmpdf2+0x1c>
    3764:	f85d 0b04 	ldr.w	r0, [sp], #4
    3768:	4770      	bx	lr
    376a:	bf00      	nop

0000376c <__aeabi_cdrcmple>:
    376c:	4684      	mov	ip, r0
    376e:	4610      	mov	r0, r2
    3770:	4662      	mov	r2, ip
    3772:	468c      	mov	ip, r1
    3774:	4619      	mov	r1, r3
    3776:	4663      	mov	r3, ip
    3778:	e000      	b.n	377c <__aeabi_cdcmpeq>
    377a:	bf00      	nop

0000377c <__aeabi_cdcmpeq>:
    377c:	b501      	push	{r0, lr}
    377e:	f7ff ffb7 	bl	36f0 <__cmpdf2>
    3782:	2800      	cmp	r0, #0
    3784:	bf48      	it	mi
    3786:	f110 0f00 	cmnmi.w	r0, #0
    378a:	bd01      	pop	{r0, pc}

0000378c <__aeabi_dcmpeq>:
    378c:	f84d ed08 	str.w	lr, [sp, #-8]!
    3790:	f7ff fff4 	bl	377c <__aeabi_cdcmpeq>
    3794:	bf0c      	ite	eq
    3796:	2001      	moveq	r0, #1
    3798:	2000      	movne	r0, #0
    379a:	f85d fb08 	ldr.w	pc, [sp], #8
    379e:	bf00      	nop

000037a0 <__aeabi_dcmplt>:
    37a0:	f84d ed08 	str.w	lr, [sp, #-8]!
    37a4:	f7ff ffea 	bl	377c <__aeabi_cdcmpeq>
    37a8:	bf34      	ite	cc
    37aa:	2001      	movcc	r0, #1
    37ac:	2000      	movcs	r0, #0
    37ae:	f85d fb08 	ldr.w	pc, [sp], #8
    37b2:	bf00      	nop

000037b4 <__aeabi_dcmple>:
    37b4:	f84d ed08 	str.w	lr, [sp, #-8]!
    37b8:	f7ff ffe0 	bl	377c <__aeabi_cdcmpeq>
    37bc:	bf94      	ite	ls
    37be:	2001      	movls	r0, #1
    37c0:	2000      	movhi	r0, #0
    37c2:	f85d fb08 	ldr.w	pc, [sp], #8
    37c6:	bf00      	nop

000037c8 <__aeabi_dcmpge>:
    37c8:	f84d ed08 	str.w	lr, [sp, #-8]!
    37cc:	f7ff ffce 	bl	376c <__aeabi_cdrcmple>
    37d0:	bf94      	ite	ls
    37d2:	2001      	movls	r0, #1
    37d4:	2000      	movhi	r0, #0
    37d6:	f85d fb08 	ldr.w	pc, [sp], #8
    37da:	bf00      	nop

000037dc <__aeabi_dcmpgt>:
    37dc:	f84d ed08 	str.w	lr, [sp, #-8]!
    37e0:	f7ff ffc4 	bl	376c <__aeabi_cdrcmple>
    37e4:	bf34      	ite	cc
    37e6:	2001      	movcc	r0, #1
    37e8:	2000      	movcs	r0, #0
    37ea:	f85d fb08 	ldr.w	pc, [sp], #8
    37ee:	bf00      	nop

000037f0 <__aeabi_d2iz>:
    37f0:	ea4f 0241 	mov.w	r2, r1, lsl #1
    37f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    37f8:	d215      	bcs.n	3826 <__aeabi_d2iz+0x36>
    37fa:	d511      	bpl.n	3820 <__aeabi_d2iz+0x30>
    37fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    3800:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    3804:	d912      	bls.n	382c <__aeabi_d2iz+0x3c>
    3806:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    380a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    380e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    3812:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    3816:	fa23 f002 	lsr.w	r0, r3, r2
    381a:	bf18      	it	ne
    381c:	4240      	negne	r0, r0
    381e:	4770      	bx	lr
    3820:	f04f 0000 	mov.w	r0, #0
    3824:	4770      	bx	lr
    3826:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    382a:	d105      	bne.n	3838 <__aeabi_d2iz+0x48>
    382c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    3830:	bf08      	it	eq
    3832:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    3836:	4770      	bx	lr
    3838:	f04f 0000 	mov.w	r0, #0
    383c:	4770      	bx	lr
    383e:	bf00      	nop

00003840 <__aeabi_d2uiz>:
    3840:	004a      	lsls	r2, r1, #1
    3842:	d211      	bcs.n	3868 <__aeabi_d2uiz+0x28>
    3844:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    3848:	d211      	bcs.n	386e <__aeabi_d2uiz+0x2e>
    384a:	d50d      	bpl.n	3868 <__aeabi_d2uiz+0x28>
    384c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    3850:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    3854:	d40e      	bmi.n	3874 <__aeabi_d2uiz+0x34>
    3856:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    385a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    385e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    3862:	fa23 f002 	lsr.w	r0, r3, r2
    3866:	4770      	bx	lr
    3868:	f04f 0000 	mov.w	r0, #0
    386c:	4770      	bx	lr
    386e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    3872:	d102      	bne.n	387a <__aeabi_d2uiz+0x3a>
    3874:	f04f 30ff 	mov.w	r0, #4294967295
    3878:	4770      	bx	lr
    387a:	f04f 0000 	mov.w	r0, #0
    387e:	4770      	bx	lr

00003880 <__libc_init_array>:
    3880:	b570      	push	{r4, r5, r6, lr}
    3882:	f64a 7650 	movw	r6, #44880	; 0xaf50
    3886:	f64a 7550 	movw	r5, #44880	; 0xaf50
    388a:	f2c0 0600 	movt	r6, #0
    388e:	f2c0 0500 	movt	r5, #0
    3892:	1b76      	subs	r6, r6, r5
    3894:	10b6      	asrs	r6, r6, #2
    3896:	d006      	beq.n	38a6 <__libc_init_array+0x26>
    3898:	2400      	movs	r4, #0
    389a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    389e:	3401      	adds	r4, #1
    38a0:	4798      	blx	r3
    38a2:	42a6      	cmp	r6, r4
    38a4:	d8f9      	bhi.n	389a <__libc_init_array+0x1a>
    38a6:	f64a 7550 	movw	r5, #44880	; 0xaf50
    38aa:	f64a 7654 	movw	r6, #44884	; 0xaf54
    38ae:	f2c0 0500 	movt	r5, #0
    38b2:	f2c0 0600 	movt	r6, #0
    38b6:	1b76      	subs	r6, r6, r5
    38b8:	f007 fb3e 	bl	af38 <_init>
    38bc:	10b6      	asrs	r6, r6, #2
    38be:	d006      	beq.n	38ce <__libc_init_array+0x4e>
    38c0:	2400      	movs	r4, #0
    38c2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    38c6:	3401      	adds	r4, #1
    38c8:	4798      	blx	r3
    38ca:	42a6      	cmp	r6, r4
    38cc:	d8f9      	bhi.n	38c2 <__libc_init_array+0x42>
    38ce:	bd70      	pop	{r4, r5, r6, pc}

000038d0 <free>:
    38d0:	f240 0354 	movw	r3, #84	; 0x54
    38d4:	4601      	mov	r1, r0
    38d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38da:	6818      	ldr	r0, [r3, #0]
    38dc:	f004 be50 	b.w	8580 <_free_r>

000038e0 <malloc>:
    38e0:	f240 0354 	movw	r3, #84	; 0x54
    38e4:	4601      	mov	r1, r0
    38e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    38ea:	6818      	ldr	r0, [r3, #0]
    38ec:	f000 b800 	b.w	38f0 <_malloc_r>

000038f0 <_malloc_r>:
    38f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    38f4:	f101 040b 	add.w	r4, r1, #11
    38f8:	2c16      	cmp	r4, #22
    38fa:	b083      	sub	sp, #12
    38fc:	4606      	mov	r6, r0
    38fe:	d82f      	bhi.n	3960 <_malloc_r+0x70>
    3900:	2300      	movs	r3, #0
    3902:	2410      	movs	r4, #16
    3904:	428c      	cmp	r4, r1
    3906:	bf2c      	ite	cs
    3908:	4619      	movcs	r1, r3
    390a:	f043 0101 	orrcc.w	r1, r3, #1
    390e:	2900      	cmp	r1, #0
    3910:	d130      	bne.n	3974 <_malloc_r+0x84>
    3912:	4630      	mov	r0, r6
    3914:	f000 fabe 	bl	3e94 <__malloc_lock>
    3918:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    391c:	d22e      	bcs.n	397c <_malloc_r+0x8c>
    391e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    3922:	f240 1548 	movw	r5, #328	; 0x148
    3926:	f2c2 0500 	movt	r5, #8192	; 0x2000
    392a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    392e:	68d3      	ldr	r3, [r2, #12]
    3930:	4293      	cmp	r3, r2
    3932:	f000 8206 	beq.w	3d42 <_malloc_r+0x452>
    3936:	685a      	ldr	r2, [r3, #4]
    3938:	f103 0508 	add.w	r5, r3, #8
    393c:	68d9      	ldr	r1, [r3, #12]
    393e:	4630      	mov	r0, r6
    3940:	f022 0c03 	bic.w	ip, r2, #3
    3944:	689a      	ldr	r2, [r3, #8]
    3946:	4463      	add	r3, ip
    3948:	685c      	ldr	r4, [r3, #4]
    394a:	608a      	str	r2, [r1, #8]
    394c:	f044 0401 	orr.w	r4, r4, #1
    3950:	60d1      	str	r1, [r2, #12]
    3952:	605c      	str	r4, [r3, #4]
    3954:	f000 faa0 	bl	3e98 <__malloc_unlock>
    3958:	4628      	mov	r0, r5
    395a:	b003      	add	sp, #12
    395c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3960:	f024 0407 	bic.w	r4, r4, #7
    3964:	0fe3      	lsrs	r3, r4, #31
    3966:	428c      	cmp	r4, r1
    3968:	bf2c      	ite	cs
    396a:	4619      	movcs	r1, r3
    396c:	f043 0101 	orrcc.w	r1, r3, #1
    3970:	2900      	cmp	r1, #0
    3972:	d0ce      	beq.n	3912 <_malloc_r+0x22>
    3974:	230c      	movs	r3, #12
    3976:	2500      	movs	r5, #0
    3978:	6033      	str	r3, [r6, #0]
    397a:	e7ed      	b.n	3958 <_malloc_r+0x68>
    397c:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    3980:	bf04      	itt	eq
    3982:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    3986:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    398a:	f040 8090 	bne.w	3aae <_malloc_r+0x1be>
    398e:	f240 1548 	movw	r5, #328	; 0x148
    3992:	f2c2 0500 	movt	r5, #8192	; 0x2000
    3996:	1828      	adds	r0, r5, r0
    3998:	68c3      	ldr	r3, [r0, #12]
    399a:	4298      	cmp	r0, r3
    399c:	d106      	bne.n	39ac <_malloc_r+0xbc>
    399e:	e00d      	b.n	39bc <_malloc_r+0xcc>
    39a0:	2a00      	cmp	r2, #0
    39a2:	f280 816f 	bge.w	3c84 <_malloc_r+0x394>
    39a6:	68db      	ldr	r3, [r3, #12]
    39a8:	4298      	cmp	r0, r3
    39aa:	d007      	beq.n	39bc <_malloc_r+0xcc>
    39ac:	6859      	ldr	r1, [r3, #4]
    39ae:	f021 0103 	bic.w	r1, r1, #3
    39b2:	1b0a      	subs	r2, r1, r4
    39b4:	2a0f      	cmp	r2, #15
    39b6:	ddf3      	ble.n	39a0 <_malloc_r+0xb0>
    39b8:	f10e 3eff 	add.w	lr, lr, #4294967295
    39bc:	f10e 0e01 	add.w	lr, lr, #1
    39c0:	f240 1748 	movw	r7, #328	; 0x148
    39c4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    39c8:	f107 0108 	add.w	r1, r7, #8
    39cc:	688b      	ldr	r3, [r1, #8]
    39ce:	4299      	cmp	r1, r3
    39d0:	bf08      	it	eq
    39d2:	687a      	ldreq	r2, [r7, #4]
    39d4:	d026      	beq.n	3a24 <_malloc_r+0x134>
    39d6:	685a      	ldr	r2, [r3, #4]
    39d8:	f022 0c03 	bic.w	ip, r2, #3
    39dc:	ebc4 020c 	rsb	r2, r4, ip
    39e0:	2a0f      	cmp	r2, #15
    39e2:	f300 8194 	bgt.w	3d0e <_malloc_r+0x41e>
    39e6:	2a00      	cmp	r2, #0
    39e8:	60c9      	str	r1, [r1, #12]
    39ea:	6089      	str	r1, [r1, #8]
    39ec:	f280 8099 	bge.w	3b22 <_malloc_r+0x232>
    39f0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    39f4:	f080 8165 	bcs.w	3cc2 <_malloc_r+0x3d2>
    39f8:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    39fc:	f04f 0a01 	mov.w	sl, #1
    3a00:	687a      	ldr	r2, [r7, #4]
    3a02:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    3a06:	ea4f 0cac 	mov.w	ip, ip, asr #2
    3a0a:	fa0a fc0c 	lsl.w	ip, sl, ip
    3a0e:	60d8      	str	r0, [r3, #12]
    3a10:	f8d0 8008 	ldr.w	r8, [r0, #8]
    3a14:	ea4c 0202 	orr.w	r2, ip, r2
    3a18:	607a      	str	r2, [r7, #4]
    3a1a:	f8c3 8008 	str.w	r8, [r3, #8]
    3a1e:	f8c8 300c 	str.w	r3, [r8, #12]
    3a22:	6083      	str	r3, [r0, #8]
    3a24:	f04f 0c01 	mov.w	ip, #1
    3a28:	ea4f 03ae 	mov.w	r3, lr, asr #2
    3a2c:	fa0c fc03 	lsl.w	ip, ip, r3
    3a30:	4594      	cmp	ip, r2
    3a32:	f200 8082 	bhi.w	3b3a <_malloc_r+0x24a>
    3a36:	ea12 0f0c 	tst.w	r2, ip
    3a3a:	d108      	bne.n	3a4e <_malloc_r+0x15e>
    3a3c:	f02e 0e03 	bic.w	lr, lr, #3
    3a40:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3a44:	f10e 0e04 	add.w	lr, lr, #4
    3a48:	ea12 0f0c 	tst.w	r2, ip
    3a4c:	d0f8      	beq.n	3a40 <_malloc_r+0x150>
    3a4e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    3a52:	46f2      	mov	sl, lr
    3a54:	46c8      	mov	r8, r9
    3a56:	f8d8 300c 	ldr.w	r3, [r8, #12]
    3a5a:	4598      	cmp	r8, r3
    3a5c:	d107      	bne.n	3a6e <_malloc_r+0x17e>
    3a5e:	e168      	b.n	3d32 <_malloc_r+0x442>
    3a60:	2a00      	cmp	r2, #0
    3a62:	f280 8178 	bge.w	3d56 <_malloc_r+0x466>
    3a66:	68db      	ldr	r3, [r3, #12]
    3a68:	4598      	cmp	r8, r3
    3a6a:	f000 8162 	beq.w	3d32 <_malloc_r+0x442>
    3a6e:	6858      	ldr	r0, [r3, #4]
    3a70:	f020 0003 	bic.w	r0, r0, #3
    3a74:	1b02      	subs	r2, r0, r4
    3a76:	2a0f      	cmp	r2, #15
    3a78:	ddf2      	ble.n	3a60 <_malloc_r+0x170>
    3a7a:	461d      	mov	r5, r3
    3a7c:	191f      	adds	r7, r3, r4
    3a7e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    3a82:	f044 0e01 	orr.w	lr, r4, #1
    3a86:	f855 4f08 	ldr.w	r4, [r5, #8]!
    3a8a:	4630      	mov	r0, r6
    3a8c:	50ba      	str	r2, [r7, r2]
    3a8e:	f042 0201 	orr.w	r2, r2, #1
    3a92:	f8c3 e004 	str.w	lr, [r3, #4]
    3a96:	f8cc 4008 	str.w	r4, [ip, #8]
    3a9a:	f8c4 c00c 	str.w	ip, [r4, #12]
    3a9e:	608f      	str	r7, [r1, #8]
    3aa0:	60cf      	str	r7, [r1, #12]
    3aa2:	607a      	str	r2, [r7, #4]
    3aa4:	60b9      	str	r1, [r7, #8]
    3aa6:	60f9      	str	r1, [r7, #12]
    3aa8:	f000 f9f6 	bl	3e98 <__malloc_unlock>
    3aac:	e754      	b.n	3958 <_malloc_r+0x68>
    3aae:	f1be 0f04 	cmp.w	lr, #4
    3ab2:	bf9e      	ittt	ls
    3ab4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    3ab8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    3abc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3ac0:	f67f af65 	bls.w	398e <_malloc_r+0x9e>
    3ac4:	f1be 0f14 	cmp.w	lr, #20
    3ac8:	bf9c      	itt	ls
    3aca:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    3ace:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3ad2:	f67f af5c 	bls.w	398e <_malloc_r+0x9e>
    3ad6:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    3ada:	bf9e      	ittt	ls
    3adc:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    3ae0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    3ae4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3ae8:	f67f af51 	bls.w	398e <_malloc_r+0x9e>
    3aec:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    3af0:	bf9e      	ittt	ls
    3af2:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    3af6:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    3afa:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3afe:	f67f af46 	bls.w	398e <_malloc_r+0x9e>
    3b02:	f240 5354 	movw	r3, #1364	; 0x554
    3b06:	459e      	cmp	lr, r3
    3b08:	bf95      	itete	ls
    3b0a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    3b0e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    3b12:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    3b16:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    3b1a:	bf98      	it	ls
    3b1c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    3b20:	e735      	b.n	398e <_malloc_r+0x9e>
    3b22:	eb03 020c 	add.w	r2, r3, ip
    3b26:	f103 0508 	add.w	r5, r3, #8
    3b2a:	4630      	mov	r0, r6
    3b2c:	6853      	ldr	r3, [r2, #4]
    3b2e:	f043 0301 	orr.w	r3, r3, #1
    3b32:	6053      	str	r3, [r2, #4]
    3b34:	f000 f9b0 	bl	3e98 <__malloc_unlock>
    3b38:	e70e      	b.n	3958 <_malloc_r+0x68>
    3b3a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3b3e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    3b42:	f023 0903 	bic.w	r9, r3, #3
    3b46:	ebc4 0209 	rsb	r2, r4, r9
    3b4a:	454c      	cmp	r4, r9
    3b4c:	bf94      	ite	ls
    3b4e:	2300      	movls	r3, #0
    3b50:	2301      	movhi	r3, #1
    3b52:	2a0f      	cmp	r2, #15
    3b54:	bfd8      	it	le
    3b56:	f043 0301 	orrle.w	r3, r3, #1
    3b5a:	2b00      	cmp	r3, #0
    3b5c:	f000 80a1 	beq.w	3ca2 <_malloc_r+0x3b2>
    3b60:	f240 5b88 	movw	fp, #1416	; 0x588
    3b64:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    3b68:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    3b6c:	f8db 3000 	ldr.w	r3, [fp]
    3b70:	3310      	adds	r3, #16
    3b72:	191b      	adds	r3, r3, r4
    3b74:	f1b2 3fff 	cmp.w	r2, #4294967295
    3b78:	d006      	beq.n	3b88 <_malloc_r+0x298>
    3b7a:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    3b7e:	331f      	adds	r3, #31
    3b80:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    3b84:	f023 031f 	bic.w	r3, r3, #31
    3b88:	4619      	mov	r1, r3
    3b8a:	4630      	mov	r0, r6
    3b8c:	9301      	str	r3, [sp, #4]
    3b8e:	f000 fa7f 	bl	4090 <_sbrk_r>
    3b92:	9b01      	ldr	r3, [sp, #4]
    3b94:	f1b0 3fff 	cmp.w	r0, #4294967295
    3b98:	4682      	mov	sl, r0
    3b9a:	f000 80f4 	beq.w	3d86 <_malloc_r+0x496>
    3b9e:	eb08 0109 	add.w	r1, r8, r9
    3ba2:	4281      	cmp	r1, r0
    3ba4:	f200 80ec 	bhi.w	3d80 <_malloc_r+0x490>
    3ba8:	f8db 2004 	ldr.w	r2, [fp, #4]
    3bac:	189a      	adds	r2, r3, r2
    3bae:	4551      	cmp	r1, sl
    3bb0:	f8cb 2004 	str.w	r2, [fp, #4]
    3bb4:	f000 8145 	beq.w	3e42 <_malloc_r+0x552>
    3bb8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    3bbc:	f240 1048 	movw	r0, #328	; 0x148
    3bc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3bc4:	f1b5 3fff 	cmp.w	r5, #4294967295
    3bc8:	bf08      	it	eq
    3bca:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    3bce:	d003      	beq.n	3bd8 <_malloc_r+0x2e8>
    3bd0:	4452      	add	r2, sl
    3bd2:	1a51      	subs	r1, r2, r1
    3bd4:	f8cb 1004 	str.w	r1, [fp, #4]
    3bd8:	f01a 0507 	ands.w	r5, sl, #7
    3bdc:	4630      	mov	r0, r6
    3bde:	bf17      	itett	ne
    3be0:	f1c5 0508 	rsbne	r5, r5, #8
    3be4:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    3be8:	44aa      	addne	sl, r5
    3bea:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    3bee:	4453      	add	r3, sl
    3bf0:	051b      	lsls	r3, r3, #20
    3bf2:	0d1b      	lsrs	r3, r3, #20
    3bf4:	1aed      	subs	r5, r5, r3
    3bf6:	4629      	mov	r1, r5
    3bf8:	f000 fa4a 	bl	4090 <_sbrk_r>
    3bfc:	f1b0 3fff 	cmp.w	r0, #4294967295
    3c00:	f000 812c 	beq.w	3e5c <_malloc_r+0x56c>
    3c04:	ebca 0100 	rsb	r1, sl, r0
    3c08:	1949      	adds	r1, r1, r5
    3c0a:	f041 0101 	orr.w	r1, r1, #1
    3c0e:	f8db 2004 	ldr.w	r2, [fp, #4]
    3c12:	f240 5388 	movw	r3, #1416	; 0x588
    3c16:	f8c7 a008 	str.w	sl, [r7, #8]
    3c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c1e:	18aa      	adds	r2, r5, r2
    3c20:	45b8      	cmp	r8, r7
    3c22:	f8cb 2004 	str.w	r2, [fp, #4]
    3c26:	f8ca 1004 	str.w	r1, [sl, #4]
    3c2a:	d017      	beq.n	3c5c <_malloc_r+0x36c>
    3c2c:	f1b9 0f0f 	cmp.w	r9, #15
    3c30:	f240 80df 	bls.w	3df2 <_malloc_r+0x502>
    3c34:	f1a9 010c 	sub.w	r1, r9, #12
    3c38:	2505      	movs	r5, #5
    3c3a:	f021 0107 	bic.w	r1, r1, #7
    3c3e:	eb08 0001 	add.w	r0, r8, r1
    3c42:	290f      	cmp	r1, #15
    3c44:	6085      	str	r5, [r0, #8]
    3c46:	6045      	str	r5, [r0, #4]
    3c48:	f8d8 0004 	ldr.w	r0, [r8, #4]
    3c4c:	f000 0001 	and.w	r0, r0, #1
    3c50:	ea41 0000 	orr.w	r0, r1, r0
    3c54:	f8c8 0004 	str.w	r0, [r8, #4]
    3c58:	f200 80ac 	bhi.w	3db4 <_malloc_r+0x4c4>
    3c5c:	46d0      	mov	r8, sl
    3c5e:	f240 5388 	movw	r3, #1416	; 0x588
    3c62:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    3c66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c6a:	428a      	cmp	r2, r1
    3c6c:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    3c70:	bf88      	it	hi
    3c72:	62da      	strhi	r2, [r3, #44]	; 0x2c
    3c74:	f240 5388 	movw	r3, #1416	; 0x588
    3c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3c7c:	428a      	cmp	r2, r1
    3c7e:	bf88      	it	hi
    3c80:	631a      	strhi	r2, [r3, #48]	; 0x30
    3c82:	e082      	b.n	3d8a <_malloc_r+0x49a>
    3c84:	185c      	adds	r4, r3, r1
    3c86:	689a      	ldr	r2, [r3, #8]
    3c88:	68d9      	ldr	r1, [r3, #12]
    3c8a:	4630      	mov	r0, r6
    3c8c:	6866      	ldr	r6, [r4, #4]
    3c8e:	f103 0508 	add.w	r5, r3, #8
    3c92:	608a      	str	r2, [r1, #8]
    3c94:	f046 0301 	orr.w	r3, r6, #1
    3c98:	60d1      	str	r1, [r2, #12]
    3c9a:	6063      	str	r3, [r4, #4]
    3c9c:	f000 f8fc 	bl	3e98 <__malloc_unlock>
    3ca0:	e65a      	b.n	3958 <_malloc_r+0x68>
    3ca2:	eb08 0304 	add.w	r3, r8, r4
    3ca6:	f042 0201 	orr.w	r2, r2, #1
    3caa:	f044 0401 	orr.w	r4, r4, #1
    3cae:	4630      	mov	r0, r6
    3cb0:	f8c8 4004 	str.w	r4, [r8, #4]
    3cb4:	f108 0508 	add.w	r5, r8, #8
    3cb8:	605a      	str	r2, [r3, #4]
    3cba:	60bb      	str	r3, [r7, #8]
    3cbc:	f000 f8ec 	bl	3e98 <__malloc_unlock>
    3cc0:	e64a      	b.n	3958 <_malloc_r+0x68>
    3cc2:	ea4f 225c 	mov.w	r2, ip, lsr #9
    3cc6:	2a04      	cmp	r2, #4
    3cc8:	d954      	bls.n	3d74 <_malloc_r+0x484>
    3cca:	2a14      	cmp	r2, #20
    3ccc:	f200 8089 	bhi.w	3de2 <_malloc_r+0x4f2>
    3cd0:	325b      	adds	r2, #91	; 0x5b
    3cd2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3cd6:	44a8      	add	r8, r5
    3cd8:	f240 1748 	movw	r7, #328	; 0x148
    3cdc:	f2c2 0700 	movt	r7, #8192	; 0x2000
    3ce0:	f8d8 0008 	ldr.w	r0, [r8, #8]
    3ce4:	4540      	cmp	r0, r8
    3ce6:	d103      	bne.n	3cf0 <_malloc_r+0x400>
    3ce8:	e06f      	b.n	3dca <_malloc_r+0x4da>
    3cea:	6880      	ldr	r0, [r0, #8]
    3cec:	4580      	cmp	r8, r0
    3cee:	d004      	beq.n	3cfa <_malloc_r+0x40a>
    3cf0:	6842      	ldr	r2, [r0, #4]
    3cf2:	f022 0203 	bic.w	r2, r2, #3
    3cf6:	4594      	cmp	ip, r2
    3cf8:	d3f7      	bcc.n	3cea <_malloc_r+0x3fa>
    3cfa:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    3cfe:	f8c3 c00c 	str.w	ip, [r3, #12]
    3d02:	6098      	str	r0, [r3, #8]
    3d04:	687a      	ldr	r2, [r7, #4]
    3d06:	60c3      	str	r3, [r0, #12]
    3d08:	f8cc 3008 	str.w	r3, [ip, #8]
    3d0c:	e68a      	b.n	3a24 <_malloc_r+0x134>
    3d0e:	191f      	adds	r7, r3, r4
    3d10:	4630      	mov	r0, r6
    3d12:	f044 0401 	orr.w	r4, r4, #1
    3d16:	60cf      	str	r7, [r1, #12]
    3d18:	605c      	str	r4, [r3, #4]
    3d1a:	f103 0508 	add.w	r5, r3, #8
    3d1e:	50ba      	str	r2, [r7, r2]
    3d20:	f042 0201 	orr.w	r2, r2, #1
    3d24:	608f      	str	r7, [r1, #8]
    3d26:	607a      	str	r2, [r7, #4]
    3d28:	60b9      	str	r1, [r7, #8]
    3d2a:	60f9      	str	r1, [r7, #12]
    3d2c:	f000 f8b4 	bl	3e98 <__malloc_unlock>
    3d30:	e612      	b.n	3958 <_malloc_r+0x68>
    3d32:	f10a 0a01 	add.w	sl, sl, #1
    3d36:	f01a 0f03 	tst.w	sl, #3
    3d3a:	d05f      	beq.n	3dfc <_malloc_r+0x50c>
    3d3c:	f103 0808 	add.w	r8, r3, #8
    3d40:	e689      	b.n	3a56 <_malloc_r+0x166>
    3d42:	f103 0208 	add.w	r2, r3, #8
    3d46:	68d3      	ldr	r3, [r2, #12]
    3d48:	429a      	cmp	r2, r3
    3d4a:	bf08      	it	eq
    3d4c:	f10e 0e02 	addeq.w	lr, lr, #2
    3d50:	f43f ae36 	beq.w	39c0 <_malloc_r+0xd0>
    3d54:	e5ef      	b.n	3936 <_malloc_r+0x46>
    3d56:	461d      	mov	r5, r3
    3d58:	1819      	adds	r1, r3, r0
    3d5a:	68da      	ldr	r2, [r3, #12]
    3d5c:	4630      	mov	r0, r6
    3d5e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    3d62:	684c      	ldr	r4, [r1, #4]
    3d64:	6093      	str	r3, [r2, #8]
    3d66:	f044 0401 	orr.w	r4, r4, #1
    3d6a:	60da      	str	r2, [r3, #12]
    3d6c:	604c      	str	r4, [r1, #4]
    3d6e:	f000 f893 	bl	3e98 <__malloc_unlock>
    3d72:	e5f1      	b.n	3958 <_malloc_r+0x68>
    3d74:	ea4f 129c 	mov.w	r2, ip, lsr #6
    3d78:	3238      	adds	r2, #56	; 0x38
    3d7a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3d7e:	e7aa      	b.n	3cd6 <_malloc_r+0x3e6>
    3d80:	45b8      	cmp	r8, r7
    3d82:	f43f af11 	beq.w	3ba8 <_malloc_r+0x2b8>
    3d86:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3d8a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    3d8e:	f022 0203 	bic.w	r2, r2, #3
    3d92:	4294      	cmp	r4, r2
    3d94:	bf94      	ite	ls
    3d96:	2300      	movls	r3, #0
    3d98:	2301      	movhi	r3, #1
    3d9a:	1b12      	subs	r2, r2, r4
    3d9c:	2a0f      	cmp	r2, #15
    3d9e:	bfd8      	it	le
    3da0:	f043 0301 	orrle.w	r3, r3, #1
    3da4:	2b00      	cmp	r3, #0
    3da6:	f43f af7c 	beq.w	3ca2 <_malloc_r+0x3b2>
    3daa:	4630      	mov	r0, r6
    3dac:	2500      	movs	r5, #0
    3dae:	f000 f873 	bl	3e98 <__malloc_unlock>
    3db2:	e5d1      	b.n	3958 <_malloc_r+0x68>
    3db4:	f108 0108 	add.w	r1, r8, #8
    3db8:	4630      	mov	r0, r6
    3dba:	9301      	str	r3, [sp, #4]
    3dbc:	f004 fbe0 	bl	8580 <_free_r>
    3dc0:	9b01      	ldr	r3, [sp, #4]
    3dc2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3dc6:	685a      	ldr	r2, [r3, #4]
    3dc8:	e749      	b.n	3c5e <_malloc_r+0x36e>
    3dca:	f04f 0a01 	mov.w	sl, #1
    3dce:	f8d7 8004 	ldr.w	r8, [r7, #4]
    3dd2:	1092      	asrs	r2, r2, #2
    3dd4:	4684      	mov	ip, r0
    3dd6:	fa0a f202 	lsl.w	r2, sl, r2
    3dda:	ea48 0202 	orr.w	r2, r8, r2
    3dde:	607a      	str	r2, [r7, #4]
    3de0:	e78d      	b.n	3cfe <_malloc_r+0x40e>
    3de2:	2a54      	cmp	r2, #84	; 0x54
    3de4:	d824      	bhi.n	3e30 <_malloc_r+0x540>
    3de6:	ea4f 321c 	mov.w	r2, ip, lsr #12
    3dea:	326e      	adds	r2, #110	; 0x6e
    3dec:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3df0:	e771      	b.n	3cd6 <_malloc_r+0x3e6>
    3df2:	2301      	movs	r3, #1
    3df4:	46d0      	mov	r8, sl
    3df6:	f8ca 3004 	str.w	r3, [sl, #4]
    3dfa:	e7c6      	b.n	3d8a <_malloc_r+0x49a>
    3dfc:	464a      	mov	r2, r9
    3dfe:	f01e 0f03 	tst.w	lr, #3
    3e02:	4613      	mov	r3, r2
    3e04:	f10e 3eff 	add.w	lr, lr, #4294967295
    3e08:	d033      	beq.n	3e72 <_malloc_r+0x582>
    3e0a:	f853 2908 	ldr.w	r2, [r3], #-8
    3e0e:	429a      	cmp	r2, r3
    3e10:	d0f5      	beq.n	3dfe <_malloc_r+0x50e>
    3e12:	687b      	ldr	r3, [r7, #4]
    3e14:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3e18:	459c      	cmp	ip, r3
    3e1a:	f63f ae8e 	bhi.w	3b3a <_malloc_r+0x24a>
    3e1e:	f1bc 0f00 	cmp.w	ip, #0
    3e22:	f43f ae8a 	beq.w	3b3a <_malloc_r+0x24a>
    3e26:	ea1c 0f03 	tst.w	ip, r3
    3e2a:	d027      	beq.n	3e7c <_malloc_r+0x58c>
    3e2c:	46d6      	mov	lr, sl
    3e2e:	e60e      	b.n	3a4e <_malloc_r+0x15e>
    3e30:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    3e34:	d815      	bhi.n	3e62 <_malloc_r+0x572>
    3e36:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    3e3a:	3277      	adds	r2, #119	; 0x77
    3e3c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3e40:	e749      	b.n	3cd6 <_malloc_r+0x3e6>
    3e42:	0508      	lsls	r0, r1, #20
    3e44:	0d00      	lsrs	r0, r0, #20
    3e46:	2800      	cmp	r0, #0
    3e48:	f47f aeb6 	bne.w	3bb8 <_malloc_r+0x2c8>
    3e4c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3e50:	444b      	add	r3, r9
    3e52:	f043 0301 	orr.w	r3, r3, #1
    3e56:	f8c8 3004 	str.w	r3, [r8, #4]
    3e5a:	e700      	b.n	3c5e <_malloc_r+0x36e>
    3e5c:	2101      	movs	r1, #1
    3e5e:	2500      	movs	r5, #0
    3e60:	e6d5      	b.n	3c0e <_malloc_r+0x31e>
    3e62:	f240 5054 	movw	r0, #1364	; 0x554
    3e66:	4282      	cmp	r2, r0
    3e68:	d90d      	bls.n	3e86 <_malloc_r+0x596>
    3e6a:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    3e6e:	227e      	movs	r2, #126	; 0x7e
    3e70:	e731      	b.n	3cd6 <_malloc_r+0x3e6>
    3e72:	687b      	ldr	r3, [r7, #4]
    3e74:	ea23 030c 	bic.w	r3, r3, ip
    3e78:	607b      	str	r3, [r7, #4]
    3e7a:	e7cb      	b.n	3e14 <_malloc_r+0x524>
    3e7c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3e80:	f10a 0a04 	add.w	sl, sl, #4
    3e84:	e7cf      	b.n	3e26 <_malloc_r+0x536>
    3e86:	ea4f 429c 	mov.w	r2, ip, lsr #18
    3e8a:	327c      	adds	r2, #124	; 0x7c
    3e8c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    3e90:	e721      	b.n	3cd6 <_malloc_r+0x3e6>
    3e92:	bf00      	nop

00003e94 <__malloc_lock>:
    3e94:	4770      	bx	lr
    3e96:	bf00      	nop

00003e98 <__malloc_unlock>:
    3e98:	4770      	bx	lr
    3e9a:	bf00      	nop

00003e9c <printf>:
    3e9c:	b40f      	push	{r0, r1, r2, r3}
    3e9e:	f240 0354 	movw	r3, #84	; 0x54
    3ea2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3ea6:	b510      	push	{r4, lr}
    3ea8:	681c      	ldr	r4, [r3, #0]
    3eaa:	b082      	sub	sp, #8
    3eac:	b124      	cbz	r4, 3eb8 <printf+0x1c>
    3eae:	69a3      	ldr	r3, [r4, #24]
    3eb0:	b913      	cbnz	r3, 3eb8 <printf+0x1c>
    3eb2:	4620      	mov	r0, r4
    3eb4:	f004 fae0 	bl	8478 <__sinit>
    3eb8:	4620      	mov	r0, r4
    3eba:	ac05      	add	r4, sp, #20
    3ebc:	9a04      	ldr	r2, [sp, #16]
    3ebe:	4623      	mov	r3, r4
    3ec0:	6881      	ldr	r1, [r0, #8]
    3ec2:	9401      	str	r4, [sp, #4]
    3ec4:	f001 fc78 	bl	57b8 <_vfprintf_r>
    3ec8:	b002      	add	sp, #8
    3eca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3ece:	b004      	add	sp, #16
    3ed0:	4770      	bx	lr
    3ed2:	bf00      	nop

00003ed4 <_printf_r>:
    3ed4:	b40e      	push	{r1, r2, r3}
    3ed6:	b510      	push	{r4, lr}
    3ed8:	4604      	mov	r4, r0
    3eda:	b083      	sub	sp, #12
    3edc:	b118      	cbz	r0, 3ee6 <_printf_r+0x12>
    3ede:	6983      	ldr	r3, [r0, #24]
    3ee0:	b90b      	cbnz	r3, 3ee6 <_printf_r+0x12>
    3ee2:	f004 fac9 	bl	8478 <__sinit>
    3ee6:	4620      	mov	r0, r4
    3ee8:	ac06      	add	r4, sp, #24
    3eea:	9a05      	ldr	r2, [sp, #20]
    3eec:	4623      	mov	r3, r4
    3eee:	6881      	ldr	r1, [r0, #8]
    3ef0:	9401      	str	r4, [sp, #4]
    3ef2:	f001 fc61 	bl	57b8 <_vfprintf_r>
    3ef6:	b003      	add	sp, #12
    3ef8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3efc:	b003      	add	sp, #12
    3efe:	4770      	bx	lr

00003f00 <_puts_r>:
    3f00:	b530      	push	{r4, r5, lr}
    3f02:	4604      	mov	r4, r0
    3f04:	b089      	sub	sp, #36	; 0x24
    3f06:	4608      	mov	r0, r1
    3f08:	460d      	mov	r5, r1
    3f0a:	f000 f943 	bl	4194 <strlen>
    3f0e:	f64a 43d4 	movw	r3, #44244	; 0xacd4
    3f12:	9501      	str	r5, [sp, #4]
    3f14:	f2c0 0300 	movt	r3, #0
    3f18:	9303      	str	r3, [sp, #12]
    3f1a:	9002      	str	r0, [sp, #8]
    3f1c:	1c43      	adds	r3, r0, #1
    3f1e:	9307      	str	r3, [sp, #28]
    3f20:	2301      	movs	r3, #1
    3f22:	9304      	str	r3, [sp, #16]
    3f24:	ab01      	add	r3, sp, #4
    3f26:	9305      	str	r3, [sp, #20]
    3f28:	2302      	movs	r3, #2
    3f2a:	9306      	str	r3, [sp, #24]
    3f2c:	b10c      	cbz	r4, 3f32 <_puts_r+0x32>
    3f2e:	69a3      	ldr	r3, [r4, #24]
    3f30:	b1eb      	cbz	r3, 3f6e <_puts_r+0x6e>
    3f32:	f240 0354 	movw	r3, #84	; 0x54
    3f36:	4620      	mov	r0, r4
    3f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f3c:	681b      	ldr	r3, [r3, #0]
    3f3e:	689b      	ldr	r3, [r3, #8]
    3f40:	899a      	ldrh	r2, [r3, #12]
    3f42:	f412 5f00 	tst.w	r2, #8192	; 0x2000
    3f46:	bf01      	itttt	eq
    3f48:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
    3f4c:	819a      	strheq	r2, [r3, #12]
    3f4e:	6e59      	ldreq	r1, [r3, #100]	; 0x64
    3f50:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
    3f54:	68a1      	ldr	r1, [r4, #8]
    3f56:	bf08      	it	eq
    3f58:	665a      	streq	r2, [r3, #100]	; 0x64
    3f5a:	aa05      	add	r2, sp, #20
    3f5c:	f004 fbf0 	bl	8740 <__sfvwrite_r>
    3f60:	2800      	cmp	r0, #0
    3f62:	bf14      	ite	ne
    3f64:	f04f 30ff 	movne.w	r0, #4294967295
    3f68:	200a      	moveq	r0, #10
    3f6a:	b009      	add	sp, #36	; 0x24
    3f6c:	bd30      	pop	{r4, r5, pc}
    3f6e:	4620      	mov	r0, r4
    3f70:	f004 fa82 	bl	8478 <__sinit>
    3f74:	e7dd      	b.n	3f32 <_puts_r+0x32>
    3f76:	bf00      	nop

00003f78 <puts>:
    3f78:	f240 0354 	movw	r3, #84	; 0x54
    3f7c:	4601      	mov	r1, r0
    3f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f82:	6818      	ldr	r0, [r3, #0]
    3f84:	e7bc      	b.n	3f00 <_puts_r>
    3f86:	bf00      	nop

00003f88 <rand>:
    3f88:	b538      	push	{r3, r4, r5, lr}
    3f8a:	f240 0454 	movw	r4, #84	; 0x54
    3f8e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3f92:	6825      	ldr	r5, [r4, #0]
    3f94:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    3f96:	b1d8      	cbz	r0, 3fd0 <rand+0x48>
    3f98:	6904      	ldr	r4, [r0, #16]
    3f9a:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
    3f9e:	6945      	ldr	r5, [r0, #20]
    3fa0:	f6c5 0c51 	movt	ip, #22609	; 0x5851
    3fa4:	f647 712d 	movw	r1, #32557	; 0x7f2d
    3fa8:	2201      	movs	r2, #1
    3faa:	f6c4 4195 	movt	r1, #19605	; 0x4c95
    3fae:	2300      	movs	r3, #0
    3fb0:	fb04 fc0c 	mul.w	ip, r4, ip
    3fb4:	fb05 cc01 	mla	ip, r5, r1, ip
    3fb8:	fba1 4504 	umull	r4, r5, r1, r4
    3fbc:	1912      	adds	r2, r2, r4
    3fbe:	4465      	add	r5, ip
    3fc0:	eb43 0305 	adc.w	r3, r3, r5
    3fc4:	e9c0 2304 	strd	r2, r3, [r0, #16]
    3fc8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
    3fcc:	4608      	mov	r0, r1
    3fce:	bd38      	pop	{r3, r4, r5, pc}
    3fd0:	2018      	movs	r0, #24
    3fd2:	f7ff fc85 	bl	38e0 <malloc>
    3fd6:	6824      	ldr	r4, [r4, #0]
    3fd8:	a313      	add	r3, pc, #76	; (adr r3, 4028 <rand+0xa0>)
    3fda:	e9d3 2300 	ldrd	r2, r3, [r3]
    3fde:	f24f 412d 	movw	r1, #62509	; 0xf42d
    3fe2:	f6c5 0151 	movt	r1, #22609	; 0x5851
    3fe6:	f241 2c34 	movw	ip, #4660	; 0x1234
    3fea:	63a8      	str	r0, [r5, #56]	; 0x38
    3fec:	f64a 35cd 	movw	r5, #43981	; 0xabcd
    3ff0:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    3ff2:	f243 340e 	movw	r4, #13070	; 0x330e
    3ff6:	8045      	strh	r5, [r0, #2]
    3ff8:	f64d 65ec 	movw	r5, #57068	; 0xdeec
    3ffc:	8004      	strh	r4, [r0, #0]
    3ffe:	f24e 646d 	movw	r4, #58989	; 0xe66d
    4002:	f8a0 c004 	strh.w	ip, [r0, #4]
    4006:	f04f 0c05 	mov.w	ip, #5
    400a:	80c4      	strh	r4, [r0, #6]
    400c:	f04f 040b 	mov.w	r4, #11
    4010:	8105      	strh	r5, [r0, #8]
    4012:	2500      	movs	r5, #0
    4014:	8184      	strh	r4, [r0, #12]
    4016:	2401      	movs	r4, #1
    4018:	f8a0 c00a 	strh.w	ip, [r0, #10]
    401c:	e9c0 4504 	strd	r4, r5, [r0, #16]
    4020:	e9c0 2304 	strd	r2, r3, [r0, #16]
    4024:	4608      	mov	r0, r1
    4026:	bd38      	pop	{r3, r4, r5, pc}
    4028:	4c957f2e 	.word	0x4c957f2e
    402c:	5851f42d 	.word	0x5851f42d

00004030 <srand>:
    4030:	b570      	push	{r4, r5, r6, lr}
    4032:	f240 0454 	movw	r4, #84	; 0x54
    4036:	f2c2 0400 	movt	r4, #8192	; 0x2000
    403a:	4606      	mov	r6, r0
    403c:	6825      	ldr	r5, [r4, #0]
    403e:	6bab      	ldr	r3, [r5, #56]	; 0x38
    4040:	b11b      	cbz	r3, 404a <srand+0x1a>
    4042:	2200      	movs	r2, #0
    4044:	611e      	str	r6, [r3, #16]
    4046:	615a      	str	r2, [r3, #20]
    4048:	bd70      	pop	{r4, r5, r6, pc}
    404a:	2018      	movs	r0, #24
    404c:	f7ff fc48 	bl	38e0 <malloc>
    4050:	6823      	ldr	r3, [r4, #0]
    4052:	f64a 31cd 	movw	r1, #43981	; 0xabcd
    4056:	f241 2234 	movw	r2, #4660	; 0x1234
    405a:	63a8      	str	r0, [r5, #56]	; 0x38
    405c:	f243 300e 	movw	r0, #13070	; 0x330e
    4060:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    4062:	8018      	strh	r0, [r3, #0]
    4064:	f24e 606d 	movw	r0, #58989	; 0xe66d
    4068:	8059      	strh	r1, [r3, #2]
    406a:	f64d 61ec 	movw	r1, #57068	; 0xdeec
    406e:	809a      	strh	r2, [r3, #4]
    4070:	f04f 0205 	mov.w	r2, #5
    4074:	80d8      	strh	r0, [r3, #6]
    4076:	f04f 000b 	mov.w	r0, #11
    407a:	8119      	strh	r1, [r3, #8]
    407c:	2100      	movs	r1, #0
    407e:	815a      	strh	r2, [r3, #10]
    4080:	2200      	movs	r2, #0
    4082:	8198      	strh	r0, [r3, #12]
    4084:	2001      	movs	r0, #1
    4086:	e9c3 0104 	strd	r0, r1, [r3, #16]
    408a:	611e      	str	r6, [r3, #16]
    408c:	615a      	str	r2, [r3, #20]
    408e:	bd70      	pop	{r4, r5, r6, pc}

00004090 <_sbrk_r>:
    4090:	b538      	push	{r3, r4, r5, lr}
    4092:	f240 745c 	movw	r4, #1884	; 0x75c
    4096:	f2c2 0400 	movt	r4, #8192	; 0x2000
    409a:	4605      	mov	r5, r0
    409c:	4608      	mov	r0, r1
    409e:	2300      	movs	r3, #0
    40a0:	6023      	str	r3, [r4, #0]
    40a2:	f7fc ffe3 	bl	106c <_sbrk>
    40a6:	f1b0 3fff 	cmp.w	r0, #4294967295
    40aa:	d000      	beq.n	40ae <_sbrk_r+0x1e>
    40ac:	bd38      	pop	{r3, r4, r5, pc}
    40ae:	6823      	ldr	r3, [r4, #0]
    40b0:	2b00      	cmp	r3, #0
    40b2:	d0fb      	beq.n	40ac <_sbrk_r+0x1c>
    40b4:	602b      	str	r3, [r5, #0]
    40b6:	bd38      	pop	{r3, r4, r5, pc}

000040b8 <snprintf>:
    40b8:	b40c      	push	{r2, r3}
    40ba:	f240 0354 	movw	r3, #84	; 0x54
    40be:	b5f0      	push	{r4, r5, r6, r7, lr}
    40c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    40c4:	1e0c      	subs	r4, r1, #0
    40c6:	b09d      	sub	sp, #116	; 0x74
    40c8:	4605      	mov	r5, r0
    40ca:	681e      	ldr	r6, [r3, #0]
    40cc:	db28      	blt.n	4120 <snprintf+0x68>
    40ce:	af23      	add	r7, sp, #140	; 0x8c
    40d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
    40d2:	463b      	mov	r3, r7
    40d4:	4630      	mov	r0, r6
    40d6:	a901      	add	r1, sp, #4
    40d8:	bf0c      	ite	eq
    40da:	46a4      	moveq	ip, r4
    40dc:	f104 3cff 	addne.w	ip, r4, #4294967295
    40e0:	f44f 7e02 	mov.w	lr, #520	; 0x208
    40e4:	9505      	str	r5, [sp, #20]
    40e6:	f8ad e010 	strh.w	lr, [sp, #16]
    40ea:	f04f 3eff 	mov.w	lr, #4294967295
    40ee:	f8cd c018 	str.w	ip, [sp, #24]
    40f2:	9501      	str	r5, [sp, #4]
    40f4:	f8ad e012 	strh.w	lr, [sp, #18]
    40f8:	f8cd c00c 	str.w	ip, [sp, #12]
    40fc:	971b      	str	r7, [sp, #108]	; 0x6c
    40fe:	f000 f907 	bl	4310 <_svfprintf_r>
    4102:	f1b0 3fff 	cmp.w	r0, #4294967295
    4106:	db08      	blt.n	411a <snprintf+0x62>
    4108:	b114      	cbz	r4, 4110 <snprintf+0x58>
    410a:	9b01      	ldr	r3, [sp, #4]
    410c:	2200      	movs	r2, #0
    410e:	701a      	strb	r2, [r3, #0]
    4110:	b01d      	add	sp, #116	; 0x74
    4112:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    4116:	b002      	add	sp, #8
    4118:	4770      	bx	lr
    411a:	238b      	movs	r3, #139	; 0x8b
    411c:	6033      	str	r3, [r6, #0]
    411e:	e7f3      	b.n	4108 <snprintf+0x50>
    4120:	238b      	movs	r3, #139	; 0x8b
    4122:	f04f 30ff 	mov.w	r0, #4294967295
    4126:	6033      	str	r3, [r6, #0]
    4128:	e7f2      	b.n	4110 <snprintf+0x58>
    412a:	bf00      	nop

0000412c <_snprintf_r>:
    412c:	b408      	push	{r3}
    412e:	b5f0      	push	{r4, r5, r6, r7, lr}
    4130:	1e14      	subs	r4, r2, #0
    4132:	b09c      	sub	sp, #112	; 0x70
    4134:	4606      	mov	r6, r0
    4136:	460d      	mov	r5, r1
    4138:	db27      	blt.n	418a <_snprintf_r+0x5e>
    413a:	af22      	add	r7, sp, #136	; 0x88
    413c:	9a21      	ldr	r2, [sp, #132]	; 0x84
    413e:	463b      	mov	r3, r7
    4140:	a901      	add	r1, sp, #4
    4142:	bf0c      	ite	eq
    4144:	46a4      	moveq	ip, r4
    4146:	f104 3cff 	addne.w	ip, r4, #4294967295
    414a:	f44f 7e02 	mov.w	lr, #520	; 0x208
    414e:	9505      	str	r5, [sp, #20]
    4150:	f8ad e010 	strh.w	lr, [sp, #16]
    4154:	f04f 3eff 	mov.w	lr, #4294967295
    4158:	f8cd c018 	str.w	ip, [sp, #24]
    415c:	9501      	str	r5, [sp, #4]
    415e:	f8ad e012 	strh.w	lr, [sp, #18]
    4162:	f8cd c00c 	str.w	ip, [sp, #12]
    4166:	971b      	str	r7, [sp, #108]	; 0x6c
    4168:	f000 f8d2 	bl	4310 <_svfprintf_r>
    416c:	f1b0 3fff 	cmp.w	r0, #4294967295
    4170:	db08      	blt.n	4184 <_snprintf_r+0x58>
    4172:	b114      	cbz	r4, 417a <_snprintf_r+0x4e>
    4174:	9b01      	ldr	r3, [sp, #4]
    4176:	2200      	movs	r2, #0
    4178:	701a      	strb	r2, [r3, #0]
    417a:	b01c      	add	sp, #112	; 0x70
    417c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    4180:	b001      	add	sp, #4
    4182:	4770      	bx	lr
    4184:	238b      	movs	r3, #139	; 0x8b
    4186:	6033      	str	r3, [r6, #0]
    4188:	e7f3      	b.n	4172 <_snprintf_r+0x46>
    418a:	238b      	movs	r3, #139	; 0x8b
    418c:	6003      	str	r3, [r0, #0]
    418e:	f04f 30ff 	mov.w	r0, #4294967295
    4192:	e7f2      	b.n	417a <_snprintf_r+0x4e>

00004194 <strlen>:
    4194:	f020 0103 	bic.w	r1, r0, #3
    4198:	f010 0003 	ands.w	r0, r0, #3
    419c:	f1c0 0000 	rsb	r0, r0, #0
    41a0:	f851 3b04 	ldr.w	r3, [r1], #4
    41a4:	f100 0c04 	add.w	ip, r0, #4
    41a8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    41ac:	f06f 0200 	mvn.w	r2, #0
    41b0:	bf1c      	itt	ne
    41b2:	fa22 f20c 	lsrne.w	r2, r2, ip
    41b6:	4313      	orrne	r3, r2
    41b8:	f04f 0c01 	mov.w	ip, #1
    41bc:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    41c0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    41c4:	eba3 020c 	sub.w	r2, r3, ip
    41c8:	ea22 0203 	bic.w	r2, r2, r3
    41cc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    41d0:	bf04      	itt	eq
    41d2:	f851 3b04 	ldreq.w	r3, [r1], #4
    41d6:	3004      	addeq	r0, #4
    41d8:	d0f4      	beq.n	41c4 <strlen+0x30>
    41da:	f013 0fff 	tst.w	r3, #255	; 0xff
    41de:	bf1f      	itttt	ne
    41e0:	3001      	addne	r0, #1
    41e2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    41e6:	3001      	addne	r0, #1
    41e8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    41ec:	bf18      	it	ne
    41ee:	3001      	addne	r0, #1
    41f0:	4770      	bx	lr
    41f2:	bf00      	nop

000041f4 <__sprint_r>:
    41f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    41f8:	b085      	sub	sp, #20
    41fa:	4692      	mov	sl, r2
    41fc:	460c      	mov	r4, r1
    41fe:	9003      	str	r0, [sp, #12]
    4200:	6890      	ldr	r0, [r2, #8]
    4202:	6817      	ldr	r7, [r2, #0]
    4204:	2800      	cmp	r0, #0
    4206:	f000 8081 	beq.w	430c <__sprint_r+0x118>
    420a:	f04f 0900 	mov.w	r9, #0
    420e:	680b      	ldr	r3, [r1, #0]
    4210:	464d      	mov	r5, r9
    4212:	2d00      	cmp	r5, #0
    4214:	d054      	beq.n	42c0 <__sprint_r+0xcc>
    4216:	68a6      	ldr	r6, [r4, #8]
    4218:	42b5      	cmp	r5, r6
    421a:	46b0      	mov	r8, r6
    421c:	bf3e      	ittt	cc
    421e:	4618      	movcc	r0, r3
    4220:	462e      	movcc	r6, r5
    4222:	46a8      	movcc	r8, r5
    4224:	d33c      	bcc.n	42a0 <__sprint_r+0xac>
    4226:	89a0      	ldrh	r0, [r4, #12]
    4228:	f410 6f90 	tst.w	r0, #1152	; 0x480
    422c:	bf08      	it	eq
    422e:	4618      	moveq	r0, r3
    4230:	d036      	beq.n	42a0 <__sprint_r+0xac>
    4232:	6962      	ldr	r2, [r4, #20]
    4234:	6921      	ldr	r1, [r4, #16]
    4236:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    423a:	1a5b      	subs	r3, r3, r1
    423c:	f103 0c01 	add.w	ip, r3, #1
    4240:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    4244:	44ac      	add	ip, r5
    4246:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    424a:	45e3      	cmp	fp, ip
    424c:	465a      	mov	r2, fp
    424e:	bf3c      	itt	cc
    4250:	46e3      	movcc	fp, ip
    4252:	465a      	movcc	r2, fp
    4254:	f410 6f80 	tst.w	r0, #1024	; 0x400
    4258:	d037      	beq.n	42ca <__sprint_r+0xd6>
    425a:	4611      	mov	r1, r2
    425c:	9803      	ldr	r0, [sp, #12]
    425e:	9301      	str	r3, [sp, #4]
    4260:	f7ff fb46 	bl	38f0 <_malloc_r>
    4264:	9b01      	ldr	r3, [sp, #4]
    4266:	2800      	cmp	r0, #0
    4268:	d03b      	beq.n	42e2 <__sprint_r+0xee>
    426a:	461a      	mov	r2, r3
    426c:	6921      	ldr	r1, [r4, #16]
    426e:	9301      	str	r3, [sp, #4]
    4270:	9002      	str	r0, [sp, #8]
    4272:	f004 fd31 	bl	8cd8 <memcpy>
    4276:	89a2      	ldrh	r2, [r4, #12]
    4278:	9b01      	ldr	r3, [sp, #4]
    427a:	f8dd c008 	ldr.w	ip, [sp, #8]
    427e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    4282:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    4286:	81a2      	strh	r2, [r4, #12]
    4288:	462e      	mov	r6, r5
    428a:	46a8      	mov	r8, r5
    428c:	ebc3 020b 	rsb	r2, r3, fp
    4290:	eb0c 0003 	add.w	r0, ip, r3
    4294:	60a2      	str	r2, [r4, #8]
    4296:	f8c4 c010 	str.w	ip, [r4, #16]
    429a:	6020      	str	r0, [r4, #0]
    429c:	f8c4 b014 	str.w	fp, [r4, #20]
    42a0:	4642      	mov	r2, r8
    42a2:	4649      	mov	r1, r9
    42a4:	f004 fde0 	bl	8e68 <memmove>
    42a8:	68a2      	ldr	r2, [r4, #8]
    42aa:	6823      	ldr	r3, [r4, #0]
    42ac:	1b96      	subs	r6, r2, r6
    42ae:	60a6      	str	r6, [r4, #8]
    42b0:	f8da 2008 	ldr.w	r2, [sl, #8]
    42b4:	4443      	add	r3, r8
    42b6:	6023      	str	r3, [r4, #0]
    42b8:	1b55      	subs	r5, r2, r5
    42ba:	f8ca 5008 	str.w	r5, [sl, #8]
    42be:	b1fd      	cbz	r5, 4300 <__sprint_r+0x10c>
    42c0:	f8d7 9000 	ldr.w	r9, [r7]
    42c4:	687d      	ldr	r5, [r7, #4]
    42c6:	3708      	adds	r7, #8
    42c8:	e7a3      	b.n	4212 <__sprint_r+0x1e>
    42ca:	9803      	ldr	r0, [sp, #12]
    42cc:	9301      	str	r3, [sp, #4]
    42ce:	f005 fb3d 	bl	994c <_realloc_r>
    42d2:	9b01      	ldr	r3, [sp, #4]
    42d4:	4684      	mov	ip, r0
    42d6:	2800      	cmp	r0, #0
    42d8:	d1d6      	bne.n	4288 <__sprint_r+0x94>
    42da:	9803      	ldr	r0, [sp, #12]
    42dc:	6921      	ldr	r1, [r4, #16]
    42de:	f004 f94f 	bl	8580 <_free_r>
    42e2:	9a03      	ldr	r2, [sp, #12]
    42e4:	230c      	movs	r3, #12
    42e6:	f04f 30ff 	mov.w	r0, #4294967295
    42ea:	6013      	str	r3, [r2, #0]
    42ec:	2300      	movs	r3, #0
    42ee:	89a2      	ldrh	r2, [r4, #12]
    42f0:	f8ca 3004 	str.w	r3, [sl, #4]
    42f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    42f8:	f8ca 3008 	str.w	r3, [sl, #8]
    42fc:	81a2      	strh	r2, [r4, #12]
    42fe:	e002      	b.n	4306 <__sprint_r+0x112>
    4300:	4628      	mov	r0, r5
    4302:	f8ca 5004 	str.w	r5, [sl, #4]
    4306:	b005      	add	sp, #20
    4308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    430c:	6050      	str	r0, [r2, #4]
    430e:	e7fa      	b.n	4306 <__sprint_r+0x112>

00004310 <_svfprintf_r>:
    4310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4314:	b0c5      	sub	sp, #276	; 0x114
    4316:	460e      	mov	r6, r1
    4318:	469a      	mov	sl, r3
    431a:	4615      	mov	r5, r2
    431c:	9009      	str	r0, [sp, #36]	; 0x24
    431e:	f004 fbff 	bl	8b20 <_localeconv_r>
    4322:	89b3      	ldrh	r3, [r6, #12]
    4324:	f013 0f80 	tst.w	r3, #128	; 0x80
    4328:	6800      	ldr	r0, [r0, #0]
    432a:	901b      	str	r0, [sp, #108]	; 0x6c
    432c:	d003      	beq.n	4336 <_svfprintf_r+0x26>
    432e:	6933      	ldr	r3, [r6, #16]
    4330:	2b00      	cmp	r3, #0
    4332:	f001 808c 	beq.w	544e <_svfprintf_r+0x113e>
    4336:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    433a:	46b3      	mov	fp, r6
    433c:	464c      	mov	r4, r9
    433e:	2200      	movs	r2, #0
    4340:	9210      	str	r2, [sp, #64]	; 0x40
    4342:	2300      	movs	r3, #0
    4344:	9218      	str	r2, [sp, #96]	; 0x60
    4346:	9217      	str	r2, [sp, #92]	; 0x5c
    4348:	921a      	str	r2, [sp, #104]	; 0x68
    434a:	920d      	str	r2, [sp, #52]	; 0x34
    434c:	aa2d      	add	r2, sp, #180	; 0xb4
    434e:	9319      	str	r3, [sp, #100]	; 0x64
    4350:	3228      	adds	r2, #40	; 0x28
    4352:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    4356:	9216      	str	r2, [sp, #88]	; 0x58
    4358:	9307      	str	r3, [sp, #28]
    435a:	2300      	movs	r3, #0
    435c:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    4360:	9338      	str	r3, [sp, #224]	; 0xe0
    4362:	9339      	str	r3, [sp, #228]	; 0xe4
    4364:	782b      	ldrb	r3, [r5, #0]
    4366:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    436a:	bf18      	it	ne
    436c:	2201      	movne	r2, #1
    436e:	2b00      	cmp	r3, #0
    4370:	bf0c      	ite	eq
    4372:	2200      	moveq	r2, #0
    4374:	f002 0201 	andne.w	r2, r2, #1
    4378:	b302      	cbz	r2, 43bc <_svfprintf_r+0xac>
    437a:	462e      	mov	r6, r5
    437c:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    4380:	1e1a      	subs	r2, r3, #0
    4382:	bf18      	it	ne
    4384:	2201      	movne	r2, #1
    4386:	2b25      	cmp	r3, #37	; 0x25
    4388:	bf0c      	ite	eq
    438a:	2200      	moveq	r2, #0
    438c:	f002 0201 	andne.w	r2, r2, #1
    4390:	2a00      	cmp	r2, #0
    4392:	d1f3      	bne.n	437c <_svfprintf_r+0x6c>
    4394:	1b77      	subs	r7, r6, r5
    4396:	bf08      	it	eq
    4398:	4635      	moveq	r5, r6
    439a:	d00f      	beq.n	43bc <_svfprintf_r+0xac>
    439c:	6067      	str	r7, [r4, #4]
    439e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    43a0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    43a2:	3301      	adds	r3, #1
    43a4:	6025      	str	r5, [r4, #0]
    43a6:	19d2      	adds	r2, r2, r7
    43a8:	2b07      	cmp	r3, #7
    43aa:	9239      	str	r2, [sp, #228]	; 0xe4
    43ac:	9338      	str	r3, [sp, #224]	; 0xe0
    43ae:	dc79      	bgt.n	44a4 <_svfprintf_r+0x194>
    43b0:	3408      	adds	r4, #8
    43b2:	980d      	ldr	r0, [sp, #52]	; 0x34
    43b4:	4635      	mov	r5, r6
    43b6:	19c0      	adds	r0, r0, r7
    43b8:	900d      	str	r0, [sp, #52]	; 0x34
    43ba:	7833      	ldrb	r3, [r6, #0]
    43bc:	2b00      	cmp	r3, #0
    43be:	f000 8737 	beq.w	5230 <_svfprintf_r+0xf20>
    43c2:	2100      	movs	r1, #0
    43c4:	f04f 0200 	mov.w	r2, #0
    43c8:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    43cc:	1c6b      	adds	r3, r5, #1
    43ce:	910c      	str	r1, [sp, #48]	; 0x30
    43d0:	f04f 38ff 	mov.w	r8, #4294967295
    43d4:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    43d8:	468a      	mov	sl, r1
    43da:	786a      	ldrb	r2, [r5, #1]
    43dc:	202b      	movs	r0, #43	; 0x2b
    43de:	f04f 0c20 	mov.w	ip, #32
    43e2:	1c5d      	adds	r5, r3, #1
    43e4:	f1a2 0320 	sub.w	r3, r2, #32
    43e8:	2b58      	cmp	r3, #88	; 0x58
    43ea:	f200 8219 	bhi.w	4820 <_svfprintf_r+0x510>
    43ee:	e8df f013 	tbh	[pc, r3, lsl #1]
    43f2:	0229      	.short	0x0229
    43f4:	02170217 	.word	0x02170217
    43f8:	02170235 	.word	0x02170235
    43fc:	02170217 	.word	0x02170217
    4400:	02170217 	.word	0x02170217
    4404:	023c0217 	.word	0x023c0217
    4408:	02170248 	.word	0x02170248
    440c:	02cf02c8 	.word	0x02cf02c8
    4410:	02ef0217 	.word	0x02ef0217
    4414:	02f602f6 	.word	0x02f602f6
    4418:	02f602f6 	.word	0x02f602f6
    441c:	02f602f6 	.word	0x02f602f6
    4420:	02f602f6 	.word	0x02f602f6
    4424:	021702f6 	.word	0x021702f6
    4428:	02170217 	.word	0x02170217
    442c:	02170217 	.word	0x02170217
    4430:	02170217 	.word	0x02170217
    4434:	02170217 	.word	0x02170217
    4438:	024f0217 	.word	0x024f0217
    443c:	02170288 	.word	0x02170288
    4440:	02170288 	.word	0x02170288
    4444:	02170217 	.word	0x02170217
    4448:	02c10217 	.word	0x02c10217
    444c:	02170217 	.word	0x02170217
    4450:	021703ee 	.word	0x021703ee
    4454:	02170217 	.word	0x02170217
    4458:	02170217 	.word	0x02170217
    445c:	02170393 	.word	0x02170393
    4460:	03ad0217 	.word	0x03ad0217
    4464:	02170217 	.word	0x02170217
    4468:	02170217 	.word	0x02170217
    446c:	02170217 	.word	0x02170217
    4470:	02170217 	.word	0x02170217
    4474:	02170217 	.word	0x02170217
    4478:	03d803c7 	.word	0x03d803c7
    447c:	02880288 	.word	0x02880288
    4480:	030b0288 	.word	0x030b0288
    4484:	021703d8 	.word	0x021703d8
    4488:	030f0217 	.word	0x030f0217
    448c:	03190217 	.word	0x03190217
    4490:	033e0329 	.word	0x033e0329
    4494:	0217038c 	.word	0x0217038c
    4498:	02170359 	.word	0x02170359
    449c:	02170384 	.word	0x02170384
    44a0:	00ea0217 	.word	0x00ea0217
    44a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    44a6:	4659      	mov	r1, fp
    44a8:	aa37      	add	r2, sp, #220	; 0xdc
    44aa:	f7ff fea3 	bl	41f4 <__sprint_r>
    44ae:	2800      	cmp	r0, #0
    44b0:	d17c      	bne.n	45ac <_svfprintf_r+0x29c>
    44b2:	464c      	mov	r4, r9
    44b4:	e77d      	b.n	43b2 <_svfprintf_r+0xa2>
    44b6:	9918      	ldr	r1, [sp, #96]	; 0x60
    44b8:	2901      	cmp	r1, #1
    44ba:	f340 8452 	ble.w	4d62 <_svfprintf_r+0xa52>
    44be:	9a11      	ldr	r2, [sp, #68]	; 0x44
    44c0:	2301      	movs	r3, #1
    44c2:	6063      	str	r3, [r4, #4]
    44c4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    44c6:	6022      	str	r2, [r4, #0]
    44c8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    44ca:	3301      	adds	r3, #1
    44cc:	9338      	str	r3, [sp, #224]	; 0xe0
    44ce:	3201      	adds	r2, #1
    44d0:	2b07      	cmp	r3, #7
    44d2:	9239      	str	r2, [sp, #228]	; 0xe4
    44d4:	f300 8596 	bgt.w	5004 <_svfprintf_r+0xcf4>
    44d8:	3408      	adds	r4, #8
    44da:	2301      	movs	r3, #1
    44dc:	6063      	str	r3, [r4, #4]
    44de:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    44e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    44e2:	3301      	adds	r3, #1
    44e4:	981b      	ldr	r0, [sp, #108]	; 0x6c
    44e6:	3201      	adds	r2, #1
    44e8:	2b07      	cmp	r3, #7
    44ea:	9239      	str	r2, [sp, #228]	; 0xe4
    44ec:	6020      	str	r0, [r4, #0]
    44ee:	9338      	str	r3, [sp, #224]	; 0xe0
    44f0:	f300 857d 	bgt.w	4fee <_svfprintf_r+0xcde>
    44f4:	3408      	adds	r4, #8
    44f6:	9810      	ldr	r0, [sp, #64]	; 0x40
    44f8:	2200      	movs	r2, #0
    44fa:	2300      	movs	r3, #0
    44fc:	9919      	ldr	r1, [sp, #100]	; 0x64
    44fe:	f7ff f945 	bl	378c <__aeabi_dcmpeq>
    4502:	2800      	cmp	r0, #0
    4504:	f040 8503 	bne.w	4f0e <_svfprintf_r+0xbfe>
    4508:	9918      	ldr	r1, [sp, #96]	; 0x60
    450a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    450c:	1e4a      	subs	r2, r1, #1
    450e:	6062      	str	r2, [r4, #4]
    4510:	1c59      	adds	r1, r3, #1
    4512:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4514:	6021      	str	r1, [r4, #0]
    4516:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4518:	3301      	adds	r3, #1
    451a:	9338      	str	r3, [sp, #224]	; 0xe0
    451c:	188a      	adds	r2, r1, r2
    451e:	2b07      	cmp	r3, #7
    4520:	9239      	str	r2, [sp, #228]	; 0xe4
    4522:	f300 842f 	bgt.w	4d84 <_svfprintf_r+0xa74>
    4526:	3408      	adds	r4, #8
    4528:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    452a:	981a      	ldr	r0, [sp, #104]	; 0x68
    452c:	6062      	str	r2, [r4, #4]
    452e:	aa3e      	add	r2, sp, #248	; 0xf8
    4530:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4532:	6022      	str	r2, [r4, #0]
    4534:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4536:	3301      	adds	r3, #1
    4538:	9338      	str	r3, [sp, #224]	; 0xe0
    453a:	1812      	adds	r2, r2, r0
    453c:	2b07      	cmp	r3, #7
    453e:	9239      	str	r2, [sp, #228]	; 0xe4
    4540:	f300 814f 	bgt.w	47e2 <_svfprintf_r+0x4d2>
    4544:	f104 0308 	add.w	r3, r4, #8
    4548:	f01a 0f04 	tst.w	sl, #4
    454c:	f000 8156 	beq.w	47fc <_svfprintf_r+0x4ec>
    4550:	990c      	ldr	r1, [sp, #48]	; 0x30
    4552:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4554:	1a8e      	subs	r6, r1, r2
    4556:	2e00      	cmp	r6, #0
    4558:	f340 8150 	ble.w	47fc <_svfprintf_r+0x4ec>
    455c:	2e10      	cmp	r6, #16
    455e:	f64a 47d8 	movw	r7, #44248	; 0xacd8
    4562:	bfd8      	it	le
    4564:	f2c0 0700 	movtle	r7, #0
    4568:	f340 83de 	ble.w	4d28 <_svfprintf_r+0xa18>
    456c:	2410      	movs	r4, #16
    456e:	f2c0 0700 	movt	r7, #0
    4572:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    4576:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    457a:	e003      	b.n	4584 <_svfprintf_r+0x274>
    457c:	3e10      	subs	r6, #16
    457e:	2e10      	cmp	r6, #16
    4580:	f340 83d2 	ble.w	4d28 <_svfprintf_r+0xa18>
    4584:	605c      	str	r4, [r3, #4]
    4586:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4588:	9939      	ldr	r1, [sp, #228]	; 0xe4
    458a:	3201      	adds	r2, #1
    458c:	601f      	str	r7, [r3, #0]
    458e:	3110      	adds	r1, #16
    4590:	2a07      	cmp	r2, #7
    4592:	9139      	str	r1, [sp, #228]	; 0xe4
    4594:	f103 0308 	add.w	r3, r3, #8
    4598:	9238      	str	r2, [sp, #224]	; 0xe0
    459a:	ddef      	ble.n	457c <_svfprintf_r+0x26c>
    459c:	4650      	mov	r0, sl
    459e:	4659      	mov	r1, fp
    45a0:	4642      	mov	r2, r8
    45a2:	f7ff fe27 	bl	41f4 <__sprint_r>
    45a6:	464b      	mov	r3, r9
    45a8:	2800      	cmp	r0, #0
    45aa:	d0e7      	beq.n	457c <_svfprintf_r+0x26c>
    45ac:	465e      	mov	r6, fp
    45ae:	89b3      	ldrh	r3, [r6, #12]
    45b0:	980d      	ldr	r0, [sp, #52]	; 0x34
    45b2:	f013 0f40 	tst.w	r3, #64	; 0x40
    45b6:	bf18      	it	ne
    45b8:	f04f 30ff 	movne.w	r0, #4294967295
    45bc:	900d      	str	r0, [sp, #52]	; 0x34
    45be:	980d      	ldr	r0, [sp, #52]	; 0x34
    45c0:	b045      	add	sp, #276	; 0x114
    45c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    45c6:	f01a 0f20 	tst.w	sl, #32
    45ca:	f64a 501c 	movw	r0, #44316	; 0xad1c
    45ce:	f2c0 0000 	movt	r0, #0
    45d2:	9214      	str	r2, [sp, #80]	; 0x50
    45d4:	9017      	str	r0, [sp, #92]	; 0x5c
    45d6:	f000 82c3 	beq.w	4b60 <_svfprintf_r+0x850>
    45da:	990a      	ldr	r1, [sp, #40]	; 0x28
    45dc:	1dcb      	adds	r3, r1, #7
    45de:	f023 0307 	bic.w	r3, r3, #7
    45e2:	f103 0208 	add.w	r2, r3, #8
    45e6:	920a      	str	r2, [sp, #40]	; 0x28
    45e8:	e9d3 6700 	ldrd	r6, r7, [r3]
    45ec:	ea56 0107 	orrs.w	r1, r6, r7
    45f0:	bf0c      	ite	eq
    45f2:	2200      	moveq	r2, #0
    45f4:	2201      	movne	r2, #1
    45f6:	ea1a 0f02 	tst.w	sl, r2
    45fa:	f040 84bc 	bne.w	4f76 <_svfprintf_r+0xc66>
    45fe:	2302      	movs	r3, #2
    4600:	f04f 0100 	mov.w	r1, #0
    4604:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    4608:	f1b8 0f00 	cmp.w	r8, #0
    460c:	bfa8      	it	ge
    460e:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    4612:	f1b8 0f00 	cmp.w	r8, #0
    4616:	bf18      	it	ne
    4618:	f042 0201 	orrne.w	r2, r2, #1
    461c:	2a00      	cmp	r2, #0
    461e:	f000 8160 	beq.w	48e2 <_svfprintf_r+0x5d2>
    4622:	2b01      	cmp	r3, #1
    4624:	f000 8434 	beq.w	4e90 <_svfprintf_r+0xb80>
    4628:	2b02      	cmp	r3, #2
    462a:	f000 8417 	beq.w	4e5c <_svfprintf_r+0xb4c>
    462e:	9916      	ldr	r1, [sp, #88]	; 0x58
    4630:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    4634:	9111      	str	r1, [sp, #68]	; 0x44
    4636:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    463a:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    463e:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    4642:	f006 0007 	and.w	r0, r6, #7
    4646:	4667      	mov	r7, ip
    4648:	4646      	mov	r6, r8
    464a:	3030      	adds	r0, #48	; 0x30
    464c:	ea56 0207 	orrs.w	r2, r6, r7
    4650:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4654:	d1ef      	bne.n	4636 <_svfprintf_r+0x326>
    4656:	f01a 0f01 	tst.w	sl, #1
    465a:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    465e:	9111      	str	r1, [sp, #68]	; 0x44
    4660:	f040 84db 	bne.w	501a <_svfprintf_r+0xd0a>
    4664:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4666:	1a5b      	subs	r3, r3, r1
    4668:	930e      	str	r3, [sp, #56]	; 0x38
    466a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    466c:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    4670:	4543      	cmp	r3, r8
    4672:	bfb8      	it	lt
    4674:	4643      	movlt	r3, r8
    4676:	930b      	str	r3, [sp, #44]	; 0x2c
    4678:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    467c:	b113      	cbz	r3, 4684 <_svfprintf_r+0x374>
    467e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4680:	3101      	adds	r1, #1
    4682:	910b      	str	r1, [sp, #44]	; 0x2c
    4684:	f01a 0202 	ands.w	r2, sl, #2
    4688:	9213      	str	r2, [sp, #76]	; 0x4c
    468a:	d002      	beq.n	4692 <_svfprintf_r+0x382>
    468c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    468e:	3302      	adds	r3, #2
    4690:	930b      	str	r3, [sp, #44]	; 0x2c
    4692:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    4696:	9012      	str	r0, [sp, #72]	; 0x48
    4698:	d138      	bne.n	470c <_svfprintf_r+0x3fc>
    469a:	990c      	ldr	r1, [sp, #48]	; 0x30
    469c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    469e:	1a8e      	subs	r6, r1, r2
    46a0:	2e00      	cmp	r6, #0
    46a2:	dd33      	ble.n	470c <_svfprintf_r+0x3fc>
    46a4:	2e10      	cmp	r6, #16
    46a6:	f64a 47d8 	movw	r7, #44248	; 0xacd8
    46aa:	bfd8      	it	le
    46ac:	f2c0 0700 	movtle	r7, #0
    46b0:	dd20      	ble.n	46f4 <_svfprintf_r+0x3e4>
    46b2:	f04f 0810 	mov.w	r8, #16
    46b6:	f2c0 0700 	movt	r7, #0
    46ba:	e002      	b.n	46c2 <_svfprintf_r+0x3b2>
    46bc:	3e10      	subs	r6, #16
    46be:	2e10      	cmp	r6, #16
    46c0:	dd18      	ble.n	46f4 <_svfprintf_r+0x3e4>
    46c2:	f8c4 8004 	str.w	r8, [r4, #4]
    46c6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    46c8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    46ca:	3301      	adds	r3, #1
    46cc:	6027      	str	r7, [r4, #0]
    46ce:	3210      	adds	r2, #16
    46d0:	2b07      	cmp	r3, #7
    46d2:	9239      	str	r2, [sp, #228]	; 0xe4
    46d4:	f104 0408 	add.w	r4, r4, #8
    46d8:	9338      	str	r3, [sp, #224]	; 0xe0
    46da:	ddef      	ble.n	46bc <_svfprintf_r+0x3ac>
    46dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    46de:	4659      	mov	r1, fp
    46e0:	aa37      	add	r2, sp, #220	; 0xdc
    46e2:	464c      	mov	r4, r9
    46e4:	f7ff fd86 	bl	41f4 <__sprint_r>
    46e8:	2800      	cmp	r0, #0
    46ea:	f47f af5f 	bne.w	45ac <_svfprintf_r+0x29c>
    46ee:	3e10      	subs	r6, #16
    46f0:	2e10      	cmp	r6, #16
    46f2:	dce6      	bgt.n	46c2 <_svfprintf_r+0x3b2>
    46f4:	6066      	str	r6, [r4, #4]
    46f6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    46f8:	6027      	str	r7, [r4, #0]
    46fa:	1c5a      	adds	r2, r3, #1
    46fc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    46fe:	9238      	str	r2, [sp, #224]	; 0xe0
    4700:	199b      	adds	r3, r3, r6
    4702:	2a07      	cmp	r2, #7
    4704:	9339      	str	r3, [sp, #228]	; 0xe4
    4706:	f300 83f7 	bgt.w	4ef8 <_svfprintf_r+0xbe8>
    470a:	3408      	adds	r4, #8
    470c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4710:	b173      	cbz	r3, 4730 <_svfprintf_r+0x420>
    4712:	2301      	movs	r3, #1
    4714:	6063      	str	r3, [r4, #4]
    4716:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4718:	aa43      	add	r2, sp, #268	; 0x10c
    471a:	3203      	adds	r2, #3
    471c:	6022      	str	r2, [r4, #0]
    471e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4720:	3301      	adds	r3, #1
    4722:	9338      	str	r3, [sp, #224]	; 0xe0
    4724:	3201      	adds	r2, #1
    4726:	2b07      	cmp	r3, #7
    4728:	9239      	str	r2, [sp, #228]	; 0xe4
    472a:	f300 8340 	bgt.w	4dae <_svfprintf_r+0xa9e>
    472e:	3408      	adds	r4, #8
    4730:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    4732:	b16b      	cbz	r3, 4750 <_svfprintf_r+0x440>
    4734:	2302      	movs	r3, #2
    4736:	6063      	str	r3, [r4, #4]
    4738:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    473a:	aa43      	add	r2, sp, #268	; 0x10c
    473c:	6022      	str	r2, [r4, #0]
    473e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4740:	3301      	adds	r3, #1
    4742:	9338      	str	r3, [sp, #224]	; 0xe0
    4744:	3202      	adds	r2, #2
    4746:	2b07      	cmp	r3, #7
    4748:	9239      	str	r2, [sp, #228]	; 0xe4
    474a:	f300 833a 	bgt.w	4dc2 <_svfprintf_r+0xab2>
    474e:	3408      	adds	r4, #8
    4750:	9812      	ldr	r0, [sp, #72]	; 0x48
    4752:	2880      	cmp	r0, #128	; 0x80
    4754:	f000 82b2 	beq.w	4cbc <_svfprintf_r+0x9ac>
    4758:	9815      	ldr	r0, [sp, #84]	; 0x54
    475a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    475c:	1ac6      	subs	r6, r0, r3
    475e:	2e00      	cmp	r6, #0
    4760:	dd2e      	ble.n	47c0 <_svfprintf_r+0x4b0>
    4762:	2e10      	cmp	r6, #16
    4764:	4fa7      	ldr	r7, [pc, #668]	; (4a04 <_svfprintf_r+0x6f4>)
    4766:	bfc8      	it	gt
    4768:	f04f 0810 	movgt.w	r8, #16
    476c:	dc03      	bgt.n	4776 <_svfprintf_r+0x466>
    476e:	e01b      	b.n	47a8 <_svfprintf_r+0x498>
    4770:	3e10      	subs	r6, #16
    4772:	2e10      	cmp	r6, #16
    4774:	dd18      	ble.n	47a8 <_svfprintf_r+0x498>
    4776:	f8c4 8004 	str.w	r8, [r4, #4]
    477a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    477c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    477e:	3301      	adds	r3, #1
    4780:	6027      	str	r7, [r4, #0]
    4782:	3210      	adds	r2, #16
    4784:	2b07      	cmp	r3, #7
    4786:	9239      	str	r2, [sp, #228]	; 0xe4
    4788:	f104 0408 	add.w	r4, r4, #8
    478c:	9338      	str	r3, [sp, #224]	; 0xe0
    478e:	ddef      	ble.n	4770 <_svfprintf_r+0x460>
    4790:	9809      	ldr	r0, [sp, #36]	; 0x24
    4792:	4659      	mov	r1, fp
    4794:	aa37      	add	r2, sp, #220	; 0xdc
    4796:	464c      	mov	r4, r9
    4798:	f7ff fd2c 	bl	41f4 <__sprint_r>
    479c:	2800      	cmp	r0, #0
    479e:	f47f af05 	bne.w	45ac <_svfprintf_r+0x29c>
    47a2:	3e10      	subs	r6, #16
    47a4:	2e10      	cmp	r6, #16
    47a6:	dce6      	bgt.n	4776 <_svfprintf_r+0x466>
    47a8:	6066      	str	r6, [r4, #4]
    47aa:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    47ac:	6027      	str	r7, [r4, #0]
    47ae:	1c5a      	adds	r2, r3, #1
    47b0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    47b2:	9238      	str	r2, [sp, #224]	; 0xe0
    47b4:	199b      	adds	r3, r3, r6
    47b6:	2a07      	cmp	r2, #7
    47b8:	9339      	str	r3, [sp, #228]	; 0xe4
    47ba:	f300 82ee 	bgt.w	4d9a <_svfprintf_r+0xa8a>
    47be:	3408      	adds	r4, #8
    47c0:	f41a 7f80 	tst.w	sl, #256	; 0x100
    47c4:	f040 8219 	bne.w	4bfa <_svfprintf_r+0x8ea>
    47c8:	990e      	ldr	r1, [sp, #56]	; 0x38
    47ca:	9a11      	ldr	r2, [sp, #68]	; 0x44
    47cc:	6061      	str	r1, [r4, #4]
    47ce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    47d0:	6022      	str	r2, [r4, #0]
    47d2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    47d4:	3301      	adds	r3, #1
    47d6:	9338      	str	r3, [sp, #224]	; 0xe0
    47d8:	1852      	adds	r2, r2, r1
    47da:	2b07      	cmp	r3, #7
    47dc:	9239      	str	r2, [sp, #228]	; 0xe4
    47de:	f77f aeb1 	ble.w	4544 <_svfprintf_r+0x234>
    47e2:	9809      	ldr	r0, [sp, #36]	; 0x24
    47e4:	4659      	mov	r1, fp
    47e6:	aa37      	add	r2, sp, #220	; 0xdc
    47e8:	f7ff fd04 	bl	41f4 <__sprint_r>
    47ec:	2800      	cmp	r0, #0
    47ee:	f47f aedd 	bne.w	45ac <_svfprintf_r+0x29c>
    47f2:	f01a 0f04 	tst.w	sl, #4
    47f6:	464b      	mov	r3, r9
    47f8:	f47f aeaa 	bne.w	4550 <_svfprintf_r+0x240>
    47fc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    47fe:	980d      	ldr	r0, [sp, #52]	; 0x34
    4800:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4802:	990c      	ldr	r1, [sp, #48]	; 0x30
    4804:	428a      	cmp	r2, r1
    4806:	bfac      	ite	ge
    4808:	1880      	addge	r0, r0, r2
    480a:	1840      	addlt	r0, r0, r1
    480c:	900d      	str	r0, [sp, #52]	; 0x34
    480e:	2b00      	cmp	r3, #0
    4810:	f040 829e 	bne.w	4d50 <_svfprintf_r+0xa40>
    4814:	2300      	movs	r3, #0
    4816:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    481a:	9338      	str	r3, [sp, #224]	; 0xe0
    481c:	464c      	mov	r4, r9
    481e:	e5a1      	b.n	4364 <_svfprintf_r+0x54>
    4820:	9214      	str	r2, [sp, #80]	; 0x50
    4822:	2a00      	cmp	r2, #0
    4824:	f000 8504 	beq.w	5230 <_svfprintf_r+0xf20>
    4828:	2001      	movs	r0, #1
    482a:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    482e:	f04f 0100 	mov.w	r1, #0
    4832:	aa2d      	add	r2, sp, #180	; 0xb4
    4834:	900b      	str	r0, [sp, #44]	; 0x2c
    4836:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    483a:	9211      	str	r2, [sp, #68]	; 0x44
    483c:	900e      	str	r0, [sp, #56]	; 0x38
    483e:	2100      	movs	r1, #0
    4840:	9115      	str	r1, [sp, #84]	; 0x54
    4842:	e71f      	b.n	4684 <_svfprintf_r+0x374>
    4844:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4848:	2b00      	cmp	r3, #0
    484a:	f040 840c 	bne.w	5066 <_svfprintf_r+0xd56>
    484e:	990a      	ldr	r1, [sp, #40]	; 0x28
    4850:	462b      	mov	r3, r5
    4852:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    4856:	782a      	ldrb	r2, [r5, #0]
    4858:	910a      	str	r1, [sp, #40]	; 0x28
    485a:	e5c2      	b.n	43e2 <_svfprintf_r+0xd2>
    485c:	990a      	ldr	r1, [sp, #40]	; 0x28
    485e:	f04a 0a01 	orr.w	sl, sl, #1
    4862:	782a      	ldrb	r2, [r5, #0]
    4864:	462b      	mov	r3, r5
    4866:	910a      	str	r1, [sp, #40]	; 0x28
    4868:	e5bb      	b.n	43e2 <_svfprintf_r+0xd2>
    486a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    486c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    486e:	681b      	ldr	r3, [r3, #0]
    4870:	1d11      	adds	r1, r2, #4
    4872:	2b00      	cmp	r3, #0
    4874:	930c      	str	r3, [sp, #48]	; 0x30
    4876:	f2c0 85b2 	blt.w	53de <_svfprintf_r+0x10ce>
    487a:	782a      	ldrb	r2, [r5, #0]
    487c:	462b      	mov	r3, r5
    487e:	910a      	str	r1, [sp, #40]	; 0x28
    4880:	e5af      	b.n	43e2 <_svfprintf_r+0xd2>
    4882:	990a      	ldr	r1, [sp, #40]	; 0x28
    4884:	462b      	mov	r3, r5
    4886:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    488a:	782a      	ldrb	r2, [r5, #0]
    488c:	910a      	str	r1, [sp, #40]	; 0x28
    488e:	e5a8      	b.n	43e2 <_svfprintf_r+0xd2>
    4890:	f04a 0a10 	orr.w	sl, sl, #16
    4894:	9214      	str	r2, [sp, #80]	; 0x50
    4896:	f01a 0f20 	tst.w	sl, #32
    489a:	f000 8187 	beq.w	4bac <_svfprintf_r+0x89c>
    489e:	980a      	ldr	r0, [sp, #40]	; 0x28
    48a0:	1dc3      	adds	r3, r0, #7
    48a2:	f023 0307 	bic.w	r3, r3, #7
    48a6:	f103 0108 	add.w	r1, r3, #8
    48aa:	910a      	str	r1, [sp, #40]	; 0x28
    48ac:	e9d3 6700 	ldrd	r6, r7, [r3]
    48b0:	2e00      	cmp	r6, #0
    48b2:	f177 0000 	sbcs.w	r0, r7, #0
    48b6:	f2c0 8376 	blt.w	4fa6 <_svfprintf_r+0xc96>
    48ba:	ea56 0107 	orrs.w	r1, r6, r7
    48be:	f04f 0301 	mov.w	r3, #1
    48c2:	bf0c      	ite	eq
    48c4:	2200      	moveq	r2, #0
    48c6:	2201      	movne	r2, #1
    48c8:	f1b8 0f00 	cmp.w	r8, #0
    48cc:	bfa8      	it	ge
    48ce:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    48d2:	f1b8 0f00 	cmp.w	r8, #0
    48d6:	bf18      	it	ne
    48d8:	f042 0201 	orrne.w	r2, r2, #1
    48dc:	2a00      	cmp	r2, #0
    48de:	f47f aea0 	bne.w	4622 <_svfprintf_r+0x312>
    48e2:	2b00      	cmp	r3, #0
    48e4:	f040 81e5 	bne.w	4cb2 <_svfprintf_r+0x9a2>
    48e8:	f01a 0f01 	tst.w	sl, #1
    48ec:	f000 81e1 	beq.w	4cb2 <_svfprintf_r+0x9a2>
    48f0:	2330      	movs	r3, #48	; 0x30
    48f2:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    48f6:	ab2d      	add	r3, sp, #180	; 0xb4
    48f8:	2001      	movs	r0, #1
    48fa:	3327      	adds	r3, #39	; 0x27
    48fc:	900e      	str	r0, [sp, #56]	; 0x38
    48fe:	9311      	str	r3, [sp, #68]	; 0x44
    4900:	e6b3      	b.n	466a <_svfprintf_r+0x35a>
    4902:	f01a 0f08 	tst.w	sl, #8
    4906:	9214      	str	r2, [sp, #80]	; 0x50
    4908:	f000 83bf 	beq.w	508a <_svfprintf_r+0xd7a>
    490c:	980a      	ldr	r0, [sp, #40]	; 0x28
    490e:	1dc3      	adds	r3, r0, #7
    4910:	f023 0307 	bic.w	r3, r3, #7
    4914:	f103 0108 	add.w	r1, r3, #8
    4918:	910a      	str	r1, [sp, #40]	; 0x28
    491a:	685e      	ldr	r6, [r3, #4]
    491c:	681f      	ldr	r7, [r3, #0]
    491e:	9619      	str	r6, [sp, #100]	; 0x64
    4920:	9710      	str	r7, [sp, #64]	; 0x40
    4922:	4638      	mov	r0, r7
    4924:	4631      	mov	r1, r6
    4926:	f005 f9eb 	bl	9d00 <__isinfd>
    492a:	4603      	mov	r3, r0
    492c:	2800      	cmp	r0, #0
    492e:	f000 8493 	beq.w	5258 <_svfprintf_r+0xf48>
    4932:	4638      	mov	r0, r7
    4934:	2200      	movs	r2, #0
    4936:	2300      	movs	r3, #0
    4938:	4631      	mov	r1, r6
    493a:	f7fe ff31 	bl	37a0 <__aeabi_dcmplt>
    493e:	2800      	cmp	r0, #0
    4940:	f040 8415 	bne.w	516e <_svfprintf_r+0xe5e>
    4944:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4948:	2003      	movs	r0, #3
    494a:	f64a 5210 	movw	r2, #44304	; 0xad10
    494e:	f64a 510c 	movw	r1, #44300	; 0xad0c
    4952:	900b      	str	r0, [sp, #44]	; 0x2c
    4954:	9814      	ldr	r0, [sp, #80]	; 0x50
    4956:	f2c0 0100 	movt	r1, #0
    495a:	f2c0 0200 	movt	r2, #0
    495e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    4962:	2847      	cmp	r0, #71	; 0x47
    4964:	bfd8      	it	le
    4966:	460a      	movle	r2, r1
    4968:	2103      	movs	r1, #3
    496a:	9211      	str	r2, [sp, #68]	; 0x44
    496c:	2200      	movs	r2, #0
    496e:	910e      	str	r1, [sp, #56]	; 0x38
    4970:	9215      	str	r2, [sp, #84]	; 0x54
    4972:	e683      	b.n	467c <_svfprintf_r+0x36c>
    4974:	990a      	ldr	r1, [sp, #40]	; 0x28
    4976:	f04a 0a08 	orr.w	sl, sl, #8
    497a:	782a      	ldrb	r2, [r5, #0]
    497c:	462b      	mov	r3, r5
    497e:	910a      	str	r1, [sp, #40]	; 0x28
    4980:	e52f      	b.n	43e2 <_svfprintf_r+0xd2>
    4982:	990a      	ldr	r1, [sp, #40]	; 0x28
    4984:	782a      	ldrb	r2, [r5, #0]
    4986:	f04a 0a04 	orr.w	sl, sl, #4
    498a:	462b      	mov	r3, r5
    498c:	910a      	str	r1, [sp, #40]	; 0x28
    498e:	e528      	b.n	43e2 <_svfprintf_r+0xd2>
    4990:	462b      	mov	r3, r5
    4992:	f813 2b01 	ldrb.w	r2, [r3], #1
    4996:	2a2a      	cmp	r2, #42	; 0x2a
    4998:	f000 86cf 	beq.w	573a <_svfprintf_r+0x142a>
    499c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    49a0:	2909      	cmp	r1, #9
    49a2:	bf88      	it	hi
    49a4:	f04f 0800 	movhi.w	r8, #0
    49a8:	d810      	bhi.n	49cc <_svfprintf_r+0x6bc>
    49aa:	3502      	adds	r5, #2
    49ac:	f04f 0800 	mov.w	r8, #0
    49b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    49b4:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    49b8:	462b      	mov	r3, r5
    49ba:	3501      	adds	r5, #1
    49bc:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    49c0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    49c4:	2909      	cmp	r1, #9
    49c6:	d9f3      	bls.n	49b0 <_svfprintf_r+0x6a0>
    49c8:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    49cc:	461d      	mov	r5, r3
    49ce:	e509      	b.n	43e4 <_svfprintf_r+0xd4>
    49d0:	990a      	ldr	r1, [sp, #40]	; 0x28
    49d2:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    49d6:	782a      	ldrb	r2, [r5, #0]
    49d8:	462b      	mov	r3, r5
    49da:	910a      	str	r1, [sp, #40]	; 0x28
    49dc:	e501      	b.n	43e2 <_svfprintf_r+0xd2>
    49de:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    49e2:	2600      	movs	r6, #0
    49e4:	462b      	mov	r3, r5
    49e6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    49ea:	f813 2b01 	ldrb.w	r2, [r3], #1
    49ee:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    49f2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    49f6:	461d      	mov	r5, r3
    49f8:	2909      	cmp	r1, #9
    49fa:	d9f3      	bls.n	49e4 <_svfprintf_r+0x6d4>
    49fc:	960c      	str	r6, [sp, #48]	; 0x30
    49fe:	461d      	mov	r5, r3
    4a00:	e4f0      	b.n	43e4 <_svfprintf_r+0xd4>
    4a02:	bf00      	nop
    4a04:	0000ace8 	.word	0x0000ace8
    4a08:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    4a0c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a0e:	e734      	b.n	487a <_svfprintf_r+0x56a>
    4a10:	782a      	ldrb	r2, [r5, #0]
    4a12:	2a6c      	cmp	r2, #108	; 0x6c
    4a14:	f000 8418 	beq.w	5248 <_svfprintf_r+0xf38>
    4a18:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a1a:	f04a 0a10 	orr.w	sl, sl, #16
    4a1e:	462b      	mov	r3, r5
    4a20:	910a      	str	r1, [sp, #40]	; 0x28
    4a22:	e4de      	b.n	43e2 <_svfprintf_r+0xd2>
    4a24:	f01a 0f20 	tst.w	sl, #32
    4a28:	f000 8323 	beq.w	5072 <_svfprintf_r+0xd62>
    4a2c:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    4a30:	680b      	ldr	r3, [r1, #0]
    4a32:	4610      	mov	r0, r2
    4a34:	ea4f 71e0 	mov.w	r1, r0, asr #31
    4a38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4a3a:	e9c3 0100 	strd	r0, r1, [r3]
    4a3e:	f102 0a04 	add.w	sl, r2, #4
    4a42:	e48f      	b.n	4364 <_svfprintf_r+0x54>
    4a44:	f01a 0320 	ands.w	r3, sl, #32
    4a48:	9214      	str	r2, [sp, #80]	; 0x50
    4a4a:	f000 80c7 	beq.w	4bdc <_svfprintf_r+0x8cc>
    4a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4a50:	1dda      	adds	r2, r3, #7
    4a52:	2300      	movs	r3, #0
    4a54:	f022 0207 	bic.w	r2, r2, #7
    4a58:	f102 0008 	add.w	r0, r2, #8
    4a5c:	900a      	str	r0, [sp, #40]	; 0x28
    4a5e:	e9d2 6700 	ldrd	r6, r7, [r2]
    4a62:	ea56 0107 	orrs.w	r1, r6, r7
    4a66:	bf0c      	ite	eq
    4a68:	2200      	moveq	r2, #0
    4a6a:	2201      	movne	r2, #1
    4a6c:	e5c8      	b.n	4600 <_svfprintf_r+0x2f0>
    4a6e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4a70:	f64a 501c 	movw	r0, #44316	; 0xad1c
    4a74:	990a      	ldr	r1, [sp, #40]	; 0x28
    4a76:	2378      	movs	r3, #120	; 0x78
    4a78:	f2c0 0000 	movt	r0, #0
    4a7c:	9314      	str	r3, [sp, #80]	; 0x50
    4a7e:	6816      	ldr	r6, [r2, #0]
    4a80:	3104      	adds	r1, #4
    4a82:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    4a86:	f04a 0a02 	orr.w	sl, sl, #2
    4a8a:	2330      	movs	r3, #48	; 0x30
    4a8c:	1e32      	subs	r2, r6, #0
    4a8e:	bf18      	it	ne
    4a90:	2201      	movne	r2, #1
    4a92:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    4a96:	4636      	mov	r6, r6
    4a98:	f04f 0700 	mov.w	r7, #0
    4a9c:	9017      	str	r0, [sp, #92]	; 0x5c
    4a9e:	2302      	movs	r3, #2
    4aa0:	910a      	str	r1, [sp, #40]	; 0x28
    4aa2:	e5ad      	b.n	4600 <_svfprintf_r+0x2f0>
    4aa4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4aa6:	9214      	str	r2, [sp, #80]	; 0x50
    4aa8:	f04f 0200 	mov.w	r2, #0
    4aac:	1d18      	adds	r0, r3, #4
    4aae:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    4ab2:	681b      	ldr	r3, [r3, #0]
    4ab4:	900a      	str	r0, [sp, #40]	; 0x28
    4ab6:	9311      	str	r3, [sp, #68]	; 0x44
    4ab8:	2b00      	cmp	r3, #0
    4aba:	f000 854d 	beq.w	5558 <_svfprintf_r+0x1248>
    4abe:	f1b8 0f00 	cmp.w	r8, #0
    4ac2:	9811      	ldr	r0, [sp, #68]	; 0x44
    4ac4:	f2c0 852a 	blt.w	551c <_svfprintf_r+0x120c>
    4ac8:	2100      	movs	r1, #0
    4aca:	4642      	mov	r2, r8
    4acc:	f004 f8ca 	bl	8c64 <memchr>
    4ad0:	4603      	mov	r3, r0
    4ad2:	2800      	cmp	r0, #0
    4ad4:	f000 856e 	beq.w	55b4 <_svfprintf_r+0x12a4>
    4ad8:	9811      	ldr	r0, [sp, #68]	; 0x44
    4ada:	1a1b      	subs	r3, r3, r0
    4adc:	930e      	str	r3, [sp, #56]	; 0x38
    4ade:	4543      	cmp	r3, r8
    4ae0:	f340 8482 	ble.w	53e8 <_svfprintf_r+0x10d8>
    4ae4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    4ae8:	2100      	movs	r1, #0
    4aea:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    4aee:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    4af2:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    4af6:	9115      	str	r1, [sp, #84]	; 0x54
    4af8:	e5c0      	b.n	467c <_svfprintf_r+0x36c>
    4afa:	f01a 0f20 	tst.w	sl, #32
    4afe:	9214      	str	r2, [sp, #80]	; 0x50
    4b00:	d010      	beq.n	4b24 <_svfprintf_r+0x814>
    4b02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4b04:	1dda      	adds	r2, r3, #7
    4b06:	2301      	movs	r3, #1
    4b08:	e7a4      	b.n	4a54 <_svfprintf_r+0x744>
    4b0a:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b0c:	f04a 0a20 	orr.w	sl, sl, #32
    4b10:	782a      	ldrb	r2, [r5, #0]
    4b12:	462b      	mov	r3, r5
    4b14:	910a      	str	r1, [sp, #40]	; 0x28
    4b16:	e464      	b.n	43e2 <_svfprintf_r+0xd2>
    4b18:	f04a 0a10 	orr.w	sl, sl, #16
    4b1c:	9214      	str	r2, [sp, #80]	; 0x50
    4b1e:	f01a 0f20 	tst.w	sl, #32
    4b22:	d1ee      	bne.n	4b02 <_svfprintf_r+0x7f2>
    4b24:	f01a 0f10 	tst.w	sl, #16
    4b28:	f040 8254 	bne.w	4fd4 <_svfprintf_r+0xcc4>
    4b2c:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4b30:	f000 8250 	beq.w	4fd4 <_svfprintf_r+0xcc4>
    4b34:	980a      	ldr	r0, [sp, #40]	; 0x28
    4b36:	2301      	movs	r3, #1
    4b38:	1d01      	adds	r1, r0, #4
    4b3a:	910a      	str	r1, [sp, #40]	; 0x28
    4b3c:	8806      	ldrh	r6, [r0, #0]
    4b3e:	1e32      	subs	r2, r6, #0
    4b40:	bf18      	it	ne
    4b42:	2201      	movne	r2, #1
    4b44:	4636      	mov	r6, r6
    4b46:	f04f 0700 	mov.w	r7, #0
    4b4a:	e559      	b.n	4600 <_svfprintf_r+0x2f0>
    4b4c:	f01a 0f20 	tst.w	sl, #32
    4b50:	9214      	str	r2, [sp, #80]	; 0x50
    4b52:	f64a 42f8 	movw	r2, #44280	; 0xacf8
    4b56:	f2c0 0200 	movt	r2, #0
    4b5a:	9217      	str	r2, [sp, #92]	; 0x5c
    4b5c:	f47f ad3d 	bne.w	45da <_svfprintf_r+0x2ca>
    4b60:	f01a 0f10 	tst.w	sl, #16
    4b64:	f040 822d 	bne.w	4fc2 <_svfprintf_r+0xcb2>
    4b68:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4b6c:	f000 8229 	beq.w	4fc2 <_svfprintf_r+0xcb2>
    4b70:	990a      	ldr	r1, [sp, #40]	; 0x28
    4b72:	1d0a      	adds	r2, r1, #4
    4b74:	920a      	str	r2, [sp, #40]	; 0x28
    4b76:	880e      	ldrh	r6, [r1, #0]
    4b78:	4636      	mov	r6, r6
    4b7a:	f04f 0700 	mov.w	r7, #0
    4b7e:	e535      	b.n	45ec <_svfprintf_r+0x2dc>
    4b80:	9214      	str	r2, [sp, #80]	; 0x50
    4b82:	2001      	movs	r0, #1
    4b84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4b86:	f04f 0100 	mov.w	r1, #0
    4b8a:	900b      	str	r0, [sp, #44]	; 0x2c
    4b8c:	900e      	str	r0, [sp, #56]	; 0x38
    4b8e:	6813      	ldr	r3, [r2, #0]
    4b90:	3204      	adds	r2, #4
    4b92:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    4b96:	920a      	str	r2, [sp, #40]	; 0x28
    4b98:	aa2d      	add	r2, sp, #180	; 0xb4
    4b9a:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    4b9e:	9211      	str	r2, [sp, #68]	; 0x44
    4ba0:	e64d      	b.n	483e <_svfprintf_r+0x52e>
    4ba2:	f01a 0f20 	tst.w	sl, #32
    4ba6:	9214      	str	r2, [sp, #80]	; 0x50
    4ba8:	f47f ae79 	bne.w	489e <_svfprintf_r+0x58e>
    4bac:	f01a 0f10 	tst.w	sl, #16
    4bb0:	f040 81ed 	bne.w	4f8e <_svfprintf_r+0xc7e>
    4bb4:	f01a 0f40 	tst.w	sl, #64	; 0x40
    4bb8:	f000 81e9 	beq.w	4f8e <_svfprintf_r+0xc7e>
    4bbc:	980a      	ldr	r0, [sp, #40]	; 0x28
    4bbe:	1d01      	adds	r1, r0, #4
    4bc0:	910a      	str	r1, [sp, #40]	; 0x28
    4bc2:	f9b0 6000 	ldrsh.w	r6, [r0]
    4bc6:	4636      	mov	r6, r6
    4bc8:	ea4f 77e6 	mov.w	r7, r6, asr #31
    4bcc:	e670      	b.n	48b0 <_svfprintf_r+0x5a0>
    4bce:	f04a 0a10 	orr.w	sl, sl, #16
    4bd2:	9214      	str	r2, [sp, #80]	; 0x50
    4bd4:	f01a 0320 	ands.w	r3, sl, #32
    4bd8:	f47f af39 	bne.w	4a4e <_svfprintf_r+0x73e>
    4bdc:	f01a 0210 	ands.w	r2, sl, #16
    4be0:	f000 825f 	beq.w	50a2 <_svfprintf_r+0xd92>
    4be4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4be6:	1d10      	adds	r0, r2, #4
    4be8:	900a      	str	r0, [sp, #40]	; 0x28
    4bea:	6816      	ldr	r6, [r2, #0]
    4bec:	1e32      	subs	r2, r6, #0
    4bee:	bf18      	it	ne
    4bf0:	2201      	movne	r2, #1
    4bf2:	4636      	mov	r6, r6
    4bf4:	f04f 0700 	mov.w	r7, #0
    4bf8:	e502      	b.n	4600 <_svfprintf_r+0x2f0>
    4bfa:	9b14      	ldr	r3, [sp, #80]	; 0x50
    4bfc:	2b65      	cmp	r3, #101	; 0x65
    4bfe:	f77f ac5a 	ble.w	44b6 <_svfprintf_r+0x1a6>
    4c02:	9810      	ldr	r0, [sp, #64]	; 0x40
    4c04:	2200      	movs	r2, #0
    4c06:	2300      	movs	r3, #0
    4c08:	9919      	ldr	r1, [sp, #100]	; 0x64
    4c0a:	f7fe fdbf 	bl	378c <__aeabi_dcmpeq>
    4c0e:	2800      	cmp	r0, #0
    4c10:	f000 80e1 	beq.w	4dd6 <_svfprintf_r+0xac6>
    4c14:	2301      	movs	r3, #1
    4c16:	6063      	str	r3, [r4, #4]
    4c18:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4c1a:	f64a 5338 	movw	r3, #44344	; 0xad38
    4c1e:	f2c0 0300 	movt	r3, #0
    4c22:	6023      	str	r3, [r4, #0]
    4c24:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4c26:	3201      	adds	r2, #1
    4c28:	9238      	str	r2, [sp, #224]	; 0xe0
    4c2a:	3301      	adds	r3, #1
    4c2c:	2a07      	cmp	r2, #7
    4c2e:	9339      	str	r3, [sp, #228]	; 0xe4
    4c30:	bfd8      	it	le
    4c32:	f104 0308 	addle.w	r3, r4, #8
    4c36:	f300 829f 	bgt.w	5178 <_svfprintf_r+0xe68>
    4c3a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    4c3c:	9818      	ldr	r0, [sp, #96]	; 0x60
    4c3e:	4282      	cmp	r2, r0
    4c40:	db03      	blt.n	4c4a <_svfprintf_r+0x93a>
    4c42:	f01a 0f01 	tst.w	sl, #1
    4c46:	f43f ac7f 	beq.w	4548 <_svfprintf_r+0x238>
    4c4a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    4c4c:	2201      	movs	r2, #1
    4c4e:	605a      	str	r2, [r3, #4]
    4c50:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4c52:	6019      	str	r1, [r3, #0]
    4c54:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4c56:	3201      	adds	r2, #1
    4c58:	9238      	str	r2, [sp, #224]	; 0xe0
    4c5a:	3101      	adds	r1, #1
    4c5c:	2a07      	cmp	r2, #7
    4c5e:	9139      	str	r1, [sp, #228]	; 0xe4
    4c60:	f300 83eb 	bgt.w	543a <_svfprintf_r+0x112a>
    4c64:	3308      	adds	r3, #8
    4c66:	9a18      	ldr	r2, [sp, #96]	; 0x60
    4c68:	1e56      	subs	r6, r2, #1
    4c6a:	2e00      	cmp	r6, #0
    4c6c:	f77f ac6c 	ble.w	4548 <_svfprintf_r+0x238>
    4c70:	2e10      	cmp	r6, #16
    4c72:	4fa0      	ldr	r7, [pc, #640]	; (4ef4 <_svfprintf_r+0xbe4>)
    4c74:	f340 81e9 	ble.w	504a <_svfprintf_r+0xd3a>
    4c78:	2410      	movs	r4, #16
    4c7a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    4c7e:	e003      	b.n	4c88 <_svfprintf_r+0x978>
    4c80:	3e10      	subs	r6, #16
    4c82:	2e10      	cmp	r6, #16
    4c84:	f340 81e1 	ble.w	504a <_svfprintf_r+0xd3a>
    4c88:	605c      	str	r4, [r3, #4]
    4c8a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4c8c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4c8e:	3201      	adds	r2, #1
    4c90:	601f      	str	r7, [r3, #0]
    4c92:	3110      	adds	r1, #16
    4c94:	2a07      	cmp	r2, #7
    4c96:	9139      	str	r1, [sp, #228]	; 0xe4
    4c98:	f103 0308 	add.w	r3, r3, #8
    4c9c:	9238      	str	r2, [sp, #224]	; 0xe0
    4c9e:	ddef      	ble.n	4c80 <_svfprintf_r+0x970>
    4ca0:	9809      	ldr	r0, [sp, #36]	; 0x24
    4ca2:	4659      	mov	r1, fp
    4ca4:	4642      	mov	r2, r8
    4ca6:	f7ff faa5 	bl	41f4 <__sprint_r>
    4caa:	464b      	mov	r3, r9
    4cac:	2800      	cmp	r0, #0
    4cae:	d0e7      	beq.n	4c80 <_svfprintf_r+0x970>
    4cb0:	e47c      	b.n	45ac <_svfprintf_r+0x29c>
    4cb2:	9916      	ldr	r1, [sp, #88]	; 0x58
    4cb4:	2200      	movs	r2, #0
    4cb6:	920e      	str	r2, [sp, #56]	; 0x38
    4cb8:	9111      	str	r1, [sp, #68]	; 0x44
    4cba:	e4d6      	b.n	466a <_svfprintf_r+0x35a>
    4cbc:	990c      	ldr	r1, [sp, #48]	; 0x30
    4cbe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    4cc0:	1a8e      	subs	r6, r1, r2
    4cc2:	2e00      	cmp	r6, #0
    4cc4:	f77f ad48 	ble.w	4758 <_svfprintf_r+0x448>
    4cc8:	2e10      	cmp	r6, #16
    4cca:	4f8a      	ldr	r7, [pc, #552]	; (4ef4 <_svfprintf_r+0xbe4>)
    4ccc:	bfc8      	it	gt
    4cce:	f04f 0810 	movgt.w	r8, #16
    4cd2:	dc03      	bgt.n	4cdc <_svfprintf_r+0x9cc>
    4cd4:	e01b      	b.n	4d0e <_svfprintf_r+0x9fe>
    4cd6:	3e10      	subs	r6, #16
    4cd8:	2e10      	cmp	r6, #16
    4cda:	dd18      	ble.n	4d0e <_svfprintf_r+0x9fe>
    4cdc:	f8c4 8004 	str.w	r8, [r4, #4]
    4ce0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4ce2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4ce4:	3301      	adds	r3, #1
    4ce6:	6027      	str	r7, [r4, #0]
    4ce8:	3210      	adds	r2, #16
    4cea:	2b07      	cmp	r3, #7
    4cec:	9239      	str	r2, [sp, #228]	; 0xe4
    4cee:	f104 0408 	add.w	r4, r4, #8
    4cf2:	9338      	str	r3, [sp, #224]	; 0xe0
    4cf4:	ddef      	ble.n	4cd6 <_svfprintf_r+0x9c6>
    4cf6:	9809      	ldr	r0, [sp, #36]	; 0x24
    4cf8:	4659      	mov	r1, fp
    4cfa:	aa37      	add	r2, sp, #220	; 0xdc
    4cfc:	464c      	mov	r4, r9
    4cfe:	f7ff fa79 	bl	41f4 <__sprint_r>
    4d02:	2800      	cmp	r0, #0
    4d04:	f47f ac52 	bne.w	45ac <_svfprintf_r+0x29c>
    4d08:	3e10      	subs	r6, #16
    4d0a:	2e10      	cmp	r6, #16
    4d0c:	dce6      	bgt.n	4cdc <_svfprintf_r+0x9cc>
    4d0e:	6066      	str	r6, [r4, #4]
    4d10:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4d12:	6027      	str	r7, [r4, #0]
    4d14:	1c5a      	adds	r2, r3, #1
    4d16:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4d18:	9238      	str	r2, [sp, #224]	; 0xe0
    4d1a:	199b      	adds	r3, r3, r6
    4d1c:	2a07      	cmp	r2, #7
    4d1e:	9339      	str	r3, [sp, #228]	; 0xe4
    4d20:	f300 8188 	bgt.w	5034 <_svfprintf_r+0xd24>
    4d24:	3408      	adds	r4, #8
    4d26:	e517      	b.n	4758 <_svfprintf_r+0x448>
    4d28:	605e      	str	r6, [r3, #4]
    4d2a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4d2c:	601f      	str	r7, [r3, #0]
    4d2e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    4d30:	3201      	adds	r2, #1
    4d32:	9238      	str	r2, [sp, #224]	; 0xe0
    4d34:	18f3      	adds	r3, r6, r3
    4d36:	2a07      	cmp	r2, #7
    4d38:	9339      	str	r3, [sp, #228]	; 0xe4
    4d3a:	f77f ad60 	ble.w	47fe <_svfprintf_r+0x4ee>
    4d3e:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d40:	4659      	mov	r1, fp
    4d42:	aa37      	add	r2, sp, #220	; 0xdc
    4d44:	f7ff fa56 	bl	41f4 <__sprint_r>
    4d48:	2800      	cmp	r0, #0
    4d4a:	f43f ad57 	beq.w	47fc <_svfprintf_r+0x4ec>
    4d4e:	e42d      	b.n	45ac <_svfprintf_r+0x29c>
    4d50:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d52:	4659      	mov	r1, fp
    4d54:	aa37      	add	r2, sp, #220	; 0xdc
    4d56:	f7ff fa4d 	bl	41f4 <__sprint_r>
    4d5a:	2800      	cmp	r0, #0
    4d5c:	f43f ad5a 	beq.w	4814 <_svfprintf_r+0x504>
    4d60:	e424      	b.n	45ac <_svfprintf_r+0x29c>
    4d62:	f01a 0f01 	tst.w	sl, #1
    4d66:	f47f abaa 	bne.w	44be <_svfprintf_r+0x1ae>
    4d6a:	2301      	movs	r3, #1
    4d6c:	6063      	str	r3, [r4, #4]
    4d6e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4d70:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4d72:	3301      	adds	r3, #1
    4d74:	9911      	ldr	r1, [sp, #68]	; 0x44
    4d76:	3201      	adds	r2, #1
    4d78:	2b07      	cmp	r3, #7
    4d7a:	9239      	str	r2, [sp, #228]	; 0xe4
    4d7c:	6021      	str	r1, [r4, #0]
    4d7e:	9338      	str	r3, [sp, #224]	; 0xe0
    4d80:	f77f abd1 	ble.w	4526 <_svfprintf_r+0x216>
    4d84:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d86:	4659      	mov	r1, fp
    4d88:	aa37      	add	r2, sp, #220	; 0xdc
    4d8a:	f7ff fa33 	bl	41f4 <__sprint_r>
    4d8e:	2800      	cmp	r0, #0
    4d90:	f47f ac0c 	bne.w	45ac <_svfprintf_r+0x29c>
    4d94:	464c      	mov	r4, r9
    4d96:	f7ff bbc7 	b.w	4528 <_svfprintf_r+0x218>
    4d9a:	9809      	ldr	r0, [sp, #36]	; 0x24
    4d9c:	4659      	mov	r1, fp
    4d9e:	aa37      	add	r2, sp, #220	; 0xdc
    4da0:	f7ff fa28 	bl	41f4 <__sprint_r>
    4da4:	2800      	cmp	r0, #0
    4da6:	f47f ac01 	bne.w	45ac <_svfprintf_r+0x29c>
    4daa:	464c      	mov	r4, r9
    4dac:	e508      	b.n	47c0 <_svfprintf_r+0x4b0>
    4dae:	9809      	ldr	r0, [sp, #36]	; 0x24
    4db0:	4659      	mov	r1, fp
    4db2:	aa37      	add	r2, sp, #220	; 0xdc
    4db4:	f7ff fa1e 	bl	41f4 <__sprint_r>
    4db8:	2800      	cmp	r0, #0
    4dba:	f47f abf7 	bne.w	45ac <_svfprintf_r+0x29c>
    4dbe:	464c      	mov	r4, r9
    4dc0:	e4b6      	b.n	4730 <_svfprintf_r+0x420>
    4dc2:	9809      	ldr	r0, [sp, #36]	; 0x24
    4dc4:	4659      	mov	r1, fp
    4dc6:	aa37      	add	r2, sp, #220	; 0xdc
    4dc8:	f7ff fa14 	bl	41f4 <__sprint_r>
    4dcc:	2800      	cmp	r0, #0
    4dce:	f47f abed 	bne.w	45ac <_svfprintf_r+0x29c>
    4dd2:	464c      	mov	r4, r9
    4dd4:	e4bc      	b.n	4750 <_svfprintf_r+0x440>
    4dd6:	9b42      	ldr	r3, [sp, #264]	; 0x108
    4dd8:	2b00      	cmp	r3, #0
    4dda:	f340 81d9 	ble.w	5190 <_svfprintf_r+0xe80>
    4dde:	9918      	ldr	r1, [sp, #96]	; 0x60
    4de0:	428b      	cmp	r3, r1
    4de2:	f2c0 816f 	blt.w	50c4 <_svfprintf_r+0xdb4>
    4de6:	9a11      	ldr	r2, [sp, #68]	; 0x44
    4de8:	6061      	str	r1, [r4, #4]
    4dea:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4dec:	6022      	str	r2, [r4, #0]
    4dee:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4df0:	3301      	adds	r3, #1
    4df2:	9338      	str	r3, [sp, #224]	; 0xe0
    4df4:	1852      	adds	r2, r2, r1
    4df6:	2b07      	cmp	r3, #7
    4df8:	9239      	str	r2, [sp, #228]	; 0xe4
    4dfa:	bfd8      	it	le
    4dfc:	f104 0308 	addle.w	r3, r4, #8
    4e00:	f300 83ba 	bgt.w	5578 <_svfprintf_r+0x1268>
    4e04:	9c42      	ldr	r4, [sp, #264]	; 0x108
    4e06:	9818      	ldr	r0, [sp, #96]	; 0x60
    4e08:	1a24      	subs	r4, r4, r0
    4e0a:	2c00      	cmp	r4, #0
    4e0c:	f340 819b 	ble.w	5146 <_svfprintf_r+0xe36>
    4e10:	2c10      	cmp	r4, #16
    4e12:	4f38      	ldr	r7, [pc, #224]	; (4ef4 <_svfprintf_r+0xbe4>)
    4e14:	f340 818b 	ble.w	512e <_svfprintf_r+0xe1e>
    4e18:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    4e1c:	2610      	movs	r6, #16
    4e1e:	46aa      	mov	sl, r5
    4e20:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    4e24:	9d09      	ldr	r5, [sp, #36]	; 0x24
    4e26:	e003      	b.n	4e30 <_svfprintf_r+0xb20>
    4e28:	3c10      	subs	r4, #16
    4e2a:	2c10      	cmp	r4, #16
    4e2c:	f340 817c 	ble.w	5128 <_svfprintf_r+0xe18>
    4e30:	605e      	str	r6, [r3, #4]
    4e32:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    4e34:	9939      	ldr	r1, [sp, #228]	; 0xe4
    4e36:	3201      	adds	r2, #1
    4e38:	601f      	str	r7, [r3, #0]
    4e3a:	3110      	adds	r1, #16
    4e3c:	2a07      	cmp	r2, #7
    4e3e:	9139      	str	r1, [sp, #228]	; 0xe4
    4e40:	f103 0308 	add.w	r3, r3, #8
    4e44:	9238      	str	r2, [sp, #224]	; 0xe0
    4e46:	ddef      	ble.n	4e28 <_svfprintf_r+0xb18>
    4e48:	4628      	mov	r0, r5
    4e4a:	4659      	mov	r1, fp
    4e4c:	4642      	mov	r2, r8
    4e4e:	f7ff f9d1 	bl	41f4 <__sprint_r>
    4e52:	464b      	mov	r3, r9
    4e54:	2800      	cmp	r0, #0
    4e56:	d0e7      	beq.n	4e28 <_svfprintf_r+0xb18>
    4e58:	f7ff bba8 	b.w	45ac <_svfprintf_r+0x29c>
    4e5c:	9816      	ldr	r0, [sp, #88]	; 0x58
    4e5e:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    4e62:	4603      	mov	r3, r0
    4e64:	9011      	str	r0, [sp, #68]	; 0x44
    4e66:	0931      	lsrs	r1, r6, #4
    4e68:	f006 020f 	and.w	r2, r6, #15
    4e6c:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    4e70:	0938      	lsrs	r0, r7, #4
    4e72:	f81c 2002 	ldrb.w	r2, [ip, r2]
    4e76:	460e      	mov	r6, r1
    4e78:	4607      	mov	r7, r0
    4e7a:	ea56 0107 	orrs.w	r1, r6, r7
    4e7e:	f803 2d01 	strb.w	r2, [r3, #-1]!
    4e82:	d1f0      	bne.n	4e66 <_svfprintf_r+0xb56>
    4e84:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4e86:	9311      	str	r3, [sp, #68]	; 0x44
    4e88:	1ad2      	subs	r2, r2, r3
    4e8a:	920e      	str	r2, [sp, #56]	; 0x38
    4e8c:	f7ff bbed 	b.w	466a <_svfprintf_r+0x35a>
    4e90:	2300      	movs	r3, #0
    4e92:	2209      	movs	r2, #9
    4e94:	42b2      	cmp	r2, r6
    4e96:	eb73 0007 	sbcs.w	r0, r3, r7
    4e9a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4e9c:	bf3e      	ittt	cc
    4e9e:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    4ea2:	46a0      	movcc	r8, r4
    4ea4:	461c      	movcc	r4, r3
    4ea6:	d21a      	bcs.n	4ede <_svfprintf_r+0xbce>
    4ea8:	4630      	mov	r0, r6
    4eaa:	4639      	mov	r1, r7
    4eac:	220a      	movs	r2, #10
    4eae:	2300      	movs	r3, #0
    4eb0:	f005 fab8 	bl	a424 <__aeabi_uldivmod>
    4eb4:	4630      	mov	r0, r6
    4eb6:	4639      	mov	r1, r7
    4eb8:	2300      	movs	r3, #0
    4eba:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    4ebe:	220a      	movs	r2, #10
    4ec0:	f804 cd01 	strb.w	ip, [r4, #-1]!
    4ec4:	f005 faae 	bl	a424 <__aeabi_uldivmod>
    4ec8:	4606      	mov	r6, r0
    4eca:	460f      	mov	r7, r1
    4ecc:	2009      	movs	r0, #9
    4ece:	2100      	movs	r1, #0
    4ed0:	42b0      	cmp	r0, r6
    4ed2:	41b9      	sbcs	r1, r7
    4ed4:	d3e8      	bcc.n	4ea8 <_svfprintf_r+0xb98>
    4ed6:	4623      	mov	r3, r4
    4ed8:	4644      	mov	r4, r8
    4eda:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    4ede:	1e5a      	subs	r2, r3, #1
    4ee0:	3630      	adds	r6, #48	; 0x30
    4ee2:	9211      	str	r2, [sp, #68]	; 0x44
    4ee4:	f803 6c01 	strb.w	r6, [r3, #-1]
    4ee8:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4eea:	1a9b      	subs	r3, r3, r2
    4eec:	930e      	str	r3, [sp, #56]	; 0x38
    4eee:	f7ff bbbc 	b.w	466a <_svfprintf_r+0x35a>
    4ef2:	bf00      	nop
    4ef4:	0000ace8 	.word	0x0000ace8
    4ef8:	9809      	ldr	r0, [sp, #36]	; 0x24
    4efa:	4659      	mov	r1, fp
    4efc:	aa37      	add	r2, sp, #220	; 0xdc
    4efe:	f7ff f979 	bl	41f4 <__sprint_r>
    4f02:	2800      	cmp	r0, #0
    4f04:	f47f ab52 	bne.w	45ac <_svfprintf_r+0x29c>
    4f08:	464c      	mov	r4, r9
    4f0a:	f7ff bbff 	b.w	470c <_svfprintf_r+0x3fc>
    4f0e:	9818      	ldr	r0, [sp, #96]	; 0x60
    4f10:	1e46      	subs	r6, r0, #1
    4f12:	2e00      	cmp	r6, #0
    4f14:	f77f ab08 	ble.w	4528 <_svfprintf_r+0x218>
    4f18:	2e10      	cmp	r6, #16
    4f1a:	4f9c      	ldr	r7, [pc, #624]	; (518c <_svfprintf_r+0xe7c>)
    4f1c:	bfc8      	it	gt
    4f1e:	f04f 0810 	movgt.w	r8, #16
    4f22:	dc03      	bgt.n	4f2c <_svfprintf_r+0xc1c>
    4f24:	e01b      	b.n	4f5e <_svfprintf_r+0xc4e>
    4f26:	3e10      	subs	r6, #16
    4f28:	2e10      	cmp	r6, #16
    4f2a:	dd18      	ble.n	4f5e <_svfprintf_r+0xc4e>
    4f2c:	f8c4 8004 	str.w	r8, [r4, #4]
    4f30:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4f32:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4f34:	3301      	adds	r3, #1
    4f36:	6027      	str	r7, [r4, #0]
    4f38:	3210      	adds	r2, #16
    4f3a:	2b07      	cmp	r3, #7
    4f3c:	9239      	str	r2, [sp, #228]	; 0xe4
    4f3e:	f104 0408 	add.w	r4, r4, #8
    4f42:	9338      	str	r3, [sp, #224]	; 0xe0
    4f44:	ddef      	ble.n	4f26 <_svfprintf_r+0xc16>
    4f46:	9809      	ldr	r0, [sp, #36]	; 0x24
    4f48:	4659      	mov	r1, fp
    4f4a:	aa37      	add	r2, sp, #220	; 0xdc
    4f4c:	464c      	mov	r4, r9
    4f4e:	f7ff f951 	bl	41f4 <__sprint_r>
    4f52:	2800      	cmp	r0, #0
    4f54:	f47f ab2a 	bne.w	45ac <_svfprintf_r+0x29c>
    4f58:	3e10      	subs	r6, #16
    4f5a:	2e10      	cmp	r6, #16
    4f5c:	dce6      	bgt.n	4f2c <_svfprintf_r+0xc1c>
    4f5e:	6066      	str	r6, [r4, #4]
    4f60:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    4f62:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    4f64:	3301      	adds	r3, #1
    4f66:	6027      	str	r7, [r4, #0]
    4f68:	1992      	adds	r2, r2, r6
    4f6a:	2b07      	cmp	r3, #7
    4f6c:	9239      	str	r2, [sp, #228]	; 0xe4
    4f6e:	9338      	str	r3, [sp, #224]	; 0xe0
    4f70:	f77f aad9 	ble.w	4526 <_svfprintf_r+0x216>
    4f74:	e706      	b.n	4d84 <_svfprintf_r+0xa74>
    4f76:	9814      	ldr	r0, [sp, #80]	; 0x50
    4f78:	2130      	movs	r1, #48	; 0x30
    4f7a:	f04a 0a02 	orr.w	sl, sl, #2
    4f7e:	2201      	movs	r2, #1
    4f80:	2302      	movs	r3, #2
    4f82:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    4f86:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    4f8a:	f7ff bb39 	b.w	4600 <_svfprintf_r+0x2f0>
    4f8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4f90:	1d13      	adds	r3, r2, #4
    4f92:	6816      	ldr	r6, [r2, #0]
    4f94:	930a      	str	r3, [sp, #40]	; 0x28
    4f96:	4636      	mov	r6, r6
    4f98:	ea4f 77e6 	mov.w	r7, r6, asr #31
    4f9c:	2e00      	cmp	r6, #0
    4f9e:	f177 0000 	sbcs.w	r0, r7, #0
    4fa2:	f6bf ac8a 	bge.w	48ba <_svfprintf_r+0x5aa>
    4fa6:	4276      	negs	r6, r6
    4fa8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    4fac:	232d      	movs	r3, #45	; 0x2d
    4fae:	ea56 0207 	orrs.w	r2, r6, r7
    4fb2:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    4fb6:	bf0c      	ite	eq
    4fb8:	2200      	moveq	r2, #0
    4fba:	2201      	movne	r2, #1
    4fbc:	2301      	movs	r3, #1
    4fbe:	f7ff bb23 	b.w	4608 <_svfprintf_r+0x2f8>
    4fc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4fc4:	1d18      	adds	r0, r3, #4
    4fc6:	681e      	ldr	r6, [r3, #0]
    4fc8:	900a      	str	r0, [sp, #40]	; 0x28
    4fca:	4636      	mov	r6, r6
    4fcc:	f04f 0700 	mov.w	r7, #0
    4fd0:	f7ff bb0c 	b.w	45ec <_svfprintf_r+0x2dc>
    4fd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4fd6:	1d13      	adds	r3, r2, #4
    4fd8:	6816      	ldr	r6, [r2, #0]
    4fda:	930a      	str	r3, [sp, #40]	; 0x28
    4fdc:	2301      	movs	r3, #1
    4fde:	1e32      	subs	r2, r6, #0
    4fe0:	bf18      	it	ne
    4fe2:	2201      	movne	r2, #1
    4fe4:	4636      	mov	r6, r6
    4fe6:	f04f 0700 	mov.w	r7, #0
    4fea:	f7ff bb09 	b.w	4600 <_svfprintf_r+0x2f0>
    4fee:	9809      	ldr	r0, [sp, #36]	; 0x24
    4ff0:	4659      	mov	r1, fp
    4ff2:	aa37      	add	r2, sp, #220	; 0xdc
    4ff4:	f7ff f8fe 	bl	41f4 <__sprint_r>
    4ff8:	2800      	cmp	r0, #0
    4ffa:	f47f aad7 	bne.w	45ac <_svfprintf_r+0x29c>
    4ffe:	464c      	mov	r4, r9
    5000:	f7ff ba79 	b.w	44f6 <_svfprintf_r+0x1e6>
    5004:	9809      	ldr	r0, [sp, #36]	; 0x24
    5006:	4659      	mov	r1, fp
    5008:	aa37      	add	r2, sp, #220	; 0xdc
    500a:	f7ff f8f3 	bl	41f4 <__sprint_r>
    500e:	2800      	cmp	r0, #0
    5010:	f47f aacc 	bne.w	45ac <_svfprintf_r+0x29c>
    5014:	464c      	mov	r4, r9
    5016:	f7ff ba60 	b.w	44da <_svfprintf_r+0x1ca>
    501a:	2830      	cmp	r0, #48	; 0x30
    501c:	f000 8296 	beq.w	554c <_svfprintf_r+0x123c>
    5020:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5022:	2330      	movs	r3, #48	; 0x30
    5024:	f802 3d01 	strb.w	r3, [r2, #-1]!
    5028:	9b16      	ldr	r3, [sp, #88]	; 0x58
    502a:	9211      	str	r2, [sp, #68]	; 0x44
    502c:	1a9b      	subs	r3, r3, r2
    502e:	930e      	str	r3, [sp, #56]	; 0x38
    5030:	f7ff bb1b 	b.w	466a <_svfprintf_r+0x35a>
    5034:	9809      	ldr	r0, [sp, #36]	; 0x24
    5036:	4659      	mov	r1, fp
    5038:	aa37      	add	r2, sp, #220	; 0xdc
    503a:	f7ff f8db 	bl	41f4 <__sprint_r>
    503e:	2800      	cmp	r0, #0
    5040:	f47f aab4 	bne.w	45ac <_svfprintf_r+0x29c>
    5044:	464c      	mov	r4, r9
    5046:	f7ff bb87 	b.w	4758 <_svfprintf_r+0x448>
    504a:	605e      	str	r6, [r3, #4]
    504c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    504e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5050:	3201      	adds	r2, #1
    5052:	601f      	str	r7, [r3, #0]
    5054:	1989      	adds	r1, r1, r6
    5056:	2a07      	cmp	r2, #7
    5058:	9139      	str	r1, [sp, #228]	; 0xe4
    505a:	9238      	str	r2, [sp, #224]	; 0xe0
    505c:	f73f abc1 	bgt.w	47e2 <_svfprintf_r+0x4d2>
    5060:	3308      	adds	r3, #8
    5062:	f7ff ba71 	b.w	4548 <_svfprintf_r+0x238>
    5066:	990a      	ldr	r1, [sp, #40]	; 0x28
    5068:	462b      	mov	r3, r5
    506a:	782a      	ldrb	r2, [r5, #0]
    506c:	910a      	str	r1, [sp, #40]	; 0x28
    506e:	f7ff b9b8 	b.w	43e2 <_svfprintf_r+0xd2>
    5072:	f01a 0f10 	tst.w	sl, #16
    5076:	f000 81cd 	beq.w	5414 <_svfprintf_r+0x1104>
    507a:	980a      	ldr	r0, [sp, #40]	; 0x28
    507c:	990d      	ldr	r1, [sp, #52]	; 0x34
    507e:	f100 0a04 	add.w	sl, r0, #4
    5082:	6803      	ldr	r3, [r0, #0]
    5084:	6019      	str	r1, [r3, #0]
    5086:	f7ff b96d 	b.w	4364 <_svfprintf_r+0x54>
    508a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    508c:	1dd3      	adds	r3, r2, #7
    508e:	f023 0307 	bic.w	r3, r3, #7
    5092:	f103 0008 	add.w	r0, r3, #8
    5096:	900a      	str	r0, [sp, #40]	; 0x28
    5098:	685e      	ldr	r6, [r3, #4]
    509a:	681f      	ldr	r7, [r3, #0]
    509c:	9619      	str	r6, [sp, #100]	; 0x64
    509e:	9710      	str	r7, [sp, #64]	; 0x40
    50a0:	e43f      	b.n	4922 <_svfprintf_r+0x612>
    50a2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    50a6:	f000 81a9 	beq.w	53fc <_svfprintf_r+0x10ec>
    50aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    50ac:	4613      	mov	r3, r2
    50ae:	1d0a      	adds	r2, r1, #4
    50b0:	920a      	str	r2, [sp, #40]	; 0x28
    50b2:	880e      	ldrh	r6, [r1, #0]
    50b4:	1e32      	subs	r2, r6, #0
    50b6:	bf18      	it	ne
    50b8:	2201      	movne	r2, #1
    50ba:	4636      	mov	r6, r6
    50bc:	f04f 0700 	mov.w	r7, #0
    50c0:	f7ff ba9e 	b.w	4600 <_svfprintf_r+0x2f0>
    50c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
    50c6:	6063      	str	r3, [r4, #4]
    50c8:	9938      	ldr	r1, [sp, #224]	; 0xe0
    50ca:	6022      	str	r2, [r4, #0]
    50cc:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    50ce:	3101      	adds	r1, #1
    50d0:	9138      	str	r1, [sp, #224]	; 0xe0
    50d2:	18d3      	adds	r3, r2, r3
    50d4:	2907      	cmp	r1, #7
    50d6:	9339      	str	r3, [sp, #228]	; 0xe4
    50d8:	f300 8262 	bgt.w	55a0 <_svfprintf_r+0x1290>
    50dc:	3408      	adds	r4, #8
    50de:	2301      	movs	r3, #1
    50e0:	9e42      	ldr	r6, [sp, #264]	; 0x108
    50e2:	6063      	str	r3, [r4, #4]
    50e4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    50e6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    50e8:	3301      	adds	r3, #1
    50ea:	981b      	ldr	r0, [sp, #108]	; 0x6c
    50ec:	3201      	adds	r2, #1
    50ee:	2b07      	cmp	r3, #7
    50f0:	9338      	str	r3, [sp, #224]	; 0xe0
    50f2:	bfd8      	it	le
    50f4:	f104 0308 	addle.w	r3, r4, #8
    50f8:	6020      	str	r0, [r4, #0]
    50fa:	9239      	str	r2, [sp, #228]	; 0xe4
    50fc:	f300 8246 	bgt.w	558c <_svfprintf_r+0x127c>
    5100:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5102:	9911      	ldr	r1, [sp, #68]	; 0x44
    5104:	9818      	ldr	r0, [sp, #96]	; 0x60
    5106:	198e      	adds	r6, r1, r6
    5108:	601e      	str	r6, [r3, #0]
    510a:	1a81      	subs	r1, r0, r2
    510c:	6059      	str	r1, [r3, #4]
    510e:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5110:	1a8a      	subs	r2, r1, r2
    5112:	9938      	ldr	r1, [sp, #224]	; 0xe0
    5114:	1812      	adds	r2, r2, r0
    5116:	9239      	str	r2, [sp, #228]	; 0xe4
    5118:	3101      	adds	r1, #1
    511a:	9138      	str	r1, [sp, #224]	; 0xe0
    511c:	2907      	cmp	r1, #7
    511e:	f73f ab60 	bgt.w	47e2 <_svfprintf_r+0x4d2>
    5122:	3308      	adds	r3, #8
    5124:	f7ff ba10 	b.w	4548 <_svfprintf_r+0x238>
    5128:	4655      	mov	r5, sl
    512a:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    512e:	605c      	str	r4, [r3, #4]
    5130:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5132:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5134:	3201      	adds	r2, #1
    5136:	601f      	str	r7, [r3, #0]
    5138:	1909      	adds	r1, r1, r4
    513a:	2a07      	cmp	r2, #7
    513c:	9139      	str	r1, [sp, #228]	; 0xe4
    513e:	9238      	str	r2, [sp, #224]	; 0xe0
    5140:	f300 827f 	bgt.w	5642 <_svfprintf_r+0x1332>
    5144:	3308      	adds	r3, #8
    5146:	f01a 0f01 	tst.w	sl, #1
    514a:	f43f a9fd 	beq.w	4548 <_svfprintf_r+0x238>
    514e:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5150:	2201      	movs	r2, #1
    5152:	605a      	str	r2, [r3, #4]
    5154:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5156:	6019      	str	r1, [r3, #0]
    5158:	9939      	ldr	r1, [sp, #228]	; 0xe4
    515a:	3201      	adds	r2, #1
    515c:	9238      	str	r2, [sp, #224]	; 0xe0
    515e:	3101      	adds	r1, #1
    5160:	2a07      	cmp	r2, #7
    5162:	9139      	str	r1, [sp, #228]	; 0xe4
    5164:	f73f ab3d 	bgt.w	47e2 <_svfprintf_r+0x4d2>
    5168:	3308      	adds	r3, #8
    516a:	f7ff b9ed 	b.w	4548 <_svfprintf_r+0x238>
    516e:	232d      	movs	r3, #45	; 0x2d
    5170:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    5174:	f7ff bbe8 	b.w	4948 <_svfprintf_r+0x638>
    5178:	9809      	ldr	r0, [sp, #36]	; 0x24
    517a:	4659      	mov	r1, fp
    517c:	aa37      	add	r2, sp, #220	; 0xdc
    517e:	f7ff f839 	bl	41f4 <__sprint_r>
    5182:	2800      	cmp	r0, #0
    5184:	f47f aa12 	bne.w	45ac <_svfprintf_r+0x29c>
    5188:	464b      	mov	r3, r9
    518a:	e556      	b.n	4c3a <_svfprintf_r+0x92a>
    518c:	0000ace8 	.word	0x0000ace8
    5190:	2301      	movs	r3, #1
    5192:	6063      	str	r3, [r4, #4]
    5194:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5196:	f64a 5338 	movw	r3, #44344	; 0xad38
    519a:	f2c0 0300 	movt	r3, #0
    519e:	6023      	str	r3, [r4, #0]
    51a0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    51a2:	3201      	adds	r2, #1
    51a4:	9238      	str	r2, [sp, #224]	; 0xe0
    51a6:	3301      	adds	r3, #1
    51a8:	2a07      	cmp	r2, #7
    51aa:	9339      	str	r3, [sp, #228]	; 0xe4
    51ac:	bfd8      	it	le
    51ae:	f104 0308 	addle.w	r3, r4, #8
    51b2:	f300 8173 	bgt.w	549c <_svfprintf_r+0x118c>
    51b6:	9a42      	ldr	r2, [sp, #264]	; 0x108
    51b8:	b92a      	cbnz	r2, 51c6 <_svfprintf_r+0xeb6>
    51ba:	9818      	ldr	r0, [sp, #96]	; 0x60
    51bc:	b918      	cbnz	r0, 51c6 <_svfprintf_r+0xeb6>
    51be:	f01a 0f01 	tst.w	sl, #1
    51c2:	f43f a9c1 	beq.w	4548 <_svfprintf_r+0x238>
    51c6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    51c8:	2201      	movs	r2, #1
    51ca:	605a      	str	r2, [r3, #4]
    51cc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    51ce:	6019      	str	r1, [r3, #0]
    51d0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    51d2:	3201      	adds	r2, #1
    51d4:	9238      	str	r2, [sp, #224]	; 0xe0
    51d6:	3101      	adds	r1, #1
    51d8:	2a07      	cmp	r2, #7
    51da:	9139      	str	r1, [sp, #228]	; 0xe4
    51dc:	f300 8168 	bgt.w	54b0 <_svfprintf_r+0x11a0>
    51e0:	3308      	adds	r3, #8
    51e2:	9c42      	ldr	r4, [sp, #264]	; 0x108
    51e4:	4264      	negs	r4, r4
    51e6:	2c00      	cmp	r4, #0
    51e8:	f340 8187 	ble.w	54fa <_svfprintf_r+0x11ea>
    51ec:	2c10      	cmp	r4, #16
    51ee:	4f9e      	ldr	r7, [pc, #632]	; (5468 <_svfprintf_r+0x1158>)
    51f0:	f340 81a0 	ble.w	5534 <_svfprintf_r+0x1224>
    51f4:	2610      	movs	r6, #16
    51f6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    51fa:	e003      	b.n	5204 <_svfprintf_r+0xef4>
    51fc:	3c10      	subs	r4, #16
    51fe:	2c10      	cmp	r4, #16
    5200:	f340 8198 	ble.w	5534 <_svfprintf_r+0x1224>
    5204:	605e      	str	r6, [r3, #4]
    5206:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5208:	9939      	ldr	r1, [sp, #228]	; 0xe4
    520a:	3201      	adds	r2, #1
    520c:	601f      	str	r7, [r3, #0]
    520e:	3110      	adds	r1, #16
    5210:	2a07      	cmp	r2, #7
    5212:	9139      	str	r1, [sp, #228]	; 0xe4
    5214:	f103 0308 	add.w	r3, r3, #8
    5218:	9238      	str	r2, [sp, #224]	; 0xe0
    521a:	ddef      	ble.n	51fc <_svfprintf_r+0xeec>
    521c:	9809      	ldr	r0, [sp, #36]	; 0x24
    521e:	4659      	mov	r1, fp
    5220:	4642      	mov	r2, r8
    5222:	f7fe ffe7 	bl	41f4 <__sprint_r>
    5226:	464b      	mov	r3, r9
    5228:	2800      	cmp	r0, #0
    522a:	d0e7      	beq.n	51fc <_svfprintf_r+0xeec>
    522c:	f7ff b9be 	b.w	45ac <_svfprintf_r+0x29c>
    5230:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    5232:	465e      	mov	r6, fp
    5234:	2b00      	cmp	r3, #0
    5236:	f43f a9ba 	beq.w	45ae <_svfprintf_r+0x29e>
    523a:	9809      	ldr	r0, [sp, #36]	; 0x24
    523c:	4659      	mov	r1, fp
    523e:	aa37      	add	r2, sp, #220	; 0xdc
    5240:	f7fe ffd8 	bl	41f4 <__sprint_r>
    5244:	f7ff b9b3 	b.w	45ae <_svfprintf_r+0x29e>
    5248:	990a      	ldr	r1, [sp, #40]	; 0x28
    524a:	f04a 0a20 	orr.w	sl, sl, #32
    524e:	786a      	ldrb	r2, [r5, #1]
    5250:	1c6b      	adds	r3, r5, #1
    5252:	910a      	str	r1, [sp, #40]	; 0x28
    5254:	f7ff b8c5 	b.w	43e2 <_svfprintf_r+0xd2>
    5258:	4638      	mov	r0, r7
    525a:	4631      	mov	r1, r6
    525c:	9308      	str	r3, [sp, #32]
    525e:	f004 fd61 	bl	9d24 <__isnand>
    5262:	9b08      	ldr	r3, [sp, #32]
    5264:	2800      	cmp	r0, #0
    5266:	f040 8101 	bne.w	546c <_svfprintf_r+0x115c>
    526a:	f1b8 3fff 	cmp.w	r8, #4294967295
    526e:	bf08      	it	eq
    5270:	f108 0807 	addeq.w	r8, r8, #7
    5274:	d00e      	beq.n	5294 <_svfprintf_r+0xf84>
    5276:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5278:	2a67      	cmp	r2, #103	; 0x67
    527a:	bf14      	ite	ne
    527c:	2300      	movne	r3, #0
    527e:	2301      	moveq	r3, #1
    5280:	2a47      	cmp	r2, #71	; 0x47
    5282:	bf08      	it	eq
    5284:	f043 0301 	orreq.w	r3, r3, #1
    5288:	b123      	cbz	r3, 5294 <_svfprintf_r+0xf84>
    528a:	f1b8 0f00 	cmp.w	r8, #0
    528e:	bf08      	it	eq
    5290:	f04f 0801 	moveq.w	r8, #1
    5294:	4633      	mov	r3, r6
    5296:	463a      	mov	r2, r7
    5298:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    529c:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    52a0:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    52a2:	2b00      	cmp	r3, #0
    52a4:	f2c0 820a 	blt.w	56bc <_svfprintf_r+0x13ac>
    52a8:	2300      	movs	r3, #0
    52aa:	9315      	str	r3, [sp, #84]	; 0x54
    52ac:	9914      	ldr	r1, [sp, #80]	; 0x50
    52ae:	2966      	cmp	r1, #102	; 0x66
    52b0:	bf14      	ite	ne
    52b2:	2300      	movne	r3, #0
    52b4:	2301      	moveq	r3, #1
    52b6:	2946      	cmp	r1, #70	; 0x46
    52b8:	bf08      	it	eq
    52ba:	f043 0301 	orreq.w	r3, r3, #1
    52be:	9312      	str	r3, [sp, #72]	; 0x48
    52c0:	2b00      	cmp	r3, #0
    52c2:	f000 818a 	beq.w	55da <_svfprintf_r+0x12ca>
    52c6:	2303      	movs	r3, #3
    52c8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    52cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    52ce:	970e      	str	r7, [sp, #56]	; 0x38
    52d0:	960f      	str	r6, [sp, #60]	; 0x3c
    52d2:	9300      	str	r3, [sp, #0]
    52d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    52d6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    52da:	9101      	str	r1, [sp, #4]
    52dc:	a942      	add	r1, sp, #264	; 0x108
    52de:	9102      	str	r1, [sp, #8]
    52e0:	a941      	add	r1, sp, #260	; 0x104
    52e2:	9103      	str	r1, [sp, #12]
    52e4:	a940      	add	r1, sp, #256	; 0x100
    52e6:	9104      	str	r1, [sp, #16]
    52e8:	f002 f80a 	bl	7300 <_dtoa_r>
    52ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
    52ee:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    52f2:	bf18      	it	ne
    52f4:	2301      	movne	r3, #1
    52f6:	2a47      	cmp	r2, #71	; 0x47
    52f8:	bf0c      	ite	eq
    52fa:	2300      	moveq	r3, #0
    52fc:	f003 0301 	andne.w	r3, r3, #1
    5300:	9011      	str	r0, [sp, #68]	; 0x44
    5302:	b92b      	cbnz	r3, 5310 <_svfprintf_r+0x1000>
    5304:	f01a 0f01 	tst.w	sl, #1
    5308:	bf08      	it	eq
    530a:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    530e:	d01a      	beq.n	5346 <_svfprintf_r+0x1036>
    5310:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5312:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5314:	9912      	ldr	r1, [sp, #72]	; 0x48
    5316:	eb03 0c00 	add.w	ip, r3, r0
    531a:	b129      	cbz	r1, 5328 <_svfprintf_r+0x1018>
    531c:	781b      	ldrb	r3, [r3, #0]
    531e:	2b30      	cmp	r3, #48	; 0x30
    5320:	f000 80d0 	beq.w	54c4 <_svfprintf_r+0x11b4>
    5324:	9b42      	ldr	r3, [sp, #264]	; 0x108
    5326:	449c      	add	ip, r3
    5328:	4638      	mov	r0, r7
    532a:	2200      	movs	r2, #0
    532c:	2300      	movs	r3, #0
    532e:	4631      	mov	r1, r6
    5330:	f8cd c020 	str.w	ip, [sp, #32]
    5334:	f7fe fa2a 	bl	378c <__aeabi_dcmpeq>
    5338:	f8dd c020 	ldr.w	ip, [sp, #32]
    533c:	2800      	cmp	r0, #0
    533e:	f000 8173 	beq.w	5628 <_svfprintf_r+0x1318>
    5342:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    5346:	9814      	ldr	r0, [sp, #80]	; 0x50
    5348:	9911      	ldr	r1, [sp, #68]	; 0x44
    534a:	2867      	cmp	r0, #103	; 0x67
    534c:	bf14      	ite	ne
    534e:	2300      	movne	r3, #0
    5350:	2301      	moveq	r3, #1
    5352:	2847      	cmp	r0, #71	; 0x47
    5354:	bf08      	it	eq
    5356:	f043 0301 	orreq.w	r3, r3, #1
    535a:	ebc1 010c 	rsb	r1, r1, ip
    535e:	9118      	str	r1, [sp, #96]	; 0x60
    5360:	2b00      	cmp	r3, #0
    5362:	f000 814a 	beq.w	55fa <_svfprintf_r+0x12ea>
    5366:	9a42      	ldr	r2, [sp, #264]	; 0x108
    5368:	f112 0f03 	cmn.w	r2, #3
    536c:	920e      	str	r2, [sp, #56]	; 0x38
    536e:	db02      	blt.n	5376 <_svfprintf_r+0x1066>
    5370:	4590      	cmp	r8, r2
    5372:	f280 814b 	bge.w	560c <_svfprintf_r+0x12fc>
    5376:	9b14      	ldr	r3, [sp, #80]	; 0x50
    5378:	3b02      	subs	r3, #2
    537a:	9314      	str	r3, [sp, #80]	; 0x50
    537c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    537e:	9814      	ldr	r0, [sp, #80]	; 0x50
    5380:	1e53      	subs	r3, r2, #1
    5382:	9342      	str	r3, [sp, #264]	; 0x108
    5384:	2b00      	cmp	r3, #0
    5386:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    538a:	f2c0 81d1 	blt.w	5730 <_svfprintf_r+0x1420>
    538e:	222b      	movs	r2, #43	; 0x2b
    5390:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    5394:	2b09      	cmp	r3, #9
    5396:	f300 8162 	bgt.w	565e <_svfprintf_r+0x134e>
    539a:	a93f      	add	r1, sp, #252	; 0xfc
    539c:	3330      	adds	r3, #48	; 0x30
    539e:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    53a2:	2330      	movs	r3, #48	; 0x30
    53a4:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    53a8:	ab3e      	add	r3, sp, #248	; 0xf8
    53aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
    53ac:	1acb      	subs	r3, r1, r3
    53ae:	9918      	ldr	r1, [sp, #96]	; 0x60
    53b0:	931a      	str	r3, [sp, #104]	; 0x68
    53b2:	1859      	adds	r1, r3, r1
    53b4:	2a01      	cmp	r2, #1
    53b6:	910e      	str	r1, [sp, #56]	; 0x38
    53b8:	f340 81cc 	ble.w	5754 <_svfprintf_r+0x1444>
    53bc:	980e      	ldr	r0, [sp, #56]	; 0x38
    53be:	3001      	adds	r0, #1
    53c0:	900e      	str	r0, [sp, #56]	; 0x38
    53c2:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    53c6:	910b      	str	r1, [sp, #44]	; 0x2c
    53c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
    53ca:	2b00      	cmp	r3, #0
    53cc:	f000 80fd 	beq.w	55ca <_svfprintf_r+0x12ba>
    53d0:	232d      	movs	r3, #45	; 0x2d
    53d2:	2000      	movs	r0, #0
    53d4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    53d8:	9015      	str	r0, [sp, #84]	; 0x54
    53da:	f7ff b950 	b.w	467e <_svfprintf_r+0x36e>
    53de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    53e0:	425b      	negs	r3, r3
    53e2:	930c      	str	r3, [sp, #48]	; 0x30
    53e4:	f7ff bace 	b.w	4984 <_svfprintf_r+0x674>
    53e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    53ea:	2000      	movs	r0, #0
    53ec:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    53f0:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    53f4:	9015      	str	r0, [sp, #84]	; 0x54
    53f6:	920b      	str	r2, [sp, #44]	; 0x2c
    53f8:	f7ff b940 	b.w	467c <_svfprintf_r+0x36c>
    53fc:	980a      	ldr	r0, [sp, #40]	; 0x28
    53fe:	1d01      	adds	r1, r0, #4
    5400:	910a      	str	r1, [sp, #40]	; 0x28
    5402:	6806      	ldr	r6, [r0, #0]
    5404:	1e32      	subs	r2, r6, #0
    5406:	bf18      	it	ne
    5408:	2201      	movne	r2, #1
    540a:	4636      	mov	r6, r6
    540c:	f04f 0700 	mov.w	r7, #0
    5410:	f7ff b8f6 	b.w	4600 <_svfprintf_r+0x2f0>
    5414:	f01a 0f40 	tst.w	sl, #64	; 0x40
    5418:	bf17      	itett	ne
    541a:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    541c:	990a      	ldreq	r1, [sp, #40]	; 0x28
    541e:	980d      	ldrne	r0, [sp, #52]	; 0x34
    5420:	f102 0a04 	addne.w	sl, r2, #4
    5424:	bf11      	iteee	ne
    5426:	6813      	ldrne	r3, [r2, #0]
    5428:	f101 0a04 	addeq.w	sl, r1, #4
    542c:	680b      	ldreq	r3, [r1, #0]
    542e:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    5430:	bf14      	ite	ne
    5432:	8018      	strhne	r0, [r3, #0]
    5434:	601a      	streq	r2, [r3, #0]
    5436:	f7fe bf95 	b.w	4364 <_svfprintf_r+0x54>
    543a:	9809      	ldr	r0, [sp, #36]	; 0x24
    543c:	4659      	mov	r1, fp
    543e:	aa37      	add	r2, sp, #220	; 0xdc
    5440:	f7fe fed8 	bl	41f4 <__sprint_r>
    5444:	2800      	cmp	r0, #0
    5446:	f47f a8b1 	bne.w	45ac <_svfprintf_r+0x29c>
    544a:	464b      	mov	r3, r9
    544c:	e40b      	b.n	4c66 <_svfprintf_r+0x956>
    544e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5450:	2140      	movs	r1, #64	; 0x40
    5452:	f7fe fa4d 	bl	38f0 <_malloc_r>
    5456:	6030      	str	r0, [r6, #0]
    5458:	6130      	str	r0, [r6, #16]
    545a:	2800      	cmp	r0, #0
    545c:	f000 818d 	beq.w	577a <_svfprintf_r+0x146a>
    5460:	2340      	movs	r3, #64	; 0x40
    5462:	6173      	str	r3, [r6, #20]
    5464:	f7fe bf67 	b.w	4336 <_svfprintf_r+0x26>
    5468:	0000ace8 	.word	0x0000ace8
    546c:	2003      	movs	r0, #3
    546e:	f64a 5218 	movw	r2, #44312	; 0xad18
    5472:	f64a 5114 	movw	r1, #44308	; 0xad14
    5476:	900b      	str	r0, [sp, #44]	; 0x2c
    5478:	9814      	ldr	r0, [sp, #80]	; 0x50
    547a:	f2c0 0100 	movt	r1, #0
    547e:	f2c0 0200 	movt	r2, #0
    5482:	9315      	str	r3, [sp, #84]	; 0x54
    5484:	2847      	cmp	r0, #71	; 0x47
    5486:	bfd8      	it	le
    5488:	460a      	movle	r2, r1
    548a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    548e:	2103      	movs	r1, #3
    5490:	9211      	str	r2, [sp, #68]	; 0x44
    5492:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5496:	910e      	str	r1, [sp, #56]	; 0x38
    5498:	f7ff b8f0 	b.w	467c <_svfprintf_r+0x36c>
    549c:	9809      	ldr	r0, [sp, #36]	; 0x24
    549e:	4659      	mov	r1, fp
    54a0:	aa37      	add	r2, sp, #220	; 0xdc
    54a2:	f7fe fea7 	bl	41f4 <__sprint_r>
    54a6:	2800      	cmp	r0, #0
    54a8:	f47f a880 	bne.w	45ac <_svfprintf_r+0x29c>
    54ac:	464b      	mov	r3, r9
    54ae:	e682      	b.n	51b6 <_svfprintf_r+0xea6>
    54b0:	9809      	ldr	r0, [sp, #36]	; 0x24
    54b2:	4659      	mov	r1, fp
    54b4:	aa37      	add	r2, sp, #220	; 0xdc
    54b6:	f7fe fe9d 	bl	41f4 <__sprint_r>
    54ba:	2800      	cmp	r0, #0
    54bc:	f47f a876 	bne.w	45ac <_svfprintf_r+0x29c>
    54c0:	464b      	mov	r3, r9
    54c2:	e68e      	b.n	51e2 <_svfprintf_r+0xed2>
    54c4:	4638      	mov	r0, r7
    54c6:	2200      	movs	r2, #0
    54c8:	2300      	movs	r3, #0
    54ca:	4631      	mov	r1, r6
    54cc:	f8cd c020 	str.w	ip, [sp, #32]
    54d0:	f7fe f95c 	bl	378c <__aeabi_dcmpeq>
    54d4:	f8dd c020 	ldr.w	ip, [sp, #32]
    54d8:	2800      	cmp	r0, #0
    54da:	f47f af23 	bne.w	5324 <_svfprintf_r+0x1014>
    54de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    54e0:	f1c2 0301 	rsb	r3, r2, #1
    54e4:	9342      	str	r3, [sp, #264]	; 0x108
    54e6:	e71e      	b.n	5326 <_svfprintf_r+0x1016>
    54e8:	9809      	ldr	r0, [sp, #36]	; 0x24
    54ea:	4659      	mov	r1, fp
    54ec:	aa37      	add	r2, sp, #220	; 0xdc
    54ee:	f7fe fe81 	bl	41f4 <__sprint_r>
    54f2:	2800      	cmp	r0, #0
    54f4:	f47f a85a 	bne.w	45ac <_svfprintf_r+0x29c>
    54f8:	464b      	mov	r3, r9
    54fa:	9a18      	ldr	r2, [sp, #96]	; 0x60
    54fc:	9811      	ldr	r0, [sp, #68]	; 0x44
    54fe:	605a      	str	r2, [r3, #4]
    5500:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5502:	9939      	ldr	r1, [sp, #228]	; 0xe4
    5504:	6018      	str	r0, [r3, #0]
    5506:	3201      	adds	r2, #1
    5508:	9818      	ldr	r0, [sp, #96]	; 0x60
    550a:	9238      	str	r2, [sp, #224]	; 0xe0
    550c:	1809      	adds	r1, r1, r0
    550e:	2a07      	cmp	r2, #7
    5510:	9139      	str	r1, [sp, #228]	; 0xe4
    5512:	f73f a966 	bgt.w	47e2 <_svfprintf_r+0x4d2>
    5516:	3308      	adds	r3, #8
    5518:	f7ff b816 	b.w	4548 <_svfprintf_r+0x238>
    551c:	2100      	movs	r1, #0
    551e:	9115      	str	r1, [sp, #84]	; 0x54
    5520:	f7fe fe38 	bl	4194 <strlen>
    5524:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    5528:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    552c:	900e      	str	r0, [sp, #56]	; 0x38
    552e:	920b      	str	r2, [sp, #44]	; 0x2c
    5530:	f7ff b8a4 	b.w	467c <_svfprintf_r+0x36c>
    5534:	605c      	str	r4, [r3, #4]
    5536:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    5538:	601f      	str	r7, [r3, #0]
    553a:	1c51      	adds	r1, r2, #1
    553c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    553e:	9138      	str	r1, [sp, #224]	; 0xe0
    5540:	1912      	adds	r2, r2, r4
    5542:	2907      	cmp	r1, #7
    5544:	9239      	str	r2, [sp, #228]	; 0xe4
    5546:	dccf      	bgt.n	54e8 <_svfprintf_r+0x11d8>
    5548:	3308      	adds	r3, #8
    554a:	e7d6      	b.n	54fa <_svfprintf_r+0x11ea>
    554c:	9916      	ldr	r1, [sp, #88]	; 0x58
    554e:	9811      	ldr	r0, [sp, #68]	; 0x44
    5550:	1a08      	subs	r0, r1, r0
    5552:	900e      	str	r0, [sp, #56]	; 0x38
    5554:	f7ff b889 	b.w	466a <_svfprintf_r+0x35a>
    5558:	f1b8 0f06 	cmp.w	r8, #6
    555c:	bf34      	ite	cc
    555e:	4641      	movcc	r1, r8
    5560:	2106      	movcs	r1, #6
    5562:	f64a 5230 	movw	r2, #44336	; 0xad30
    5566:	f2c0 0200 	movt	r2, #0
    556a:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    556e:	910e      	str	r1, [sp, #56]	; 0x38
    5570:	9211      	str	r2, [sp, #68]	; 0x44
    5572:	930b      	str	r3, [sp, #44]	; 0x2c
    5574:	f7ff b963 	b.w	483e <_svfprintf_r+0x52e>
    5578:	9809      	ldr	r0, [sp, #36]	; 0x24
    557a:	4659      	mov	r1, fp
    557c:	aa37      	add	r2, sp, #220	; 0xdc
    557e:	f7fe fe39 	bl	41f4 <__sprint_r>
    5582:	2800      	cmp	r0, #0
    5584:	f47f a812 	bne.w	45ac <_svfprintf_r+0x29c>
    5588:	464b      	mov	r3, r9
    558a:	e43b      	b.n	4e04 <_svfprintf_r+0xaf4>
    558c:	9809      	ldr	r0, [sp, #36]	; 0x24
    558e:	4659      	mov	r1, fp
    5590:	aa37      	add	r2, sp, #220	; 0xdc
    5592:	f7fe fe2f 	bl	41f4 <__sprint_r>
    5596:	2800      	cmp	r0, #0
    5598:	f47f a808 	bne.w	45ac <_svfprintf_r+0x29c>
    559c:	464b      	mov	r3, r9
    559e:	e5af      	b.n	5100 <_svfprintf_r+0xdf0>
    55a0:	9809      	ldr	r0, [sp, #36]	; 0x24
    55a2:	4659      	mov	r1, fp
    55a4:	aa37      	add	r2, sp, #220	; 0xdc
    55a6:	f7fe fe25 	bl	41f4 <__sprint_r>
    55aa:	2800      	cmp	r0, #0
    55ac:	f47e affe 	bne.w	45ac <_svfprintf_r+0x29c>
    55b0:	464c      	mov	r4, r9
    55b2:	e594      	b.n	50de <_svfprintf_r+0xdce>
    55b4:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    55b8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    55bc:	9015      	str	r0, [sp, #84]	; 0x54
    55be:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    55c2:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    55c6:	f7ff b859 	b.w	467c <_svfprintf_r+0x36c>
    55ca:	980e      	ldr	r0, [sp, #56]	; 0x38
    55cc:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    55d0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    55d4:	900b      	str	r0, [sp, #44]	; 0x2c
    55d6:	f7ff b851 	b.w	467c <_svfprintf_r+0x36c>
    55da:	9a14      	ldr	r2, [sp, #80]	; 0x50
    55dc:	2a65      	cmp	r2, #101	; 0x65
    55de:	bf14      	ite	ne
    55e0:	2300      	movne	r3, #0
    55e2:	2301      	moveq	r3, #1
    55e4:	2a45      	cmp	r2, #69	; 0x45
    55e6:	bf08      	it	eq
    55e8:	f043 0301 	orreq.w	r3, r3, #1
    55ec:	2b00      	cmp	r3, #0
    55ee:	d032      	beq.n	5656 <_svfprintf_r+0x1346>
    55f0:	f108 0301 	add.w	r3, r8, #1
    55f4:	930b      	str	r3, [sp, #44]	; 0x2c
    55f6:	2302      	movs	r3, #2
    55f8:	e668      	b.n	52cc <_svfprintf_r+0xfbc>
    55fa:	9814      	ldr	r0, [sp, #80]	; 0x50
    55fc:	2865      	cmp	r0, #101	; 0x65
    55fe:	dd62      	ble.n	56c6 <_svfprintf_r+0x13b6>
    5600:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5602:	2a66      	cmp	r2, #102	; 0x66
    5604:	bf1c      	itt	ne
    5606:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    5608:	930e      	strne	r3, [sp, #56]	; 0x38
    560a:	d06f      	beq.n	56ec <_svfprintf_r+0x13dc>
    560c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    560e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    5610:	429a      	cmp	r2, r3
    5612:	dc5b      	bgt.n	56cc <_svfprintf_r+0x13bc>
    5614:	f01a 0f01 	tst.w	sl, #1
    5618:	f040 8081 	bne.w	571e <_svfprintf_r+0x140e>
    561c:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    5620:	2167      	movs	r1, #103	; 0x67
    5622:	900b      	str	r0, [sp, #44]	; 0x2c
    5624:	9114      	str	r1, [sp, #80]	; 0x50
    5626:	e6cf      	b.n	53c8 <_svfprintf_r+0x10b8>
    5628:	9b40      	ldr	r3, [sp, #256]	; 0x100
    562a:	459c      	cmp	ip, r3
    562c:	bf98      	it	ls
    562e:	469c      	movls	ip, r3
    5630:	f67f ae89 	bls.w	5346 <_svfprintf_r+0x1036>
    5634:	2230      	movs	r2, #48	; 0x30
    5636:	f803 2b01 	strb.w	r2, [r3], #1
    563a:	459c      	cmp	ip, r3
    563c:	9340      	str	r3, [sp, #256]	; 0x100
    563e:	d8fa      	bhi.n	5636 <_svfprintf_r+0x1326>
    5640:	e681      	b.n	5346 <_svfprintf_r+0x1036>
    5642:	9809      	ldr	r0, [sp, #36]	; 0x24
    5644:	4659      	mov	r1, fp
    5646:	aa37      	add	r2, sp, #220	; 0xdc
    5648:	f7fe fdd4 	bl	41f4 <__sprint_r>
    564c:	2800      	cmp	r0, #0
    564e:	f47e afad 	bne.w	45ac <_svfprintf_r+0x29c>
    5652:	464b      	mov	r3, r9
    5654:	e577      	b.n	5146 <_svfprintf_r+0xe36>
    5656:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    565a:	3302      	adds	r3, #2
    565c:	e636      	b.n	52cc <_svfprintf_r+0xfbc>
    565e:	f246 6c67 	movw	ip, #26215	; 0x6667
    5662:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    5666:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    566a:	fb8c 2103 	smull	r2, r1, ip, r3
    566e:	17da      	asrs	r2, r3, #31
    5670:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    5674:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    5678:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    567c:	4613      	mov	r3, r2
    567e:	3130      	adds	r1, #48	; 0x30
    5680:	2a09      	cmp	r2, #9
    5682:	f800 1d01 	strb.w	r1, [r0, #-1]!
    5686:	dcf0      	bgt.n	566a <_svfprintf_r+0x135a>
    5688:	3330      	adds	r3, #48	; 0x30
    568a:	1e42      	subs	r2, r0, #1
    568c:	b2d9      	uxtb	r1, r3
    568e:	f800 1c01 	strb.w	r1, [r0, #-1]
    5692:	9b07      	ldr	r3, [sp, #28]
    5694:	4293      	cmp	r3, r2
    5696:	bf98      	it	ls
    5698:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    569c:	f67f ae84 	bls.w	53a8 <_svfprintf_r+0x1098>
    56a0:	4602      	mov	r2, r0
    56a2:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    56a6:	e001      	b.n	56ac <_svfprintf_r+0x139c>
    56a8:	f812 1b01 	ldrb.w	r1, [r2], #1
    56ac:	f803 1c01 	strb.w	r1, [r3, #-1]
    56b0:	4619      	mov	r1, r3
    56b2:	9807      	ldr	r0, [sp, #28]
    56b4:	3301      	adds	r3, #1
    56b6:	4290      	cmp	r0, r2
    56b8:	d8f6      	bhi.n	56a8 <_svfprintf_r+0x1398>
    56ba:	e675      	b.n	53a8 <_svfprintf_r+0x1098>
    56bc:	202d      	movs	r0, #45	; 0x2d
    56be:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    56c2:	9015      	str	r0, [sp, #84]	; 0x54
    56c4:	e5f2      	b.n	52ac <_svfprintf_r+0xf9c>
    56c6:	9942      	ldr	r1, [sp, #264]	; 0x108
    56c8:	910e      	str	r1, [sp, #56]	; 0x38
    56ca:	e657      	b.n	537c <_svfprintf_r+0x106c>
    56cc:	990e      	ldr	r1, [sp, #56]	; 0x38
    56ce:	9818      	ldr	r0, [sp, #96]	; 0x60
    56d0:	2900      	cmp	r1, #0
    56d2:	bfda      	itte	le
    56d4:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    56d6:	f1c2 0302 	rsble	r3, r2, #2
    56da:	2301      	movgt	r3, #1
    56dc:	181b      	adds	r3, r3, r0
    56de:	2167      	movs	r1, #103	; 0x67
    56e0:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    56e4:	930e      	str	r3, [sp, #56]	; 0x38
    56e6:	9114      	str	r1, [sp, #80]	; 0x50
    56e8:	920b      	str	r2, [sp, #44]	; 0x2c
    56ea:	e66d      	b.n	53c8 <_svfprintf_r+0x10b8>
    56ec:	9842      	ldr	r0, [sp, #264]	; 0x108
    56ee:	2800      	cmp	r0, #0
    56f0:	900e      	str	r0, [sp, #56]	; 0x38
    56f2:	dd38      	ble.n	5766 <_svfprintf_r+0x1456>
    56f4:	f1b8 0f00 	cmp.w	r8, #0
    56f8:	d107      	bne.n	570a <_svfprintf_r+0x13fa>
    56fa:	f01a 0f01 	tst.w	sl, #1
    56fe:	bf04      	itt	eq
    5700:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    5704:	910b      	streq	r1, [sp, #44]	; 0x2c
    5706:	f43f ae5f 	beq.w	53c8 <_svfprintf_r+0x10b8>
    570a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    570c:	2066      	movs	r0, #102	; 0x66
    570e:	9014      	str	r0, [sp, #80]	; 0x50
    5710:	1c53      	adds	r3, r2, #1
    5712:	4443      	add	r3, r8
    5714:	930e      	str	r3, [sp, #56]	; 0x38
    5716:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    571a:	910b      	str	r1, [sp, #44]	; 0x2c
    571c:	e654      	b.n	53c8 <_svfprintf_r+0x10b8>
    571e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5720:	2367      	movs	r3, #103	; 0x67
    5722:	9314      	str	r3, [sp, #80]	; 0x50
    5724:	3201      	adds	r2, #1
    5726:	920e      	str	r2, [sp, #56]	; 0x38
    5728:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    572c:	900b      	str	r0, [sp, #44]	; 0x2c
    572e:	e64b      	b.n	53c8 <_svfprintf_r+0x10b8>
    5730:	222d      	movs	r2, #45	; 0x2d
    5732:	425b      	negs	r3, r3
    5734:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    5738:	e62c      	b.n	5394 <_svfprintf_r+0x1084>
    573a:	990a      	ldr	r1, [sp, #40]	; 0x28
    573c:	781a      	ldrb	r2, [r3, #0]
    573e:	f8d1 8000 	ldr.w	r8, [r1]
    5742:	3104      	adds	r1, #4
    5744:	910a      	str	r1, [sp, #40]	; 0x28
    5746:	f1b8 0f00 	cmp.w	r8, #0
    574a:	bfb8      	it	lt
    574c:	f04f 38ff 	movlt.w	r8, #4294967295
    5750:	f7fe be47 	b.w	43e2 <_svfprintf_r+0xd2>
    5754:	f01a 0f01 	tst.w	sl, #1
    5758:	bf04      	itt	eq
    575a:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    575e:	930b      	streq	r3, [sp, #44]	; 0x2c
    5760:	f43f ae32 	beq.w	53c8 <_svfprintf_r+0x10b8>
    5764:	e62a      	b.n	53bc <_svfprintf_r+0x10ac>
    5766:	f1b8 0f00 	cmp.w	r8, #0
    576a:	d10e      	bne.n	578a <_svfprintf_r+0x147a>
    576c:	f01a 0f01 	tst.w	sl, #1
    5770:	d10b      	bne.n	578a <_svfprintf_r+0x147a>
    5772:	2201      	movs	r2, #1
    5774:	920b      	str	r2, [sp, #44]	; 0x2c
    5776:	920e      	str	r2, [sp, #56]	; 0x38
    5778:	e626      	b.n	53c8 <_svfprintf_r+0x10b8>
    577a:	9809      	ldr	r0, [sp, #36]	; 0x24
    577c:	230c      	movs	r3, #12
    577e:	f04f 31ff 	mov.w	r1, #4294967295
    5782:	910d      	str	r1, [sp, #52]	; 0x34
    5784:	6003      	str	r3, [r0, #0]
    5786:	f7fe bf1a 	b.w	45be <_svfprintf_r+0x2ae>
    578a:	f108 0302 	add.w	r3, r8, #2
    578e:	2066      	movs	r0, #102	; 0x66
    5790:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    5794:	930e      	str	r3, [sp, #56]	; 0x38
    5796:	9014      	str	r0, [sp, #80]	; 0x50
    5798:	910b      	str	r1, [sp, #44]	; 0x2c
    579a:	e615      	b.n	53c8 <_svfprintf_r+0x10b8>

0000579c <__sprint_r>:
    579c:	6893      	ldr	r3, [r2, #8]
    579e:	b510      	push	{r4, lr}
    57a0:	4614      	mov	r4, r2
    57a2:	b913      	cbnz	r3, 57aa <__sprint_r+0xe>
    57a4:	6053      	str	r3, [r2, #4]
    57a6:	4618      	mov	r0, r3
    57a8:	bd10      	pop	{r4, pc}
    57aa:	f002 ffc9 	bl	8740 <__sfvwrite_r>
    57ae:	2300      	movs	r3, #0
    57b0:	6063      	str	r3, [r4, #4]
    57b2:	60a3      	str	r3, [r4, #8]
    57b4:	bd10      	pop	{r4, pc}
    57b6:	bf00      	nop

000057b8 <_vfprintf_r>:
    57b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    57bc:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    57c0:	b083      	sub	sp, #12
    57c2:	460e      	mov	r6, r1
    57c4:	4615      	mov	r5, r2
    57c6:	469a      	mov	sl, r3
    57c8:	4681      	mov	r9, r0
    57ca:	f003 f9a9 	bl	8b20 <_localeconv_r>
    57ce:	6800      	ldr	r0, [r0, #0]
    57d0:	901d      	str	r0, [sp, #116]	; 0x74
    57d2:	f1b9 0f00 	cmp.w	r9, #0
    57d6:	d004      	beq.n	57e2 <_vfprintf_r+0x2a>
    57d8:	f8d9 3018 	ldr.w	r3, [r9, #24]
    57dc:	2b00      	cmp	r3, #0
    57de:	f000 815a 	beq.w	5a96 <_vfprintf_r+0x2de>
    57e2:	f64a 536c 	movw	r3, #44396	; 0xad6c
    57e6:	f2c0 0300 	movt	r3, #0
    57ea:	429e      	cmp	r6, r3
    57ec:	bf08      	it	eq
    57ee:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    57f2:	d010      	beq.n	5816 <_vfprintf_r+0x5e>
    57f4:	f64a 538c 	movw	r3, #44428	; 0xad8c
    57f8:	f2c0 0300 	movt	r3, #0
    57fc:	429e      	cmp	r6, r3
    57fe:	bf08      	it	eq
    5800:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    5804:	d007      	beq.n	5816 <_vfprintf_r+0x5e>
    5806:	f64a 53ac 	movw	r3, #44460	; 0xadac
    580a:	f2c0 0300 	movt	r3, #0
    580e:	429e      	cmp	r6, r3
    5810:	bf08      	it	eq
    5812:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    5816:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    581a:	fa1f f38c 	uxth.w	r3, ip
    581e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    5822:	d109      	bne.n	5838 <_vfprintf_r+0x80>
    5824:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    5828:	6e72      	ldr	r2, [r6, #100]	; 0x64
    582a:	f8a6 c00c 	strh.w	ip, [r6, #12]
    582e:	fa1f f38c 	uxth.w	r3, ip
    5832:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    5836:	6672      	str	r2, [r6, #100]	; 0x64
    5838:	f013 0f08 	tst.w	r3, #8
    583c:	f001 8301 	beq.w	6e42 <_vfprintf_r+0x168a>
    5840:	6932      	ldr	r2, [r6, #16]
    5842:	2a00      	cmp	r2, #0
    5844:	f001 82fd 	beq.w	6e42 <_vfprintf_r+0x168a>
    5848:	f003 031a 	and.w	r3, r3, #26
    584c:	2b0a      	cmp	r3, #10
    584e:	f000 80e0 	beq.w	5a12 <_vfprintf_r+0x25a>
    5852:	2200      	movs	r2, #0
    5854:	9212      	str	r2, [sp, #72]	; 0x48
    5856:	921a      	str	r2, [sp, #104]	; 0x68
    5858:	2300      	movs	r3, #0
    585a:	921c      	str	r2, [sp, #112]	; 0x70
    585c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5860:	9211      	str	r2, [sp, #68]	; 0x44
    5862:	3404      	adds	r4, #4
    5864:	9219      	str	r2, [sp, #100]	; 0x64
    5866:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    586a:	931b      	str	r3, [sp, #108]	; 0x6c
    586c:	3204      	adds	r2, #4
    586e:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    5872:	3228      	adds	r2, #40	; 0x28
    5874:	3303      	adds	r3, #3
    5876:	9218      	str	r2, [sp, #96]	; 0x60
    5878:	9307      	str	r3, [sp, #28]
    587a:	2300      	movs	r3, #0
    587c:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    5880:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5884:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5888:	782b      	ldrb	r3, [r5, #0]
    588a:	1e1a      	subs	r2, r3, #0
    588c:	bf18      	it	ne
    588e:	2201      	movne	r2, #1
    5890:	2b25      	cmp	r3, #37	; 0x25
    5892:	bf0c      	ite	eq
    5894:	2200      	moveq	r2, #0
    5896:	f002 0201 	andne.w	r2, r2, #1
    589a:	b332      	cbz	r2, 58ea <_vfprintf_r+0x132>
    589c:	462f      	mov	r7, r5
    589e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    58a2:	1e1a      	subs	r2, r3, #0
    58a4:	bf18      	it	ne
    58a6:	2201      	movne	r2, #1
    58a8:	2b25      	cmp	r3, #37	; 0x25
    58aa:	bf0c      	ite	eq
    58ac:	2200      	moveq	r2, #0
    58ae:	f002 0201 	andne.w	r2, r2, #1
    58b2:	2a00      	cmp	r2, #0
    58b4:	d1f3      	bne.n	589e <_vfprintf_r+0xe6>
    58b6:	ebb7 0805 	subs.w	r8, r7, r5
    58ba:	bf08      	it	eq
    58bc:	463d      	moveq	r5, r7
    58be:	d014      	beq.n	58ea <_vfprintf_r+0x132>
    58c0:	f8c4 8004 	str.w	r8, [r4, #4]
    58c4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    58c8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    58cc:	3301      	adds	r3, #1
    58ce:	6025      	str	r5, [r4, #0]
    58d0:	2b07      	cmp	r3, #7
    58d2:	4442      	add	r2, r8
    58d4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    58d8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    58dc:	dc78      	bgt.n	59d0 <_vfprintf_r+0x218>
    58de:	3408      	adds	r4, #8
    58e0:	9811      	ldr	r0, [sp, #68]	; 0x44
    58e2:	463d      	mov	r5, r7
    58e4:	4440      	add	r0, r8
    58e6:	9011      	str	r0, [sp, #68]	; 0x44
    58e8:	783b      	ldrb	r3, [r7, #0]
    58ea:	2b00      	cmp	r3, #0
    58ec:	d07c      	beq.n	59e8 <_vfprintf_r+0x230>
    58ee:	1c6b      	adds	r3, r5, #1
    58f0:	f04f 37ff 	mov.w	r7, #4294967295
    58f4:	202b      	movs	r0, #43	; 0x2b
    58f6:	f04f 0c20 	mov.w	ip, #32
    58fa:	2100      	movs	r1, #0
    58fc:	f04f 0200 	mov.w	r2, #0
    5900:	910f      	str	r1, [sp, #60]	; 0x3c
    5902:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    5906:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    590a:	786a      	ldrb	r2, [r5, #1]
    590c:	910a      	str	r1, [sp, #40]	; 0x28
    590e:	1c5d      	adds	r5, r3, #1
    5910:	f1a2 0320 	sub.w	r3, r2, #32
    5914:	2b58      	cmp	r3, #88	; 0x58
    5916:	f200 8286 	bhi.w	5e26 <_vfprintf_r+0x66e>
    591a:	e8df f013 	tbh	[pc, r3, lsl #1]
    591e:	0298      	.short	0x0298
    5920:	02840284 	.word	0x02840284
    5924:	028402a4 	.word	0x028402a4
    5928:	02840284 	.word	0x02840284
    592c:	02840284 	.word	0x02840284
    5930:	02ad0284 	.word	0x02ad0284
    5934:	028402ba 	.word	0x028402ba
    5938:	02ca02c1 	.word	0x02ca02c1
    593c:	02e70284 	.word	0x02e70284
    5940:	02f002f0 	.word	0x02f002f0
    5944:	02f002f0 	.word	0x02f002f0
    5948:	02f002f0 	.word	0x02f002f0
    594c:	02f002f0 	.word	0x02f002f0
    5950:	028402f0 	.word	0x028402f0
    5954:	02840284 	.word	0x02840284
    5958:	02840284 	.word	0x02840284
    595c:	02840284 	.word	0x02840284
    5960:	02840284 	.word	0x02840284
    5964:	03040284 	.word	0x03040284
    5968:	02840326 	.word	0x02840326
    596c:	02840326 	.word	0x02840326
    5970:	02840284 	.word	0x02840284
    5974:	036a0284 	.word	0x036a0284
    5978:	02840284 	.word	0x02840284
    597c:	02840481 	.word	0x02840481
    5980:	02840284 	.word	0x02840284
    5984:	02840284 	.word	0x02840284
    5988:	02840414 	.word	0x02840414
    598c:	042f0284 	.word	0x042f0284
    5990:	02840284 	.word	0x02840284
    5994:	02840284 	.word	0x02840284
    5998:	02840284 	.word	0x02840284
    599c:	02840284 	.word	0x02840284
    59a0:	02840284 	.word	0x02840284
    59a4:	0465044f 	.word	0x0465044f
    59a8:	03260326 	.word	0x03260326
    59ac:	03730326 	.word	0x03730326
    59b0:	02840465 	.word	0x02840465
    59b4:	03790284 	.word	0x03790284
    59b8:	03850284 	.word	0x03850284
    59bc:	03ad0396 	.word	0x03ad0396
    59c0:	0284040a 	.word	0x0284040a
    59c4:	028403cc 	.word	0x028403cc
    59c8:	028403f4 	.word	0x028403f4
    59cc:	00c00284 	.word	0x00c00284
    59d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    59d4:	4648      	mov	r0, r9
    59d6:	4631      	mov	r1, r6
    59d8:	320c      	adds	r2, #12
    59da:	f7ff fedf 	bl	579c <__sprint_r>
    59de:	b958      	cbnz	r0, 59f8 <_vfprintf_r+0x240>
    59e0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    59e4:	3404      	adds	r4, #4
    59e6:	e77b      	b.n	58e0 <_vfprintf_r+0x128>
    59e8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    59ec:	2b00      	cmp	r3, #0
    59ee:	f041 8192 	bne.w	6d16 <_vfprintf_r+0x155e>
    59f2:	2300      	movs	r3, #0
    59f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    59f8:	89b3      	ldrh	r3, [r6, #12]
    59fa:	f013 0f40 	tst.w	r3, #64	; 0x40
    59fe:	d002      	beq.n	5a06 <_vfprintf_r+0x24e>
    5a00:	f04f 30ff 	mov.w	r0, #4294967295
    5a04:	9011      	str	r0, [sp, #68]	; 0x44
    5a06:	9811      	ldr	r0, [sp, #68]	; 0x44
    5a08:	b05f      	add	sp, #380	; 0x17c
    5a0a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    5a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5a12:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    5a16:	2b00      	cmp	r3, #0
    5a18:	f6ff af1b 	blt.w	5852 <_vfprintf_r+0x9a>
    5a1c:	6a37      	ldr	r7, [r6, #32]
    5a1e:	f02c 0c02 	bic.w	ip, ip, #2
    5a22:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    5a26:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    5a2a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    5a2e:	340c      	adds	r4, #12
    5a30:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    5a34:	462a      	mov	r2, r5
    5a36:	4653      	mov	r3, sl
    5a38:	4648      	mov	r0, r9
    5a3a:	4621      	mov	r1, r4
    5a3c:	ad1f      	add	r5, sp, #124	; 0x7c
    5a3e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    5a42:	2700      	movs	r7, #0
    5a44:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    5a48:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    5a4c:	f44f 6580 	mov.w	r5, #1024	; 0x400
    5a50:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    5a54:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    5a58:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    5a5c:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    5a60:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    5a64:	f7ff fea8 	bl	57b8 <_vfprintf_r>
    5a68:	2800      	cmp	r0, #0
    5a6a:	9011      	str	r0, [sp, #68]	; 0x44
    5a6c:	db09      	blt.n	5a82 <_vfprintf_r+0x2ca>
    5a6e:	4621      	mov	r1, r4
    5a70:	4648      	mov	r0, r9
    5a72:	f002 fb91 	bl	8198 <_fflush_r>
    5a76:	9911      	ldr	r1, [sp, #68]	; 0x44
    5a78:	42b8      	cmp	r0, r7
    5a7a:	bf18      	it	ne
    5a7c:	f04f 31ff 	movne.w	r1, #4294967295
    5a80:	9111      	str	r1, [sp, #68]	; 0x44
    5a82:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    5a86:	f013 0f40 	tst.w	r3, #64	; 0x40
    5a8a:	d0bc      	beq.n	5a06 <_vfprintf_r+0x24e>
    5a8c:	89b3      	ldrh	r3, [r6, #12]
    5a8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5a92:	81b3      	strh	r3, [r6, #12]
    5a94:	e7b7      	b.n	5a06 <_vfprintf_r+0x24e>
    5a96:	4648      	mov	r0, r9
    5a98:	f002 fcee 	bl	8478 <__sinit>
    5a9c:	e6a1      	b.n	57e2 <_vfprintf_r+0x2a>
    5a9e:	980a      	ldr	r0, [sp, #40]	; 0x28
    5aa0:	f64a 5c1c 	movw	ip, #44316	; 0xad1c
    5aa4:	f2c0 0c00 	movt	ip, #0
    5aa8:	9216      	str	r2, [sp, #88]	; 0x58
    5aaa:	f010 0f20 	tst.w	r0, #32
    5aae:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    5ab2:	f000 836e 	beq.w	6192 <_vfprintf_r+0x9da>
    5ab6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5ab8:	1dcb      	adds	r3, r1, #7
    5aba:	f023 0307 	bic.w	r3, r3, #7
    5abe:	f103 0208 	add.w	r2, r3, #8
    5ac2:	920b      	str	r2, [sp, #44]	; 0x2c
    5ac4:	e9d3 ab00 	ldrd	sl, fp, [r3]
    5ac8:	ea5a 020b 	orrs.w	r2, sl, fp
    5acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ace:	bf0c      	ite	eq
    5ad0:	2200      	moveq	r2, #0
    5ad2:	2201      	movne	r2, #1
    5ad4:	4213      	tst	r3, r2
    5ad6:	f040 866b 	bne.w	67b0 <_vfprintf_r+0xff8>
    5ada:	2302      	movs	r3, #2
    5adc:	f04f 0100 	mov.w	r1, #0
    5ae0:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    5ae4:	2f00      	cmp	r7, #0
    5ae6:	bfa2      	ittt	ge
    5ae8:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    5aec:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    5af0:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    5af4:	2f00      	cmp	r7, #0
    5af6:	bf18      	it	ne
    5af8:	f042 0201 	orrne.w	r2, r2, #1
    5afc:	2a00      	cmp	r2, #0
    5afe:	f000 841e 	beq.w	633e <_vfprintf_r+0xb86>
    5b02:	2b01      	cmp	r3, #1
    5b04:	f000 85de 	beq.w	66c4 <_vfprintf_r+0xf0c>
    5b08:	2b02      	cmp	r3, #2
    5b0a:	f000 85c1 	beq.w	6690 <_vfprintf_r+0xed8>
    5b0e:	9918      	ldr	r1, [sp, #96]	; 0x60
    5b10:	9113      	str	r1, [sp, #76]	; 0x4c
    5b12:	ea4f 08da 	mov.w	r8, sl, lsr #3
    5b16:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    5b1a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    5b1e:	f00a 0007 	and.w	r0, sl, #7
    5b22:	46e3      	mov	fp, ip
    5b24:	46c2      	mov	sl, r8
    5b26:	3030      	adds	r0, #48	; 0x30
    5b28:	ea5a 020b 	orrs.w	r2, sl, fp
    5b2c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    5b30:	d1ef      	bne.n	5b12 <_vfprintf_r+0x35a>
    5b32:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5b36:	9113      	str	r1, [sp, #76]	; 0x4c
    5b38:	f01c 0f01 	tst.w	ip, #1
    5b3c:	f040 868c 	bne.w	6858 <_vfprintf_r+0x10a0>
    5b40:	9818      	ldr	r0, [sp, #96]	; 0x60
    5b42:	1a40      	subs	r0, r0, r1
    5b44:	9010      	str	r0, [sp, #64]	; 0x40
    5b46:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5b4a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5b4c:	9717      	str	r7, [sp, #92]	; 0x5c
    5b4e:	42ba      	cmp	r2, r7
    5b50:	bfb8      	it	lt
    5b52:	463a      	movlt	r2, r7
    5b54:	920c      	str	r2, [sp, #48]	; 0x30
    5b56:	b113      	cbz	r3, 5b5e <_vfprintf_r+0x3a6>
    5b58:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5b5a:	3201      	adds	r2, #1
    5b5c:	920c      	str	r2, [sp, #48]	; 0x30
    5b5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5b60:	980a      	ldr	r0, [sp, #40]	; 0x28
    5b62:	f013 0302 	ands.w	r3, r3, #2
    5b66:	9315      	str	r3, [sp, #84]	; 0x54
    5b68:	bf1e      	ittt	ne
    5b6a:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    5b6e:	f10c 0c02 	addne.w	ip, ip, #2
    5b72:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    5b76:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    5b7a:	9014      	str	r0, [sp, #80]	; 0x50
    5b7c:	d14d      	bne.n	5c1a <_vfprintf_r+0x462>
    5b7e:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5b80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5b82:	1a8f      	subs	r7, r1, r2
    5b84:	2f00      	cmp	r7, #0
    5b86:	dd48      	ble.n	5c1a <_vfprintf_r+0x462>
    5b88:	2f10      	cmp	r7, #16
    5b8a:	f64a 583c 	movw	r8, #44348	; 0xad3c
    5b8e:	bfd8      	it	le
    5b90:	f2c0 0800 	movtle	r8, #0
    5b94:	dd30      	ble.n	5bf8 <_vfprintf_r+0x440>
    5b96:	f2c0 0800 	movt	r8, #0
    5b9a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5b9e:	4643      	mov	r3, r8
    5ba0:	f04f 0a10 	mov.w	sl, #16
    5ba4:	46a8      	mov	r8, r5
    5ba6:	f10b 0b0c 	add.w	fp, fp, #12
    5baa:	461d      	mov	r5, r3
    5bac:	e002      	b.n	5bb4 <_vfprintf_r+0x3fc>
    5bae:	3f10      	subs	r7, #16
    5bb0:	2f10      	cmp	r7, #16
    5bb2:	dd1e      	ble.n	5bf2 <_vfprintf_r+0x43a>
    5bb4:	f8c4 a004 	str.w	sl, [r4, #4]
    5bb8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5bbc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5bc0:	3301      	adds	r3, #1
    5bc2:	6025      	str	r5, [r4, #0]
    5bc4:	3210      	adds	r2, #16
    5bc6:	2b07      	cmp	r3, #7
    5bc8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5bcc:	f104 0408 	add.w	r4, r4, #8
    5bd0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5bd4:	ddeb      	ble.n	5bae <_vfprintf_r+0x3f6>
    5bd6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5bda:	4648      	mov	r0, r9
    5bdc:	4631      	mov	r1, r6
    5bde:	465a      	mov	r2, fp
    5be0:	3404      	adds	r4, #4
    5be2:	f7ff fddb 	bl	579c <__sprint_r>
    5be6:	2800      	cmp	r0, #0
    5be8:	f47f af06 	bne.w	59f8 <_vfprintf_r+0x240>
    5bec:	3f10      	subs	r7, #16
    5bee:	2f10      	cmp	r7, #16
    5bf0:	dce0      	bgt.n	5bb4 <_vfprintf_r+0x3fc>
    5bf2:	462b      	mov	r3, r5
    5bf4:	4645      	mov	r5, r8
    5bf6:	4698      	mov	r8, r3
    5bf8:	6067      	str	r7, [r4, #4]
    5bfa:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5bfe:	f8c4 8000 	str.w	r8, [r4]
    5c02:	1c5a      	adds	r2, r3, #1
    5c04:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5c08:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5c0c:	19db      	adds	r3, r3, r7
    5c0e:	2a07      	cmp	r2, #7
    5c10:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5c14:	f300 858a 	bgt.w	672c <_vfprintf_r+0xf74>
    5c18:	3408      	adds	r4, #8
    5c1a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5c1e:	b19b      	cbz	r3, 5c48 <_vfprintf_r+0x490>
    5c20:	2301      	movs	r3, #1
    5c22:	6063      	str	r3, [r4, #4]
    5c24:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5c28:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    5c2c:	3207      	adds	r2, #7
    5c2e:	6022      	str	r2, [r4, #0]
    5c30:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5c34:	3301      	adds	r3, #1
    5c36:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5c3a:	3201      	adds	r2, #1
    5c3c:	2b07      	cmp	r3, #7
    5c3e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5c42:	f300 84b6 	bgt.w	65b2 <_vfprintf_r+0xdfa>
    5c46:	3408      	adds	r4, #8
    5c48:	9b15      	ldr	r3, [sp, #84]	; 0x54
    5c4a:	b19b      	cbz	r3, 5c74 <_vfprintf_r+0x4bc>
    5c4c:	2302      	movs	r3, #2
    5c4e:	6063      	str	r3, [r4, #4]
    5c50:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5c54:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    5c58:	3204      	adds	r2, #4
    5c5a:	6022      	str	r2, [r4, #0]
    5c5c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5c60:	3301      	adds	r3, #1
    5c62:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5c66:	3202      	adds	r2, #2
    5c68:	2b07      	cmp	r3, #7
    5c6a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5c6e:	f300 84af 	bgt.w	65d0 <_vfprintf_r+0xe18>
    5c72:	3408      	adds	r4, #8
    5c74:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    5c78:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    5c7c:	f000 8376 	beq.w	636c <_vfprintf_r+0xbb4>
    5c80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    5c82:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5c84:	1a9f      	subs	r7, r3, r2
    5c86:	2f00      	cmp	r7, #0
    5c88:	dd43      	ble.n	5d12 <_vfprintf_r+0x55a>
    5c8a:	2f10      	cmp	r7, #16
    5c8c:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 681c <_vfprintf_r+0x1064>
    5c90:	dd2e      	ble.n	5cf0 <_vfprintf_r+0x538>
    5c92:	4643      	mov	r3, r8
    5c94:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    5c98:	46a8      	mov	r8, r5
    5c9a:	f04f 0a10 	mov.w	sl, #16
    5c9e:	f10b 0b0c 	add.w	fp, fp, #12
    5ca2:	461d      	mov	r5, r3
    5ca4:	e002      	b.n	5cac <_vfprintf_r+0x4f4>
    5ca6:	3f10      	subs	r7, #16
    5ca8:	2f10      	cmp	r7, #16
    5caa:	dd1e      	ble.n	5cea <_vfprintf_r+0x532>
    5cac:	f8c4 a004 	str.w	sl, [r4, #4]
    5cb0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5cb4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5cb8:	3301      	adds	r3, #1
    5cba:	6025      	str	r5, [r4, #0]
    5cbc:	3210      	adds	r2, #16
    5cbe:	2b07      	cmp	r3, #7
    5cc0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5cc4:	f104 0408 	add.w	r4, r4, #8
    5cc8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5ccc:	ddeb      	ble.n	5ca6 <_vfprintf_r+0x4ee>
    5cce:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5cd2:	4648      	mov	r0, r9
    5cd4:	4631      	mov	r1, r6
    5cd6:	465a      	mov	r2, fp
    5cd8:	3404      	adds	r4, #4
    5cda:	f7ff fd5f 	bl	579c <__sprint_r>
    5cde:	2800      	cmp	r0, #0
    5ce0:	f47f ae8a 	bne.w	59f8 <_vfprintf_r+0x240>
    5ce4:	3f10      	subs	r7, #16
    5ce6:	2f10      	cmp	r7, #16
    5ce8:	dce0      	bgt.n	5cac <_vfprintf_r+0x4f4>
    5cea:	462b      	mov	r3, r5
    5cec:	4645      	mov	r5, r8
    5cee:	4698      	mov	r8, r3
    5cf0:	6067      	str	r7, [r4, #4]
    5cf2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5cf6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5cfa:	3301      	adds	r3, #1
    5cfc:	f8c4 8000 	str.w	r8, [r4]
    5d00:	19d2      	adds	r2, r2, r7
    5d02:	2b07      	cmp	r3, #7
    5d04:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5d08:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5d0c:	f300 8442 	bgt.w	6594 <_vfprintf_r+0xddc>
    5d10:	3408      	adds	r4, #8
    5d12:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5d16:	f41c 7f80 	tst.w	ip, #256	; 0x100
    5d1a:	f040 829d 	bne.w	6258 <_vfprintf_r+0xaa0>
    5d1e:	9810      	ldr	r0, [sp, #64]	; 0x40
    5d20:	9913      	ldr	r1, [sp, #76]	; 0x4c
    5d22:	6060      	str	r0, [r4, #4]
    5d24:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    5d28:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    5d2c:	3301      	adds	r3, #1
    5d2e:	6021      	str	r1, [r4, #0]
    5d30:	1812      	adds	r2, r2, r0
    5d32:	2b07      	cmp	r3, #7
    5d34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5d38:	bfd8      	it	le
    5d3a:	f104 0308 	addle.w	r3, r4, #8
    5d3e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    5d42:	f300 839b 	bgt.w	647c <_vfprintf_r+0xcc4>
    5d46:	990a      	ldr	r1, [sp, #40]	; 0x28
    5d48:	f011 0f04 	tst.w	r1, #4
    5d4c:	d055      	beq.n	5dfa <_vfprintf_r+0x642>
    5d4e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5d50:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    5d54:	ebcc 0702 	rsb	r7, ip, r2
    5d58:	2f00      	cmp	r7, #0
    5d5a:	dd4e      	ble.n	5dfa <_vfprintf_r+0x642>
    5d5c:	2f10      	cmp	r7, #16
    5d5e:	f64a 583c 	movw	r8, #44348	; 0xad3c
    5d62:	bfd8      	it	le
    5d64:	f2c0 0800 	movtle	r8, #0
    5d68:	dd2e      	ble.n	5dc8 <_vfprintf_r+0x610>
    5d6a:	f2c0 0800 	movt	r8, #0
    5d6e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    5d72:	4642      	mov	r2, r8
    5d74:	2410      	movs	r4, #16
    5d76:	46a8      	mov	r8, r5
    5d78:	f10a 0a0c 	add.w	sl, sl, #12
    5d7c:	4615      	mov	r5, r2
    5d7e:	e002      	b.n	5d86 <_vfprintf_r+0x5ce>
    5d80:	3f10      	subs	r7, #16
    5d82:	2f10      	cmp	r7, #16
    5d84:	dd1d      	ble.n	5dc2 <_vfprintf_r+0x60a>
    5d86:	605c      	str	r4, [r3, #4]
    5d88:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5d8c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    5d90:	3201      	adds	r2, #1
    5d92:	601d      	str	r5, [r3, #0]
    5d94:	3110      	adds	r1, #16
    5d96:	2a07      	cmp	r2, #7
    5d98:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    5d9c:	f103 0308 	add.w	r3, r3, #8
    5da0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5da4:	ddec      	ble.n	5d80 <_vfprintf_r+0x5c8>
    5da6:	4648      	mov	r0, r9
    5da8:	4631      	mov	r1, r6
    5daa:	4652      	mov	r2, sl
    5dac:	f7ff fcf6 	bl	579c <__sprint_r>
    5db0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    5db4:	3304      	adds	r3, #4
    5db6:	2800      	cmp	r0, #0
    5db8:	f47f ae1e 	bne.w	59f8 <_vfprintf_r+0x240>
    5dbc:	3f10      	subs	r7, #16
    5dbe:	2f10      	cmp	r7, #16
    5dc0:	dce1      	bgt.n	5d86 <_vfprintf_r+0x5ce>
    5dc2:	462a      	mov	r2, r5
    5dc4:	4645      	mov	r5, r8
    5dc6:	4690      	mov	r8, r2
    5dc8:	605f      	str	r7, [r3, #4]
    5dca:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    5dce:	f8c3 8000 	str.w	r8, [r3]
    5dd2:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5dd6:	3201      	adds	r2, #1
    5dd8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    5ddc:	18fb      	adds	r3, r7, r3
    5dde:	2a07      	cmp	r2, #7
    5de0:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    5de4:	dd0b      	ble.n	5dfe <_vfprintf_r+0x646>
    5de6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    5dea:	4648      	mov	r0, r9
    5dec:	4631      	mov	r1, r6
    5dee:	320c      	adds	r2, #12
    5df0:	f7ff fcd4 	bl	579c <__sprint_r>
    5df4:	2800      	cmp	r0, #0
    5df6:	f47f adff 	bne.w	59f8 <_vfprintf_r+0x240>
    5dfa:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    5dfe:	9811      	ldr	r0, [sp, #68]	; 0x44
    5e00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5e02:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5e04:	428a      	cmp	r2, r1
    5e06:	bfac      	ite	ge
    5e08:	1880      	addge	r0, r0, r2
    5e0a:	1840      	addlt	r0, r0, r1
    5e0c:	9011      	str	r0, [sp, #68]	; 0x44
    5e0e:	2b00      	cmp	r3, #0
    5e10:	f040 8342 	bne.w	6498 <_vfprintf_r+0xce0>
    5e14:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    5e18:	2300      	movs	r3, #0
    5e1a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    5e1e:	3404      	adds	r4, #4
    5e20:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    5e24:	e530      	b.n	5888 <_vfprintf_r+0xd0>
    5e26:	9216      	str	r2, [sp, #88]	; 0x58
    5e28:	2a00      	cmp	r2, #0
    5e2a:	f43f addd 	beq.w	59e8 <_vfprintf_r+0x230>
    5e2e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    5e32:	2301      	movs	r3, #1
    5e34:	f04f 0c00 	mov.w	ip, #0
    5e38:	3004      	adds	r0, #4
    5e3a:	930c      	str	r3, [sp, #48]	; 0x30
    5e3c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    5e40:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    5e44:	9013      	str	r0, [sp, #76]	; 0x4c
    5e46:	9310      	str	r3, [sp, #64]	; 0x40
    5e48:	2100      	movs	r1, #0
    5e4a:	9117      	str	r1, [sp, #92]	; 0x5c
    5e4c:	e687      	b.n	5b5e <_vfprintf_r+0x3a6>
    5e4e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5e52:	2b00      	cmp	r3, #0
    5e54:	f040 852b 	bne.w	68ae <_vfprintf_r+0x10f6>
    5e58:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e5a:	462b      	mov	r3, r5
    5e5c:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    5e60:	782a      	ldrb	r2, [r5, #0]
    5e62:	910b      	str	r1, [sp, #44]	; 0x2c
    5e64:	e553      	b.n	590e <_vfprintf_r+0x156>
    5e66:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5e6a:	f043 0301 	orr.w	r3, r3, #1
    5e6e:	930a      	str	r3, [sp, #40]	; 0x28
    5e70:	462b      	mov	r3, r5
    5e72:	782a      	ldrb	r2, [r5, #0]
    5e74:	910b      	str	r1, [sp, #44]	; 0x2c
    5e76:	e54a      	b.n	590e <_vfprintf_r+0x156>
    5e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5e7c:	6809      	ldr	r1, [r1, #0]
    5e7e:	910f      	str	r1, [sp, #60]	; 0x3c
    5e80:	1d11      	adds	r1, r2, #4
    5e82:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    5e84:	2b00      	cmp	r3, #0
    5e86:	f2c0 8780 	blt.w	6d8a <_vfprintf_r+0x15d2>
    5e8a:	782a      	ldrb	r2, [r5, #0]
    5e8c:	462b      	mov	r3, r5
    5e8e:	910b      	str	r1, [sp, #44]	; 0x2c
    5e90:	e53d      	b.n	590e <_vfprintf_r+0x156>
    5e92:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5e94:	462b      	mov	r3, r5
    5e96:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    5e9a:	782a      	ldrb	r2, [r5, #0]
    5e9c:	910b      	str	r1, [sp, #44]	; 0x2c
    5e9e:	e536      	b.n	590e <_vfprintf_r+0x156>
    5ea0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ea4:	f043 0304 	orr.w	r3, r3, #4
    5ea8:	930a      	str	r3, [sp, #40]	; 0x28
    5eaa:	462b      	mov	r3, r5
    5eac:	782a      	ldrb	r2, [r5, #0]
    5eae:	910b      	str	r1, [sp, #44]	; 0x2c
    5eb0:	e52d      	b.n	590e <_vfprintf_r+0x156>
    5eb2:	462b      	mov	r3, r5
    5eb4:	f813 2b01 	ldrb.w	r2, [r3], #1
    5eb8:	2a2a      	cmp	r2, #42	; 0x2a
    5eba:	f001 80cd 	beq.w	7058 <_vfprintf_r+0x18a0>
    5ebe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5ec2:	2909      	cmp	r1, #9
    5ec4:	f201 8037 	bhi.w	6f36 <_vfprintf_r+0x177e>
    5ec8:	3502      	adds	r5, #2
    5eca:	2700      	movs	r7, #0
    5ecc:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5ed0:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    5ed4:	462b      	mov	r3, r5
    5ed6:	3501      	adds	r5, #1
    5ed8:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    5edc:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5ee0:	2909      	cmp	r1, #9
    5ee2:	d9f3      	bls.n	5ecc <_vfprintf_r+0x714>
    5ee4:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    5ee8:	461d      	mov	r5, r3
    5eea:	e511      	b.n	5910 <_vfprintf_r+0x158>
    5eec:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5eee:	462b      	mov	r3, r5
    5ef0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    5ef2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    5ef6:	920a      	str	r2, [sp, #40]	; 0x28
    5ef8:	782a      	ldrb	r2, [r5, #0]
    5efa:	910b      	str	r1, [sp, #44]	; 0x2c
    5efc:	e507      	b.n	590e <_vfprintf_r+0x156>
    5efe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5f02:	f04f 0800 	mov.w	r8, #0
    5f06:	462b      	mov	r3, r5
    5f08:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    5f0c:	f813 2b01 	ldrb.w	r2, [r3], #1
    5f10:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    5f14:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    5f18:	461d      	mov	r5, r3
    5f1a:	2909      	cmp	r1, #9
    5f1c:	d9f3      	bls.n	5f06 <_vfprintf_r+0x74e>
    5f1e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    5f22:	461d      	mov	r5, r3
    5f24:	e4f4      	b.n	5910 <_vfprintf_r+0x158>
    5f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5f28:	9216      	str	r2, [sp, #88]	; 0x58
    5f2a:	f043 0310 	orr.w	r3, r3, #16
    5f2e:	930a      	str	r3, [sp, #40]	; 0x28
    5f30:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    5f34:	f01c 0f20 	tst.w	ip, #32
    5f38:	f000 815d 	beq.w	61f6 <_vfprintf_r+0xa3e>
    5f3c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5f3e:	1dc3      	adds	r3, r0, #7
    5f40:	f023 0307 	bic.w	r3, r3, #7
    5f44:	f103 0108 	add.w	r1, r3, #8
    5f48:	910b      	str	r1, [sp, #44]	; 0x2c
    5f4a:	e9d3 ab00 	ldrd	sl, fp, [r3]
    5f4e:	f1ba 0f00 	cmp.w	sl, #0
    5f52:	f17b 0200 	sbcs.w	r2, fp, #0
    5f56:	f2c0 849b 	blt.w	6890 <_vfprintf_r+0x10d8>
    5f5a:	ea5a 030b 	orrs.w	r3, sl, fp
    5f5e:	f04f 0301 	mov.w	r3, #1
    5f62:	bf0c      	ite	eq
    5f64:	2200      	moveq	r2, #0
    5f66:	2201      	movne	r2, #1
    5f68:	e5bc      	b.n	5ae4 <_vfprintf_r+0x32c>
    5f6a:	980a      	ldr	r0, [sp, #40]	; 0x28
    5f6c:	9216      	str	r2, [sp, #88]	; 0x58
    5f6e:	f010 0f08 	tst.w	r0, #8
    5f72:	f000 84ed 	beq.w	6950 <_vfprintf_r+0x1198>
    5f76:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5f78:	1dcb      	adds	r3, r1, #7
    5f7a:	f023 0307 	bic.w	r3, r3, #7
    5f7e:	f103 0208 	add.w	r2, r3, #8
    5f82:	920b      	str	r2, [sp, #44]	; 0x2c
    5f84:	f8d3 8004 	ldr.w	r8, [r3, #4]
    5f88:	f8d3 a000 	ldr.w	sl, [r3]
    5f8c:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    5f90:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    5f94:	4650      	mov	r0, sl
    5f96:	4641      	mov	r1, r8
    5f98:	f003 feb2 	bl	9d00 <__isinfd>
    5f9c:	4683      	mov	fp, r0
    5f9e:	2800      	cmp	r0, #0
    5fa0:	f000 8599 	beq.w	6ad6 <_vfprintf_r+0x131e>
    5fa4:	4650      	mov	r0, sl
    5fa6:	2200      	movs	r2, #0
    5fa8:	2300      	movs	r3, #0
    5faa:	4641      	mov	r1, r8
    5fac:	f7fd fbf8 	bl	37a0 <__aeabi_dcmplt>
    5fb0:	2800      	cmp	r0, #0
    5fb2:	f040 850b 	bne.w	69cc <_vfprintf_r+0x1214>
    5fb6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    5fba:	f64a 5110 	movw	r1, #44304	; 0xad10
    5fbe:	f64a 520c 	movw	r2, #44300	; 0xad0c
    5fc2:	9816      	ldr	r0, [sp, #88]	; 0x58
    5fc4:	f2c0 0100 	movt	r1, #0
    5fc8:	f2c0 0200 	movt	r2, #0
    5fcc:	f04f 0c03 	mov.w	ip, #3
    5fd0:	2847      	cmp	r0, #71	; 0x47
    5fd2:	bfd8      	it	le
    5fd4:	4611      	movle	r1, r2
    5fd6:	9113      	str	r1, [sp, #76]	; 0x4c
    5fd8:	990a      	ldr	r1, [sp, #40]	; 0x28
    5fda:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    5fde:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    5fe2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    5fe6:	910a      	str	r1, [sp, #40]	; 0x28
    5fe8:	f04f 0c00 	mov.w	ip, #0
    5fec:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    5ff0:	e5b1      	b.n	5b56 <_vfprintf_r+0x39e>
    5ff2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5ff4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5ff6:	f043 0308 	orr.w	r3, r3, #8
    5ffa:	930a      	str	r3, [sp, #40]	; 0x28
    5ffc:	462b      	mov	r3, r5
    5ffe:	782a      	ldrb	r2, [r5, #0]
    6000:	910b      	str	r1, [sp, #44]	; 0x2c
    6002:	e484      	b.n	590e <_vfprintf_r+0x156>
    6004:	990a      	ldr	r1, [sp, #40]	; 0x28
    6006:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    600a:	910a      	str	r1, [sp, #40]	; 0x28
    600c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    600e:	e73c      	b.n	5e8a <_vfprintf_r+0x6d2>
    6010:	782a      	ldrb	r2, [r5, #0]
    6012:	2a6c      	cmp	r2, #108	; 0x6c
    6014:	f000 8555 	beq.w	6ac2 <_vfprintf_r+0x130a>
    6018:	990b      	ldr	r1, [sp, #44]	; 0x2c
    601a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    601c:	910b      	str	r1, [sp, #44]	; 0x2c
    601e:	f043 0310 	orr.w	r3, r3, #16
    6022:	930a      	str	r3, [sp, #40]	; 0x28
    6024:	462b      	mov	r3, r5
    6026:	e472      	b.n	590e <_vfprintf_r+0x156>
    6028:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    602a:	f012 0f20 	tst.w	r2, #32
    602e:	f000 8482 	beq.w	6936 <_vfprintf_r+0x117e>
    6032:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6034:	9a11      	ldr	r2, [sp, #68]	; 0x44
    6036:	6803      	ldr	r3, [r0, #0]
    6038:	4610      	mov	r0, r2
    603a:	ea4f 71e0 	mov.w	r1, r0, asr #31
    603e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6040:	e9c3 0100 	strd	r0, r1, [r3]
    6044:	f102 0a04 	add.w	sl, r2, #4
    6048:	e41e      	b.n	5888 <_vfprintf_r+0xd0>
    604a:	9216      	str	r2, [sp, #88]	; 0x58
    604c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    604e:	f012 0320 	ands.w	r3, r2, #32
    6052:	f000 80ef 	beq.w	6234 <_vfprintf_r+0xa7c>
    6056:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    6058:	1dda      	adds	r2, r3, #7
    605a:	2300      	movs	r3, #0
    605c:	f022 0207 	bic.w	r2, r2, #7
    6060:	f102 0c08 	add.w	ip, r2, #8
    6064:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6068:	e9d2 ab00 	ldrd	sl, fp, [r2]
    606c:	ea5a 000b 	orrs.w	r0, sl, fp
    6070:	bf0c      	ite	eq
    6072:	2200      	moveq	r2, #0
    6074:	2201      	movne	r2, #1
    6076:	e531      	b.n	5adc <_vfprintf_r+0x324>
    6078:	980b      	ldr	r0, [sp, #44]	; 0x2c
    607a:	2178      	movs	r1, #120	; 0x78
    607c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6080:	9116      	str	r1, [sp, #88]	; 0x58
    6082:	6803      	ldr	r3, [r0, #0]
    6084:	f64a 501c 	movw	r0, #44316	; 0xad1c
    6088:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    608c:	2130      	movs	r1, #48	; 0x30
    608e:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    6092:	f04c 0c02 	orr.w	ip, ip, #2
    6096:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6098:	1e1a      	subs	r2, r3, #0
    609a:	bf18      	it	ne
    609c:	2201      	movne	r2, #1
    609e:	f2c0 0000 	movt	r0, #0
    60a2:	469a      	mov	sl, r3
    60a4:	f04f 0b00 	mov.w	fp, #0
    60a8:	3104      	adds	r1, #4
    60aa:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    60ae:	9019      	str	r0, [sp, #100]	; 0x64
    60b0:	2302      	movs	r3, #2
    60b2:	910b      	str	r1, [sp, #44]	; 0x2c
    60b4:	e512      	b.n	5adc <_vfprintf_r+0x324>
    60b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    60b8:	9216      	str	r2, [sp, #88]	; 0x58
    60ba:	f04f 0200 	mov.w	r2, #0
    60be:	1d18      	adds	r0, r3, #4
    60c0:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    60c4:	681b      	ldr	r3, [r3, #0]
    60c6:	900b      	str	r0, [sp, #44]	; 0x2c
    60c8:	9313      	str	r3, [sp, #76]	; 0x4c
    60ca:	2b00      	cmp	r3, #0
    60cc:	f000 86c6 	beq.w	6e5c <_vfprintf_r+0x16a4>
    60d0:	2f00      	cmp	r7, #0
    60d2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    60d4:	f2c0 868f 	blt.w	6df6 <_vfprintf_r+0x163e>
    60d8:	2100      	movs	r1, #0
    60da:	463a      	mov	r2, r7
    60dc:	f002 fdc2 	bl	8c64 <memchr>
    60e0:	4603      	mov	r3, r0
    60e2:	2800      	cmp	r0, #0
    60e4:	f000 86f5 	beq.w	6ed2 <_vfprintf_r+0x171a>
    60e8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    60ea:	1a1b      	subs	r3, r3, r0
    60ec:	9310      	str	r3, [sp, #64]	; 0x40
    60ee:	42bb      	cmp	r3, r7
    60f0:	f340 85be 	ble.w	6c70 <_vfprintf_r+0x14b8>
    60f4:	9710      	str	r7, [sp, #64]	; 0x40
    60f6:	2100      	movs	r1, #0
    60f8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    60fc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6100:	970c      	str	r7, [sp, #48]	; 0x30
    6102:	9117      	str	r1, [sp, #92]	; 0x5c
    6104:	e527      	b.n	5b56 <_vfprintf_r+0x39e>
    6106:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    610a:	9216      	str	r2, [sp, #88]	; 0x58
    610c:	f01c 0f20 	tst.w	ip, #32
    6110:	d023      	beq.n	615a <_vfprintf_r+0x9a2>
    6112:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6114:	2301      	movs	r3, #1
    6116:	1dc2      	adds	r2, r0, #7
    6118:	f022 0207 	bic.w	r2, r2, #7
    611c:	f102 0108 	add.w	r1, r2, #8
    6120:	910b      	str	r1, [sp, #44]	; 0x2c
    6122:	e9d2 ab00 	ldrd	sl, fp, [r2]
    6126:	ea5a 020b 	orrs.w	r2, sl, fp
    612a:	bf0c      	ite	eq
    612c:	2200      	moveq	r2, #0
    612e:	2201      	movne	r2, #1
    6130:	e4d4      	b.n	5adc <_vfprintf_r+0x324>
    6132:	990a      	ldr	r1, [sp, #40]	; 0x28
    6134:	462b      	mov	r3, r5
    6136:	f041 0120 	orr.w	r1, r1, #32
    613a:	910a      	str	r1, [sp, #40]	; 0x28
    613c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    613e:	782a      	ldrb	r2, [r5, #0]
    6140:	910b      	str	r1, [sp, #44]	; 0x2c
    6142:	f7ff bbe4 	b.w	590e <_vfprintf_r+0x156>
    6146:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6148:	9216      	str	r2, [sp, #88]	; 0x58
    614a:	f043 0310 	orr.w	r3, r3, #16
    614e:	930a      	str	r3, [sp, #40]	; 0x28
    6150:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6154:	f01c 0f20 	tst.w	ip, #32
    6158:	d1db      	bne.n	6112 <_vfprintf_r+0x95a>
    615a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    615c:	f013 0f10 	tst.w	r3, #16
    6160:	f000 83d5 	beq.w	690e <_vfprintf_r+0x1156>
    6164:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6166:	2301      	movs	r3, #1
    6168:	1d02      	adds	r2, r0, #4
    616a:	920b      	str	r2, [sp, #44]	; 0x2c
    616c:	6801      	ldr	r1, [r0, #0]
    616e:	1e0a      	subs	r2, r1, #0
    6170:	bf18      	it	ne
    6172:	2201      	movne	r2, #1
    6174:	468a      	mov	sl, r1
    6176:	f04f 0b00 	mov.w	fp, #0
    617a:	e4af      	b.n	5adc <_vfprintf_r+0x324>
    617c:	980a      	ldr	r0, [sp, #40]	; 0x28
    617e:	9216      	str	r2, [sp, #88]	; 0x58
    6180:	f64a 42f8 	movw	r2, #44280	; 0xacf8
    6184:	f010 0f20 	tst.w	r0, #32
    6188:	f2c0 0200 	movt	r2, #0
    618c:	9219      	str	r2, [sp, #100]	; 0x64
    618e:	f47f ac92 	bne.w	5ab6 <_vfprintf_r+0x2fe>
    6192:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6194:	f013 0f10 	tst.w	r3, #16
    6198:	f040 831a 	bne.w	67d0 <_vfprintf_r+0x1018>
    619c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    619e:	f012 0f40 	tst.w	r2, #64	; 0x40
    61a2:	f000 8315 	beq.w	67d0 <_vfprintf_r+0x1018>
    61a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    61a8:	f103 0c04 	add.w	ip, r3, #4
    61ac:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    61b0:	f8b3 a000 	ldrh.w	sl, [r3]
    61b4:	46d2      	mov	sl, sl
    61b6:	f04f 0b00 	mov.w	fp, #0
    61ba:	e485      	b.n	5ac8 <_vfprintf_r+0x310>
    61bc:	9216      	str	r2, [sp, #88]	; 0x58
    61be:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    61c2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    61c4:	f04f 0c01 	mov.w	ip, #1
    61c8:	f04f 0000 	mov.w	r0, #0
    61cc:	3104      	adds	r1, #4
    61ce:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    61d2:	6813      	ldr	r3, [r2, #0]
    61d4:	3204      	adds	r2, #4
    61d6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    61da:	920b      	str	r2, [sp, #44]	; 0x2c
    61dc:	9113      	str	r1, [sp, #76]	; 0x4c
    61de:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    61e2:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    61e6:	e62f      	b.n	5e48 <_vfprintf_r+0x690>
    61e8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    61ec:	9216      	str	r2, [sp, #88]	; 0x58
    61ee:	f01c 0f20 	tst.w	ip, #32
    61f2:	f47f aea3 	bne.w	5f3c <_vfprintf_r+0x784>
    61f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    61f8:	f012 0f10 	tst.w	r2, #16
    61fc:	f040 82f1 	bne.w	67e2 <_vfprintf_r+0x102a>
    6200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6202:	f012 0f40 	tst.w	r2, #64	; 0x40
    6206:	f000 82ec 	beq.w	67e2 <_vfprintf_r+0x102a>
    620a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    620c:	f103 0c04 	add.w	ip, r3, #4
    6210:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6214:	f9b3 a000 	ldrsh.w	sl, [r3]
    6218:	46d2      	mov	sl, sl
    621a:	ea4f 7bea 	mov.w	fp, sl, asr #31
    621e:	e696      	b.n	5f4e <_vfprintf_r+0x796>
    6220:	990a      	ldr	r1, [sp, #40]	; 0x28
    6222:	9216      	str	r2, [sp, #88]	; 0x58
    6224:	f041 0110 	orr.w	r1, r1, #16
    6228:	910a      	str	r1, [sp, #40]	; 0x28
    622a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    622c:	f012 0320 	ands.w	r3, r2, #32
    6230:	f47f af11 	bne.w	6056 <_vfprintf_r+0x89e>
    6234:	990a      	ldr	r1, [sp, #40]	; 0x28
    6236:	f011 0210 	ands.w	r2, r1, #16
    623a:	f000 8354 	beq.w	68e6 <_vfprintf_r+0x112e>
    623e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6240:	f102 0c04 	add.w	ip, r2, #4
    6244:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    6248:	6811      	ldr	r1, [r2, #0]
    624a:	1e0a      	subs	r2, r1, #0
    624c:	bf18      	it	ne
    624e:	2201      	movne	r2, #1
    6250:	468a      	mov	sl, r1
    6252:	f04f 0b00 	mov.w	fp, #0
    6256:	e441      	b.n	5adc <_vfprintf_r+0x324>
    6258:	9a16      	ldr	r2, [sp, #88]	; 0x58
    625a:	2a65      	cmp	r2, #101	; 0x65
    625c:	f340 8128 	ble.w	64b0 <_vfprintf_r+0xcf8>
    6260:	9812      	ldr	r0, [sp, #72]	; 0x48
    6262:	2200      	movs	r2, #0
    6264:	2300      	movs	r3, #0
    6266:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6268:	f7fd fa90 	bl	378c <__aeabi_dcmpeq>
    626c:	2800      	cmp	r0, #0
    626e:	f000 81be 	beq.w	65ee <_vfprintf_r+0xe36>
    6272:	2301      	movs	r3, #1
    6274:	6063      	str	r3, [r4, #4]
    6276:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    627a:	f64a 5338 	movw	r3, #44344	; 0xad38
    627e:	f2c0 0300 	movt	r3, #0
    6282:	6023      	str	r3, [r4, #0]
    6284:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6288:	3201      	adds	r2, #1
    628a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    628e:	3301      	adds	r3, #1
    6290:	2a07      	cmp	r2, #7
    6292:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6296:	bfd8      	it	le
    6298:	f104 0308 	addle.w	r3, r4, #8
    629c:	f300 839b 	bgt.w	69d6 <_vfprintf_r+0x121e>
    62a0:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    62a4:	981a      	ldr	r0, [sp, #104]	; 0x68
    62a6:	4282      	cmp	r2, r0
    62a8:	db04      	blt.n	62b4 <_vfprintf_r+0xafc>
    62aa:	990a      	ldr	r1, [sp, #40]	; 0x28
    62ac:	f011 0f01 	tst.w	r1, #1
    62b0:	f43f ad49 	beq.w	5d46 <_vfprintf_r+0x58e>
    62b4:	2201      	movs	r2, #1
    62b6:	605a      	str	r2, [r3, #4]
    62b8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    62bc:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    62c0:	3201      	adds	r2, #1
    62c2:	981d      	ldr	r0, [sp, #116]	; 0x74
    62c4:	3101      	adds	r1, #1
    62c6:	2a07      	cmp	r2, #7
    62c8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    62cc:	6018      	str	r0, [r3, #0]
    62ce:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    62d2:	f300 855f 	bgt.w	6d94 <_vfprintf_r+0x15dc>
    62d6:	3308      	adds	r3, #8
    62d8:	991a      	ldr	r1, [sp, #104]	; 0x68
    62da:	1e4f      	subs	r7, r1, #1
    62dc:	2f00      	cmp	r7, #0
    62de:	f77f ad32 	ble.w	5d46 <_vfprintf_r+0x58e>
    62e2:	2f10      	cmp	r7, #16
    62e4:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 681c <_vfprintf_r+0x1064>
    62e8:	f340 82ea 	ble.w	68c0 <_vfprintf_r+0x1108>
    62ec:	4642      	mov	r2, r8
    62ee:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    62f2:	46a8      	mov	r8, r5
    62f4:	2410      	movs	r4, #16
    62f6:	f10a 0a0c 	add.w	sl, sl, #12
    62fa:	4615      	mov	r5, r2
    62fc:	e003      	b.n	6306 <_vfprintf_r+0xb4e>
    62fe:	3f10      	subs	r7, #16
    6300:	2f10      	cmp	r7, #16
    6302:	f340 82da 	ble.w	68ba <_vfprintf_r+0x1102>
    6306:	605c      	str	r4, [r3, #4]
    6308:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    630c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6310:	3201      	adds	r2, #1
    6312:	601d      	str	r5, [r3, #0]
    6314:	3110      	adds	r1, #16
    6316:	2a07      	cmp	r2, #7
    6318:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    631c:	f103 0308 	add.w	r3, r3, #8
    6320:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6324:	ddeb      	ble.n	62fe <_vfprintf_r+0xb46>
    6326:	4648      	mov	r0, r9
    6328:	4631      	mov	r1, r6
    632a:	4652      	mov	r2, sl
    632c:	f7ff fa36 	bl	579c <__sprint_r>
    6330:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6334:	3304      	adds	r3, #4
    6336:	2800      	cmp	r0, #0
    6338:	d0e1      	beq.n	62fe <_vfprintf_r+0xb46>
    633a:	f7ff bb5d 	b.w	59f8 <_vfprintf_r+0x240>
    633e:	b97b      	cbnz	r3, 6360 <_vfprintf_r+0xba8>
    6340:	990a      	ldr	r1, [sp, #40]	; 0x28
    6342:	f011 0f01 	tst.w	r1, #1
    6346:	d00b      	beq.n	6360 <_vfprintf_r+0xba8>
    6348:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    634c:	2330      	movs	r3, #48	; 0x30
    634e:	3204      	adds	r2, #4
    6350:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    6354:	3227      	adds	r2, #39	; 0x27
    6356:	2301      	movs	r3, #1
    6358:	9213      	str	r2, [sp, #76]	; 0x4c
    635a:	9310      	str	r3, [sp, #64]	; 0x40
    635c:	f7ff bbf3 	b.w	5b46 <_vfprintf_r+0x38e>
    6360:	9818      	ldr	r0, [sp, #96]	; 0x60
    6362:	2100      	movs	r1, #0
    6364:	9110      	str	r1, [sp, #64]	; 0x40
    6366:	9013      	str	r0, [sp, #76]	; 0x4c
    6368:	f7ff bbed 	b.w	5b46 <_vfprintf_r+0x38e>
    636c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    636e:	990c      	ldr	r1, [sp, #48]	; 0x30
    6370:	1a47      	subs	r7, r0, r1
    6372:	2f00      	cmp	r7, #0
    6374:	f77f ac84 	ble.w	5c80 <_vfprintf_r+0x4c8>
    6378:	2f10      	cmp	r7, #16
    637a:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 681c <_vfprintf_r+0x1064>
    637e:	dd2e      	ble.n	63de <_vfprintf_r+0xc26>
    6380:	4643      	mov	r3, r8
    6382:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6386:	46a8      	mov	r8, r5
    6388:	f04f 0a10 	mov.w	sl, #16
    638c:	f10b 0b0c 	add.w	fp, fp, #12
    6390:	461d      	mov	r5, r3
    6392:	e002      	b.n	639a <_vfprintf_r+0xbe2>
    6394:	3f10      	subs	r7, #16
    6396:	2f10      	cmp	r7, #16
    6398:	dd1e      	ble.n	63d8 <_vfprintf_r+0xc20>
    639a:	f8c4 a004 	str.w	sl, [r4, #4]
    639e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    63a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    63a6:	3301      	adds	r3, #1
    63a8:	6025      	str	r5, [r4, #0]
    63aa:	3210      	adds	r2, #16
    63ac:	2b07      	cmp	r3, #7
    63ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    63b2:	f104 0408 	add.w	r4, r4, #8
    63b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    63ba:	ddeb      	ble.n	6394 <_vfprintf_r+0xbdc>
    63bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    63c0:	4648      	mov	r0, r9
    63c2:	4631      	mov	r1, r6
    63c4:	465a      	mov	r2, fp
    63c6:	3404      	adds	r4, #4
    63c8:	f7ff f9e8 	bl	579c <__sprint_r>
    63cc:	2800      	cmp	r0, #0
    63ce:	f47f ab13 	bne.w	59f8 <_vfprintf_r+0x240>
    63d2:	3f10      	subs	r7, #16
    63d4:	2f10      	cmp	r7, #16
    63d6:	dce0      	bgt.n	639a <_vfprintf_r+0xbe2>
    63d8:	462b      	mov	r3, r5
    63da:	4645      	mov	r5, r8
    63dc:	4698      	mov	r8, r3
    63de:	6067      	str	r7, [r4, #4]
    63e0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    63e4:	f8c4 8000 	str.w	r8, [r4]
    63e8:	1c5a      	adds	r2, r3, #1
    63ea:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    63ee:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    63f2:	19db      	adds	r3, r3, r7
    63f4:	2a07      	cmp	r2, #7
    63f6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    63fa:	f300 823a 	bgt.w	6872 <_vfprintf_r+0x10ba>
    63fe:	3408      	adds	r4, #8
    6400:	e43e      	b.n	5c80 <_vfprintf_r+0x4c8>
    6402:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6404:	6063      	str	r3, [r4, #4]
    6406:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    640a:	6021      	str	r1, [r4, #0]
    640c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6410:	3201      	adds	r2, #1
    6412:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6416:	18cb      	adds	r3, r1, r3
    6418:	2a07      	cmp	r2, #7
    641a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    641e:	f300 8549 	bgt.w	6eb4 <_vfprintf_r+0x16fc>
    6422:	3408      	adds	r4, #8
    6424:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    6426:	2301      	movs	r3, #1
    6428:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    642c:	6063      	str	r3, [r4, #4]
    642e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6432:	6022      	str	r2, [r4, #0]
    6434:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6438:	3301      	adds	r3, #1
    643a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    643e:	3201      	adds	r2, #1
    6440:	2b07      	cmp	r3, #7
    6442:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6446:	bfd8      	it	le
    6448:	f104 0308 	addle.w	r3, r4, #8
    644c:	f300 8523 	bgt.w	6e96 <_vfprintf_r+0x16de>
    6450:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6452:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    6456:	19c7      	adds	r7, r0, r7
    6458:	981a      	ldr	r0, [sp, #104]	; 0x68
    645a:	601f      	str	r7, [r3, #0]
    645c:	1a81      	subs	r1, r0, r2
    645e:	6059      	str	r1, [r3, #4]
    6460:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6464:	1a8a      	subs	r2, r1, r2
    6466:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    646a:	1812      	adds	r2, r2, r0
    646c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6470:	3101      	adds	r1, #1
    6472:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    6476:	2907      	cmp	r1, #7
    6478:	f340 8232 	ble.w	68e0 <_vfprintf_r+0x1128>
    647c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6480:	4648      	mov	r0, r9
    6482:	4631      	mov	r1, r6
    6484:	320c      	adds	r2, #12
    6486:	f7ff f989 	bl	579c <__sprint_r>
    648a:	2800      	cmp	r0, #0
    648c:	f47f aab4 	bne.w	59f8 <_vfprintf_r+0x240>
    6490:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6494:	3304      	adds	r3, #4
    6496:	e456      	b.n	5d46 <_vfprintf_r+0x58e>
    6498:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    649c:	4648      	mov	r0, r9
    649e:	4631      	mov	r1, r6
    64a0:	320c      	adds	r2, #12
    64a2:	f7ff f97b 	bl	579c <__sprint_r>
    64a6:	2800      	cmp	r0, #0
    64a8:	f43f acb4 	beq.w	5e14 <_vfprintf_r+0x65c>
    64ac:	f7ff baa4 	b.w	59f8 <_vfprintf_r+0x240>
    64b0:	991a      	ldr	r1, [sp, #104]	; 0x68
    64b2:	2901      	cmp	r1, #1
    64b4:	dd4c      	ble.n	6550 <_vfprintf_r+0xd98>
    64b6:	2301      	movs	r3, #1
    64b8:	6063      	str	r3, [r4, #4]
    64ba:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    64be:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    64c2:	3301      	adds	r3, #1
    64c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
    64c6:	3201      	adds	r2, #1
    64c8:	2b07      	cmp	r3, #7
    64ca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    64ce:	6020      	str	r0, [r4, #0]
    64d0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    64d4:	f300 81b2 	bgt.w	683c <_vfprintf_r+0x1084>
    64d8:	3408      	adds	r4, #8
    64da:	2301      	movs	r3, #1
    64dc:	6063      	str	r3, [r4, #4]
    64de:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    64e2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    64e6:	3301      	adds	r3, #1
    64e8:	991d      	ldr	r1, [sp, #116]	; 0x74
    64ea:	3201      	adds	r2, #1
    64ec:	2b07      	cmp	r3, #7
    64ee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    64f2:	6021      	str	r1, [r4, #0]
    64f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    64f8:	f300 8192 	bgt.w	6820 <_vfprintf_r+0x1068>
    64fc:	3408      	adds	r4, #8
    64fe:	9812      	ldr	r0, [sp, #72]	; 0x48
    6500:	2200      	movs	r2, #0
    6502:	2300      	movs	r3, #0
    6504:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6506:	f7fd f941 	bl	378c <__aeabi_dcmpeq>
    650a:	2800      	cmp	r0, #0
    650c:	f040 811d 	bne.w	674a <_vfprintf_r+0xf92>
    6510:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6512:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6514:	1e5a      	subs	r2, r3, #1
    6516:	6062      	str	r2, [r4, #4]
    6518:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    651c:	1c41      	adds	r1, r0, #1
    651e:	6021      	str	r1, [r4, #0]
    6520:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6524:	3301      	adds	r3, #1
    6526:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    652a:	188a      	adds	r2, r1, r2
    652c:	2b07      	cmp	r3, #7
    652e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6532:	dc21      	bgt.n	6578 <_vfprintf_r+0xdc0>
    6534:	3408      	adds	r4, #8
    6536:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    6538:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    653c:	981c      	ldr	r0, [sp, #112]	; 0x70
    653e:	6022      	str	r2, [r4, #0]
    6540:	6063      	str	r3, [r4, #4]
    6542:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6546:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    654a:	3301      	adds	r3, #1
    654c:	f7ff bbf0 	b.w	5d30 <_vfprintf_r+0x578>
    6550:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6552:	f012 0f01 	tst.w	r2, #1
    6556:	d1ae      	bne.n	64b6 <_vfprintf_r+0xcfe>
    6558:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    655a:	2301      	movs	r3, #1
    655c:	6063      	str	r3, [r4, #4]
    655e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6562:	6022      	str	r2, [r4, #0]
    6564:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6568:	3301      	adds	r3, #1
    656a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    656e:	3201      	adds	r2, #1
    6570:	2b07      	cmp	r3, #7
    6572:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6576:	dddd      	ble.n	6534 <_vfprintf_r+0xd7c>
    6578:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    657c:	4648      	mov	r0, r9
    657e:	4631      	mov	r1, r6
    6580:	320c      	adds	r2, #12
    6582:	f7ff f90b 	bl	579c <__sprint_r>
    6586:	2800      	cmp	r0, #0
    6588:	f47f aa36 	bne.w	59f8 <_vfprintf_r+0x240>
    658c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6590:	3404      	adds	r4, #4
    6592:	e7d0      	b.n	6536 <_vfprintf_r+0xd7e>
    6594:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6598:	4648      	mov	r0, r9
    659a:	4631      	mov	r1, r6
    659c:	320c      	adds	r2, #12
    659e:	f7ff f8fd 	bl	579c <__sprint_r>
    65a2:	2800      	cmp	r0, #0
    65a4:	f47f aa28 	bne.w	59f8 <_vfprintf_r+0x240>
    65a8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    65ac:	3404      	adds	r4, #4
    65ae:	f7ff bbb0 	b.w	5d12 <_vfprintf_r+0x55a>
    65b2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    65b6:	4648      	mov	r0, r9
    65b8:	4631      	mov	r1, r6
    65ba:	320c      	adds	r2, #12
    65bc:	f7ff f8ee 	bl	579c <__sprint_r>
    65c0:	2800      	cmp	r0, #0
    65c2:	f47f aa19 	bne.w	59f8 <_vfprintf_r+0x240>
    65c6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    65ca:	3404      	adds	r4, #4
    65cc:	f7ff bb3c 	b.w	5c48 <_vfprintf_r+0x490>
    65d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    65d4:	4648      	mov	r0, r9
    65d6:	4631      	mov	r1, r6
    65d8:	320c      	adds	r2, #12
    65da:	f7ff f8df 	bl	579c <__sprint_r>
    65de:	2800      	cmp	r0, #0
    65e0:	f47f aa0a 	bne.w	59f8 <_vfprintf_r+0x240>
    65e4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    65e8:	3404      	adds	r4, #4
    65ea:	f7ff bb43 	b.w	5c74 <_vfprintf_r+0x4bc>
    65ee:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    65f2:	2b00      	cmp	r3, #0
    65f4:	f340 81fd 	ble.w	69f2 <_vfprintf_r+0x123a>
    65f8:	991a      	ldr	r1, [sp, #104]	; 0x68
    65fa:	428b      	cmp	r3, r1
    65fc:	f6ff af01 	blt.w	6402 <_vfprintf_r+0xc4a>
    6600:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6602:	6061      	str	r1, [r4, #4]
    6604:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6608:	6022      	str	r2, [r4, #0]
    660a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    660e:	3301      	adds	r3, #1
    6610:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6614:	1852      	adds	r2, r2, r1
    6616:	2b07      	cmp	r3, #7
    6618:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    661c:	bfd8      	it	le
    661e:	f104 0308 	addle.w	r3, r4, #8
    6622:	f300 8429 	bgt.w	6e78 <_vfprintf_r+0x16c0>
    6626:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    662a:	981a      	ldr	r0, [sp, #104]	; 0x68
    662c:	1a24      	subs	r4, r4, r0
    662e:	2c00      	cmp	r4, #0
    6630:	f340 81b3 	ble.w	699a <_vfprintf_r+0x11e2>
    6634:	2c10      	cmp	r4, #16
    6636:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 681c <_vfprintf_r+0x1064>
    663a:	f340 819d 	ble.w	6978 <_vfprintf_r+0x11c0>
    663e:	4642      	mov	r2, r8
    6640:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6644:	46a8      	mov	r8, r5
    6646:	2710      	movs	r7, #16
    6648:	f10a 0a0c 	add.w	sl, sl, #12
    664c:	4615      	mov	r5, r2
    664e:	e003      	b.n	6658 <_vfprintf_r+0xea0>
    6650:	3c10      	subs	r4, #16
    6652:	2c10      	cmp	r4, #16
    6654:	f340 818d 	ble.w	6972 <_vfprintf_r+0x11ba>
    6658:	605f      	str	r7, [r3, #4]
    665a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    665e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6662:	3201      	adds	r2, #1
    6664:	601d      	str	r5, [r3, #0]
    6666:	3110      	adds	r1, #16
    6668:	2a07      	cmp	r2, #7
    666a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    666e:	f103 0308 	add.w	r3, r3, #8
    6672:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6676:	ddeb      	ble.n	6650 <_vfprintf_r+0xe98>
    6678:	4648      	mov	r0, r9
    667a:	4631      	mov	r1, r6
    667c:	4652      	mov	r2, sl
    667e:	f7ff f88d 	bl	579c <__sprint_r>
    6682:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6686:	3304      	adds	r3, #4
    6688:	2800      	cmp	r0, #0
    668a:	d0e1      	beq.n	6650 <_vfprintf_r+0xe98>
    668c:	f7ff b9b4 	b.w	59f8 <_vfprintf_r+0x240>
    6690:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6692:	9819      	ldr	r0, [sp, #100]	; 0x64
    6694:	4613      	mov	r3, r2
    6696:	9213      	str	r2, [sp, #76]	; 0x4c
    6698:	f00a 020f 	and.w	r2, sl, #15
    669c:	ea4f 111a 	mov.w	r1, sl, lsr #4
    66a0:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    66a4:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    66a8:	5c82      	ldrb	r2, [r0, r2]
    66aa:	468a      	mov	sl, r1
    66ac:	46e3      	mov	fp, ip
    66ae:	ea5a 0c0b 	orrs.w	ip, sl, fp
    66b2:	f803 2d01 	strb.w	r2, [r3, #-1]!
    66b6:	d1ef      	bne.n	6698 <_vfprintf_r+0xee0>
    66b8:	9818      	ldr	r0, [sp, #96]	; 0x60
    66ba:	9313      	str	r3, [sp, #76]	; 0x4c
    66bc:	1ac0      	subs	r0, r0, r3
    66be:	9010      	str	r0, [sp, #64]	; 0x40
    66c0:	f7ff ba41 	b.w	5b46 <_vfprintf_r+0x38e>
    66c4:	2209      	movs	r2, #9
    66c6:	2300      	movs	r3, #0
    66c8:	4552      	cmp	r2, sl
    66ca:	eb73 000b 	sbcs.w	r0, r3, fp
    66ce:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    66d2:	d21f      	bcs.n	6714 <_vfprintf_r+0xf5c>
    66d4:	4623      	mov	r3, r4
    66d6:	4644      	mov	r4, r8
    66d8:	46b8      	mov	r8, r7
    66da:	461f      	mov	r7, r3
    66dc:	4650      	mov	r0, sl
    66de:	4659      	mov	r1, fp
    66e0:	220a      	movs	r2, #10
    66e2:	2300      	movs	r3, #0
    66e4:	f003 fe9e 	bl	a424 <__aeabi_uldivmod>
    66e8:	2300      	movs	r3, #0
    66ea:	4650      	mov	r0, sl
    66ec:	4659      	mov	r1, fp
    66ee:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    66f2:	220a      	movs	r2, #10
    66f4:	f804 cd01 	strb.w	ip, [r4, #-1]!
    66f8:	f003 fe94 	bl	a424 <__aeabi_uldivmod>
    66fc:	2209      	movs	r2, #9
    66fe:	2300      	movs	r3, #0
    6700:	4682      	mov	sl, r0
    6702:	468b      	mov	fp, r1
    6704:	4552      	cmp	r2, sl
    6706:	eb73 030b 	sbcs.w	r3, r3, fp
    670a:	d3e7      	bcc.n	66dc <_vfprintf_r+0xf24>
    670c:	463b      	mov	r3, r7
    670e:	4647      	mov	r7, r8
    6710:	46a0      	mov	r8, r4
    6712:	461c      	mov	r4, r3
    6714:	f108 30ff 	add.w	r0, r8, #4294967295
    6718:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    671c:	9013      	str	r0, [sp, #76]	; 0x4c
    671e:	f808 ac01 	strb.w	sl, [r8, #-1]
    6722:	9918      	ldr	r1, [sp, #96]	; 0x60
    6724:	1a09      	subs	r1, r1, r0
    6726:	9110      	str	r1, [sp, #64]	; 0x40
    6728:	f7ff ba0d 	b.w	5b46 <_vfprintf_r+0x38e>
    672c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6730:	4648      	mov	r0, r9
    6732:	4631      	mov	r1, r6
    6734:	320c      	adds	r2, #12
    6736:	f7ff f831 	bl	579c <__sprint_r>
    673a:	2800      	cmp	r0, #0
    673c:	f47f a95c 	bne.w	59f8 <_vfprintf_r+0x240>
    6740:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6744:	3404      	adds	r4, #4
    6746:	f7ff ba68 	b.w	5c1a <_vfprintf_r+0x462>
    674a:	991a      	ldr	r1, [sp, #104]	; 0x68
    674c:	1e4f      	subs	r7, r1, #1
    674e:	2f00      	cmp	r7, #0
    6750:	f77f aef1 	ble.w	6536 <_vfprintf_r+0xd7e>
    6754:	2f10      	cmp	r7, #16
    6756:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 681c <_vfprintf_r+0x1064>
    675a:	dd4e      	ble.n	67fa <_vfprintf_r+0x1042>
    675c:	4643      	mov	r3, r8
    675e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    6762:	46a8      	mov	r8, r5
    6764:	f04f 0a10 	mov.w	sl, #16
    6768:	f10b 0b0c 	add.w	fp, fp, #12
    676c:	461d      	mov	r5, r3
    676e:	e002      	b.n	6776 <_vfprintf_r+0xfbe>
    6770:	3f10      	subs	r7, #16
    6772:	2f10      	cmp	r7, #16
    6774:	dd3e      	ble.n	67f4 <_vfprintf_r+0x103c>
    6776:	f8c4 a004 	str.w	sl, [r4, #4]
    677a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    677e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6782:	3301      	adds	r3, #1
    6784:	6025      	str	r5, [r4, #0]
    6786:	3210      	adds	r2, #16
    6788:	2b07      	cmp	r3, #7
    678a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    678e:	f104 0408 	add.w	r4, r4, #8
    6792:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6796:	ddeb      	ble.n	6770 <_vfprintf_r+0xfb8>
    6798:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    679c:	4648      	mov	r0, r9
    679e:	4631      	mov	r1, r6
    67a0:	465a      	mov	r2, fp
    67a2:	3404      	adds	r4, #4
    67a4:	f7fe fffa 	bl	579c <__sprint_r>
    67a8:	2800      	cmp	r0, #0
    67aa:	d0e1      	beq.n	6770 <_vfprintf_r+0xfb8>
    67ac:	f7ff b924 	b.w	59f8 <_vfprintf_r+0x240>
    67b0:	9816      	ldr	r0, [sp, #88]	; 0x58
    67b2:	2130      	movs	r1, #48	; 0x30
    67b4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    67b8:	2201      	movs	r2, #1
    67ba:	2302      	movs	r3, #2
    67bc:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    67c0:	f04c 0c02 	orr.w	ip, ip, #2
    67c4:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    67c8:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    67cc:	f7ff b986 	b.w	5adc <_vfprintf_r+0x324>
    67d0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    67d2:	1d01      	adds	r1, r0, #4
    67d4:	6803      	ldr	r3, [r0, #0]
    67d6:	910b      	str	r1, [sp, #44]	; 0x2c
    67d8:	469a      	mov	sl, r3
    67da:	f04f 0b00 	mov.w	fp, #0
    67de:	f7ff b973 	b.w	5ac8 <_vfprintf_r+0x310>
    67e2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    67e4:	1d01      	adds	r1, r0, #4
    67e6:	6803      	ldr	r3, [r0, #0]
    67e8:	910b      	str	r1, [sp, #44]	; 0x2c
    67ea:	469a      	mov	sl, r3
    67ec:	ea4f 7bea 	mov.w	fp, sl, asr #31
    67f0:	f7ff bbad 	b.w	5f4e <_vfprintf_r+0x796>
    67f4:	462b      	mov	r3, r5
    67f6:	4645      	mov	r5, r8
    67f8:	4698      	mov	r8, r3
    67fa:	6067      	str	r7, [r4, #4]
    67fc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    6800:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    6804:	3301      	adds	r3, #1
    6806:	f8c4 8000 	str.w	r8, [r4]
    680a:	19d2      	adds	r2, r2, r7
    680c:	2b07      	cmp	r3, #7
    680e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    6812:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    6816:	f77f ae8d 	ble.w	6534 <_vfprintf_r+0xd7c>
    681a:	e6ad      	b.n	6578 <_vfprintf_r+0xdc0>
    681c:	0000ad4c 	.word	0x0000ad4c
    6820:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6824:	4648      	mov	r0, r9
    6826:	4631      	mov	r1, r6
    6828:	320c      	adds	r2, #12
    682a:	f7fe ffb7 	bl	579c <__sprint_r>
    682e:	2800      	cmp	r0, #0
    6830:	f47f a8e2 	bne.w	59f8 <_vfprintf_r+0x240>
    6834:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6838:	3404      	adds	r4, #4
    683a:	e660      	b.n	64fe <_vfprintf_r+0xd46>
    683c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6840:	4648      	mov	r0, r9
    6842:	4631      	mov	r1, r6
    6844:	320c      	adds	r2, #12
    6846:	f7fe ffa9 	bl	579c <__sprint_r>
    684a:	2800      	cmp	r0, #0
    684c:	f47f a8d4 	bne.w	59f8 <_vfprintf_r+0x240>
    6850:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6854:	3404      	adds	r4, #4
    6856:	e640      	b.n	64da <_vfprintf_r+0xd22>
    6858:	2830      	cmp	r0, #48	; 0x30
    685a:	f000 82ec 	beq.w	6e36 <_vfprintf_r+0x167e>
    685e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6860:	2330      	movs	r3, #48	; 0x30
    6862:	f800 3d01 	strb.w	r3, [r0, #-1]!
    6866:	9918      	ldr	r1, [sp, #96]	; 0x60
    6868:	9013      	str	r0, [sp, #76]	; 0x4c
    686a:	1a09      	subs	r1, r1, r0
    686c:	9110      	str	r1, [sp, #64]	; 0x40
    686e:	f7ff b96a 	b.w	5b46 <_vfprintf_r+0x38e>
    6872:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6876:	4648      	mov	r0, r9
    6878:	4631      	mov	r1, r6
    687a:	320c      	adds	r2, #12
    687c:	f7fe ff8e 	bl	579c <__sprint_r>
    6880:	2800      	cmp	r0, #0
    6882:	f47f a8b9 	bne.w	59f8 <_vfprintf_r+0x240>
    6886:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    688a:	3404      	adds	r4, #4
    688c:	f7ff b9f8 	b.w	5c80 <_vfprintf_r+0x4c8>
    6890:	f1da 0a00 	rsbs	sl, sl, #0
    6894:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    6898:	232d      	movs	r3, #45	; 0x2d
    689a:	ea5a 0c0b 	orrs.w	ip, sl, fp
    689e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    68a2:	bf0c      	ite	eq
    68a4:	2200      	moveq	r2, #0
    68a6:	2201      	movne	r2, #1
    68a8:	2301      	movs	r3, #1
    68aa:	f7ff b91b 	b.w	5ae4 <_vfprintf_r+0x32c>
    68ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
    68b0:	462b      	mov	r3, r5
    68b2:	782a      	ldrb	r2, [r5, #0]
    68b4:	910b      	str	r1, [sp, #44]	; 0x2c
    68b6:	f7ff b82a 	b.w	590e <_vfprintf_r+0x156>
    68ba:	462a      	mov	r2, r5
    68bc:	4645      	mov	r5, r8
    68be:	4690      	mov	r8, r2
    68c0:	605f      	str	r7, [r3, #4]
    68c2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    68c6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    68ca:	3201      	adds	r2, #1
    68cc:	f8c3 8000 	str.w	r8, [r3]
    68d0:	19c9      	adds	r1, r1, r7
    68d2:	2a07      	cmp	r2, #7
    68d4:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    68d8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    68dc:	f73f adce 	bgt.w	647c <_vfprintf_r+0xcc4>
    68e0:	3308      	adds	r3, #8
    68e2:	f7ff ba30 	b.w	5d46 <_vfprintf_r+0x58e>
    68e6:	980a      	ldr	r0, [sp, #40]	; 0x28
    68e8:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    68ec:	f000 81ed 	beq.w	6cca <_vfprintf_r+0x1512>
    68f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    68f2:	4613      	mov	r3, r2
    68f4:	1d0a      	adds	r2, r1, #4
    68f6:	920b      	str	r2, [sp, #44]	; 0x2c
    68f8:	f8b1 a000 	ldrh.w	sl, [r1]
    68fc:	f1ba 0200 	subs.w	r2, sl, #0
    6900:	bf18      	it	ne
    6902:	2201      	movne	r2, #1
    6904:	46d2      	mov	sl, sl
    6906:	f04f 0b00 	mov.w	fp, #0
    690a:	f7ff b8e7 	b.w	5adc <_vfprintf_r+0x324>
    690e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6910:	f013 0f40 	tst.w	r3, #64	; 0x40
    6914:	f000 81cc 	beq.w	6cb0 <_vfprintf_r+0x14f8>
    6918:	980b      	ldr	r0, [sp, #44]	; 0x2c
    691a:	2301      	movs	r3, #1
    691c:	1d01      	adds	r1, r0, #4
    691e:	910b      	str	r1, [sp, #44]	; 0x2c
    6920:	f8b0 a000 	ldrh.w	sl, [r0]
    6924:	f1ba 0200 	subs.w	r2, sl, #0
    6928:	bf18      	it	ne
    692a:	2201      	movne	r2, #1
    692c:	46d2      	mov	sl, sl
    692e:	f04f 0b00 	mov.w	fp, #0
    6932:	f7ff b8d3 	b.w	5adc <_vfprintf_r+0x324>
    6936:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6938:	f013 0f10 	tst.w	r3, #16
    693c:	f000 81a4 	beq.w	6c88 <_vfprintf_r+0x14d0>
    6940:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6942:	9911      	ldr	r1, [sp, #68]	; 0x44
    6944:	f100 0a04 	add.w	sl, r0, #4
    6948:	6803      	ldr	r3, [r0, #0]
    694a:	6019      	str	r1, [r3, #0]
    694c:	f7fe bf9c 	b.w	5888 <_vfprintf_r+0xd0>
    6950:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6952:	1dc3      	adds	r3, r0, #7
    6954:	f023 0307 	bic.w	r3, r3, #7
    6958:	f103 0108 	add.w	r1, r3, #8
    695c:	910b      	str	r1, [sp, #44]	; 0x2c
    695e:	f8d3 8004 	ldr.w	r8, [r3, #4]
    6962:	f8d3 a000 	ldr.w	sl, [r3]
    6966:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    696a:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    696e:	f7ff bb11 	b.w	5f94 <_vfprintf_r+0x7dc>
    6972:	462a      	mov	r2, r5
    6974:	4645      	mov	r5, r8
    6976:	4690      	mov	r8, r2
    6978:	605c      	str	r4, [r3, #4]
    697a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    697e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6982:	3201      	adds	r2, #1
    6984:	f8c3 8000 	str.w	r8, [r3]
    6988:	1909      	adds	r1, r1, r4
    698a:	2a07      	cmp	r2, #7
    698c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6990:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6994:	f300 82ea 	bgt.w	6f6c <_vfprintf_r+0x17b4>
    6998:	3308      	adds	r3, #8
    699a:	990a      	ldr	r1, [sp, #40]	; 0x28
    699c:	f011 0f01 	tst.w	r1, #1
    69a0:	f43f a9d1 	beq.w	5d46 <_vfprintf_r+0x58e>
    69a4:	2201      	movs	r2, #1
    69a6:	605a      	str	r2, [r3, #4]
    69a8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    69ac:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    69b0:	3201      	adds	r2, #1
    69b2:	981d      	ldr	r0, [sp, #116]	; 0x74
    69b4:	3101      	adds	r1, #1
    69b6:	2a07      	cmp	r2, #7
    69b8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    69bc:	6018      	str	r0, [r3, #0]
    69be:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    69c2:	f73f ad5b 	bgt.w	647c <_vfprintf_r+0xcc4>
    69c6:	3308      	adds	r3, #8
    69c8:	f7ff b9bd 	b.w	5d46 <_vfprintf_r+0x58e>
    69cc:	232d      	movs	r3, #45	; 0x2d
    69ce:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    69d2:	f7ff baf2 	b.w	5fba <_vfprintf_r+0x802>
    69d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    69da:	4648      	mov	r0, r9
    69dc:	4631      	mov	r1, r6
    69de:	320c      	adds	r2, #12
    69e0:	f7fe fedc 	bl	579c <__sprint_r>
    69e4:	2800      	cmp	r0, #0
    69e6:	f47f a807 	bne.w	59f8 <_vfprintf_r+0x240>
    69ea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    69ee:	3304      	adds	r3, #4
    69f0:	e456      	b.n	62a0 <_vfprintf_r+0xae8>
    69f2:	2301      	movs	r3, #1
    69f4:	6063      	str	r3, [r4, #4]
    69f6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    69fa:	f64a 5338 	movw	r3, #44344	; 0xad38
    69fe:	f2c0 0300 	movt	r3, #0
    6a02:	6023      	str	r3, [r4, #0]
    6a04:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    6a08:	3201      	adds	r2, #1
    6a0a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6a0e:	3301      	adds	r3, #1
    6a10:	2a07      	cmp	r2, #7
    6a12:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    6a16:	bfd8      	it	le
    6a18:	f104 0308 	addle.w	r3, r4, #8
    6a1c:	f300 8187 	bgt.w	6d2e <_vfprintf_r+0x1576>
    6a20:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    6a24:	b93a      	cbnz	r2, 6a36 <_vfprintf_r+0x127e>
    6a26:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6a28:	b92a      	cbnz	r2, 6a36 <_vfprintf_r+0x127e>
    6a2a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    6a2e:	f01c 0f01 	tst.w	ip, #1
    6a32:	f43f a988 	beq.w	5d46 <_vfprintf_r+0x58e>
    6a36:	2201      	movs	r2, #1
    6a38:	605a      	str	r2, [r3, #4]
    6a3a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6a3e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6a42:	3201      	adds	r2, #1
    6a44:	981d      	ldr	r0, [sp, #116]	; 0x74
    6a46:	3101      	adds	r1, #1
    6a48:	2a07      	cmp	r2, #7
    6a4a:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6a4e:	6018      	str	r0, [r3, #0]
    6a50:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6a54:	f300 8179 	bgt.w	6d4a <_vfprintf_r+0x1592>
    6a58:	3308      	adds	r3, #8
    6a5a:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    6a5e:	427f      	negs	r7, r7
    6a60:	2f00      	cmp	r7, #0
    6a62:	f340 81b3 	ble.w	6dcc <_vfprintf_r+0x1614>
    6a66:	2f10      	cmp	r7, #16
    6a68:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 70bc <_vfprintf_r+0x1904>
    6a6c:	f340 81d2 	ble.w	6e14 <_vfprintf_r+0x165c>
    6a70:	4642      	mov	r2, r8
    6a72:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    6a76:	46a8      	mov	r8, r5
    6a78:	2410      	movs	r4, #16
    6a7a:	f10a 0a0c 	add.w	sl, sl, #12
    6a7e:	4615      	mov	r5, r2
    6a80:	e003      	b.n	6a8a <_vfprintf_r+0x12d2>
    6a82:	3f10      	subs	r7, #16
    6a84:	2f10      	cmp	r7, #16
    6a86:	f340 81c2 	ble.w	6e0e <_vfprintf_r+0x1656>
    6a8a:	605c      	str	r4, [r3, #4]
    6a8c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6a90:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6a94:	3201      	adds	r2, #1
    6a96:	601d      	str	r5, [r3, #0]
    6a98:	3110      	adds	r1, #16
    6a9a:	2a07      	cmp	r2, #7
    6a9c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6aa0:	f103 0308 	add.w	r3, r3, #8
    6aa4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6aa8:	ddeb      	ble.n	6a82 <_vfprintf_r+0x12ca>
    6aaa:	4648      	mov	r0, r9
    6aac:	4631      	mov	r1, r6
    6aae:	4652      	mov	r2, sl
    6ab0:	f7fe fe74 	bl	579c <__sprint_r>
    6ab4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6ab8:	3304      	adds	r3, #4
    6aba:	2800      	cmp	r0, #0
    6abc:	d0e1      	beq.n	6a82 <_vfprintf_r+0x12ca>
    6abe:	f7fe bf9b 	b.w	59f8 <_vfprintf_r+0x240>
    6ac2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    6ac4:	1c6b      	adds	r3, r5, #1
    6ac6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6ac8:	f042 0220 	orr.w	r2, r2, #32
    6acc:	920a      	str	r2, [sp, #40]	; 0x28
    6ace:	786a      	ldrb	r2, [r5, #1]
    6ad0:	910b      	str	r1, [sp, #44]	; 0x2c
    6ad2:	f7fe bf1c 	b.w	590e <_vfprintf_r+0x156>
    6ad6:	4650      	mov	r0, sl
    6ad8:	4641      	mov	r1, r8
    6ada:	f003 f923 	bl	9d24 <__isnand>
    6ade:	2800      	cmp	r0, #0
    6ae0:	f040 80ff 	bne.w	6ce2 <_vfprintf_r+0x152a>
    6ae4:	f1b7 3fff 	cmp.w	r7, #4294967295
    6ae8:	f000 8251 	beq.w	6f8e <_vfprintf_r+0x17d6>
    6aec:	9816      	ldr	r0, [sp, #88]	; 0x58
    6aee:	2867      	cmp	r0, #103	; 0x67
    6af0:	bf14      	ite	ne
    6af2:	2300      	movne	r3, #0
    6af4:	2301      	moveq	r3, #1
    6af6:	2847      	cmp	r0, #71	; 0x47
    6af8:	bf08      	it	eq
    6afa:	f043 0301 	orreq.w	r3, r3, #1
    6afe:	b113      	cbz	r3, 6b06 <_vfprintf_r+0x134e>
    6b00:	2f00      	cmp	r7, #0
    6b02:	bf08      	it	eq
    6b04:	2701      	moveq	r7, #1
    6b06:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    6b0a:	4643      	mov	r3, r8
    6b0c:	4652      	mov	r2, sl
    6b0e:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b10:	e9c0 2300 	strd	r2, r3, [r0]
    6b14:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    6b18:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    6b1c:	910a      	str	r1, [sp, #40]	; 0x28
    6b1e:	2b00      	cmp	r3, #0
    6b20:	f2c0 8264 	blt.w	6fec <_vfprintf_r+0x1834>
    6b24:	2100      	movs	r1, #0
    6b26:	9117      	str	r1, [sp, #92]	; 0x5c
    6b28:	9816      	ldr	r0, [sp, #88]	; 0x58
    6b2a:	2866      	cmp	r0, #102	; 0x66
    6b2c:	bf14      	ite	ne
    6b2e:	2300      	movne	r3, #0
    6b30:	2301      	moveq	r3, #1
    6b32:	2846      	cmp	r0, #70	; 0x46
    6b34:	bf08      	it	eq
    6b36:	f043 0301 	orreq.w	r3, r3, #1
    6b3a:	9310      	str	r3, [sp, #64]	; 0x40
    6b3c:	2b00      	cmp	r3, #0
    6b3e:	f000 81d1 	beq.w	6ee4 <_vfprintf_r+0x172c>
    6b42:	46bc      	mov	ip, r7
    6b44:	2303      	movs	r3, #3
    6b46:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    6b4a:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    6b4e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    6b52:	4648      	mov	r0, r9
    6b54:	9300      	str	r3, [sp, #0]
    6b56:	9102      	str	r1, [sp, #8]
    6b58:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    6b5c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    6b60:	310c      	adds	r1, #12
    6b62:	f8cd c004 	str.w	ip, [sp, #4]
    6b66:	9103      	str	r1, [sp, #12]
    6b68:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    6b6c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    6b70:	9104      	str	r1, [sp, #16]
    6b72:	f000 fbc5 	bl	7300 <_dtoa_r>
    6b76:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6b78:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6b7c:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    6b80:	bf18      	it	ne
    6b82:	2301      	movne	r3, #1
    6b84:	2a47      	cmp	r2, #71	; 0x47
    6b86:	bf0c      	ite	eq
    6b88:	2300      	moveq	r3, #0
    6b8a:	f003 0301 	andne.w	r3, r3, #1
    6b8e:	9013      	str	r0, [sp, #76]	; 0x4c
    6b90:	b933      	cbnz	r3, 6ba0 <_vfprintf_r+0x13e8>
    6b92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6b94:	f013 0f01 	tst.w	r3, #1
    6b98:	bf08      	it	eq
    6b9a:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    6b9e:	d016      	beq.n	6bce <_vfprintf_r+0x1416>
    6ba0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6ba2:	9910      	ldr	r1, [sp, #64]	; 0x40
    6ba4:	eb00 0b0c 	add.w	fp, r0, ip
    6ba8:	b131      	cbz	r1, 6bb8 <_vfprintf_r+0x1400>
    6baa:	7803      	ldrb	r3, [r0, #0]
    6bac:	2b30      	cmp	r3, #48	; 0x30
    6bae:	f000 80da 	beq.w	6d66 <_vfprintf_r+0x15ae>
    6bb2:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    6bb6:	449b      	add	fp, r3
    6bb8:	4650      	mov	r0, sl
    6bba:	2200      	movs	r2, #0
    6bbc:	2300      	movs	r3, #0
    6bbe:	4641      	mov	r1, r8
    6bc0:	f7fc fde4 	bl	378c <__aeabi_dcmpeq>
    6bc4:	2800      	cmp	r0, #0
    6bc6:	f000 81c2 	beq.w	6f4e <_vfprintf_r+0x1796>
    6bca:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    6bce:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6bd0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6bd2:	2a67      	cmp	r2, #103	; 0x67
    6bd4:	bf14      	ite	ne
    6bd6:	2300      	movne	r3, #0
    6bd8:	2301      	moveq	r3, #1
    6bda:	2a47      	cmp	r2, #71	; 0x47
    6bdc:	bf08      	it	eq
    6bde:	f043 0301 	orreq.w	r3, r3, #1
    6be2:	ebc0 000b 	rsb	r0, r0, fp
    6be6:	901a      	str	r0, [sp, #104]	; 0x68
    6be8:	2b00      	cmp	r3, #0
    6bea:	f000 818a 	beq.w	6f02 <_vfprintf_r+0x174a>
    6bee:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    6bf2:	f111 0f03 	cmn.w	r1, #3
    6bf6:	9110      	str	r1, [sp, #64]	; 0x40
    6bf8:	db02      	blt.n	6c00 <_vfprintf_r+0x1448>
    6bfa:	428f      	cmp	r7, r1
    6bfc:	f280 818c 	bge.w	6f18 <_vfprintf_r+0x1760>
    6c00:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6c02:	3a02      	subs	r2, #2
    6c04:	9216      	str	r2, [sp, #88]	; 0x58
    6c06:	9910      	ldr	r1, [sp, #64]	; 0x40
    6c08:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6c0a:	1e4b      	subs	r3, r1, #1
    6c0c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    6c10:	2b00      	cmp	r3, #0
    6c12:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    6c16:	f2c0 8234 	blt.w	7082 <_vfprintf_r+0x18ca>
    6c1a:	222b      	movs	r2, #43	; 0x2b
    6c1c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    6c20:	2b09      	cmp	r3, #9
    6c22:	f300 81b6 	bgt.w	6f92 <_vfprintf_r+0x17da>
    6c26:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    6c2a:	3330      	adds	r3, #48	; 0x30
    6c2c:	3204      	adds	r2, #4
    6c2e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    6c32:	2330      	movs	r3, #48	; 0x30
    6c34:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    6c38:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    6c3c:	981a      	ldr	r0, [sp, #104]	; 0x68
    6c3e:	991a      	ldr	r1, [sp, #104]	; 0x68
    6c40:	1ad3      	subs	r3, r2, r3
    6c42:	1818      	adds	r0, r3, r0
    6c44:	931c      	str	r3, [sp, #112]	; 0x70
    6c46:	2901      	cmp	r1, #1
    6c48:	9010      	str	r0, [sp, #64]	; 0x40
    6c4a:	f340 8210 	ble.w	706e <_vfprintf_r+0x18b6>
    6c4e:	9810      	ldr	r0, [sp, #64]	; 0x40
    6c50:	3001      	adds	r0, #1
    6c52:	9010      	str	r0, [sp, #64]	; 0x40
    6c54:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    6c58:	910c      	str	r1, [sp, #48]	; 0x30
    6c5a:	9817      	ldr	r0, [sp, #92]	; 0x5c
    6c5c:	2800      	cmp	r0, #0
    6c5e:	f000 816e 	beq.w	6f3e <_vfprintf_r+0x1786>
    6c62:	232d      	movs	r3, #45	; 0x2d
    6c64:	2100      	movs	r1, #0
    6c66:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    6c6a:	9117      	str	r1, [sp, #92]	; 0x5c
    6c6c:	f7fe bf74 	b.w	5b58 <_vfprintf_r+0x3a0>
    6c70:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6c72:	f04f 0c00 	mov.w	ip, #0
    6c76:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6c7a:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    6c7e:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    6c82:	920c      	str	r2, [sp, #48]	; 0x30
    6c84:	f7fe bf67 	b.w	5b56 <_vfprintf_r+0x39e>
    6c88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6c8a:	f012 0f40 	tst.w	r2, #64	; 0x40
    6c8e:	bf17      	itett	ne
    6c90:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    6c92:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    6c94:	9911      	ldrne	r1, [sp, #68]	; 0x44
    6c96:	f100 0a04 	addne.w	sl, r0, #4
    6c9a:	bf11      	iteee	ne
    6c9c:	6803      	ldrne	r3, [r0, #0]
    6c9e:	f102 0a04 	addeq.w	sl, r2, #4
    6ca2:	6813      	ldreq	r3, [r2, #0]
    6ca4:	9811      	ldreq	r0, [sp, #68]	; 0x44
    6ca6:	bf14      	ite	ne
    6ca8:	8019      	strhne	r1, [r3, #0]
    6caa:	6018      	streq	r0, [r3, #0]
    6cac:	f7fe bdec 	b.w	5888 <_vfprintf_r+0xd0>
    6cb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    6cb2:	1d13      	adds	r3, r2, #4
    6cb4:	930b      	str	r3, [sp, #44]	; 0x2c
    6cb6:	6811      	ldr	r1, [r2, #0]
    6cb8:	2301      	movs	r3, #1
    6cba:	1e0a      	subs	r2, r1, #0
    6cbc:	bf18      	it	ne
    6cbe:	2201      	movne	r2, #1
    6cc0:	468a      	mov	sl, r1
    6cc2:	f04f 0b00 	mov.w	fp, #0
    6cc6:	f7fe bf09 	b.w	5adc <_vfprintf_r+0x324>
    6cca:	980b      	ldr	r0, [sp, #44]	; 0x2c
    6ccc:	1d02      	adds	r2, r0, #4
    6cce:	920b      	str	r2, [sp, #44]	; 0x2c
    6cd0:	6801      	ldr	r1, [r0, #0]
    6cd2:	1e0a      	subs	r2, r1, #0
    6cd4:	bf18      	it	ne
    6cd6:	2201      	movne	r2, #1
    6cd8:	468a      	mov	sl, r1
    6cda:	f04f 0b00 	mov.w	fp, #0
    6cde:	f7fe befd 	b.w	5adc <_vfprintf_r+0x324>
    6ce2:	f64a 5218 	movw	r2, #44312	; 0xad18
    6ce6:	f64a 5314 	movw	r3, #44308	; 0xad14
    6cea:	9916      	ldr	r1, [sp, #88]	; 0x58
    6cec:	f2c0 0300 	movt	r3, #0
    6cf0:	f2c0 0200 	movt	r2, #0
    6cf4:	2003      	movs	r0, #3
    6cf6:	2947      	cmp	r1, #71	; 0x47
    6cf8:	bfd8      	it	le
    6cfa:	461a      	movle	r2, r3
    6cfc:	9213      	str	r2, [sp, #76]	; 0x4c
    6cfe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    6d00:	900c      	str	r0, [sp, #48]	; 0x30
    6d02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    6d06:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    6d0a:	920a      	str	r2, [sp, #40]	; 0x28
    6d0c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6d10:	9010      	str	r0, [sp, #64]	; 0x40
    6d12:	f7fe bf20 	b.w	5b56 <_vfprintf_r+0x39e>
    6d16:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d1a:	4648      	mov	r0, r9
    6d1c:	4631      	mov	r1, r6
    6d1e:	320c      	adds	r2, #12
    6d20:	f7fe fd3c 	bl	579c <__sprint_r>
    6d24:	2800      	cmp	r0, #0
    6d26:	f47e ae67 	bne.w	59f8 <_vfprintf_r+0x240>
    6d2a:	f7fe be62 	b.w	59f2 <_vfprintf_r+0x23a>
    6d2e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d32:	4648      	mov	r0, r9
    6d34:	4631      	mov	r1, r6
    6d36:	320c      	adds	r2, #12
    6d38:	f7fe fd30 	bl	579c <__sprint_r>
    6d3c:	2800      	cmp	r0, #0
    6d3e:	f47e ae5b 	bne.w	59f8 <_vfprintf_r+0x240>
    6d42:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6d46:	3304      	adds	r3, #4
    6d48:	e66a      	b.n	6a20 <_vfprintf_r+0x1268>
    6d4a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d4e:	4648      	mov	r0, r9
    6d50:	4631      	mov	r1, r6
    6d52:	320c      	adds	r2, #12
    6d54:	f7fe fd22 	bl	579c <__sprint_r>
    6d58:	2800      	cmp	r0, #0
    6d5a:	f47e ae4d 	bne.w	59f8 <_vfprintf_r+0x240>
    6d5e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6d62:	3304      	adds	r3, #4
    6d64:	e679      	b.n	6a5a <_vfprintf_r+0x12a2>
    6d66:	4650      	mov	r0, sl
    6d68:	2200      	movs	r2, #0
    6d6a:	2300      	movs	r3, #0
    6d6c:	4641      	mov	r1, r8
    6d6e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    6d72:	f7fc fd0b 	bl	378c <__aeabi_dcmpeq>
    6d76:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    6d7a:	2800      	cmp	r0, #0
    6d7c:	f47f af19 	bne.w	6bb2 <_vfprintf_r+0x13fa>
    6d80:	f1cc 0301 	rsb	r3, ip, #1
    6d84:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    6d88:	e715      	b.n	6bb6 <_vfprintf_r+0x13fe>
    6d8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6d8c:	4252      	negs	r2, r2
    6d8e:	920f      	str	r2, [sp, #60]	; 0x3c
    6d90:	f7ff b887 	b.w	5ea2 <_vfprintf_r+0x6ea>
    6d94:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6d98:	4648      	mov	r0, r9
    6d9a:	4631      	mov	r1, r6
    6d9c:	320c      	adds	r2, #12
    6d9e:	f7fe fcfd 	bl	579c <__sprint_r>
    6da2:	2800      	cmp	r0, #0
    6da4:	f47e ae28 	bne.w	59f8 <_vfprintf_r+0x240>
    6da8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6dac:	3304      	adds	r3, #4
    6dae:	f7ff ba93 	b.w	62d8 <_vfprintf_r+0xb20>
    6db2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6db6:	4648      	mov	r0, r9
    6db8:	4631      	mov	r1, r6
    6dba:	320c      	adds	r2, #12
    6dbc:	f7fe fcee 	bl	579c <__sprint_r>
    6dc0:	2800      	cmp	r0, #0
    6dc2:	f47e ae19 	bne.w	59f8 <_vfprintf_r+0x240>
    6dc6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6dca:	3304      	adds	r3, #4
    6dcc:	991a      	ldr	r1, [sp, #104]	; 0x68
    6dce:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6dd0:	6059      	str	r1, [r3, #4]
    6dd2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6dd6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6dda:	6018      	str	r0, [r3, #0]
    6ddc:	3201      	adds	r2, #1
    6dde:	981a      	ldr	r0, [sp, #104]	; 0x68
    6de0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6de4:	1809      	adds	r1, r1, r0
    6de6:	2a07      	cmp	r2, #7
    6de8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6dec:	f73f ab46 	bgt.w	647c <_vfprintf_r+0xcc4>
    6df0:	3308      	adds	r3, #8
    6df2:	f7fe bfa8 	b.w	5d46 <_vfprintf_r+0x58e>
    6df6:	2100      	movs	r1, #0
    6df8:	9117      	str	r1, [sp, #92]	; 0x5c
    6dfa:	f7fd f9cb 	bl	4194 <strlen>
    6dfe:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6e02:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6e06:	9010      	str	r0, [sp, #64]	; 0x40
    6e08:	920c      	str	r2, [sp, #48]	; 0x30
    6e0a:	f7fe bea4 	b.w	5b56 <_vfprintf_r+0x39e>
    6e0e:	462a      	mov	r2, r5
    6e10:	4645      	mov	r5, r8
    6e12:	4690      	mov	r8, r2
    6e14:	605f      	str	r7, [r3, #4]
    6e16:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    6e1a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    6e1e:	3201      	adds	r2, #1
    6e20:	f8c3 8000 	str.w	r8, [r3]
    6e24:	19c9      	adds	r1, r1, r7
    6e26:	2a07      	cmp	r2, #7
    6e28:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    6e2c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    6e30:	dcbf      	bgt.n	6db2 <_vfprintf_r+0x15fa>
    6e32:	3308      	adds	r3, #8
    6e34:	e7ca      	b.n	6dcc <_vfprintf_r+0x1614>
    6e36:	9a18      	ldr	r2, [sp, #96]	; 0x60
    6e38:	9913      	ldr	r1, [sp, #76]	; 0x4c
    6e3a:	1a51      	subs	r1, r2, r1
    6e3c:	9110      	str	r1, [sp, #64]	; 0x40
    6e3e:	f7fe be82 	b.w	5b46 <_vfprintf_r+0x38e>
    6e42:	4648      	mov	r0, r9
    6e44:	4631      	mov	r1, r6
    6e46:	f000 f949 	bl	70dc <__swsetup_r>
    6e4a:	2800      	cmp	r0, #0
    6e4c:	f47e add8 	bne.w	5a00 <_vfprintf_r+0x248>
    6e50:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    6e54:	fa1f f38c 	uxth.w	r3, ip
    6e58:	f7fe bcf6 	b.w	5848 <_vfprintf_r+0x90>
    6e5c:	2f06      	cmp	r7, #6
    6e5e:	bf28      	it	cs
    6e60:	2706      	movcs	r7, #6
    6e62:	f64a 5130 	movw	r1, #44336	; 0xad30
    6e66:	f2c0 0100 	movt	r1, #0
    6e6a:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    6e6e:	9710      	str	r7, [sp, #64]	; 0x40
    6e70:	9113      	str	r1, [sp, #76]	; 0x4c
    6e72:	920c      	str	r2, [sp, #48]	; 0x30
    6e74:	f7fe bfe8 	b.w	5e48 <_vfprintf_r+0x690>
    6e78:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6e7c:	4648      	mov	r0, r9
    6e7e:	4631      	mov	r1, r6
    6e80:	320c      	adds	r2, #12
    6e82:	f7fe fc8b 	bl	579c <__sprint_r>
    6e86:	2800      	cmp	r0, #0
    6e88:	f47e adb6 	bne.w	59f8 <_vfprintf_r+0x240>
    6e8c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6e90:	3304      	adds	r3, #4
    6e92:	f7ff bbc8 	b.w	6626 <_vfprintf_r+0xe6e>
    6e96:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6e9a:	4648      	mov	r0, r9
    6e9c:	4631      	mov	r1, r6
    6e9e:	320c      	adds	r2, #12
    6ea0:	f7fe fc7c 	bl	579c <__sprint_r>
    6ea4:	2800      	cmp	r0, #0
    6ea6:	f47e ada7 	bne.w	59f8 <_vfprintf_r+0x240>
    6eaa:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6eae:	3304      	adds	r3, #4
    6eb0:	f7ff bace 	b.w	6450 <_vfprintf_r+0xc98>
    6eb4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6eb8:	4648      	mov	r0, r9
    6eba:	4631      	mov	r1, r6
    6ebc:	320c      	adds	r2, #12
    6ebe:	f7fe fc6d 	bl	579c <__sprint_r>
    6ec2:	2800      	cmp	r0, #0
    6ec4:	f47e ad98 	bne.w	59f8 <_vfprintf_r+0x240>
    6ec8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    6ecc:	3404      	adds	r4, #4
    6ece:	f7ff baa9 	b.w	6424 <_vfprintf_r+0xc6c>
    6ed2:	9710      	str	r7, [sp, #64]	; 0x40
    6ed4:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    6ed8:	9017      	str	r0, [sp, #92]	; 0x5c
    6eda:	970c      	str	r7, [sp, #48]	; 0x30
    6edc:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6ee0:	f7fe be39 	b.w	5b56 <_vfprintf_r+0x39e>
    6ee4:	9916      	ldr	r1, [sp, #88]	; 0x58
    6ee6:	2965      	cmp	r1, #101	; 0x65
    6ee8:	bf14      	ite	ne
    6eea:	2300      	movne	r3, #0
    6eec:	2301      	moveq	r3, #1
    6eee:	2945      	cmp	r1, #69	; 0x45
    6ef0:	bf08      	it	eq
    6ef2:	f043 0301 	orreq.w	r3, r3, #1
    6ef6:	2b00      	cmp	r3, #0
    6ef8:	d046      	beq.n	6f88 <_vfprintf_r+0x17d0>
    6efa:	f107 0c01 	add.w	ip, r7, #1
    6efe:	2302      	movs	r3, #2
    6f00:	e621      	b.n	6b46 <_vfprintf_r+0x138e>
    6f02:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6f04:	2b65      	cmp	r3, #101	; 0x65
    6f06:	dd76      	ble.n	6ff6 <_vfprintf_r+0x183e>
    6f08:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6f0a:	2a66      	cmp	r2, #102	; 0x66
    6f0c:	bf1c      	itt	ne
    6f0e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    6f12:	9310      	strne	r3, [sp, #64]	; 0x40
    6f14:	f000 8083 	beq.w	701e <_vfprintf_r+0x1866>
    6f18:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    6f1a:	9810      	ldr	r0, [sp, #64]	; 0x40
    6f1c:	4283      	cmp	r3, r0
    6f1e:	dc6e      	bgt.n	6ffe <_vfprintf_r+0x1846>
    6f20:	990a      	ldr	r1, [sp, #40]	; 0x28
    6f22:	f011 0f01 	tst.w	r1, #1
    6f26:	f040 808e 	bne.w	7046 <_vfprintf_r+0x188e>
    6f2a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    6f2e:	2367      	movs	r3, #103	; 0x67
    6f30:	920c      	str	r2, [sp, #48]	; 0x30
    6f32:	9316      	str	r3, [sp, #88]	; 0x58
    6f34:	e691      	b.n	6c5a <_vfprintf_r+0x14a2>
    6f36:	2700      	movs	r7, #0
    6f38:	461d      	mov	r5, r3
    6f3a:	f7fe bce9 	b.w	5910 <_vfprintf_r+0x158>
    6f3e:	9910      	ldr	r1, [sp, #64]	; 0x40
    6f40:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    6f44:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    6f48:	910c      	str	r1, [sp, #48]	; 0x30
    6f4a:	f7fe be04 	b.w	5b56 <_vfprintf_r+0x39e>
    6f4e:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    6f52:	459b      	cmp	fp, r3
    6f54:	bf98      	it	ls
    6f56:	469b      	movls	fp, r3
    6f58:	f67f ae39 	bls.w	6bce <_vfprintf_r+0x1416>
    6f5c:	2230      	movs	r2, #48	; 0x30
    6f5e:	f803 2b01 	strb.w	r2, [r3], #1
    6f62:	459b      	cmp	fp, r3
    6f64:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    6f68:	d8f9      	bhi.n	6f5e <_vfprintf_r+0x17a6>
    6f6a:	e630      	b.n	6bce <_vfprintf_r+0x1416>
    6f6c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    6f70:	4648      	mov	r0, r9
    6f72:	4631      	mov	r1, r6
    6f74:	320c      	adds	r2, #12
    6f76:	f7fe fc11 	bl	579c <__sprint_r>
    6f7a:	2800      	cmp	r0, #0
    6f7c:	f47e ad3c 	bne.w	59f8 <_vfprintf_r+0x240>
    6f80:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    6f84:	3304      	adds	r3, #4
    6f86:	e508      	b.n	699a <_vfprintf_r+0x11e2>
    6f88:	46bc      	mov	ip, r7
    6f8a:	3302      	adds	r3, #2
    6f8c:	e5db      	b.n	6b46 <_vfprintf_r+0x138e>
    6f8e:	3707      	adds	r7, #7
    6f90:	e5b9      	b.n	6b06 <_vfprintf_r+0x134e>
    6f92:	f246 6c67 	movw	ip, #26215	; 0x6667
    6f96:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    6f9a:	3103      	adds	r1, #3
    6f9c:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    6fa0:	fb8c 2003 	smull	r2, r0, ip, r3
    6fa4:	17da      	asrs	r2, r3, #31
    6fa6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    6faa:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    6fae:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    6fb2:	4613      	mov	r3, r2
    6fb4:	3030      	adds	r0, #48	; 0x30
    6fb6:	2a09      	cmp	r2, #9
    6fb8:	f801 0d01 	strb.w	r0, [r1, #-1]!
    6fbc:	dcf0      	bgt.n	6fa0 <_vfprintf_r+0x17e8>
    6fbe:	3330      	adds	r3, #48	; 0x30
    6fc0:	1e48      	subs	r0, r1, #1
    6fc2:	b2da      	uxtb	r2, r3
    6fc4:	f801 2c01 	strb.w	r2, [r1, #-1]
    6fc8:	9b07      	ldr	r3, [sp, #28]
    6fca:	4283      	cmp	r3, r0
    6fcc:	d96a      	bls.n	70a4 <_vfprintf_r+0x18ec>
    6fce:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    6fd2:	3303      	adds	r3, #3
    6fd4:	e001      	b.n	6fda <_vfprintf_r+0x1822>
    6fd6:	f811 2b01 	ldrb.w	r2, [r1], #1
    6fda:	f803 2c01 	strb.w	r2, [r3, #-1]
    6fde:	461a      	mov	r2, r3
    6fe0:	f8dd c01c 	ldr.w	ip, [sp, #28]
    6fe4:	3301      	adds	r3, #1
    6fe6:	458c      	cmp	ip, r1
    6fe8:	d8f5      	bhi.n	6fd6 <_vfprintf_r+0x181e>
    6fea:	e625      	b.n	6c38 <_vfprintf_r+0x1480>
    6fec:	222d      	movs	r2, #45	; 0x2d
    6fee:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    6ff2:	9217      	str	r2, [sp, #92]	; 0x5c
    6ff4:	e598      	b.n	6b28 <_vfprintf_r+0x1370>
    6ff6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    6ffa:	9010      	str	r0, [sp, #64]	; 0x40
    6ffc:	e603      	b.n	6c06 <_vfprintf_r+0x144e>
    6ffe:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7000:	991a      	ldr	r1, [sp, #104]	; 0x68
    7002:	2b00      	cmp	r3, #0
    7004:	bfda      	itte	le
    7006:	9810      	ldrle	r0, [sp, #64]	; 0x40
    7008:	f1c0 0302 	rsble	r3, r0, #2
    700c:	2301      	movgt	r3, #1
    700e:	185b      	adds	r3, r3, r1
    7010:	2267      	movs	r2, #103	; 0x67
    7012:	9310      	str	r3, [sp, #64]	; 0x40
    7014:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    7018:	9216      	str	r2, [sp, #88]	; 0x58
    701a:	930c      	str	r3, [sp, #48]	; 0x30
    701c:	e61d      	b.n	6c5a <_vfprintf_r+0x14a2>
    701e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    7022:	2800      	cmp	r0, #0
    7024:	9010      	str	r0, [sp, #64]	; 0x40
    7026:	dd31      	ble.n	708c <_vfprintf_r+0x18d4>
    7028:	b91f      	cbnz	r7, 7032 <_vfprintf_r+0x187a>
    702a:	990a      	ldr	r1, [sp, #40]	; 0x28
    702c:	f011 0f01 	tst.w	r1, #1
    7030:	d00e      	beq.n	7050 <_vfprintf_r+0x1898>
    7032:	9810      	ldr	r0, [sp, #64]	; 0x40
    7034:	2166      	movs	r1, #102	; 0x66
    7036:	9116      	str	r1, [sp, #88]	; 0x58
    7038:	1c43      	adds	r3, r0, #1
    703a:	19db      	adds	r3, r3, r7
    703c:	9310      	str	r3, [sp, #64]	; 0x40
    703e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    7042:	920c      	str	r2, [sp, #48]	; 0x30
    7044:	e609      	b.n	6c5a <_vfprintf_r+0x14a2>
    7046:	9810      	ldr	r0, [sp, #64]	; 0x40
    7048:	2167      	movs	r1, #103	; 0x67
    704a:	9116      	str	r1, [sp, #88]	; 0x58
    704c:	3001      	adds	r0, #1
    704e:	9010      	str	r0, [sp, #64]	; 0x40
    7050:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    7054:	920c      	str	r2, [sp, #48]	; 0x30
    7056:	e600      	b.n	6c5a <_vfprintf_r+0x14a2>
    7058:	990b      	ldr	r1, [sp, #44]	; 0x2c
    705a:	781a      	ldrb	r2, [r3, #0]
    705c:	680f      	ldr	r7, [r1, #0]
    705e:	3104      	adds	r1, #4
    7060:	910b      	str	r1, [sp, #44]	; 0x2c
    7062:	2f00      	cmp	r7, #0
    7064:	bfb8      	it	lt
    7066:	f04f 37ff 	movlt.w	r7, #4294967295
    706a:	f7fe bc50 	b.w	590e <_vfprintf_r+0x156>
    706e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7070:	f012 0f01 	tst.w	r2, #1
    7074:	bf04      	itt	eq
    7076:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    707a:	930c      	streq	r3, [sp, #48]	; 0x30
    707c:	f43f aded 	beq.w	6c5a <_vfprintf_r+0x14a2>
    7080:	e5e5      	b.n	6c4e <_vfprintf_r+0x1496>
    7082:	222d      	movs	r2, #45	; 0x2d
    7084:	425b      	negs	r3, r3
    7086:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    708a:	e5c9      	b.n	6c20 <_vfprintf_r+0x1468>
    708c:	b977      	cbnz	r7, 70ac <_vfprintf_r+0x18f4>
    708e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7090:	f013 0f01 	tst.w	r3, #1
    7094:	d10a      	bne.n	70ac <_vfprintf_r+0x18f4>
    7096:	f04f 0c01 	mov.w	ip, #1
    709a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    709e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    70a2:	e5da      	b.n	6c5a <_vfprintf_r+0x14a2>
    70a4:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    70a8:	3202      	adds	r2, #2
    70aa:	e5c5      	b.n	6c38 <_vfprintf_r+0x1480>
    70ac:	3702      	adds	r7, #2
    70ae:	2166      	movs	r1, #102	; 0x66
    70b0:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    70b4:	9710      	str	r7, [sp, #64]	; 0x40
    70b6:	9116      	str	r1, [sp, #88]	; 0x58
    70b8:	920c      	str	r2, [sp, #48]	; 0x30
    70ba:	e5ce      	b.n	6c5a <_vfprintf_r+0x14a2>
    70bc:	0000ad4c 	.word	0x0000ad4c

000070c0 <vfprintf>:
    70c0:	b410      	push	{r4}
    70c2:	f240 0454 	movw	r4, #84	; 0x54
    70c6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    70ca:	468c      	mov	ip, r1
    70cc:	4613      	mov	r3, r2
    70ce:	4601      	mov	r1, r0
    70d0:	4662      	mov	r2, ip
    70d2:	6820      	ldr	r0, [r4, #0]
    70d4:	bc10      	pop	{r4}
    70d6:	f7fe bb6f 	b.w	57b8 <_vfprintf_r>
    70da:	bf00      	nop

000070dc <__swsetup_r>:
    70dc:	b570      	push	{r4, r5, r6, lr}
    70de:	f240 0554 	movw	r5, #84	; 0x54
    70e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    70e6:	4606      	mov	r6, r0
    70e8:	460c      	mov	r4, r1
    70ea:	6828      	ldr	r0, [r5, #0]
    70ec:	b110      	cbz	r0, 70f4 <__swsetup_r+0x18>
    70ee:	6983      	ldr	r3, [r0, #24]
    70f0:	2b00      	cmp	r3, #0
    70f2:	d036      	beq.n	7162 <__swsetup_r+0x86>
    70f4:	f64a 536c 	movw	r3, #44396	; 0xad6c
    70f8:	f2c0 0300 	movt	r3, #0
    70fc:	429c      	cmp	r4, r3
    70fe:	d038      	beq.n	7172 <__swsetup_r+0x96>
    7100:	f64a 538c 	movw	r3, #44428	; 0xad8c
    7104:	f2c0 0300 	movt	r3, #0
    7108:	429c      	cmp	r4, r3
    710a:	d041      	beq.n	7190 <__swsetup_r+0xb4>
    710c:	f64a 53ac 	movw	r3, #44460	; 0xadac
    7110:	f2c0 0300 	movt	r3, #0
    7114:	429c      	cmp	r4, r3
    7116:	bf04      	itt	eq
    7118:	682b      	ldreq	r3, [r5, #0]
    711a:	68dc      	ldreq	r4, [r3, #12]
    711c:	89a2      	ldrh	r2, [r4, #12]
    711e:	4611      	mov	r1, r2
    7120:	b293      	uxth	r3, r2
    7122:	f013 0f08 	tst.w	r3, #8
    7126:	4618      	mov	r0, r3
    7128:	bf18      	it	ne
    712a:	6922      	ldrne	r2, [r4, #16]
    712c:	d033      	beq.n	7196 <__swsetup_r+0xba>
    712e:	b31a      	cbz	r2, 7178 <__swsetup_r+0x9c>
    7130:	f013 0101 	ands.w	r1, r3, #1
    7134:	d007      	beq.n	7146 <__swsetup_r+0x6a>
    7136:	6963      	ldr	r3, [r4, #20]
    7138:	2100      	movs	r1, #0
    713a:	60a1      	str	r1, [r4, #8]
    713c:	425b      	negs	r3, r3
    713e:	61a3      	str	r3, [r4, #24]
    7140:	b142      	cbz	r2, 7154 <__swsetup_r+0x78>
    7142:	2000      	movs	r0, #0
    7144:	bd70      	pop	{r4, r5, r6, pc}
    7146:	f013 0f02 	tst.w	r3, #2
    714a:	bf08      	it	eq
    714c:	6961      	ldreq	r1, [r4, #20]
    714e:	60a1      	str	r1, [r4, #8]
    7150:	2a00      	cmp	r2, #0
    7152:	d1f6      	bne.n	7142 <__swsetup_r+0x66>
    7154:	89a3      	ldrh	r3, [r4, #12]
    7156:	f013 0f80 	tst.w	r3, #128	; 0x80
    715a:	d0f2      	beq.n	7142 <__swsetup_r+0x66>
    715c:	f04f 30ff 	mov.w	r0, #4294967295
    7160:	bd70      	pop	{r4, r5, r6, pc}
    7162:	f001 f989 	bl	8478 <__sinit>
    7166:	f64a 536c 	movw	r3, #44396	; 0xad6c
    716a:	f2c0 0300 	movt	r3, #0
    716e:	429c      	cmp	r4, r3
    7170:	d1c6      	bne.n	7100 <__swsetup_r+0x24>
    7172:	682b      	ldr	r3, [r5, #0]
    7174:	685c      	ldr	r4, [r3, #4]
    7176:	e7d1      	b.n	711c <__swsetup_r+0x40>
    7178:	f403 7120 	and.w	r1, r3, #640	; 0x280
    717c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    7180:	d0d6      	beq.n	7130 <__swsetup_r+0x54>
    7182:	4630      	mov	r0, r6
    7184:	4621      	mov	r1, r4
    7186:	f001 fcff 	bl	8b88 <__smakebuf_r>
    718a:	89a3      	ldrh	r3, [r4, #12]
    718c:	6922      	ldr	r2, [r4, #16]
    718e:	e7cf      	b.n	7130 <__swsetup_r+0x54>
    7190:	682b      	ldr	r3, [r5, #0]
    7192:	689c      	ldr	r4, [r3, #8]
    7194:	e7c2      	b.n	711c <__swsetup_r+0x40>
    7196:	f013 0f10 	tst.w	r3, #16
    719a:	d0df      	beq.n	715c <__swsetup_r+0x80>
    719c:	f013 0f04 	tst.w	r3, #4
    71a0:	bf08      	it	eq
    71a2:	6922      	ldreq	r2, [r4, #16]
    71a4:	d017      	beq.n	71d6 <__swsetup_r+0xfa>
    71a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
    71a8:	b151      	cbz	r1, 71c0 <__swsetup_r+0xe4>
    71aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
    71ae:	4299      	cmp	r1, r3
    71b0:	d003      	beq.n	71ba <__swsetup_r+0xde>
    71b2:	4630      	mov	r0, r6
    71b4:	f001 f9e4 	bl	8580 <_free_r>
    71b8:	89a2      	ldrh	r2, [r4, #12]
    71ba:	b290      	uxth	r0, r2
    71bc:	2300      	movs	r3, #0
    71be:	6363      	str	r3, [r4, #52]	; 0x34
    71c0:	6922      	ldr	r2, [r4, #16]
    71c2:	f64f 71db 	movw	r1, #65499	; 0xffdb
    71c6:	f2c0 0100 	movt	r1, #0
    71ca:	2300      	movs	r3, #0
    71cc:	ea00 0101 	and.w	r1, r0, r1
    71d0:	6063      	str	r3, [r4, #4]
    71d2:	81a1      	strh	r1, [r4, #12]
    71d4:	6022      	str	r2, [r4, #0]
    71d6:	f041 0308 	orr.w	r3, r1, #8
    71da:	81a3      	strh	r3, [r4, #12]
    71dc:	b29b      	uxth	r3, r3
    71de:	e7a6      	b.n	712e <__swsetup_r+0x52>

000071e0 <quorem>:
    71e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71e4:	6903      	ldr	r3, [r0, #16]
    71e6:	690e      	ldr	r6, [r1, #16]
    71e8:	4682      	mov	sl, r0
    71ea:	4689      	mov	r9, r1
    71ec:	429e      	cmp	r6, r3
    71ee:	f300 8083 	bgt.w	72f8 <quorem+0x118>
    71f2:	1cf2      	adds	r2, r6, #3
    71f4:	f101 0514 	add.w	r5, r1, #20
    71f8:	f100 0414 	add.w	r4, r0, #20
    71fc:	3e01      	subs	r6, #1
    71fe:	0092      	lsls	r2, r2, #2
    7200:	188b      	adds	r3, r1, r2
    7202:	1812      	adds	r2, r2, r0
    7204:	f103 0804 	add.w	r8, r3, #4
    7208:	6859      	ldr	r1, [r3, #4]
    720a:	6850      	ldr	r0, [r2, #4]
    720c:	3101      	adds	r1, #1
    720e:	f002 ffcb 	bl	a1a8 <__aeabi_uidiv>
    7212:	4607      	mov	r7, r0
    7214:	2800      	cmp	r0, #0
    7216:	d039      	beq.n	728c <quorem+0xac>
    7218:	2300      	movs	r3, #0
    721a:	469c      	mov	ip, r3
    721c:	461a      	mov	r2, r3
    721e:	58e9      	ldr	r1, [r5, r3]
    7220:	58e0      	ldr	r0, [r4, r3]
    7222:	fa1f fe81 	uxth.w	lr, r1
    7226:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    722a:	b281      	uxth	r1, r0
    722c:	fb0e ce07 	mla	lr, lr, r7, ip
    7230:	1851      	adds	r1, r2, r1
    7232:	fb0b fc07 	mul.w	ip, fp, r7
    7236:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    723a:	fa1f fe8e 	uxth.w	lr, lr
    723e:	ebce 0101 	rsb	r1, lr, r1
    7242:	fa1f f28c 	uxth.w	r2, ip
    7246:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    724a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    724e:	fa1f fe81 	uxth.w	lr, r1
    7252:	eb02 4221 	add.w	r2, r2, r1, asr #16
    7256:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    725a:	50e1      	str	r1, [r4, r3]
    725c:	3304      	adds	r3, #4
    725e:	1412      	asrs	r2, r2, #16
    7260:	1959      	adds	r1, r3, r5
    7262:	4588      	cmp	r8, r1
    7264:	d2db      	bcs.n	721e <quorem+0x3e>
    7266:	1d32      	adds	r2, r6, #4
    7268:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    726c:	6859      	ldr	r1, [r3, #4]
    726e:	b969      	cbnz	r1, 728c <quorem+0xac>
    7270:	429c      	cmp	r4, r3
    7272:	d209      	bcs.n	7288 <quorem+0xa8>
    7274:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    7278:	b112      	cbz	r2, 7280 <quorem+0xa0>
    727a:	e005      	b.n	7288 <quorem+0xa8>
    727c:	681a      	ldr	r2, [r3, #0]
    727e:	b91a      	cbnz	r2, 7288 <quorem+0xa8>
    7280:	3b04      	subs	r3, #4
    7282:	3e01      	subs	r6, #1
    7284:	429c      	cmp	r4, r3
    7286:	d3f9      	bcc.n	727c <quorem+0x9c>
    7288:	f8ca 6010 	str.w	r6, [sl, #16]
    728c:	4649      	mov	r1, r9
    728e:	4650      	mov	r0, sl
    7290:	f001 ff02 	bl	9098 <__mcmp>
    7294:	2800      	cmp	r0, #0
    7296:	db2c      	blt.n	72f2 <quorem+0x112>
    7298:	2300      	movs	r3, #0
    729a:	3701      	adds	r7, #1
    729c:	469c      	mov	ip, r3
    729e:	58ea      	ldr	r2, [r5, r3]
    72a0:	58e0      	ldr	r0, [r4, r3]
    72a2:	b291      	uxth	r1, r2
    72a4:	0c12      	lsrs	r2, r2, #16
    72a6:	fa1f f980 	uxth.w	r9, r0
    72aa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    72ae:	ebc1 0109 	rsb	r1, r1, r9
    72b2:	4461      	add	r1, ip
    72b4:	eb02 4221 	add.w	r2, r2, r1, asr #16
    72b8:	b289      	uxth	r1, r1
    72ba:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    72be:	50e1      	str	r1, [r4, r3]
    72c0:	3304      	adds	r3, #4
    72c2:	ea4f 4c22 	mov.w	ip, r2, asr #16
    72c6:	195a      	adds	r2, r3, r5
    72c8:	4590      	cmp	r8, r2
    72ca:	d2e8      	bcs.n	729e <quorem+0xbe>
    72cc:	1d32      	adds	r2, r6, #4
    72ce:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    72d2:	6859      	ldr	r1, [r3, #4]
    72d4:	b969      	cbnz	r1, 72f2 <quorem+0x112>
    72d6:	429c      	cmp	r4, r3
    72d8:	d209      	bcs.n	72ee <quorem+0x10e>
    72da:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    72de:	b112      	cbz	r2, 72e6 <quorem+0x106>
    72e0:	e005      	b.n	72ee <quorem+0x10e>
    72e2:	681a      	ldr	r2, [r3, #0]
    72e4:	b91a      	cbnz	r2, 72ee <quorem+0x10e>
    72e6:	3b04      	subs	r3, #4
    72e8:	3e01      	subs	r6, #1
    72ea:	429c      	cmp	r4, r3
    72ec:	d3f9      	bcc.n	72e2 <quorem+0x102>
    72ee:	f8ca 6010 	str.w	r6, [sl, #16]
    72f2:	4638      	mov	r0, r7
    72f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    72f8:	2000      	movs	r0, #0
    72fa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    72fe:	bf00      	nop

00007300 <_dtoa_r>:
    7300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7304:	6a46      	ldr	r6, [r0, #36]	; 0x24
    7306:	b0a1      	sub	sp, #132	; 0x84
    7308:	4604      	mov	r4, r0
    730a:	4690      	mov	r8, r2
    730c:	4699      	mov	r9, r3
    730e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    7310:	2e00      	cmp	r6, #0
    7312:	f000 8423 	beq.w	7b5c <_dtoa_r+0x85c>
    7316:	6832      	ldr	r2, [r6, #0]
    7318:	b182      	cbz	r2, 733c <_dtoa_r+0x3c>
    731a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    731c:	f04f 0c01 	mov.w	ip, #1
    7320:	6876      	ldr	r6, [r6, #4]
    7322:	4620      	mov	r0, r4
    7324:	680b      	ldr	r3, [r1, #0]
    7326:	6056      	str	r6, [r2, #4]
    7328:	684a      	ldr	r2, [r1, #4]
    732a:	4619      	mov	r1, r3
    732c:	fa0c f202 	lsl.w	r2, ip, r2
    7330:	609a      	str	r2, [r3, #8]
    7332:	f001 ffeb 	bl	930c <_Bfree>
    7336:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7338:	2200      	movs	r2, #0
    733a:	601a      	str	r2, [r3, #0]
    733c:	f1b9 0600 	subs.w	r6, r9, #0
    7340:	db38      	blt.n	73b4 <_dtoa_r+0xb4>
    7342:	2300      	movs	r3, #0
    7344:	602b      	str	r3, [r5, #0]
    7346:	f240 0300 	movw	r3, #0
    734a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    734e:	461a      	mov	r2, r3
    7350:	ea06 0303 	and.w	r3, r6, r3
    7354:	4293      	cmp	r3, r2
    7356:	d017      	beq.n	7388 <_dtoa_r+0x88>
    7358:	2200      	movs	r2, #0
    735a:	2300      	movs	r3, #0
    735c:	4640      	mov	r0, r8
    735e:	4649      	mov	r1, r9
    7360:	e9cd 8906 	strd	r8, r9, [sp, #24]
    7364:	f7fc fa12 	bl	378c <__aeabi_dcmpeq>
    7368:	2800      	cmp	r0, #0
    736a:	d029      	beq.n	73c0 <_dtoa_r+0xc0>
    736c:	982c      	ldr	r0, [sp, #176]	; 0xb0
    736e:	2301      	movs	r3, #1
    7370:	992e      	ldr	r1, [sp, #184]	; 0xb8
    7372:	6003      	str	r3, [r0, #0]
    7374:	2900      	cmp	r1, #0
    7376:	f000 80d0 	beq.w	751a <_dtoa_r+0x21a>
    737a:	4b79      	ldr	r3, [pc, #484]	; (7560 <_dtoa_r+0x260>)
    737c:	1e58      	subs	r0, r3, #1
    737e:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7380:	6013      	str	r3, [r2, #0]
    7382:	b021      	add	sp, #132	; 0x84
    7384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7388:	982c      	ldr	r0, [sp, #176]	; 0xb0
    738a:	f242 730f 	movw	r3, #9999	; 0x270f
    738e:	6003      	str	r3, [r0, #0]
    7390:	f1b8 0f00 	cmp.w	r8, #0
    7394:	f000 8095 	beq.w	74c2 <_dtoa_r+0x1c2>
    7398:	f64a 5068 	movw	r0, #44392	; 0xad68
    739c:	f2c0 0000 	movt	r0, #0
    73a0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    73a2:	2900      	cmp	r1, #0
    73a4:	d0ed      	beq.n	7382 <_dtoa_r+0x82>
    73a6:	78c2      	ldrb	r2, [r0, #3]
    73a8:	1cc3      	adds	r3, r0, #3
    73aa:	2a00      	cmp	r2, #0
    73ac:	d0e7      	beq.n	737e <_dtoa_r+0x7e>
    73ae:	f100 0308 	add.w	r3, r0, #8
    73b2:	e7e4      	b.n	737e <_dtoa_r+0x7e>
    73b4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    73b8:	2301      	movs	r3, #1
    73ba:	46b1      	mov	r9, r6
    73bc:	602b      	str	r3, [r5, #0]
    73be:	e7c2      	b.n	7346 <_dtoa_r+0x46>
    73c0:	4620      	mov	r0, r4
    73c2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    73c6:	a91e      	add	r1, sp, #120	; 0x78
    73c8:	9100      	str	r1, [sp, #0]
    73ca:	a91f      	add	r1, sp, #124	; 0x7c
    73cc:	9101      	str	r1, [sp, #4]
    73ce:	f001 ffef 	bl	93b0 <__d2b>
    73d2:	f3c6 550a 	ubfx	r5, r6, #20, #11
    73d6:	4683      	mov	fp, r0
    73d8:	2d00      	cmp	r5, #0
    73da:	d07e      	beq.n	74da <_dtoa_r+0x1da>
    73dc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    73e0:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    73e4:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    73e6:	3d07      	subs	r5, #7
    73e8:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    73ec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    73f0:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    73f4:	2300      	movs	r3, #0
    73f6:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    73fa:	9319      	str	r3, [sp, #100]	; 0x64
    73fc:	f240 0300 	movw	r3, #0
    7400:	2200      	movs	r2, #0
    7402:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    7406:	f7fb fda5 	bl	2f54 <__aeabi_dsub>
    740a:	a34f      	add	r3, pc, #316	; (adr r3, 7548 <_dtoa_r+0x248>)
    740c:	e9d3 2300 	ldrd	r2, r3, [r3]
    7410:	f7fb ff54 	bl	32bc <__aeabi_dmul>
    7414:	a34e      	add	r3, pc, #312	; (adr r3, 7550 <_dtoa_r+0x250>)
    7416:	e9d3 2300 	ldrd	r2, r3, [r3]
    741a:	f7fb fd9d 	bl	2f58 <__adddf3>
    741e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    7422:	4628      	mov	r0, r5
    7424:	f7fb fee4 	bl	31f0 <__aeabi_i2d>
    7428:	a34b      	add	r3, pc, #300	; (adr r3, 7558 <_dtoa_r+0x258>)
    742a:	e9d3 2300 	ldrd	r2, r3, [r3]
    742e:	f7fb ff45 	bl	32bc <__aeabi_dmul>
    7432:	4602      	mov	r2, r0
    7434:	460b      	mov	r3, r1
    7436:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    743a:	f7fb fd8d 	bl	2f58 <__adddf3>
    743e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    7442:	f7fc f9d5 	bl	37f0 <__aeabi_d2iz>
    7446:	2200      	movs	r2, #0
    7448:	2300      	movs	r3, #0
    744a:	4606      	mov	r6, r0
    744c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    7450:	f7fc f9a6 	bl	37a0 <__aeabi_dcmplt>
    7454:	b140      	cbz	r0, 7468 <_dtoa_r+0x168>
    7456:	4630      	mov	r0, r6
    7458:	f7fb feca 	bl	31f0 <__aeabi_i2d>
    745c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    7460:	f7fc f994 	bl	378c <__aeabi_dcmpeq>
    7464:	b900      	cbnz	r0, 7468 <_dtoa_r+0x168>
    7466:	3e01      	subs	r6, #1
    7468:	2e16      	cmp	r6, #22
    746a:	d95b      	bls.n	7524 <_dtoa_r+0x224>
    746c:	2301      	movs	r3, #1
    746e:	9318      	str	r3, [sp, #96]	; 0x60
    7470:	3f01      	subs	r7, #1
    7472:	ebb7 0a05 	subs.w	sl, r7, r5
    7476:	bf42      	ittt	mi
    7478:	f1ca 0a00 	rsbmi	sl, sl, #0
    747c:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    7480:	f04f 0a00 	movmi.w	sl, #0
    7484:	d401      	bmi.n	748a <_dtoa_r+0x18a>
    7486:	2200      	movs	r2, #0
    7488:	920f      	str	r2, [sp, #60]	; 0x3c
    748a:	2e00      	cmp	r6, #0
    748c:	f2c0 8371 	blt.w	7b72 <_dtoa_r+0x872>
    7490:	44b2      	add	sl, r6
    7492:	2300      	movs	r3, #0
    7494:	9617      	str	r6, [sp, #92]	; 0x5c
    7496:	9315      	str	r3, [sp, #84]	; 0x54
    7498:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    749a:	2b09      	cmp	r3, #9
    749c:	d862      	bhi.n	7564 <_dtoa_r+0x264>
    749e:	2b05      	cmp	r3, #5
    74a0:	f340 8677 	ble.w	8192 <_dtoa_r+0xe92>
    74a4:	982a      	ldr	r0, [sp, #168]	; 0xa8
    74a6:	2700      	movs	r7, #0
    74a8:	3804      	subs	r0, #4
    74aa:	902a      	str	r0, [sp, #168]	; 0xa8
    74ac:	992a      	ldr	r1, [sp, #168]	; 0xa8
    74ae:	1e8b      	subs	r3, r1, #2
    74b0:	2b03      	cmp	r3, #3
    74b2:	f200 83dd 	bhi.w	7c70 <_dtoa_r+0x970>
    74b6:	e8df f013 	tbh	[pc, r3, lsl #1]
    74ba:	03a5      	.short	0x03a5
    74bc:	03d503d8 	.word	0x03d503d8
    74c0:	03c4      	.short	0x03c4
    74c2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    74c6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    74ca:	2e00      	cmp	r6, #0
    74cc:	f47f af64 	bne.w	7398 <_dtoa_r+0x98>
    74d0:	f64a 505c 	movw	r0, #44380	; 0xad5c
    74d4:	f2c0 0000 	movt	r0, #0
    74d8:	e762      	b.n	73a0 <_dtoa_r+0xa0>
    74da:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    74dc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    74de:	18fb      	adds	r3, r7, r3
    74e0:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    74e4:	1c9d      	adds	r5, r3, #2
    74e6:	2d20      	cmp	r5, #32
    74e8:	bfdc      	itt	le
    74ea:	f1c5 0020 	rsble	r0, r5, #32
    74ee:	fa08 f000 	lslle.w	r0, r8, r0
    74f2:	dd08      	ble.n	7506 <_dtoa_r+0x206>
    74f4:	3b1e      	subs	r3, #30
    74f6:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    74fa:	fa16 f202 	lsls.w	r2, r6, r2
    74fe:	fa28 f303 	lsr.w	r3, r8, r3
    7502:	ea42 0003 	orr.w	r0, r2, r3
    7506:	f7fb fe63 	bl	31d0 <__aeabi_ui2d>
    750a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    750e:	2201      	movs	r2, #1
    7510:	3d03      	subs	r5, #3
    7512:	9219      	str	r2, [sp, #100]	; 0x64
    7514:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    7518:	e770      	b.n	73fc <_dtoa_r+0xfc>
    751a:	f64a 5038 	movw	r0, #44344	; 0xad38
    751e:	f2c0 0000 	movt	r0, #0
    7522:	e72e      	b.n	7382 <_dtoa_r+0x82>
    7524:	f64a 6310 	movw	r3, #44560	; 0xae10
    7528:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    752c:	f2c0 0300 	movt	r3, #0
    7530:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    7534:	e9d3 2300 	ldrd	r2, r3, [r3]
    7538:	f7fc f932 	bl	37a0 <__aeabi_dcmplt>
    753c:	2800      	cmp	r0, #0
    753e:	f040 8320 	bne.w	7b82 <_dtoa_r+0x882>
    7542:	9018      	str	r0, [sp, #96]	; 0x60
    7544:	e794      	b.n	7470 <_dtoa_r+0x170>
    7546:	bf00      	nop
    7548:	636f4361 	.word	0x636f4361
    754c:	3fd287a7 	.word	0x3fd287a7
    7550:	8b60c8b3 	.word	0x8b60c8b3
    7554:	3fc68a28 	.word	0x3fc68a28
    7558:	509f79fb 	.word	0x509f79fb
    755c:	3fd34413 	.word	0x3fd34413
    7560:	0000ad39 	.word	0x0000ad39
    7564:	2300      	movs	r3, #0
    7566:	f04f 30ff 	mov.w	r0, #4294967295
    756a:	461f      	mov	r7, r3
    756c:	2101      	movs	r1, #1
    756e:	932a      	str	r3, [sp, #168]	; 0xa8
    7570:	9011      	str	r0, [sp, #68]	; 0x44
    7572:	9116      	str	r1, [sp, #88]	; 0x58
    7574:	9008      	str	r0, [sp, #32]
    7576:	932b      	str	r3, [sp, #172]	; 0xac
    7578:	6a65      	ldr	r5, [r4, #36]	; 0x24
    757a:	2300      	movs	r3, #0
    757c:	606b      	str	r3, [r5, #4]
    757e:	4620      	mov	r0, r4
    7580:	6869      	ldr	r1, [r5, #4]
    7582:	f001 fedf 	bl	9344 <_Balloc>
    7586:	6a63      	ldr	r3, [r4, #36]	; 0x24
    7588:	6028      	str	r0, [r5, #0]
    758a:	681b      	ldr	r3, [r3, #0]
    758c:	9310      	str	r3, [sp, #64]	; 0x40
    758e:	2f00      	cmp	r7, #0
    7590:	f000 815b 	beq.w	784a <_dtoa_r+0x54a>
    7594:	2e00      	cmp	r6, #0
    7596:	f340 842a 	ble.w	7dee <_dtoa_r+0xaee>
    759a:	f64a 6310 	movw	r3, #44560	; 0xae10
    759e:	f006 020f 	and.w	r2, r6, #15
    75a2:	f2c0 0300 	movt	r3, #0
    75a6:	1135      	asrs	r5, r6, #4
    75a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    75ac:	f015 0f10 	tst.w	r5, #16
    75b0:	e9d3 0100 	ldrd	r0, r1, [r3]
    75b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    75b8:	f000 82e7 	beq.w	7b8a <_dtoa_r+0x88a>
    75bc:	f64a 63e8 	movw	r3, #44776	; 0xaee8
    75c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    75c4:	f2c0 0300 	movt	r3, #0
    75c8:	f005 050f 	and.w	r5, r5, #15
    75cc:	f04f 0803 	mov.w	r8, #3
    75d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    75d4:	f7fb ff9c 	bl	3510 <__aeabi_ddiv>
    75d8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    75dc:	b1bd      	cbz	r5, 760e <_dtoa_r+0x30e>
    75de:	f64a 67e8 	movw	r7, #44776	; 0xaee8
    75e2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    75e6:	f2c0 0700 	movt	r7, #0
    75ea:	f015 0f01 	tst.w	r5, #1
    75ee:	4610      	mov	r0, r2
    75f0:	4619      	mov	r1, r3
    75f2:	d007      	beq.n	7604 <_dtoa_r+0x304>
    75f4:	e9d7 2300 	ldrd	r2, r3, [r7]
    75f8:	f108 0801 	add.w	r8, r8, #1
    75fc:	f7fb fe5e 	bl	32bc <__aeabi_dmul>
    7600:	4602      	mov	r2, r0
    7602:	460b      	mov	r3, r1
    7604:	3708      	adds	r7, #8
    7606:	106d      	asrs	r5, r5, #1
    7608:	d1ef      	bne.n	75ea <_dtoa_r+0x2ea>
    760a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    760e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7612:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    7616:	f7fb ff7b 	bl	3510 <__aeabi_ddiv>
    761a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    761e:	9918      	ldr	r1, [sp, #96]	; 0x60
    7620:	2900      	cmp	r1, #0
    7622:	f000 80de 	beq.w	77e2 <_dtoa_r+0x4e2>
    7626:	f240 0300 	movw	r3, #0
    762a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    762e:	2200      	movs	r2, #0
    7630:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    7634:	f04f 0500 	mov.w	r5, #0
    7638:	f7fc f8b2 	bl	37a0 <__aeabi_dcmplt>
    763c:	b108      	cbz	r0, 7642 <_dtoa_r+0x342>
    763e:	f04f 0501 	mov.w	r5, #1
    7642:	9a08      	ldr	r2, [sp, #32]
    7644:	2a00      	cmp	r2, #0
    7646:	bfd4      	ite	le
    7648:	2500      	movle	r5, #0
    764a:	f005 0501 	andgt.w	r5, r5, #1
    764e:	2d00      	cmp	r5, #0
    7650:	f000 80c7 	beq.w	77e2 <_dtoa_r+0x4e2>
    7654:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7656:	2b00      	cmp	r3, #0
    7658:	f340 80f5 	ble.w	7846 <_dtoa_r+0x546>
    765c:	f240 0300 	movw	r3, #0
    7660:	2200      	movs	r2, #0
    7662:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7666:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    766a:	f7fb fe27 	bl	32bc <__aeabi_dmul>
    766e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7672:	f108 0001 	add.w	r0, r8, #1
    7676:	1e71      	subs	r1, r6, #1
    7678:	9112      	str	r1, [sp, #72]	; 0x48
    767a:	f7fb fdb9 	bl	31f0 <__aeabi_i2d>
    767e:	4602      	mov	r2, r0
    7680:	460b      	mov	r3, r1
    7682:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7686:	f7fb fe19 	bl	32bc <__aeabi_dmul>
    768a:	f240 0300 	movw	r3, #0
    768e:	2200      	movs	r2, #0
    7690:	f2c4 031c 	movt	r3, #16412	; 0x401c
    7694:	f7fb fc60 	bl	2f58 <__adddf3>
    7698:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    769c:	4680      	mov	r8, r0
    769e:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    76a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
    76a4:	2b00      	cmp	r3, #0
    76a6:	f000 83ad 	beq.w	7e04 <_dtoa_r+0xb04>
    76aa:	f64a 6310 	movw	r3, #44560	; 0xae10
    76ae:	f240 0100 	movw	r1, #0
    76b2:	f2c0 0300 	movt	r3, #0
    76b6:	2000      	movs	r0, #0
    76b8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    76bc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    76c0:	f8cd c00c 	str.w	ip, [sp, #12]
    76c4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    76c8:	f7fb ff22 	bl	3510 <__aeabi_ddiv>
    76cc:	4642      	mov	r2, r8
    76ce:	464b      	mov	r3, r9
    76d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    76d2:	f7fb fc3f 	bl	2f54 <__aeabi_dsub>
    76d6:	4680      	mov	r8, r0
    76d8:	4689      	mov	r9, r1
    76da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    76de:	f7fc f887 	bl	37f0 <__aeabi_d2iz>
    76e2:	4607      	mov	r7, r0
    76e4:	f7fb fd84 	bl	31f0 <__aeabi_i2d>
    76e8:	4602      	mov	r2, r0
    76ea:	460b      	mov	r3, r1
    76ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    76f0:	f7fb fc30 	bl	2f54 <__aeabi_dsub>
    76f4:	f107 0330 	add.w	r3, r7, #48	; 0x30
    76f8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    76fc:	4640      	mov	r0, r8
    76fe:	f805 3b01 	strb.w	r3, [r5], #1
    7702:	4649      	mov	r1, r9
    7704:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    7708:	f7fc f868 	bl	37dc <__aeabi_dcmpgt>
    770c:	2800      	cmp	r0, #0
    770e:	f040 8213 	bne.w	7b38 <_dtoa_r+0x838>
    7712:	f240 0100 	movw	r1, #0
    7716:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    771a:	2000      	movs	r0, #0
    771c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7720:	f7fb fc18 	bl	2f54 <__aeabi_dsub>
    7724:	4602      	mov	r2, r0
    7726:	460b      	mov	r3, r1
    7728:	4640      	mov	r0, r8
    772a:	4649      	mov	r1, r9
    772c:	f7fc f856 	bl	37dc <__aeabi_dcmpgt>
    7730:	f8dd c00c 	ldr.w	ip, [sp, #12]
    7734:	2800      	cmp	r0, #0
    7736:	f040 83e7 	bne.w	7f08 <_dtoa_r+0xc08>
    773a:	f1bc 0f01 	cmp.w	ip, #1
    773e:	f340 8082 	ble.w	7846 <_dtoa_r+0x546>
    7742:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    7746:	2701      	movs	r7, #1
    7748:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    774c:	961d      	str	r6, [sp, #116]	; 0x74
    774e:	4666      	mov	r6, ip
    7750:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    7754:	940c      	str	r4, [sp, #48]	; 0x30
    7756:	e010      	b.n	777a <_dtoa_r+0x47a>
    7758:	f240 0100 	movw	r1, #0
    775c:	2000      	movs	r0, #0
    775e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    7762:	f7fb fbf7 	bl	2f54 <__aeabi_dsub>
    7766:	4642      	mov	r2, r8
    7768:	464b      	mov	r3, r9
    776a:	f7fc f819 	bl	37a0 <__aeabi_dcmplt>
    776e:	2800      	cmp	r0, #0
    7770:	f040 83c7 	bne.w	7f02 <_dtoa_r+0xc02>
    7774:	42b7      	cmp	r7, r6
    7776:	f280 848b 	bge.w	8090 <_dtoa_r+0xd90>
    777a:	f240 0300 	movw	r3, #0
    777e:	4640      	mov	r0, r8
    7780:	4649      	mov	r1, r9
    7782:	2200      	movs	r2, #0
    7784:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7788:	3501      	adds	r5, #1
    778a:	f7fb fd97 	bl	32bc <__aeabi_dmul>
    778e:	f240 0300 	movw	r3, #0
    7792:	2200      	movs	r2, #0
    7794:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7798:	4680      	mov	r8, r0
    779a:	4689      	mov	r9, r1
    779c:	4650      	mov	r0, sl
    779e:	4659      	mov	r1, fp
    77a0:	f7fb fd8c 	bl	32bc <__aeabi_dmul>
    77a4:	468b      	mov	fp, r1
    77a6:	4682      	mov	sl, r0
    77a8:	f7fc f822 	bl	37f0 <__aeabi_d2iz>
    77ac:	4604      	mov	r4, r0
    77ae:	f7fb fd1f 	bl	31f0 <__aeabi_i2d>
    77b2:	3430      	adds	r4, #48	; 0x30
    77b4:	4602      	mov	r2, r0
    77b6:	460b      	mov	r3, r1
    77b8:	4650      	mov	r0, sl
    77ba:	4659      	mov	r1, fp
    77bc:	f7fb fbca 	bl	2f54 <__aeabi_dsub>
    77c0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    77c2:	464b      	mov	r3, r9
    77c4:	55d4      	strb	r4, [r2, r7]
    77c6:	4642      	mov	r2, r8
    77c8:	3701      	adds	r7, #1
    77ca:	4682      	mov	sl, r0
    77cc:	468b      	mov	fp, r1
    77ce:	f7fb ffe7 	bl	37a0 <__aeabi_dcmplt>
    77d2:	4652      	mov	r2, sl
    77d4:	465b      	mov	r3, fp
    77d6:	2800      	cmp	r0, #0
    77d8:	d0be      	beq.n	7758 <_dtoa_r+0x458>
    77da:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    77de:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    77e0:	e1aa      	b.n	7b38 <_dtoa_r+0x838>
    77e2:	4640      	mov	r0, r8
    77e4:	f7fb fd04 	bl	31f0 <__aeabi_i2d>
    77e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    77ec:	f7fb fd66 	bl	32bc <__aeabi_dmul>
    77f0:	f240 0300 	movw	r3, #0
    77f4:	2200      	movs	r2, #0
    77f6:	f2c4 031c 	movt	r3, #16412	; 0x401c
    77fa:	f7fb fbad 	bl	2f58 <__adddf3>
    77fe:	9a08      	ldr	r2, [sp, #32]
    7800:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    7804:	4680      	mov	r8, r0
    7806:	46a9      	mov	r9, r5
    7808:	2a00      	cmp	r2, #0
    780a:	f040 82ec 	bne.w	7de6 <_dtoa_r+0xae6>
    780e:	f240 0300 	movw	r3, #0
    7812:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7816:	2200      	movs	r2, #0
    7818:	f2c4 0314 	movt	r3, #16404	; 0x4014
    781c:	f7fb fb9a 	bl	2f54 <__aeabi_dsub>
    7820:	4642      	mov	r2, r8
    7822:	462b      	mov	r3, r5
    7824:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7828:	f7fb ffd8 	bl	37dc <__aeabi_dcmpgt>
    782c:	2800      	cmp	r0, #0
    782e:	f040 824a 	bne.w	7cc6 <_dtoa_r+0x9c6>
    7832:	4642      	mov	r2, r8
    7834:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7838:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    783c:	f7fb ffb0 	bl	37a0 <__aeabi_dcmplt>
    7840:	2800      	cmp	r0, #0
    7842:	f040 81d5 	bne.w	7bf0 <_dtoa_r+0x8f0>
    7846:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    784a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    784c:	ea6f 0703 	mvn.w	r7, r3
    7850:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    7854:	2e0e      	cmp	r6, #14
    7856:	bfcc      	ite	gt
    7858:	2700      	movgt	r7, #0
    785a:	f007 0701 	andle.w	r7, r7, #1
    785e:	2f00      	cmp	r7, #0
    7860:	f000 80b7 	beq.w	79d2 <_dtoa_r+0x6d2>
    7864:	982b      	ldr	r0, [sp, #172]	; 0xac
    7866:	f64a 6310 	movw	r3, #44560	; 0xae10
    786a:	f2c0 0300 	movt	r3, #0
    786e:	9908      	ldr	r1, [sp, #32]
    7870:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    7874:	0fc2      	lsrs	r2, r0, #31
    7876:	2900      	cmp	r1, #0
    7878:	bfcc      	ite	gt
    787a:	2200      	movgt	r2, #0
    787c:	f002 0201 	andle.w	r2, r2, #1
    7880:	e9d3 0100 	ldrd	r0, r1, [r3]
    7884:	e9cd 0104 	strd	r0, r1, [sp, #16]
    7888:	2a00      	cmp	r2, #0
    788a:	f040 81a0 	bne.w	7bce <_dtoa_r+0x8ce>
    788e:	4602      	mov	r2, r0
    7890:	460b      	mov	r3, r1
    7892:	4640      	mov	r0, r8
    7894:	4649      	mov	r1, r9
    7896:	f7fb fe3b 	bl	3510 <__aeabi_ddiv>
    789a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    789c:	f7fb ffa8 	bl	37f0 <__aeabi_d2iz>
    78a0:	4682      	mov	sl, r0
    78a2:	f7fb fca5 	bl	31f0 <__aeabi_i2d>
    78a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    78aa:	f7fb fd07 	bl	32bc <__aeabi_dmul>
    78ae:	4602      	mov	r2, r0
    78b0:	460b      	mov	r3, r1
    78b2:	4640      	mov	r0, r8
    78b4:	4649      	mov	r1, r9
    78b6:	f7fb fb4d 	bl	2f54 <__aeabi_dsub>
    78ba:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    78be:	f805 3b01 	strb.w	r3, [r5], #1
    78c2:	9a08      	ldr	r2, [sp, #32]
    78c4:	2a01      	cmp	r2, #1
    78c6:	4680      	mov	r8, r0
    78c8:	4689      	mov	r9, r1
    78ca:	d052      	beq.n	7972 <_dtoa_r+0x672>
    78cc:	f240 0300 	movw	r3, #0
    78d0:	2200      	movs	r2, #0
    78d2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    78d6:	f7fb fcf1 	bl	32bc <__aeabi_dmul>
    78da:	2200      	movs	r2, #0
    78dc:	2300      	movs	r3, #0
    78de:	e9cd 0106 	strd	r0, r1, [sp, #24]
    78e2:	f7fb ff53 	bl	378c <__aeabi_dcmpeq>
    78e6:	2800      	cmp	r0, #0
    78e8:	f040 81eb 	bne.w	7cc2 <_dtoa_r+0x9c2>
    78ec:	9810      	ldr	r0, [sp, #64]	; 0x40
    78ee:	f04f 0801 	mov.w	r8, #1
    78f2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    78f6:	46a3      	mov	fp, r4
    78f8:	1c87      	adds	r7, r0, #2
    78fa:	960f      	str	r6, [sp, #60]	; 0x3c
    78fc:	f8dd 9020 	ldr.w	r9, [sp, #32]
    7900:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    7904:	e00a      	b.n	791c <_dtoa_r+0x61c>
    7906:	f7fb fcd9 	bl	32bc <__aeabi_dmul>
    790a:	2200      	movs	r2, #0
    790c:	2300      	movs	r3, #0
    790e:	4604      	mov	r4, r0
    7910:	460d      	mov	r5, r1
    7912:	f7fb ff3b 	bl	378c <__aeabi_dcmpeq>
    7916:	2800      	cmp	r0, #0
    7918:	f040 81ce 	bne.w	7cb8 <_dtoa_r+0x9b8>
    791c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7920:	4620      	mov	r0, r4
    7922:	4629      	mov	r1, r5
    7924:	f108 0801 	add.w	r8, r8, #1
    7928:	f7fb fdf2 	bl	3510 <__aeabi_ddiv>
    792c:	463e      	mov	r6, r7
    792e:	f7fb ff5f 	bl	37f0 <__aeabi_d2iz>
    7932:	4682      	mov	sl, r0
    7934:	f7fb fc5c 	bl	31f0 <__aeabi_i2d>
    7938:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    793c:	f7fb fcbe 	bl	32bc <__aeabi_dmul>
    7940:	4602      	mov	r2, r0
    7942:	460b      	mov	r3, r1
    7944:	4620      	mov	r0, r4
    7946:	4629      	mov	r1, r5
    7948:	f7fb fb04 	bl	2f54 <__aeabi_dsub>
    794c:	2200      	movs	r2, #0
    794e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    7952:	f807 cc01 	strb.w	ip, [r7, #-1]
    7956:	3701      	adds	r7, #1
    7958:	45c1      	cmp	r9, r8
    795a:	f240 0300 	movw	r3, #0
    795e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7962:	d1d0      	bne.n	7906 <_dtoa_r+0x606>
    7964:	4635      	mov	r5, r6
    7966:	465c      	mov	r4, fp
    7968:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    796a:	4680      	mov	r8, r0
    796c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    7970:	4689      	mov	r9, r1
    7972:	4642      	mov	r2, r8
    7974:	464b      	mov	r3, r9
    7976:	4640      	mov	r0, r8
    7978:	4649      	mov	r1, r9
    797a:	f7fb faed 	bl	2f58 <__adddf3>
    797e:	4680      	mov	r8, r0
    7980:	4689      	mov	r9, r1
    7982:	4642      	mov	r2, r8
    7984:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7988:	464b      	mov	r3, r9
    798a:	f7fb ff09 	bl	37a0 <__aeabi_dcmplt>
    798e:	b960      	cbnz	r0, 79aa <_dtoa_r+0x6aa>
    7990:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7994:	4642      	mov	r2, r8
    7996:	464b      	mov	r3, r9
    7998:	f7fb fef8 	bl	378c <__aeabi_dcmpeq>
    799c:	2800      	cmp	r0, #0
    799e:	f000 8190 	beq.w	7cc2 <_dtoa_r+0x9c2>
    79a2:	f01a 0f01 	tst.w	sl, #1
    79a6:	f000 818c 	beq.w	7cc2 <_dtoa_r+0x9c2>
    79aa:	9910      	ldr	r1, [sp, #64]	; 0x40
    79ac:	e000      	b.n	79b0 <_dtoa_r+0x6b0>
    79ae:	461d      	mov	r5, r3
    79b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    79b4:	1e6b      	subs	r3, r5, #1
    79b6:	2a39      	cmp	r2, #57	; 0x39
    79b8:	f040 8367 	bne.w	808a <_dtoa_r+0xd8a>
    79bc:	428b      	cmp	r3, r1
    79be:	d1f6      	bne.n	79ae <_dtoa_r+0x6ae>
    79c0:	9910      	ldr	r1, [sp, #64]	; 0x40
    79c2:	2330      	movs	r3, #48	; 0x30
    79c4:	3601      	adds	r6, #1
    79c6:	2231      	movs	r2, #49	; 0x31
    79c8:	700b      	strb	r3, [r1, #0]
    79ca:	9b10      	ldr	r3, [sp, #64]	; 0x40
    79cc:	701a      	strb	r2, [r3, #0]
    79ce:	9612      	str	r6, [sp, #72]	; 0x48
    79d0:	e0b2      	b.n	7b38 <_dtoa_r+0x838>
    79d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
    79d4:	2a00      	cmp	r2, #0
    79d6:	f040 80df 	bne.w	7b98 <_dtoa_r+0x898>
    79da:	9f15      	ldr	r7, [sp, #84]	; 0x54
    79dc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    79de:	920c      	str	r2, [sp, #48]	; 0x30
    79e0:	2d00      	cmp	r5, #0
    79e2:	bfd4      	ite	le
    79e4:	2300      	movle	r3, #0
    79e6:	2301      	movgt	r3, #1
    79e8:	f1ba 0f00 	cmp.w	sl, #0
    79ec:	bfd4      	ite	le
    79ee:	2300      	movle	r3, #0
    79f0:	f003 0301 	andgt.w	r3, r3, #1
    79f4:	b14b      	cbz	r3, 7a0a <_dtoa_r+0x70a>
    79f6:	45aa      	cmp	sl, r5
    79f8:	bfb4      	ite	lt
    79fa:	4653      	movlt	r3, sl
    79fc:	462b      	movge	r3, r5
    79fe:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7a00:	ebc3 0a0a 	rsb	sl, r3, sl
    7a04:	1aed      	subs	r5, r5, r3
    7a06:	1ac0      	subs	r0, r0, r3
    7a08:	900f      	str	r0, [sp, #60]	; 0x3c
    7a0a:	9915      	ldr	r1, [sp, #84]	; 0x54
    7a0c:	2900      	cmp	r1, #0
    7a0e:	dd1c      	ble.n	7a4a <_dtoa_r+0x74a>
    7a10:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7a12:	2a00      	cmp	r2, #0
    7a14:	f000 82e9 	beq.w	7fea <_dtoa_r+0xcea>
    7a18:	2f00      	cmp	r7, #0
    7a1a:	dd12      	ble.n	7a42 <_dtoa_r+0x742>
    7a1c:	990c      	ldr	r1, [sp, #48]	; 0x30
    7a1e:	463a      	mov	r2, r7
    7a20:	4620      	mov	r0, r4
    7a22:	f001 feef 	bl	9804 <__pow5mult>
    7a26:	465a      	mov	r2, fp
    7a28:	900c      	str	r0, [sp, #48]	; 0x30
    7a2a:	4620      	mov	r0, r4
    7a2c:	990c      	ldr	r1, [sp, #48]	; 0x30
    7a2e:	f001 fe01 	bl	9634 <__multiply>
    7a32:	4659      	mov	r1, fp
    7a34:	4603      	mov	r3, r0
    7a36:	4620      	mov	r0, r4
    7a38:	9303      	str	r3, [sp, #12]
    7a3a:	f001 fc67 	bl	930c <_Bfree>
    7a3e:	9b03      	ldr	r3, [sp, #12]
    7a40:	469b      	mov	fp, r3
    7a42:	9b15      	ldr	r3, [sp, #84]	; 0x54
    7a44:	1bda      	subs	r2, r3, r7
    7a46:	f040 8311 	bne.w	806c <_dtoa_r+0xd6c>
    7a4a:	2101      	movs	r1, #1
    7a4c:	4620      	mov	r0, r4
    7a4e:	f001 fe8b 	bl	9768 <__i2b>
    7a52:	9006      	str	r0, [sp, #24]
    7a54:	9817      	ldr	r0, [sp, #92]	; 0x5c
    7a56:	2800      	cmp	r0, #0
    7a58:	dd05      	ble.n	7a66 <_dtoa_r+0x766>
    7a5a:	9906      	ldr	r1, [sp, #24]
    7a5c:	4620      	mov	r0, r4
    7a5e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    7a60:	f001 fed0 	bl	9804 <__pow5mult>
    7a64:	9006      	str	r0, [sp, #24]
    7a66:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7a68:	2901      	cmp	r1, #1
    7a6a:	f340 810a 	ble.w	7c82 <_dtoa_r+0x982>
    7a6e:	2700      	movs	r7, #0
    7a70:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    7a72:	2b00      	cmp	r3, #0
    7a74:	f040 8261 	bne.w	7f3a <_dtoa_r+0xc3a>
    7a78:	2301      	movs	r3, #1
    7a7a:	4453      	add	r3, sl
    7a7c:	f013 031f 	ands.w	r3, r3, #31
    7a80:	f040 812a 	bne.w	7cd8 <_dtoa_r+0x9d8>
    7a84:	231c      	movs	r3, #28
    7a86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7a88:	449a      	add	sl, r3
    7a8a:	18ed      	adds	r5, r5, r3
    7a8c:	18d2      	adds	r2, r2, r3
    7a8e:	920f      	str	r2, [sp, #60]	; 0x3c
    7a90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7a92:	2b00      	cmp	r3, #0
    7a94:	dd05      	ble.n	7aa2 <_dtoa_r+0x7a2>
    7a96:	4659      	mov	r1, fp
    7a98:	461a      	mov	r2, r3
    7a9a:	4620      	mov	r0, r4
    7a9c:	f001 fd6c 	bl	9578 <__lshift>
    7aa0:	4683      	mov	fp, r0
    7aa2:	f1ba 0f00 	cmp.w	sl, #0
    7aa6:	dd05      	ble.n	7ab4 <_dtoa_r+0x7b4>
    7aa8:	9906      	ldr	r1, [sp, #24]
    7aaa:	4652      	mov	r2, sl
    7aac:	4620      	mov	r0, r4
    7aae:	f001 fd63 	bl	9578 <__lshift>
    7ab2:	9006      	str	r0, [sp, #24]
    7ab4:	9818      	ldr	r0, [sp, #96]	; 0x60
    7ab6:	2800      	cmp	r0, #0
    7ab8:	f040 8229 	bne.w	7f0e <_dtoa_r+0xc0e>
    7abc:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7abe:	9908      	ldr	r1, [sp, #32]
    7ac0:	2802      	cmp	r0, #2
    7ac2:	bfd4      	ite	le
    7ac4:	2300      	movle	r3, #0
    7ac6:	2301      	movgt	r3, #1
    7ac8:	2900      	cmp	r1, #0
    7aca:	bfcc      	ite	gt
    7acc:	2300      	movgt	r3, #0
    7ace:	f003 0301 	andle.w	r3, r3, #1
    7ad2:	2b00      	cmp	r3, #0
    7ad4:	f000 810c 	beq.w	7cf0 <_dtoa_r+0x9f0>
    7ad8:	2900      	cmp	r1, #0
    7ada:	f040 808c 	bne.w	7bf6 <_dtoa_r+0x8f6>
    7ade:	2205      	movs	r2, #5
    7ae0:	9906      	ldr	r1, [sp, #24]
    7ae2:	9b08      	ldr	r3, [sp, #32]
    7ae4:	4620      	mov	r0, r4
    7ae6:	f001 fe49 	bl	977c <__multadd>
    7aea:	9006      	str	r0, [sp, #24]
    7aec:	4658      	mov	r0, fp
    7aee:	9906      	ldr	r1, [sp, #24]
    7af0:	f001 fad2 	bl	9098 <__mcmp>
    7af4:	2800      	cmp	r0, #0
    7af6:	dd7e      	ble.n	7bf6 <_dtoa_r+0x8f6>
    7af8:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7afa:	3601      	adds	r6, #1
    7afc:	2700      	movs	r7, #0
    7afe:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7b02:	2331      	movs	r3, #49	; 0x31
    7b04:	f805 3b01 	strb.w	r3, [r5], #1
    7b08:	9906      	ldr	r1, [sp, #24]
    7b0a:	4620      	mov	r0, r4
    7b0c:	f001 fbfe 	bl	930c <_Bfree>
    7b10:	f1ba 0f00 	cmp.w	sl, #0
    7b14:	f000 80d5 	beq.w	7cc2 <_dtoa_r+0x9c2>
    7b18:	1e3b      	subs	r3, r7, #0
    7b1a:	bf18      	it	ne
    7b1c:	2301      	movne	r3, #1
    7b1e:	4557      	cmp	r7, sl
    7b20:	bf0c      	ite	eq
    7b22:	2300      	moveq	r3, #0
    7b24:	f003 0301 	andne.w	r3, r3, #1
    7b28:	2b00      	cmp	r3, #0
    7b2a:	f040 80d0 	bne.w	7cce <_dtoa_r+0x9ce>
    7b2e:	4651      	mov	r1, sl
    7b30:	4620      	mov	r0, r4
    7b32:	f001 fbeb 	bl	930c <_Bfree>
    7b36:	9612      	str	r6, [sp, #72]	; 0x48
    7b38:	4620      	mov	r0, r4
    7b3a:	4659      	mov	r1, fp
    7b3c:	f001 fbe6 	bl	930c <_Bfree>
    7b40:	9a12      	ldr	r2, [sp, #72]	; 0x48
    7b42:	1c53      	adds	r3, r2, #1
    7b44:	2200      	movs	r2, #0
    7b46:	702a      	strb	r2, [r5, #0]
    7b48:	982c      	ldr	r0, [sp, #176]	; 0xb0
    7b4a:	992e      	ldr	r1, [sp, #184]	; 0xb8
    7b4c:	6003      	str	r3, [r0, #0]
    7b4e:	2900      	cmp	r1, #0
    7b50:	f000 81d4 	beq.w	7efc <_dtoa_r+0xbfc>
    7b54:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    7b56:	9810      	ldr	r0, [sp, #64]	; 0x40
    7b58:	6015      	str	r5, [r2, #0]
    7b5a:	e412      	b.n	7382 <_dtoa_r+0x82>
    7b5c:	2010      	movs	r0, #16
    7b5e:	f7fb febf 	bl	38e0 <malloc>
    7b62:	60c6      	str	r6, [r0, #12]
    7b64:	6046      	str	r6, [r0, #4]
    7b66:	6086      	str	r6, [r0, #8]
    7b68:	6006      	str	r6, [r0, #0]
    7b6a:	4606      	mov	r6, r0
    7b6c:	6260      	str	r0, [r4, #36]	; 0x24
    7b6e:	f7ff bbd2 	b.w	7316 <_dtoa_r+0x16>
    7b72:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7b74:	4271      	negs	r1, r6
    7b76:	2200      	movs	r2, #0
    7b78:	9115      	str	r1, [sp, #84]	; 0x54
    7b7a:	1b80      	subs	r0, r0, r6
    7b7c:	9217      	str	r2, [sp, #92]	; 0x5c
    7b7e:	900f      	str	r0, [sp, #60]	; 0x3c
    7b80:	e48a      	b.n	7498 <_dtoa_r+0x198>
    7b82:	2100      	movs	r1, #0
    7b84:	3e01      	subs	r6, #1
    7b86:	9118      	str	r1, [sp, #96]	; 0x60
    7b88:	e472      	b.n	7470 <_dtoa_r+0x170>
    7b8a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    7b8e:	f04f 0802 	mov.w	r8, #2
    7b92:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    7b96:	e521      	b.n	75dc <_dtoa_r+0x2dc>
    7b98:	982a      	ldr	r0, [sp, #168]	; 0xa8
    7b9a:	2801      	cmp	r0, #1
    7b9c:	f340 826c 	ble.w	8078 <_dtoa_r+0xd78>
    7ba0:	9a08      	ldr	r2, [sp, #32]
    7ba2:	9815      	ldr	r0, [sp, #84]	; 0x54
    7ba4:	1e53      	subs	r3, r2, #1
    7ba6:	4298      	cmp	r0, r3
    7ba8:	f2c0 8258 	blt.w	805c <_dtoa_r+0xd5c>
    7bac:	1ac7      	subs	r7, r0, r3
    7bae:	9b08      	ldr	r3, [sp, #32]
    7bb0:	2b00      	cmp	r3, #0
    7bb2:	bfa8      	it	ge
    7bb4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    7bb6:	f2c0 8273 	blt.w	80a0 <_dtoa_r+0xda0>
    7bba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7bbc:	4620      	mov	r0, r4
    7bbe:	2101      	movs	r1, #1
    7bc0:	449a      	add	sl, r3
    7bc2:	18d2      	adds	r2, r2, r3
    7bc4:	920f      	str	r2, [sp, #60]	; 0x3c
    7bc6:	f001 fdcf 	bl	9768 <__i2b>
    7bca:	900c      	str	r0, [sp, #48]	; 0x30
    7bcc:	e708      	b.n	79e0 <_dtoa_r+0x6e0>
    7bce:	9b08      	ldr	r3, [sp, #32]
    7bd0:	b973      	cbnz	r3, 7bf0 <_dtoa_r+0x8f0>
    7bd2:	f240 0300 	movw	r3, #0
    7bd6:	2200      	movs	r2, #0
    7bd8:	f2c4 0314 	movt	r3, #16404	; 0x4014
    7bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    7be0:	f7fb fb6c 	bl	32bc <__aeabi_dmul>
    7be4:	4642      	mov	r2, r8
    7be6:	464b      	mov	r3, r9
    7be8:	f7fb fdee 	bl	37c8 <__aeabi_dcmpge>
    7bec:	2800      	cmp	r0, #0
    7bee:	d06a      	beq.n	7cc6 <_dtoa_r+0x9c6>
    7bf0:	2200      	movs	r2, #0
    7bf2:	9206      	str	r2, [sp, #24]
    7bf4:	920c      	str	r2, [sp, #48]	; 0x30
    7bf6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    7bf8:	2700      	movs	r7, #0
    7bfa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7bfe:	43de      	mvns	r6, r3
    7c00:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7c02:	e781      	b.n	7b08 <_dtoa_r+0x808>
    7c04:	2100      	movs	r1, #0
    7c06:	9116      	str	r1, [sp, #88]	; 0x58
    7c08:	982b      	ldr	r0, [sp, #172]	; 0xac
    7c0a:	2800      	cmp	r0, #0
    7c0c:	f340 819f 	ble.w	7f4e <_dtoa_r+0xc4e>
    7c10:	982b      	ldr	r0, [sp, #172]	; 0xac
    7c12:	4601      	mov	r1, r0
    7c14:	9011      	str	r0, [sp, #68]	; 0x44
    7c16:	9008      	str	r0, [sp, #32]
    7c18:	6a65      	ldr	r5, [r4, #36]	; 0x24
    7c1a:	2200      	movs	r2, #0
    7c1c:	2917      	cmp	r1, #23
    7c1e:	606a      	str	r2, [r5, #4]
    7c20:	f240 82ab 	bls.w	817a <_dtoa_r+0xe7a>
    7c24:	2304      	movs	r3, #4
    7c26:	005b      	lsls	r3, r3, #1
    7c28:	3201      	adds	r2, #1
    7c2a:	f103 0014 	add.w	r0, r3, #20
    7c2e:	4288      	cmp	r0, r1
    7c30:	d9f9      	bls.n	7c26 <_dtoa_r+0x926>
    7c32:	9b08      	ldr	r3, [sp, #32]
    7c34:	606a      	str	r2, [r5, #4]
    7c36:	2b0e      	cmp	r3, #14
    7c38:	bf8c      	ite	hi
    7c3a:	2700      	movhi	r7, #0
    7c3c:	f007 0701 	andls.w	r7, r7, #1
    7c40:	e49d      	b.n	757e <_dtoa_r+0x27e>
    7c42:	2201      	movs	r2, #1
    7c44:	9216      	str	r2, [sp, #88]	; 0x58
    7c46:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    7c48:	18f3      	adds	r3, r6, r3
    7c4a:	9311      	str	r3, [sp, #68]	; 0x44
    7c4c:	1c59      	adds	r1, r3, #1
    7c4e:	2900      	cmp	r1, #0
    7c50:	bfc8      	it	gt
    7c52:	9108      	strgt	r1, [sp, #32]
    7c54:	dce0      	bgt.n	7c18 <_dtoa_r+0x918>
    7c56:	290e      	cmp	r1, #14
    7c58:	bf8c      	ite	hi
    7c5a:	2700      	movhi	r7, #0
    7c5c:	f007 0701 	andls.w	r7, r7, #1
    7c60:	9108      	str	r1, [sp, #32]
    7c62:	e489      	b.n	7578 <_dtoa_r+0x278>
    7c64:	2301      	movs	r3, #1
    7c66:	9316      	str	r3, [sp, #88]	; 0x58
    7c68:	e7ce      	b.n	7c08 <_dtoa_r+0x908>
    7c6a:	2200      	movs	r2, #0
    7c6c:	9216      	str	r2, [sp, #88]	; 0x58
    7c6e:	e7ea      	b.n	7c46 <_dtoa_r+0x946>
    7c70:	f04f 33ff 	mov.w	r3, #4294967295
    7c74:	2700      	movs	r7, #0
    7c76:	2001      	movs	r0, #1
    7c78:	9311      	str	r3, [sp, #68]	; 0x44
    7c7a:	9016      	str	r0, [sp, #88]	; 0x58
    7c7c:	9308      	str	r3, [sp, #32]
    7c7e:	972b      	str	r7, [sp, #172]	; 0xac
    7c80:	e47a      	b.n	7578 <_dtoa_r+0x278>
    7c82:	f1b8 0f00 	cmp.w	r8, #0
    7c86:	f47f aef2 	bne.w	7a6e <_dtoa_r+0x76e>
    7c8a:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    7c8e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7c92:	2b00      	cmp	r3, #0
    7c94:	f47f aeeb 	bne.w	7a6e <_dtoa_r+0x76e>
    7c98:	f240 0300 	movw	r3, #0
    7c9c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7ca0:	ea09 0303 	and.w	r3, r9, r3
    7ca4:	2b00      	cmp	r3, #0
    7ca6:	f43f aee2 	beq.w	7a6e <_dtoa_r+0x76e>
    7caa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7cac:	f10a 0a01 	add.w	sl, sl, #1
    7cb0:	2701      	movs	r7, #1
    7cb2:	3201      	adds	r2, #1
    7cb4:	920f      	str	r2, [sp, #60]	; 0x3c
    7cb6:	e6db      	b.n	7a70 <_dtoa_r+0x770>
    7cb8:	4635      	mov	r5, r6
    7cba:	465c      	mov	r4, fp
    7cbc:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    7cbe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    7cc2:	9612      	str	r6, [sp, #72]	; 0x48
    7cc4:	e738      	b.n	7b38 <_dtoa_r+0x838>
    7cc6:	2000      	movs	r0, #0
    7cc8:	9006      	str	r0, [sp, #24]
    7cca:	900c      	str	r0, [sp, #48]	; 0x30
    7ccc:	e714      	b.n	7af8 <_dtoa_r+0x7f8>
    7cce:	4639      	mov	r1, r7
    7cd0:	4620      	mov	r0, r4
    7cd2:	f001 fb1b 	bl	930c <_Bfree>
    7cd6:	e72a      	b.n	7b2e <_dtoa_r+0x82e>
    7cd8:	f1c3 0320 	rsb	r3, r3, #32
    7cdc:	2b04      	cmp	r3, #4
    7cde:	f340 8254 	ble.w	818a <_dtoa_r+0xe8a>
    7ce2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7ce4:	3b04      	subs	r3, #4
    7ce6:	449a      	add	sl, r3
    7ce8:	18ed      	adds	r5, r5, r3
    7cea:	18c9      	adds	r1, r1, r3
    7cec:	910f      	str	r1, [sp, #60]	; 0x3c
    7cee:	e6cf      	b.n	7a90 <_dtoa_r+0x790>
    7cf0:	9916      	ldr	r1, [sp, #88]	; 0x58
    7cf2:	2900      	cmp	r1, #0
    7cf4:	f000 8131 	beq.w	7f5a <_dtoa_r+0xc5a>
    7cf8:	2d00      	cmp	r5, #0
    7cfa:	dd05      	ble.n	7d08 <_dtoa_r+0xa08>
    7cfc:	990c      	ldr	r1, [sp, #48]	; 0x30
    7cfe:	462a      	mov	r2, r5
    7d00:	4620      	mov	r0, r4
    7d02:	f001 fc39 	bl	9578 <__lshift>
    7d06:	900c      	str	r0, [sp, #48]	; 0x30
    7d08:	2f00      	cmp	r7, #0
    7d0a:	f040 81ea 	bne.w	80e2 <_dtoa_r+0xde2>
    7d0e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7d12:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7d14:	2301      	movs	r3, #1
    7d16:	f008 0001 	and.w	r0, r8, #1
    7d1a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    7d1c:	9011      	str	r0, [sp, #68]	; 0x44
    7d1e:	950f      	str	r5, [sp, #60]	; 0x3c
    7d20:	461d      	mov	r5, r3
    7d22:	960c      	str	r6, [sp, #48]	; 0x30
    7d24:	9906      	ldr	r1, [sp, #24]
    7d26:	4658      	mov	r0, fp
    7d28:	f7ff fa5a 	bl	71e0 <quorem>
    7d2c:	4639      	mov	r1, r7
    7d2e:	3030      	adds	r0, #48	; 0x30
    7d30:	900b      	str	r0, [sp, #44]	; 0x2c
    7d32:	4658      	mov	r0, fp
    7d34:	f001 f9b0 	bl	9098 <__mcmp>
    7d38:	9906      	ldr	r1, [sp, #24]
    7d3a:	4652      	mov	r2, sl
    7d3c:	4606      	mov	r6, r0
    7d3e:	4620      	mov	r0, r4
    7d40:	f001 fb9e 	bl	9480 <__mdiff>
    7d44:	68c3      	ldr	r3, [r0, #12]
    7d46:	4680      	mov	r8, r0
    7d48:	2b00      	cmp	r3, #0
    7d4a:	d03d      	beq.n	7dc8 <_dtoa_r+0xac8>
    7d4c:	f04f 0901 	mov.w	r9, #1
    7d50:	4641      	mov	r1, r8
    7d52:	4620      	mov	r0, r4
    7d54:	f001 fada 	bl	930c <_Bfree>
    7d58:	992a      	ldr	r1, [sp, #168]	; 0xa8
    7d5a:	ea59 0101 	orrs.w	r1, r9, r1
    7d5e:	d103      	bne.n	7d68 <_dtoa_r+0xa68>
    7d60:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7d62:	2a00      	cmp	r2, #0
    7d64:	f000 81eb 	beq.w	813e <_dtoa_r+0xe3e>
    7d68:	2e00      	cmp	r6, #0
    7d6a:	f2c0 819e 	blt.w	80aa <_dtoa_r+0xdaa>
    7d6e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    7d70:	4332      	orrs	r2, r6
    7d72:	d103      	bne.n	7d7c <_dtoa_r+0xa7c>
    7d74:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7d76:	2b00      	cmp	r3, #0
    7d78:	f000 8197 	beq.w	80aa <_dtoa_r+0xdaa>
    7d7c:	f1b9 0f00 	cmp.w	r9, #0
    7d80:	f300 81ce 	bgt.w	8120 <_dtoa_r+0xe20>
    7d84:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7d86:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7d88:	f801 2b01 	strb.w	r2, [r1], #1
    7d8c:	9b08      	ldr	r3, [sp, #32]
    7d8e:	910f      	str	r1, [sp, #60]	; 0x3c
    7d90:	429d      	cmp	r5, r3
    7d92:	f000 81c2 	beq.w	811a <_dtoa_r+0xe1a>
    7d96:	4659      	mov	r1, fp
    7d98:	220a      	movs	r2, #10
    7d9a:	2300      	movs	r3, #0
    7d9c:	4620      	mov	r0, r4
    7d9e:	f001 fced 	bl	977c <__multadd>
    7da2:	4557      	cmp	r7, sl
    7da4:	4639      	mov	r1, r7
    7da6:	4683      	mov	fp, r0
    7da8:	d014      	beq.n	7dd4 <_dtoa_r+0xad4>
    7daa:	220a      	movs	r2, #10
    7dac:	2300      	movs	r3, #0
    7dae:	4620      	mov	r0, r4
    7db0:	3501      	adds	r5, #1
    7db2:	f001 fce3 	bl	977c <__multadd>
    7db6:	4651      	mov	r1, sl
    7db8:	220a      	movs	r2, #10
    7dba:	2300      	movs	r3, #0
    7dbc:	4607      	mov	r7, r0
    7dbe:	4620      	mov	r0, r4
    7dc0:	f001 fcdc 	bl	977c <__multadd>
    7dc4:	4682      	mov	sl, r0
    7dc6:	e7ad      	b.n	7d24 <_dtoa_r+0xa24>
    7dc8:	4658      	mov	r0, fp
    7dca:	4641      	mov	r1, r8
    7dcc:	f001 f964 	bl	9098 <__mcmp>
    7dd0:	4681      	mov	r9, r0
    7dd2:	e7bd      	b.n	7d50 <_dtoa_r+0xa50>
    7dd4:	4620      	mov	r0, r4
    7dd6:	220a      	movs	r2, #10
    7dd8:	2300      	movs	r3, #0
    7dda:	3501      	adds	r5, #1
    7ddc:	f001 fcce 	bl	977c <__multadd>
    7de0:	4607      	mov	r7, r0
    7de2:	4682      	mov	sl, r0
    7de4:	e79e      	b.n	7d24 <_dtoa_r+0xa24>
    7de6:	9612      	str	r6, [sp, #72]	; 0x48
    7de8:	f8dd c020 	ldr.w	ip, [sp, #32]
    7dec:	e459      	b.n	76a2 <_dtoa_r+0x3a2>
    7dee:	4275      	negs	r5, r6
    7df0:	2d00      	cmp	r5, #0
    7df2:	f040 8101 	bne.w	7ff8 <_dtoa_r+0xcf8>
    7df6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    7dfa:	f04f 0802 	mov.w	r8, #2
    7dfe:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7e02:	e40c      	b.n	761e <_dtoa_r+0x31e>
    7e04:	f64a 6110 	movw	r1, #44560	; 0xae10
    7e08:	4642      	mov	r2, r8
    7e0a:	f2c0 0100 	movt	r1, #0
    7e0e:	464b      	mov	r3, r9
    7e10:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    7e14:	f8cd c00c 	str.w	ip, [sp, #12]
    7e18:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7e1a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    7e1e:	f7fb fa4d 	bl	32bc <__aeabi_dmul>
    7e22:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    7e26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e2a:	f7fb fce1 	bl	37f0 <__aeabi_d2iz>
    7e2e:	4607      	mov	r7, r0
    7e30:	f7fb f9de 	bl	31f0 <__aeabi_i2d>
    7e34:	460b      	mov	r3, r1
    7e36:	4602      	mov	r2, r0
    7e38:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e3c:	f7fb f88a 	bl	2f54 <__aeabi_dsub>
    7e40:	f107 0330 	add.w	r3, r7, #48	; 0x30
    7e44:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7e48:	f805 3b01 	strb.w	r3, [r5], #1
    7e4c:	f8dd c00c 	ldr.w	ip, [sp, #12]
    7e50:	f1bc 0f01 	cmp.w	ip, #1
    7e54:	d029      	beq.n	7eaa <_dtoa_r+0xbaa>
    7e56:	46d1      	mov	r9, sl
    7e58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e5c:	46b2      	mov	sl, r6
    7e5e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    7e60:	951c      	str	r5, [sp, #112]	; 0x70
    7e62:	2701      	movs	r7, #1
    7e64:	4665      	mov	r5, ip
    7e66:	46a0      	mov	r8, r4
    7e68:	f240 0300 	movw	r3, #0
    7e6c:	2200      	movs	r2, #0
    7e6e:	f2c4 0324 	movt	r3, #16420	; 0x4024
    7e72:	f7fb fa23 	bl	32bc <__aeabi_dmul>
    7e76:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7e7a:	f7fb fcb9 	bl	37f0 <__aeabi_d2iz>
    7e7e:	4604      	mov	r4, r0
    7e80:	f7fb f9b6 	bl	31f0 <__aeabi_i2d>
    7e84:	3430      	adds	r4, #48	; 0x30
    7e86:	4602      	mov	r2, r0
    7e88:	460b      	mov	r3, r1
    7e8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7e8e:	f7fb f861 	bl	2f54 <__aeabi_dsub>
    7e92:	55f4      	strb	r4, [r6, r7]
    7e94:	3701      	adds	r7, #1
    7e96:	42af      	cmp	r7, r5
    7e98:	d1e6      	bne.n	7e68 <_dtoa_r+0xb68>
    7e9a:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    7e9c:	3f01      	subs	r7, #1
    7e9e:	4656      	mov	r6, sl
    7ea0:	4644      	mov	r4, r8
    7ea2:	46ca      	mov	sl, r9
    7ea4:	19ed      	adds	r5, r5, r7
    7ea6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    7eaa:	f240 0300 	movw	r3, #0
    7eae:	2200      	movs	r2, #0
    7eb0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    7eb4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    7eb8:	f7fb f84e 	bl	2f58 <__adddf3>
    7ebc:	4602      	mov	r2, r0
    7ebe:	460b      	mov	r3, r1
    7ec0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7ec4:	f7fb fc8a 	bl	37dc <__aeabi_dcmpgt>
    7ec8:	b9f0      	cbnz	r0, 7f08 <_dtoa_r+0xc08>
    7eca:	f240 0100 	movw	r1, #0
    7ece:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    7ed2:	2000      	movs	r0, #0
    7ed4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    7ed8:	f7fb f83c 	bl	2f54 <__aeabi_dsub>
    7edc:	4602      	mov	r2, r0
    7ede:	460b      	mov	r3, r1
    7ee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    7ee4:	f7fb fc5c 	bl	37a0 <__aeabi_dcmplt>
    7ee8:	2800      	cmp	r0, #0
    7eea:	f43f acac 	beq.w	7846 <_dtoa_r+0x546>
    7eee:	462b      	mov	r3, r5
    7ef0:	461d      	mov	r5, r3
    7ef2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    7ef6:	2a30      	cmp	r2, #48	; 0x30
    7ef8:	d0fa      	beq.n	7ef0 <_dtoa_r+0xbf0>
    7efa:	e61d      	b.n	7b38 <_dtoa_r+0x838>
    7efc:	9810      	ldr	r0, [sp, #64]	; 0x40
    7efe:	f7ff ba40 	b.w	7382 <_dtoa_r+0x82>
    7f02:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    7f06:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    7f08:	9e12      	ldr	r6, [sp, #72]	; 0x48
    7f0a:	9910      	ldr	r1, [sp, #64]	; 0x40
    7f0c:	e550      	b.n	79b0 <_dtoa_r+0x6b0>
    7f0e:	4658      	mov	r0, fp
    7f10:	9906      	ldr	r1, [sp, #24]
    7f12:	f001 f8c1 	bl	9098 <__mcmp>
    7f16:	2800      	cmp	r0, #0
    7f18:	f6bf add0 	bge.w	7abc <_dtoa_r+0x7bc>
    7f1c:	4659      	mov	r1, fp
    7f1e:	4620      	mov	r0, r4
    7f20:	220a      	movs	r2, #10
    7f22:	2300      	movs	r3, #0
    7f24:	f001 fc2a 	bl	977c <__multadd>
    7f28:	9916      	ldr	r1, [sp, #88]	; 0x58
    7f2a:	3e01      	subs	r6, #1
    7f2c:	4683      	mov	fp, r0
    7f2e:	2900      	cmp	r1, #0
    7f30:	f040 8119 	bne.w	8166 <_dtoa_r+0xe66>
    7f34:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7f36:	9208      	str	r2, [sp, #32]
    7f38:	e5c0      	b.n	7abc <_dtoa_r+0x7bc>
    7f3a:	9806      	ldr	r0, [sp, #24]
    7f3c:	6903      	ldr	r3, [r0, #16]
    7f3e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    7f42:	6918      	ldr	r0, [r3, #16]
    7f44:	f001 f856 	bl	8ff4 <__hi0bits>
    7f48:	f1c0 0320 	rsb	r3, r0, #32
    7f4c:	e595      	b.n	7a7a <_dtoa_r+0x77a>
    7f4e:	2101      	movs	r1, #1
    7f50:	9111      	str	r1, [sp, #68]	; 0x44
    7f52:	9108      	str	r1, [sp, #32]
    7f54:	912b      	str	r1, [sp, #172]	; 0xac
    7f56:	f7ff bb0f 	b.w	7578 <_dtoa_r+0x278>
    7f5a:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7f5c:	46b1      	mov	r9, r6
    7f5e:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7f60:	46aa      	mov	sl, r5
    7f62:	f8dd 8018 	ldr.w	r8, [sp, #24]
    7f66:	9e08      	ldr	r6, [sp, #32]
    7f68:	e002      	b.n	7f70 <_dtoa_r+0xc70>
    7f6a:	f001 fc07 	bl	977c <__multadd>
    7f6e:	4683      	mov	fp, r0
    7f70:	4641      	mov	r1, r8
    7f72:	4658      	mov	r0, fp
    7f74:	f7ff f934 	bl	71e0 <quorem>
    7f78:	3501      	adds	r5, #1
    7f7a:	220a      	movs	r2, #10
    7f7c:	2300      	movs	r3, #0
    7f7e:	4659      	mov	r1, fp
    7f80:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    7f84:	f80a c007 	strb.w	ip, [sl, r7]
    7f88:	3701      	adds	r7, #1
    7f8a:	4620      	mov	r0, r4
    7f8c:	42be      	cmp	r6, r7
    7f8e:	dcec      	bgt.n	7f6a <_dtoa_r+0xc6a>
    7f90:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    7f94:	464e      	mov	r6, r9
    7f96:	2700      	movs	r7, #0
    7f98:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    7f9c:	4659      	mov	r1, fp
    7f9e:	2201      	movs	r2, #1
    7fa0:	4620      	mov	r0, r4
    7fa2:	f001 fae9 	bl	9578 <__lshift>
    7fa6:	9906      	ldr	r1, [sp, #24]
    7fa8:	4683      	mov	fp, r0
    7faa:	f001 f875 	bl	9098 <__mcmp>
    7fae:	2800      	cmp	r0, #0
    7fb0:	dd0f      	ble.n	7fd2 <_dtoa_r+0xcd2>
    7fb2:	9910      	ldr	r1, [sp, #64]	; 0x40
    7fb4:	e000      	b.n	7fb8 <_dtoa_r+0xcb8>
    7fb6:	461d      	mov	r5, r3
    7fb8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7fbc:	1e6b      	subs	r3, r5, #1
    7fbe:	2a39      	cmp	r2, #57	; 0x39
    7fc0:	f040 808c 	bne.w	80dc <_dtoa_r+0xddc>
    7fc4:	428b      	cmp	r3, r1
    7fc6:	d1f6      	bne.n	7fb6 <_dtoa_r+0xcb6>
    7fc8:	9910      	ldr	r1, [sp, #64]	; 0x40
    7fca:	2331      	movs	r3, #49	; 0x31
    7fcc:	3601      	adds	r6, #1
    7fce:	700b      	strb	r3, [r1, #0]
    7fd0:	e59a      	b.n	7b08 <_dtoa_r+0x808>
    7fd2:	d103      	bne.n	7fdc <_dtoa_r+0xcdc>
    7fd4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    7fd6:	f010 0f01 	tst.w	r0, #1
    7fda:	d1ea      	bne.n	7fb2 <_dtoa_r+0xcb2>
    7fdc:	462b      	mov	r3, r5
    7fde:	461d      	mov	r5, r3
    7fe0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    7fe4:	2a30      	cmp	r2, #48	; 0x30
    7fe6:	d0fa      	beq.n	7fde <_dtoa_r+0xcde>
    7fe8:	e58e      	b.n	7b08 <_dtoa_r+0x808>
    7fea:	4659      	mov	r1, fp
    7fec:	9a15      	ldr	r2, [sp, #84]	; 0x54
    7fee:	4620      	mov	r0, r4
    7ff0:	f001 fc08 	bl	9804 <__pow5mult>
    7ff4:	4683      	mov	fp, r0
    7ff6:	e528      	b.n	7a4a <_dtoa_r+0x74a>
    7ff8:	f005 030f 	and.w	r3, r5, #15
    7ffc:	f64a 6210 	movw	r2, #44560	; 0xae10
    8000:	f2c0 0200 	movt	r2, #0
    8004:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    8008:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    800c:	e9d3 2300 	ldrd	r2, r3, [r3]
    8010:	f7fb f954 	bl	32bc <__aeabi_dmul>
    8014:	112d      	asrs	r5, r5, #4
    8016:	bf08      	it	eq
    8018:	f04f 0802 	moveq.w	r8, #2
    801c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    8020:	f43f aafd 	beq.w	761e <_dtoa_r+0x31e>
    8024:	f64a 67e8 	movw	r7, #44776	; 0xaee8
    8028:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    802c:	f04f 0802 	mov.w	r8, #2
    8030:	f2c0 0700 	movt	r7, #0
    8034:	f015 0f01 	tst.w	r5, #1
    8038:	4610      	mov	r0, r2
    803a:	4619      	mov	r1, r3
    803c:	d007      	beq.n	804e <_dtoa_r+0xd4e>
    803e:	e9d7 2300 	ldrd	r2, r3, [r7]
    8042:	f108 0801 	add.w	r8, r8, #1
    8046:	f7fb f939 	bl	32bc <__aeabi_dmul>
    804a:	4602      	mov	r2, r0
    804c:	460b      	mov	r3, r1
    804e:	3708      	adds	r7, #8
    8050:	106d      	asrs	r5, r5, #1
    8052:	d1ef      	bne.n	8034 <_dtoa_r+0xd34>
    8054:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    8058:	f7ff bae1 	b.w	761e <_dtoa_r+0x31e>
    805c:	9915      	ldr	r1, [sp, #84]	; 0x54
    805e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    8060:	1a5b      	subs	r3, r3, r1
    8062:	18c9      	adds	r1, r1, r3
    8064:	18d2      	adds	r2, r2, r3
    8066:	9115      	str	r1, [sp, #84]	; 0x54
    8068:	9217      	str	r2, [sp, #92]	; 0x5c
    806a:	e5a0      	b.n	7bae <_dtoa_r+0x8ae>
    806c:	4659      	mov	r1, fp
    806e:	4620      	mov	r0, r4
    8070:	f001 fbc8 	bl	9804 <__pow5mult>
    8074:	4683      	mov	fp, r0
    8076:	e4e8      	b.n	7a4a <_dtoa_r+0x74a>
    8078:	9919      	ldr	r1, [sp, #100]	; 0x64
    807a:	2900      	cmp	r1, #0
    807c:	d047      	beq.n	810e <_dtoa_r+0xe0e>
    807e:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    8082:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8084:	3303      	adds	r3, #3
    8086:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8088:	e597      	b.n	7bba <_dtoa_r+0x8ba>
    808a:	3201      	adds	r2, #1
    808c:	b2d2      	uxtb	r2, r2
    808e:	e49d      	b.n	79cc <_dtoa_r+0x6cc>
    8090:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    8094:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    8098:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    809a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    809c:	f7ff bbd3 	b.w	7846 <_dtoa_r+0x546>
    80a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
    80a2:	2300      	movs	r3, #0
    80a4:	9808      	ldr	r0, [sp, #32]
    80a6:	1a0d      	subs	r5, r1, r0
    80a8:	e587      	b.n	7bba <_dtoa_r+0x8ba>
    80aa:	f1b9 0f00 	cmp.w	r9, #0
    80ae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    80b0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    80b2:	dd0f      	ble.n	80d4 <_dtoa_r+0xdd4>
    80b4:	4659      	mov	r1, fp
    80b6:	2201      	movs	r2, #1
    80b8:	4620      	mov	r0, r4
    80ba:	f001 fa5d 	bl	9578 <__lshift>
    80be:	9906      	ldr	r1, [sp, #24]
    80c0:	4683      	mov	fp, r0
    80c2:	f000 ffe9 	bl	9098 <__mcmp>
    80c6:	2800      	cmp	r0, #0
    80c8:	dd47      	ble.n	815a <_dtoa_r+0xe5a>
    80ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
    80cc:	2939      	cmp	r1, #57	; 0x39
    80ce:	d031      	beq.n	8134 <_dtoa_r+0xe34>
    80d0:	3101      	adds	r1, #1
    80d2:	910b      	str	r1, [sp, #44]	; 0x2c
    80d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    80d6:	f805 2b01 	strb.w	r2, [r5], #1
    80da:	e515      	b.n	7b08 <_dtoa_r+0x808>
    80dc:	3201      	adds	r2, #1
    80de:	701a      	strb	r2, [r3, #0]
    80e0:	e512      	b.n	7b08 <_dtoa_r+0x808>
    80e2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    80e4:	4620      	mov	r0, r4
    80e6:	6851      	ldr	r1, [r2, #4]
    80e8:	f001 f92c 	bl	9344 <_Balloc>
    80ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    80ee:	f103 010c 	add.w	r1, r3, #12
    80f2:	691a      	ldr	r2, [r3, #16]
    80f4:	3202      	adds	r2, #2
    80f6:	0092      	lsls	r2, r2, #2
    80f8:	4605      	mov	r5, r0
    80fa:	300c      	adds	r0, #12
    80fc:	f000 fdec 	bl	8cd8 <memcpy>
    8100:	4620      	mov	r0, r4
    8102:	4629      	mov	r1, r5
    8104:	2201      	movs	r2, #1
    8106:	f001 fa37 	bl	9578 <__lshift>
    810a:	4682      	mov	sl, r0
    810c:	e601      	b.n	7d12 <_dtoa_r+0xa12>
    810e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    8110:	9f15      	ldr	r7, [sp, #84]	; 0x54
    8112:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8114:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    8118:	e54f      	b.n	7bba <_dtoa_r+0x8ba>
    811a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    811c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    811e:	e73d      	b.n	7f9c <_dtoa_r+0xc9c>
    8120:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8122:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8124:	2b39      	cmp	r3, #57	; 0x39
    8126:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8128:	d004      	beq.n	8134 <_dtoa_r+0xe34>
    812a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    812c:	1c43      	adds	r3, r0, #1
    812e:	f805 3b01 	strb.w	r3, [r5], #1
    8132:	e4e9      	b.n	7b08 <_dtoa_r+0x808>
    8134:	2339      	movs	r3, #57	; 0x39
    8136:	f805 3b01 	strb.w	r3, [r5], #1
    813a:	9910      	ldr	r1, [sp, #64]	; 0x40
    813c:	e73c      	b.n	7fb8 <_dtoa_r+0xcb8>
    813e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8140:	4633      	mov	r3, r6
    8142:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    8144:	2839      	cmp	r0, #57	; 0x39
    8146:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    8148:	d0f4      	beq.n	8134 <_dtoa_r+0xe34>
    814a:	2b00      	cmp	r3, #0
    814c:	dd01      	ble.n	8152 <_dtoa_r+0xe52>
    814e:	3001      	adds	r0, #1
    8150:	900b      	str	r0, [sp, #44]	; 0x2c
    8152:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8154:	f805 1b01 	strb.w	r1, [r5], #1
    8158:	e4d6      	b.n	7b08 <_dtoa_r+0x808>
    815a:	d1bb      	bne.n	80d4 <_dtoa_r+0xdd4>
    815c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    815e:	f010 0f01 	tst.w	r0, #1
    8162:	d0b7      	beq.n	80d4 <_dtoa_r+0xdd4>
    8164:	e7b1      	b.n	80ca <_dtoa_r+0xdca>
    8166:	2300      	movs	r3, #0
    8168:	990c      	ldr	r1, [sp, #48]	; 0x30
    816a:	4620      	mov	r0, r4
    816c:	220a      	movs	r2, #10
    816e:	f001 fb05 	bl	977c <__multadd>
    8172:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8174:	9308      	str	r3, [sp, #32]
    8176:	900c      	str	r0, [sp, #48]	; 0x30
    8178:	e4a0      	b.n	7abc <_dtoa_r+0x7bc>
    817a:	9908      	ldr	r1, [sp, #32]
    817c:	290e      	cmp	r1, #14
    817e:	bf8c      	ite	hi
    8180:	2700      	movhi	r7, #0
    8182:	f007 0701 	andls.w	r7, r7, #1
    8186:	f7ff b9fa 	b.w	757e <_dtoa_r+0x27e>
    818a:	f43f ac81 	beq.w	7a90 <_dtoa_r+0x790>
    818e:	331c      	adds	r3, #28
    8190:	e479      	b.n	7a86 <_dtoa_r+0x786>
    8192:	2701      	movs	r7, #1
    8194:	f7ff b98a 	b.w	74ac <_dtoa_r+0x1ac>

00008198 <_fflush_r>:
    8198:	690b      	ldr	r3, [r1, #16]
    819a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    819e:	460c      	mov	r4, r1
    81a0:	4680      	mov	r8, r0
    81a2:	2b00      	cmp	r3, #0
    81a4:	d071      	beq.n	828a <_fflush_r+0xf2>
    81a6:	b110      	cbz	r0, 81ae <_fflush_r+0x16>
    81a8:	6983      	ldr	r3, [r0, #24]
    81aa:	2b00      	cmp	r3, #0
    81ac:	d078      	beq.n	82a0 <_fflush_r+0x108>
    81ae:	f64a 536c 	movw	r3, #44396	; 0xad6c
    81b2:	f2c0 0300 	movt	r3, #0
    81b6:	429c      	cmp	r4, r3
    81b8:	bf08      	it	eq
    81ba:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    81be:	d010      	beq.n	81e2 <_fflush_r+0x4a>
    81c0:	f64a 538c 	movw	r3, #44428	; 0xad8c
    81c4:	f2c0 0300 	movt	r3, #0
    81c8:	429c      	cmp	r4, r3
    81ca:	bf08      	it	eq
    81cc:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    81d0:	d007      	beq.n	81e2 <_fflush_r+0x4a>
    81d2:	f64a 53ac 	movw	r3, #44460	; 0xadac
    81d6:	f2c0 0300 	movt	r3, #0
    81da:	429c      	cmp	r4, r3
    81dc:	bf08      	it	eq
    81de:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    81e2:	89a3      	ldrh	r3, [r4, #12]
    81e4:	b21a      	sxth	r2, r3
    81e6:	f012 0f08 	tst.w	r2, #8
    81ea:	d135      	bne.n	8258 <_fflush_r+0xc0>
    81ec:	6862      	ldr	r2, [r4, #4]
    81ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    81f2:	81a3      	strh	r3, [r4, #12]
    81f4:	2a00      	cmp	r2, #0
    81f6:	dd5e      	ble.n	82b6 <_fflush_r+0x11e>
    81f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    81fa:	2e00      	cmp	r6, #0
    81fc:	d045      	beq.n	828a <_fflush_r+0xf2>
    81fe:	b29b      	uxth	r3, r3
    8200:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    8204:	bf18      	it	ne
    8206:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    8208:	d059      	beq.n	82be <_fflush_r+0x126>
    820a:	f013 0f04 	tst.w	r3, #4
    820e:	d14a      	bne.n	82a6 <_fflush_r+0x10e>
    8210:	2300      	movs	r3, #0
    8212:	4640      	mov	r0, r8
    8214:	6a21      	ldr	r1, [r4, #32]
    8216:	462a      	mov	r2, r5
    8218:	47b0      	blx	r6
    821a:	4285      	cmp	r5, r0
    821c:	d138      	bne.n	8290 <_fflush_r+0xf8>
    821e:	89a1      	ldrh	r1, [r4, #12]
    8220:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    8224:	6922      	ldr	r2, [r4, #16]
    8226:	f2c0 0300 	movt	r3, #0
    822a:	ea01 0303 	and.w	r3, r1, r3
    822e:	2100      	movs	r1, #0
    8230:	6061      	str	r1, [r4, #4]
    8232:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    8236:	6b61      	ldr	r1, [r4, #52]	; 0x34
    8238:	81a3      	strh	r3, [r4, #12]
    823a:	6022      	str	r2, [r4, #0]
    823c:	bf18      	it	ne
    823e:	6565      	strne	r5, [r4, #84]	; 0x54
    8240:	b319      	cbz	r1, 828a <_fflush_r+0xf2>
    8242:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8246:	4299      	cmp	r1, r3
    8248:	d002      	beq.n	8250 <_fflush_r+0xb8>
    824a:	4640      	mov	r0, r8
    824c:	f000 f998 	bl	8580 <_free_r>
    8250:	2000      	movs	r0, #0
    8252:	6360      	str	r0, [r4, #52]	; 0x34
    8254:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8258:	6926      	ldr	r6, [r4, #16]
    825a:	b1b6      	cbz	r6, 828a <_fflush_r+0xf2>
    825c:	6825      	ldr	r5, [r4, #0]
    825e:	6026      	str	r6, [r4, #0]
    8260:	1bad      	subs	r5, r5, r6
    8262:	f012 0f03 	tst.w	r2, #3
    8266:	bf0c      	ite	eq
    8268:	6963      	ldreq	r3, [r4, #20]
    826a:	2300      	movne	r3, #0
    826c:	60a3      	str	r3, [r4, #8]
    826e:	e00a      	b.n	8286 <_fflush_r+0xee>
    8270:	4632      	mov	r2, r6
    8272:	462b      	mov	r3, r5
    8274:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    8276:	4640      	mov	r0, r8
    8278:	6a21      	ldr	r1, [r4, #32]
    827a:	47b8      	blx	r7
    827c:	2800      	cmp	r0, #0
    827e:	ebc0 0505 	rsb	r5, r0, r5
    8282:	4406      	add	r6, r0
    8284:	dd04      	ble.n	8290 <_fflush_r+0xf8>
    8286:	2d00      	cmp	r5, #0
    8288:	dcf2      	bgt.n	8270 <_fflush_r+0xd8>
    828a:	2000      	movs	r0, #0
    828c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8290:	89a3      	ldrh	r3, [r4, #12]
    8292:	f04f 30ff 	mov.w	r0, #4294967295
    8296:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    829a:	81a3      	strh	r3, [r4, #12]
    829c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    82a0:	f000 f8ea 	bl	8478 <__sinit>
    82a4:	e783      	b.n	81ae <_fflush_r+0x16>
    82a6:	6862      	ldr	r2, [r4, #4]
    82a8:	6b63      	ldr	r3, [r4, #52]	; 0x34
    82aa:	1aad      	subs	r5, r5, r2
    82ac:	2b00      	cmp	r3, #0
    82ae:	d0af      	beq.n	8210 <_fflush_r+0x78>
    82b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    82b2:	1aed      	subs	r5, r5, r3
    82b4:	e7ac      	b.n	8210 <_fflush_r+0x78>
    82b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
    82b8:	2a00      	cmp	r2, #0
    82ba:	dc9d      	bgt.n	81f8 <_fflush_r+0x60>
    82bc:	e7e5      	b.n	828a <_fflush_r+0xf2>
    82be:	2301      	movs	r3, #1
    82c0:	4640      	mov	r0, r8
    82c2:	6a21      	ldr	r1, [r4, #32]
    82c4:	47b0      	blx	r6
    82c6:	f1b0 3fff 	cmp.w	r0, #4294967295
    82ca:	4605      	mov	r5, r0
    82cc:	d002      	beq.n	82d4 <_fflush_r+0x13c>
    82ce:	89a3      	ldrh	r3, [r4, #12]
    82d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    82d2:	e79a      	b.n	820a <_fflush_r+0x72>
    82d4:	f8d8 3000 	ldr.w	r3, [r8]
    82d8:	2b1d      	cmp	r3, #29
    82da:	d0d6      	beq.n	828a <_fflush_r+0xf2>
    82dc:	89a3      	ldrh	r3, [r4, #12]
    82de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    82e2:	81a3      	strh	r3, [r4, #12]
    82e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000082e8 <fflush>:
    82e8:	4601      	mov	r1, r0
    82ea:	b128      	cbz	r0, 82f8 <fflush+0x10>
    82ec:	f240 0354 	movw	r3, #84	; 0x54
    82f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    82f4:	6818      	ldr	r0, [r3, #0]
    82f6:	e74f      	b.n	8198 <_fflush_r>
    82f8:	f64a 43cc 	movw	r3, #44236	; 0xaccc
    82fc:	f248 1199 	movw	r1, #33177	; 0x8199
    8300:	f2c0 0300 	movt	r3, #0
    8304:	f2c0 0100 	movt	r1, #0
    8308:	6818      	ldr	r0, [r3, #0]
    830a:	f000 bbb3 	b.w	8a74 <_fwalk_reent>
    830e:	bf00      	nop

00008310 <__sfp_lock_acquire>:
    8310:	4770      	bx	lr
    8312:	bf00      	nop

00008314 <__sfp_lock_release>:
    8314:	4770      	bx	lr
    8316:	bf00      	nop

00008318 <__sinit_lock_acquire>:
    8318:	4770      	bx	lr
    831a:	bf00      	nop

0000831c <__sinit_lock_release>:
    831c:	4770      	bx	lr
    831e:	bf00      	nop

00008320 <__fp_lock>:
    8320:	2000      	movs	r0, #0
    8322:	4770      	bx	lr

00008324 <__fp_unlock>:
    8324:	2000      	movs	r0, #0
    8326:	4770      	bx	lr

00008328 <__fp_unlock_all>:
    8328:	f240 0354 	movw	r3, #84	; 0x54
    832c:	f248 3125 	movw	r1, #33573	; 0x8325
    8330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8334:	f2c0 0100 	movt	r1, #0
    8338:	6818      	ldr	r0, [r3, #0]
    833a:	f000 bbc5 	b.w	8ac8 <_fwalk>
    833e:	bf00      	nop

00008340 <__fp_lock_all>:
    8340:	f240 0354 	movw	r3, #84	; 0x54
    8344:	f248 3121 	movw	r1, #33569	; 0x8321
    8348:	f2c2 0300 	movt	r3, #8192	; 0x2000
    834c:	f2c0 0100 	movt	r1, #0
    8350:	6818      	ldr	r0, [r3, #0]
    8352:	f000 bbb9 	b.w	8ac8 <_fwalk>
    8356:	bf00      	nop

00008358 <_cleanup_r>:
    8358:	f24a 01ed 	movw	r1, #41197	; 0xa0ed
    835c:	f2c0 0100 	movt	r1, #0
    8360:	f000 bbb2 	b.w	8ac8 <_fwalk>

00008364 <_cleanup>:
    8364:	f64a 43cc 	movw	r3, #44236	; 0xaccc
    8368:	f2c0 0300 	movt	r3, #0
    836c:	6818      	ldr	r0, [r3, #0]
    836e:	e7f3      	b.n	8358 <_cleanup_r>

00008370 <std>:
    8370:	b510      	push	{r4, lr}
    8372:	4604      	mov	r4, r0
    8374:	2300      	movs	r3, #0
    8376:	305c      	adds	r0, #92	; 0x5c
    8378:	81a1      	strh	r1, [r4, #12]
    837a:	4619      	mov	r1, r3
    837c:	81e2      	strh	r2, [r4, #14]
    837e:	2208      	movs	r2, #8
    8380:	6023      	str	r3, [r4, #0]
    8382:	6063      	str	r3, [r4, #4]
    8384:	60a3      	str	r3, [r4, #8]
    8386:	6663      	str	r3, [r4, #100]	; 0x64
    8388:	6123      	str	r3, [r4, #16]
    838a:	6163      	str	r3, [r4, #20]
    838c:	61a3      	str	r3, [r4, #24]
    838e:	f000 fdc7 	bl	8f20 <memset>
    8392:	f649 50ad 	movw	r0, #40365	; 0x9dad
    8396:	f649 5171 	movw	r1, #40305	; 0x9d71
    839a:	f649 5249 	movw	r2, #40265	; 0x9d49
    839e:	f649 5341 	movw	r3, #40257	; 0x9d41
    83a2:	f2c0 0000 	movt	r0, #0
    83a6:	f2c0 0100 	movt	r1, #0
    83aa:	f2c0 0200 	movt	r2, #0
    83ae:	f2c0 0300 	movt	r3, #0
    83b2:	6260      	str	r0, [r4, #36]	; 0x24
    83b4:	62a1      	str	r1, [r4, #40]	; 0x28
    83b6:	62e2      	str	r2, [r4, #44]	; 0x2c
    83b8:	6323      	str	r3, [r4, #48]	; 0x30
    83ba:	6224      	str	r4, [r4, #32]
    83bc:	bd10      	pop	{r4, pc}
    83be:	bf00      	nop

000083c0 <__sfmoreglue>:
    83c0:	b570      	push	{r4, r5, r6, lr}
    83c2:	2568      	movs	r5, #104	; 0x68
    83c4:	460e      	mov	r6, r1
    83c6:	fb05 f501 	mul.w	r5, r5, r1
    83ca:	f105 010c 	add.w	r1, r5, #12
    83ce:	f7fb fa8f 	bl	38f0 <_malloc_r>
    83d2:	4604      	mov	r4, r0
    83d4:	b148      	cbz	r0, 83ea <__sfmoreglue+0x2a>
    83d6:	f100 030c 	add.w	r3, r0, #12
    83da:	2100      	movs	r1, #0
    83dc:	6046      	str	r6, [r0, #4]
    83de:	462a      	mov	r2, r5
    83e0:	4618      	mov	r0, r3
    83e2:	6021      	str	r1, [r4, #0]
    83e4:	60a3      	str	r3, [r4, #8]
    83e6:	f000 fd9b 	bl	8f20 <memset>
    83ea:	4620      	mov	r0, r4
    83ec:	bd70      	pop	{r4, r5, r6, pc}
    83ee:	bf00      	nop

000083f0 <__sfp>:
    83f0:	f64a 43cc 	movw	r3, #44236	; 0xaccc
    83f4:	f2c0 0300 	movt	r3, #0
    83f8:	b570      	push	{r4, r5, r6, lr}
    83fa:	681d      	ldr	r5, [r3, #0]
    83fc:	4606      	mov	r6, r0
    83fe:	69ab      	ldr	r3, [r5, #24]
    8400:	2b00      	cmp	r3, #0
    8402:	d02a      	beq.n	845a <__sfp+0x6a>
    8404:	35d8      	adds	r5, #216	; 0xd8
    8406:	686b      	ldr	r3, [r5, #4]
    8408:	68ac      	ldr	r4, [r5, #8]
    840a:	3b01      	subs	r3, #1
    840c:	d503      	bpl.n	8416 <__sfp+0x26>
    840e:	e020      	b.n	8452 <__sfp+0x62>
    8410:	3468      	adds	r4, #104	; 0x68
    8412:	3b01      	subs	r3, #1
    8414:	d41d      	bmi.n	8452 <__sfp+0x62>
    8416:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    841a:	2a00      	cmp	r2, #0
    841c:	d1f8      	bne.n	8410 <__sfp+0x20>
    841e:	2500      	movs	r5, #0
    8420:	f04f 33ff 	mov.w	r3, #4294967295
    8424:	6665      	str	r5, [r4, #100]	; 0x64
    8426:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    842a:	81e3      	strh	r3, [r4, #14]
    842c:	4629      	mov	r1, r5
    842e:	f04f 0301 	mov.w	r3, #1
    8432:	6025      	str	r5, [r4, #0]
    8434:	81a3      	strh	r3, [r4, #12]
    8436:	2208      	movs	r2, #8
    8438:	60a5      	str	r5, [r4, #8]
    843a:	6065      	str	r5, [r4, #4]
    843c:	6125      	str	r5, [r4, #16]
    843e:	6165      	str	r5, [r4, #20]
    8440:	61a5      	str	r5, [r4, #24]
    8442:	f000 fd6d 	bl	8f20 <memset>
    8446:	64e5      	str	r5, [r4, #76]	; 0x4c
    8448:	6365      	str	r5, [r4, #52]	; 0x34
    844a:	63a5      	str	r5, [r4, #56]	; 0x38
    844c:	64a5      	str	r5, [r4, #72]	; 0x48
    844e:	4620      	mov	r0, r4
    8450:	bd70      	pop	{r4, r5, r6, pc}
    8452:	6828      	ldr	r0, [r5, #0]
    8454:	b128      	cbz	r0, 8462 <__sfp+0x72>
    8456:	4605      	mov	r5, r0
    8458:	e7d5      	b.n	8406 <__sfp+0x16>
    845a:	4628      	mov	r0, r5
    845c:	f000 f80c 	bl	8478 <__sinit>
    8460:	e7d0      	b.n	8404 <__sfp+0x14>
    8462:	4630      	mov	r0, r6
    8464:	2104      	movs	r1, #4
    8466:	f7ff ffab 	bl	83c0 <__sfmoreglue>
    846a:	6028      	str	r0, [r5, #0]
    846c:	2800      	cmp	r0, #0
    846e:	d1f2      	bne.n	8456 <__sfp+0x66>
    8470:	230c      	movs	r3, #12
    8472:	4604      	mov	r4, r0
    8474:	6033      	str	r3, [r6, #0]
    8476:	e7ea      	b.n	844e <__sfp+0x5e>

00008478 <__sinit>:
    8478:	b570      	push	{r4, r5, r6, lr}
    847a:	6986      	ldr	r6, [r0, #24]
    847c:	4604      	mov	r4, r0
    847e:	b106      	cbz	r6, 8482 <__sinit+0xa>
    8480:	bd70      	pop	{r4, r5, r6, pc}
    8482:	f248 3359 	movw	r3, #33625	; 0x8359
    8486:	2501      	movs	r5, #1
    8488:	f2c0 0300 	movt	r3, #0
    848c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    8490:	6283      	str	r3, [r0, #40]	; 0x28
    8492:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    8496:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    849a:	6185      	str	r5, [r0, #24]
    849c:	f7ff ffa8 	bl	83f0 <__sfp>
    84a0:	6060      	str	r0, [r4, #4]
    84a2:	4620      	mov	r0, r4
    84a4:	f7ff ffa4 	bl	83f0 <__sfp>
    84a8:	60a0      	str	r0, [r4, #8]
    84aa:	4620      	mov	r0, r4
    84ac:	f7ff ffa0 	bl	83f0 <__sfp>
    84b0:	4632      	mov	r2, r6
    84b2:	2104      	movs	r1, #4
    84b4:	4623      	mov	r3, r4
    84b6:	60e0      	str	r0, [r4, #12]
    84b8:	6860      	ldr	r0, [r4, #4]
    84ba:	f7ff ff59 	bl	8370 <std>
    84be:	462a      	mov	r2, r5
    84c0:	68a0      	ldr	r0, [r4, #8]
    84c2:	2109      	movs	r1, #9
    84c4:	4623      	mov	r3, r4
    84c6:	f7ff ff53 	bl	8370 <std>
    84ca:	4623      	mov	r3, r4
    84cc:	68e0      	ldr	r0, [r4, #12]
    84ce:	2112      	movs	r1, #18
    84d0:	2202      	movs	r2, #2
    84d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    84d6:	e74b      	b.n	8370 <std>

000084d8 <_malloc_trim_r>:
    84d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    84da:	f240 1448 	movw	r4, #328	; 0x148
    84de:	f2c2 0400 	movt	r4, #8192	; 0x2000
    84e2:	460f      	mov	r7, r1
    84e4:	4605      	mov	r5, r0
    84e6:	f7fb fcd5 	bl	3e94 <__malloc_lock>
    84ea:	68a3      	ldr	r3, [r4, #8]
    84ec:	685e      	ldr	r6, [r3, #4]
    84ee:	f026 0603 	bic.w	r6, r6, #3
    84f2:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    84f6:	330f      	adds	r3, #15
    84f8:	1bdf      	subs	r7, r3, r7
    84fa:	0b3f      	lsrs	r7, r7, #12
    84fc:	3f01      	subs	r7, #1
    84fe:	033f      	lsls	r7, r7, #12
    8500:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    8504:	db07      	blt.n	8516 <_malloc_trim_r+0x3e>
    8506:	2100      	movs	r1, #0
    8508:	4628      	mov	r0, r5
    850a:	f7fb fdc1 	bl	4090 <_sbrk_r>
    850e:	68a3      	ldr	r3, [r4, #8]
    8510:	18f3      	adds	r3, r6, r3
    8512:	4283      	cmp	r3, r0
    8514:	d004      	beq.n	8520 <_malloc_trim_r+0x48>
    8516:	4628      	mov	r0, r5
    8518:	f7fb fcbe 	bl	3e98 <__malloc_unlock>
    851c:	2000      	movs	r0, #0
    851e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8520:	4279      	negs	r1, r7
    8522:	4628      	mov	r0, r5
    8524:	f7fb fdb4 	bl	4090 <_sbrk_r>
    8528:	f1b0 3fff 	cmp.w	r0, #4294967295
    852c:	d010      	beq.n	8550 <_malloc_trim_r+0x78>
    852e:	68a2      	ldr	r2, [r4, #8]
    8530:	f240 538c 	movw	r3, #1420	; 0x58c
    8534:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8538:	1bf6      	subs	r6, r6, r7
    853a:	f046 0601 	orr.w	r6, r6, #1
    853e:	4628      	mov	r0, r5
    8540:	6056      	str	r6, [r2, #4]
    8542:	681a      	ldr	r2, [r3, #0]
    8544:	1bd7      	subs	r7, r2, r7
    8546:	601f      	str	r7, [r3, #0]
    8548:	f7fb fca6 	bl	3e98 <__malloc_unlock>
    854c:	2001      	movs	r0, #1
    854e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8550:	2100      	movs	r1, #0
    8552:	4628      	mov	r0, r5
    8554:	f7fb fd9c 	bl	4090 <_sbrk_r>
    8558:	68a3      	ldr	r3, [r4, #8]
    855a:	1ac2      	subs	r2, r0, r3
    855c:	2a0f      	cmp	r2, #15
    855e:	ddda      	ble.n	8516 <_malloc_trim_r+0x3e>
    8560:	f240 5450 	movw	r4, #1360	; 0x550
    8564:	f240 518c 	movw	r1, #1420	; 0x58c
    8568:	f2c2 0400 	movt	r4, #8192	; 0x2000
    856c:	f2c2 0100 	movt	r1, #8192	; 0x2000
    8570:	f042 0201 	orr.w	r2, r2, #1
    8574:	6824      	ldr	r4, [r4, #0]
    8576:	1b00      	subs	r0, r0, r4
    8578:	6008      	str	r0, [r1, #0]
    857a:	605a      	str	r2, [r3, #4]
    857c:	e7cb      	b.n	8516 <_malloc_trim_r+0x3e>
    857e:	bf00      	nop

00008580 <_free_r>:
    8580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8584:	4605      	mov	r5, r0
    8586:	460c      	mov	r4, r1
    8588:	2900      	cmp	r1, #0
    858a:	f000 8088 	beq.w	869e <_free_r+0x11e>
    858e:	f7fb fc81 	bl	3e94 <__malloc_lock>
    8592:	f1a4 0208 	sub.w	r2, r4, #8
    8596:	f240 1048 	movw	r0, #328	; 0x148
    859a:	6856      	ldr	r6, [r2, #4]
    859c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    85a0:	f026 0301 	bic.w	r3, r6, #1
    85a4:	f8d0 c008 	ldr.w	ip, [r0, #8]
    85a8:	18d1      	adds	r1, r2, r3
    85aa:	458c      	cmp	ip, r1
    85ac:	684f      	ldr	r7, [r1, #4]
    85ae:	f027 0703 	bic.w	r7, r7, #3
    85b2:	f000 8095 	beq.w	86e0 <_free_r+0x160>
    85b6:	f016 0601 	ands.w	r6, r6, #1
    85ba:	604f      	str	r7, [r1, #4]
    85bc:	d05f      	beq.n	867e <_free_r+0xfe>
    85be:	2600      	movs	r6, #0
    85c0:	19cc      	adds	r4, r1, r7
    85c2:	6864      	ldr	r4, [r4, #4]
    85c4:	f014 0f01 	tst.w	r4, #1
    85c8:	d106      	bne.n	85d8 <_free_r+0x58>
    85ca:	19db      	adds	r3, r3, r7
    85cc:	2e00      	cmp	r6, #0
    85ce:	d07a      	beq.n	86c6 <_free_r+0x146>
    85d0:	688c      	ldr	r4, [r1, #8]
    85d2:	68c9      	ldr	r1, [r1, #12]
    85d4:	608c      	str	r4, [r1, #8]
    85d6:	60e1      	str	r1, [r4, #12]
    85d8:	f043 0101 	orr.w	r1, r3, #1
    85dc:	50d3      	str	r3, [r2, r3]
    85de:	6051      	str	r1, [r2, #4]
    85e0:	2e00      	cmp	r6, #0
    85e2:	d147      	bne.n	8674 <_free_r+0xf4>
    85e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    85e8:	d35b      	bcc.n	86a2 <_free_r+0x122>
    85ea:	0a59      	lsrs	r1, r3, #9
    85ec:	2904      	cmp	r1, #4
    85ee:	bf9e      	ittt	ls
    85f0:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    85f4:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    85f8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    85fc:	d928      	bls.n	8650 <_free_r+0xd0>
    85fe:	2914      	cmp	r1, #20
    8600:	bf9c      	itt	ls
    8602:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    8606:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    860a:	d921      	bls.n	8650 <_free_r+0xd0>
    860c:	2954      	cmp	r1, #84	; 0x54
    860e:	bf9e      	ittt	ls
    8610:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    8614:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    8618:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    861c:	d918      	bls.n	8650 <_free_r+0xd0>
    861e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    8622:	bf9e      	ittt	ls
    8624:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    8628:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    862c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8630:	d90e      	bls.n	8650 <_free_r+0xd0>
    8632:	f240 5c54 	movw	ip, #1364	; 0x554
    8636:	4561      	cmp	r1, ip
    8638:	bf95      	itete	ls
    863a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    863e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    8642:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    8646:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    864a:	bf98      	it	ls
    864c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    8650:	1904      	adds	r4, r0, r4
    8652:	68a1      	ldr	r1, [r4, #8]
    8654:	42a1      	cmp	r1, r4
    8656:	d103      	bne.n	8660 <_free_r+0xe0>
    8658:	e064      	b.n	8724 <_free_r+0x1a4>
    865a:	6889      	ldr	r1, [r1, #8]
    865c:	428c      	cmp	r4, r1
    865e:	d004      	beq.n	866a <_free_r+0xea>
    8660:	6848      	ldr	r0, [r1, #4]
    8662:	f020 0003 	bic.w	r0, r0, #3
    8666:	4283      	cmp	r3, r0
    8668:	d3f7      	bcc.n	865a <_free_r+0xda>
    866a:	68cb      	ldr	r3, [r1, #12]
    866c:	60d3      	str	r3, [r2, #12]
    866e:	6091      	str	r1, [r2, #8]
    8670:	60ca      	str	r2, [r1, #12]
    8672:	609a      	str	r2, [r3, #8]
    8674:	4628      	mov	r0, r5
    8676:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    867a:	f7fb bc0d 	b.w	3e98 <__malloc_unlock>
    867e:	f854 4c08 	ldr.w	r4, [r4, #-8]
    8682:	f100 0c08 	add.w	ip, r0, #8
    8686:	1b12      	subs	r2, r2, r4
    8688:	191b      	adds	r3, r3, r4
    868a:	6894      	ldr	r4, [r2, #8]
    868c:	4564      	cmp	r4, ip
    868e:	d047      	beq.n	8720 <_free_r+0x1a0>
    8690:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    8694:	f8cc 4008 	str.w	r4, [ip, #8]
    8698:	f8c4 c00c 	str.w	ip, [r4, #12]
    869c:	e790      	b.n	85c0 <_free_r+0x40>
    869e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    86a2:	08db      	lsrs	r3, r3, #3
    86a4:	f04f 0c01 	mov.w	ip, #1
    86a8:	6846      	ldr	r6, [r0, #4]
    86aa:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    86ae:	109b      	asrs	r3, r3, #2
    86b0:	fa0c f303 	lsl.w	r3, ip, r3
    86b4:	60d1      	str	r1, [r2, #12]
    86b6:	688c      	ldr	r4, [r1, #8]
    86b8:	ea46 0303 	orr.w	r3, r6, r3
    86bc:	6043      	str	r3, [r0, #4]
    86be:	6094      	str	r4, [r2, #8]
    86c0:	60e2      	str	r2, [r4, #12]
    86c2:	608a      	str	r2, [r1, #8]
    86c4:	e7d6      	b.n	8674 <_free_r+0xf4>
    86c6:	688c      	ldr	r4, [r1, #8]
    86c8:	4f1c      	ldr	r7, [pc, #112]	; (873c <_free_r+0x1bc>)
    86ca:	42bc      	cmp	r4, r7
    86cc:	d181      	bne.n	85d2 <_free_r+0x52>
    86ce:	50d3      	str	r3, [r2, r3]
    86d0:	f043 0301 	orr.w	r3, r3, #1
    86d4:	60e2      	str	r2, [r4, #12]
    86d6:	60a2      	str	r2, [r4, #8]
    86d8:	6053      	str	r3, [r2, #4]
    86da:	6094      	str	r4, [r2, #8]
    86dc:	60d4      	str	r4, [r2, #12]
    86de:	e7c9      	b.n	8674 <_free_r+0xf4>
    86e0:	18fb      	adds	r3, r7, r3
    86e2:	f016 0f01 	tst.w	r6, #1
    86e6:	d107      	bne.n	86f8 <_free_r+0x178>
    86e8:	f854 1c08 	ldr.w	r1, [r4, #-8]
    86ec:	1a52      	subs	r2, r2, r1
    86ee:	185b      	adds	r3, r3, r1
    86f0:	68d4      	ldr	r4, [r2, #12]
    86f2:	6891      	ldr	r1, [r2, #8]
    86f4:	60a1      	str	r1, [r4, #8]
    86f6:	60cc      	str	r4, [r1, #12]
    86f8:	f240 5154 	movw	r1, #1364	; 0x554
    86fc:	6082      	str	r2, [r0, #8]
    86fe:	f2c2 0100 	movt	r1, #8192	; 0x2000
    8702:	f043 0001 	orr.w	r0, r3, #1
    8706:	6050      	str	r0, [r2, #4]
    8708:	680a      	ldr	r2, [r1, #0]
    870a:	4293      	cmp	r3, r2
    870c:	d3b2      	bcc.n	8674 <_free_r+0xf4>
    870e:	f240 5388 	movw	r3, #1416	; 0x588
    8712:	4628      	mov	r0, r5
    8714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8718:	6819      	ldr	r1, [r3, #0]
    871a:	f7ff fedd 	bl	84d8 <_malloc_trim_r>
    871e:	e7a9      	b.n	8674 <_free_r+0xf4>
    8720:	2601      	movs	r6, #1
    8722:	e74d      	b.n	85c0 <_free_r+0x40>
    8724:	2601      	movs	r6, #1
    8726:	6844      	ldr	r4, [r0, #4]
    8728:	ea4f 0cac 	mov.w	ip, ip, asr #2
    872c:	460b      	mov	r3, r1
    872e:	fa06 fc0c 	lsl.w	ip, r6, ip
    8732:	ea44 040c 	orr.w	r4, r4, ip
    8736:	6044      	str	r4, [r0, #4]
    8738:	e798      	b.n	866c <_free_r+0xec>
    873a:	bf00      	nop
    873c:	20000150 	.word	0x20000150

00008740 <__sfvwrite_r>:
    8740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8744:	6893      	ldr	r3, [r2, #8]
    8746:	b085      	sub	sp, #20
    8748:	4690      	mov	r8, r2
    874a:	460c      	mov	r4, r1
    874c:	9003      	str	r0, [sp, #12]
    874e:	2b00      	cmp	r3, #0
    8750:	d064      	beq.n	881c <__sfvwrite_r+0xdc>
    8752:	8988      	ldrh	r0, [r1, #12]
    8754:	fa1f fa80 	uxth.w	sl, r0
    8758:	f01a 0f08 	tst.w	sl, #8
    875c:	f000 80a0 	beq.w	88a0 <__sfvwrite_r+0x160>
    8760:	690b      	ldr	r3, [r1, #16]
    8762:	2b00      	cmp	r3, #0
    8764:	f000 809c 	beq.w	88a0 <__sfvwrite_r+0x160>
    8768:	f01a 0b02 	ands.w	fp, sl, #2
    876c:	f8d8 5000 	ldr.w	r5, [r8]
    8770:	bf1c      	itt	ne
    8772:	f04f 0a00 	movne.w	sl, #0
    8776:	4657      	movne	r7, sl
    8778:	d136      	bne.n	87e8 <__sfvwrite_r+0xa8>
    877a:	f01a 0a01 	ands.w	sl, sl, #1
    877e:	bf1d      	ittte	ne
    8780:	46dc      	movne	ip, fp
    8782:	46d9      	movne	r9, fp
    8784:	465f      	movne	r7, fp
    8786:	4656      	moveq	r6, sl
    8788:	d152      	bne.n	8830 <__sfvwrite_r+0xf0>
    878a:	b326      	cbz	r6, 87d6 <__sfvwrite_r+0x96>
    878c:	b280      	uxth	r0, r0
    878e:	68a7      	ldr	r7, [r4, #8]
    8790:	f410 7f00 	tst.w	r0, #512	; 0x200
    8794:	f000 808f 	beq.w	88b6 <__sfvwrite_r+0x176>
    8798:	42be      	cmp	r6, r7
    879a:	46bb      	mov	fp, r7
    879c:	f080 80a7 	bcs.w	88ee <__sfvwrite_r+0x1ae>
    87a0:	6820      	ldr	r0, [r4, #0]
    87a2:	4637      	mov	r7, r6
    87a4:	46b3      	mov	fp, r6
    87a6:	465a      	mov	r2, fp
    87a8:	4651      	mov	r1, sl
    87aa:	f000 fb5d 	bl	8e68 <memmove>
    87ae:	68a2      	ldr	r2, [r4, #8]
    87b0:	6823      	ldr	r3, [r4, #0]
    87b2:	46b1      	mov	r9, r6
    87b4:	1bd7      	subs	r7, r2, r7
    87b6:	60a7      	str	r7, [r4, #8]
    87b8:	4637      	mov	r7, r6
    87ba:	445b      	add	r3, fp
    87bc:	6023      	str	r3, [r4, #0]
    87be:	f8d8 3008 	ldr.w	r3, [r8, #8]
    87c2:	ebc9 0606 	rsb	r6, r9, r6
    87c6:	44ca      	add	sl, r9
    87c8:	1bdf      	subs	r7, r3, r7
    87ca:	f8c8 7008 	str.w	r7, [r8, #8]
    87ce:	b32f      	cbz	r7, 881c <__sfvwrite_r+0xdc>
    87d0:	89a0      	ldrh	r0, [r4, #12]
    87d2:	2e00      	cmp	r6, #0
    87d4:	d1da      	bne.n	878c <__sfvwrite_r+0x4c>
    87d6:	f8d5 a000 	ldr.w	sl, [r5]
    87da:	686e      	ldr	r6, [r5, #4]
    87dc:	3508      	adds	r5, #8
    87de:	e7d4      	b.n	878a <__sfvwrite_r+0x4a>
    87e0:	f8d5 a000 	ldr.w	sl, [r5]
    87e4:	686f      	ldr	r7, [r5, #4]
    87e6:	3508      	adds	r5, #8
    87e8:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    87ec:	bf34      	ite	cc
    87ee:	463b      	movcc	r3, r7
    87f0:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    87f4:	4652      	mov	r2, sl
    87f6:	9803      	ldr	r0, [sp, #12]
    87f8:	2f00      	cmp	r7, #0
    87fa:	d0f1      	beq.n	87e0 <__sfvwrite_r+0xa0>
    87fc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    87fe:	6a21      	ldr	r1, [r4, #32]
    8800:	47b0      	blx	r6
    8802:	2800      	cmp	r0, #0
    8804:	4482      	add	sl, r0
    8806:	ebc0 0707 	rsb	r7, r0, r7
    880a:	f340 80ec 	ble.w	89e6 <__sfvwrite_r+0x2a6>
    880e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8812:	1a18      	subs	r0, r3, r0
    8814:	f8c8 0008 	str.w	r0, [r8, #8]
    8818:	2800      	cmp	r0, #0
    881a:	d1e5      	bne.n	87e8 <__sfvwrite_r+0xa8>
    881c:	2000      	movs	r0, #0
    881e:	b005      	add	sp, #20
    8820:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8824:	f8d5 9000 	ldr.w	r9, [r5]
    8828:	f04f 0c00 	mov.w	ip, #0
    882c:	686f      	ldr	r7, [r5, #4]
    882e:	3508      	adds	r5, #8
    8830:	2f00      	cmp	r7, #0
    8832:	d0f7      	beq.n	8824 <__sfvwrite_r+0xe4>
    8834:	f1bc 0f00 	cmp.w	ip, #0
    8838:	f000 80b5 	beq.w	89a6 <__sfvwrite_r+0x266>
    883c:	6963      	ldr	r3, [r4, #20]
    883e:	45bb      	cmp	fp, r7
    8840:	bf34      	ite	cc
    8842:	46da      	movcc	sl, fp
    8844:	46ba      	movcs	sl, r7
    8846:	68a6      	ldr	r6, [r4, #8]
    8848:	6820      	ldr	r0, [r4, #0]
    884a:	6922      	ldr	r2, [r4, #16]
    884c:	199e      	adds	r6, r3, r6
    884e:	4290      	cmp	r0, r2
    8850:	bf94      	ite	ls
    8852:	2200      	movls	r2, #0
    8854:	2201      	movhi	r2, #1
    8856:	45b2      	cmp	sl, r6
    8858:	bfd4      	ite	le
    885a:	2200      	movle	r2, #0
    885c:	f002 0201 	andgt.w	r2, r2, #1
    8860:	2a00      	cmp	r2, #0
    8862:	f040 80ae 	bne.w	89c2 <__sfvwrite_r+0x282>
    8866:	459a      	cmp	sl, r3
    8868:	f2c0 8082 	blt.w	8970 <__sfvwrite_r+0x230>
    886c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    886e:	464a      	mov	r2, r9
    8870:	f8cd c004 	str.w	ip, [sp, #4]
    8874:	9803      	ldr	r0, [sp, #12]
    8876:	6a21      	ldr	r1, [r4, #32]
    8878:	47b0      	blx	r6
    887a:	f8dd c004 	ldr.w	ip, [sp, #4]
    887e:	1e06      	subs	r6, r0, #0
    8880:	f340 80b1 	ble.w	89e6 <__sfvwrite_r+0x2a6>
    8884:	ebbb 0b06 	subs.w	fp, fp, r6
    8888:	f000 8086 	beq.w	8998 <__sfvwrite_r+0x258>
    888c:	f8d8 3008 	ldr.w	r3, [r8, #8]
    8890:	44b1      	add	r9, r6
    8892:	1bbf      	subs	r7, r7, r6
    8894:	1b9e      	subs	r6, r3, r6
    8896:	f8c8 6008 	str.w	r6, [r8, #8]
    889a:	2e00      	cmp	r6, #0
    889c:	d1c8      	bne.n	8830 <__sfvwrite_r+0xf0>
    889e:	e7bd      	b.n	881c <__sfvwrite_r+0xdc>
    88a0:	9803      	ldr	r0, [sp, #12]
    88a2:	4621      	mov	r1, r4
    88a4:	f7fe fc1a 	bl	70dc <__swsetup_r>
    88a8:	2800      	cmp	r0, #0
    88aa:	f040 80d4 	bne.w	8a56 <__sfvwrite_r+0x316>
    88ae:	89a0      	ldrh	r0, [r4, #12]
    88b0:	fa1f fa80 	uxth.w	sl, r0
    88b4:	e758      	b.n	8768 <__sfvwrite_r+0x28>
    88b6:	6820      	ldr	r0, [r4, #0]
    88b8:	46b9      	mov	r9, r7
    88ba:	6923      	ldr	r3, [r4, #16]
    88bc:	4298      	cmp	r0, r3
    88be:	bf94      	ite	ls
    88c0:	2300      	movls	r3, #0
    88c2:	2301      	movhi	r3, #1
    88c4:	42b7      	cmp	r7, r6
    88c6:	bf2c      	ite	cs
    88c8:	2300      	movcs	r3, #0
    88ca:	f003 0301 	andcc.w	r3, r3, #1
    88ce:	2b00      	cmp	r3, #0
    88d0:	f040 809d 	bne.w	8a0e <__sfvwrite_r+0x2ce>
    88d4:	6963      	ldr	r3, [r4, #20]
    88d6:	429e      	cmp	r6, r3
    88d8:	f0c0 808c 	bcc.w	89f4 <__sfvwrite_r+0x2b4>
    88dc:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    88de:	4652      	mov	r2, sl
    88e0:	9803      	ldr	r0, [sp, #12]
    88e2:	6a21      	ldr	r1, [r4, #32]
    88e4:	47b8      	blx	r7
    88e6:	1e07      	subs	r7, r0, #0
    88e8:	dd7d      	ble.n	89e6 <__sfvwrite_r+0x2a6>
    88ea:	46b9      	mov	r9, r7
    88ec:	e767      	b.n	87be <__sfvwrite_r+0x7e>
    88ee:	f410 6f90 	tst.w	r0, #1152	; 0x480
    88f2:	bf08      	it	eq
    88f4:	6820      	ldreq	r0, [r4, #0]
    88f6:	f43f af56 	beq.w	87a6 <__sfvwrite_r+0x66>
    88fa:	6962      	ldr	r2, [r4, #20]
    88fc:	6921      	ldr	r1, [r4, #16]
    88fe:	6823      	ldr	r3, [r4, #0]
    8900:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    8904:	1a5b      	subs	r3, r3, r1
    8906:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    890a:	f103 0c01 	add.w	ip, r3, #1
    890e:	44b4      	add	ip, r6
    8910:	ea4f 0969 	mov.w	r9, r9, asr #1
    8914:	45e1      	cmp	r9, ip
    8916:	464a      	mov	r2, r9
    8918:	bf3c      	itt	cc
    891a:	46e1      	movcc	r9, ip
    891c:	464a      	movcc	r2, r9
    891e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    8922:	f000 8083 	beq.w	8a2c <__sfvwrite_r+0x2ec>
    8926:	4611      	mov	r1, r2
    8928:	9803      	ldr	r0, [sp, #12]
    892a:	9302      	str	r3, [sp, #8]
    892c:	f7fa ffe0 	bl	38f0 <_malloc_r>
    8930:	9b02      	ldr	r3, [sp, #8]
    8932:	2800      	cmp	r0, #0
    8934:	f000 8099 	beq.w	8a6a <__sfvwrite_r+0x32a>
    8938:	461a      	mov	r2, r3
    893a:	6921      	ldr	r1, [r4, #16]
    893c:	9302      	str	r3, [sp, #8]
    893e:	9001      	str	r0, [sp, #4]
    8940:	f000 f9ca 	bl	8cd8 <memcpy>
    8944:	89a2      	ldrh	r2, [r4, #12]
    8946:	9b02      	ldr	r3, [sp, #8]
    8948:	f8dd c004 	ldr.w	ip, [sp, #4]
    894c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    8950:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    8954:	81a2      	strh	r2, [r4, #12]
    8956:	ebc3 0209 	rsb	r2, r3, r9
    895a:	eb0c 0003 	add.w	r0, ip, r3
    895e:	4637      	mov	r7, r6
    8960:	46b3      	mov	fp, r6
    8962:	60a2      	str	r2, [r4, #8]
    8964:	f8c4 c010 	str.w	ip, [r4, #16]
    8968:	6020      	str	r0, [r4, #0]
    896a:	f8c4 9014 	str.w	r9, [r4, #20]
    896e:	e71a      	b.n	87a6 <__sfvwrite_r+0x66>
    8970:	4652      	mov	r2, sl
    8972:	4649      	mov	r1, r9
    8974:	4656      	mov	r6, sl
    8976:	f8cd c004 	str.w	ip, [sp, #4]
    897a:	f000 fa75 	bl	8e68 <memmove>
    897e:	68a2      	ldr	r2, [r4, #8]
    8980:	6823      	ldr	r3, [r4, #0]
    8982:	ebbb 0b06 	subs.w	fp, fp, r6
    8986:	ebca 0202 	rsb	r2, sl, r2
    898a:	f8dd c004 	ldr.w	ip, [sp, #4]
    898e:	4453      	add	r3, sl
    8990:	60a2      	str	r2, [r4, #8]
    8992:	6023      	str	r3, [r4, #0]
    8994:	f47f af7a 	bne.w	888c <__sfvwrite_r+0x14c>
    8998:	9803      	ldr	r0, [sp, #12]
    899a:	4621      	mov	r1, r4
    899c:	f7ff fbfc 	bl	8198 <_fflush_r>
    89a0:	bb08      	cbnz	r0, 89e6 <__sfvwrite_r+0x2a6>
    89a2:	46dc      	mov	ip, fp
    89a4:	e772      	b.n	888c <__sfvwrite_r+0x14c>
    89a6:	4648      	mov	r0, r9
    89a8:	210a      	movs	r1, #10
    89aa:	463a      	mov	r2, r7
    89ac:	f000 f95a 	bl	8c64 <memchr>
    89b0:	2800      	cmp	r0, #0
    89b2:	d04b      	beq.n	8a4c <__sfvwrite_r+0x30c>
    89b4:	f100 0b01 	add.w	fp, r0, #1
    89b8:	f04f 0c01 	mov.w	ip, #1
    89bc:	ebc9 0b0b 	rsb	fp, r9, fp
    89c0:	e73c      	b.n	883c <__sfvwrite_r+0xfc>
    89c2:	4649      	mov	r1, r9
    89c4:	4632      	mov	r2, r6
    89c6:	f8cd c004 	str.w	ip, [sp, #4]
    89ca:	f000 fa4d 	bl	8e68 <memmove>
    89ce:	6823      	ldr	r3, [r4, #0]
    89d0:	4621      	mov	r1, r4
    89d2:	9803      	ldr	r0, [sp, #12]
    89d4:	199b      	adds	r3, r3, r6
    89d6:	6023      	str	r3, [r4, #0]
    89d8:	f7ff fbde 	bl	8198 <_fflush_r>
    89dc:	f8dd c004 	ldr.w	ip, [sp, #4]
    89e0:	2800      	cmp	r0, #0
    89e2:	f43f af4f 	beq.w	8884 <__sfvwrite_r+0x144>
    89e6:	89a3      	ldrh	r3, [r4, #12]
    89e8:	f04f 30ff 	mov.w	r0, #4294967295
    89ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    89f0:	81a3      	strh	r3, [r4, #12]
    89f2:	e714      	b.n	881e <__sfvwrite_r+0xde>
    89f4:	4632      	mov	r2, r6
    89f6:	4651      	mov	r1, sl
    89f8:	f000 fa36 	bl	8e68 <memmove>
    89fc:	68a2      	ldr	r2, [r4, #8]
    89fe:	6823      	ldr	r3, [r4, #0]
    8a00:	4637      	mov	r7, r6
    8a02:	1b92      	subs	r2, r2, r6
    8a04:	46b1      	mov	r9, r6
    8a06:	199b      	adds	r3, r3, r6
    8a08:	60a2      	str	r2, [r4, #8]
    8a0a:	6023      	str	r3, [r4, #0]
    8a0c:	e6d7      	b.n	87be <__sfvwrite_r+0x7e>
    8a0e:	4651      	mov	r1, sl
    8a10:	463a      	mov	r2, r7
    8a12:	f000 fa29 	bl	8e68 <memmove>
    8a16:	6823      	ldr	r3, [r4, #0]
    8a18:	9803      	ldr	r0, [sp, #12]
    8a1a:	4621      	mov	r1, r4
    8a1c:	19db      	adds	r3, r3, r7
    8a1e:	6023      	str	r3, [r4, #0]
    8a20:	f7ff fbba 	bl	8198 <_fflush_r>
    8a24:	2800      	cmp	r0, #0
    8a26:	f43f aeca 	beq.w	87be <__sfvwrite_r+0x7e>
    8a2a:	e7dc      	b.n	89e6 <__sfvwrite_r+0x2a6>
    8a2c:	9803      	ldr	r0, [sp, #12]
    8a2e:	9302      	str	r3, [sp, #8]
    8a30:	f000 ff8c 	bl	994c <_realloc_r>
    8a34:	9b02      	ldr	r3, [sp, #8]
    8a36:	4684      	mov	ip, r0
    8a38:	2800      	cmp	r0, #0
    8a3a:	d18c      	bne.n	8956 <__sfvwrite_r+0x216>
    8a3c:	6921      	ldr	r1, [r4, #16]
    8a3e:	9803      	ldr	r0, [sp, #12]
    8a40:	f7ff fd9e 	bl	8580 <_free_r>
    8a44:	9903      	ldr	r1, [sp, #12]
    8a46:	230c      	movs	r3, #12
    8a48:	600b      	str	r3, [r1, #0]
    8a4a:	e7cc      	b.n	89e6 <__sfvwrite_r+0x2a6>
    8a4c:	f107 0b01 	add.w	fp, r7, #1
    8a50:	f04f 0c01 	mov.w	ip, #1
    8a54:	e6f2      	b.n	883c <__sfvwrite_r+0xfc>
    8a56:	9903      	ldr	r1, [sp, #12]
    8a58:	2209      	movs	r2, #9
    8a5a:	89a3      	ldrh	r3, [r4, #12]
    8a5c:	f04f 30ff 	mov.w	r0, #4294967295
    8a60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8a64:	600a      	str	r2, [r1, #0]
    8a66:	81a3      	strh	r3, [r4, #12]
    8a68:	e6d9      	b.n	881e <__sfvwrite_r+0xde>
    8a6a:	9a03      	ldr	r2, [sp, #12]
    8a6c:	230c      	movs	r3, #12
    8a6e:	6013      	str	r3, [r2, #0]
    8a70:	e7b9      	b.n	89e6 <__sfvwrite_r+0x2a6>
    8a72:	bf00      	nop

00008a74 <_fwalk_reent>:
    8a74:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    8a78:	4607      	mov	r7, r0
    8a7a:	468a      	mov	sl, r1
    8a7c:	f7ff fc48 	bl	8310 <__sfp_lock_acquire>
    8a80:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    8a84:	bf08      	it	eq
    8a86:	46b0      	moveq	r8, r6
    8a88:	d018      	beq.n	8abc <_fwalk_reent+0x48>
    8a8a:	f04f 0800 	mov.w	r8, #0
    8a8e:	6875      	ldr	r5, [r6, #4]
    8a90:	68b4      	ldr	r4, [r6, #8]
    8a92:	3d01      	subs	r5, #1
    8a94:	d40f      	bmi.n	8ab6 <_fwalk_reent+0x42>
    8a96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    8a9a:	b14b      	cbz	r3, 8ab0 <_fwalk_reent+0x3c>
    8a9c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    8aa0:	4621      	mov	r1, r4
    8aa2:	4638      	mov	r0, r7
    8aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
    8aa8:	d002      	beq.n	8ab0 <_fwalk_reent+0x3c>
    8aaa:	47d0      	blx	sl
    8aac:	ea48 0800 	orr.w	r8, r8, r0
    8ab0:	3468      	adds	r4, #104	; 0x68
    8ab2:	3d01      	subs	r5, #1
    8ab4:	d5ef      	bpl.n	8a96 <_fwalk_reent+0x22>
    8ab6:	6836      	ldr	r6, [r6, #0]
    8ab8:	2e00      	cmp	r6, #0
    8aba:	d1e8      	bne.n	8a8e <_fwalk_reent+0x1a>
    8abc:	f7ff fc2a 	bl	8314 <__sfp_lock_release>
    8ac0:	4640      	mov	r0, r8
    8ac2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    8ac6:	bf00      	nop

00008ac8 <_fwalk>:
    8ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8acc:	4606      	mov	r6, r0
    8ace:	4688      	mov	r8, r1
    8ad0:	f7ff fc1e 	bl	8310 <__sfp_lock_acquire>
    8ad4:	36d8      	adds	r6, #216	; 0xd8
    8ad6:	bf08      	it	eq
    8ad8:	4637      	moveq	r7, r6
    8ada:	d015      	beq.n	8b08 <_fwalk+0x40>
    8adc:	2700      	movs	r7, #0
    8ade:	6875      	ldr	r5, [r6, #4]
    8ae0:	68b4      	ldr	r4, [r6, #8]
    8ae2:	3d01      	subs	r5, #1
    8ae4:	d40d      	bmi.n	8b02 <_fwalk+0x3a>
    8ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    8aea:	b13b      	cbz	r3, 8afc <_fwalk+0x34>
    8aec:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    8af0:	4620      	mov	r0, r4
    8af2:	f1b3 3fff 	cmp.w	r3, #4294967295
    8af6:	d001      	beq.n	8afc <_fwalk+0x34>
    8af8:	47c0      	blx	r8
    8afa:	4307      	orrs	r7, r0
    8afc:	3468      	adds	r4, #104	; 0x68
    8afe:	3d01      	subs	r5, #1
    8b00:	d5f1      	bpl.n	8ae6 <_fwalk+0x1e>
    8b02:	6836      	ldr	r6, [r6, #0]
    8b04:	2e00      	cmp	r6, #0
    8b06:	d1ea      	bne.n	8ade <_fwalk+0x16>
    8b08:	f7ff fc04 	bl	8314 <__sfp_lock_release>
    8b0c:	4638      	mov	r0, r7
    8b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    8b12:	bf00      	nop

00008b14 <__locale_charset>:
    8b14:	f64a 53cc 	movw	r3, #44492	; 0xadcc
    8b18:	f2c0 0300 	movt	r3, #0
    8b1c:	6818      	ldr	r0, [r3, #0]
    8b1e:	4770      	bx	lr

00008b20 <_localeconv_r>:
    8b20:	4800      	ldr	r0, [pc, #0]	; (8b24 <_localeconv_r+0x4>)
    8b22:	4770      	bx	lr
    8b24:	0000add0 	.word	0x0000add0

00008b28 <localeconv>:
    8b28:	4800      	ldr	r0, [pc, #0]	; (8b2c <localeconv+0x4>)
    8b2a:	4770      	bx	lr
    8b2c:	0000add0 	.word	0x0000add0

00008b30 <_setlocale_r>:
    8b30:	b570      	push	{r4, r5, r6, lr}
    8b32:	4605      	mov	r5, r0
    8b34:	460e      	mov	r6, r1
    8b36:	4614      	mov	r4, r2
    8b38:	b172      	cbz	r2, 8b58 <_setlocale_r+0x28>
    8b3a:	f64a 41d0 	movw	r1, #44240	; 0xacd0
    8b3e:	4610      	mov	r0, r2
    8b40:	f2c0 0100 	movt	r1, #0
    8b44:	f001 f944 	bl	9dd0 <strcmp>
    8b48:	b958      	cbnz	r0, 8b62 <_setlocale_r+0x32>
    8b4a:	f64a 40d0 	movw	r0, #44240	; 0xacd0
    8b4e:	622c      	str	r4, [r5, #32]
    8b50:	f2c0 0000 	movt	r0, #0
    8b54:	61ee      	str	r6, [r5, #28]
    8b56:	bd70      	pop	{r4, r5, r6, pc}
    8b58:	f64a 40d0 	movw	r0, #44240	; 0xacd0
    8b5c:	f2c0 0000 	movt	r0, #0
    8b60:	bd70      	pop	{r4, r5, r6, pc}
    8b62:	f64a 5108 	movw	r1, #44296	; 0xad08
    8b66:	4620      	mov	r0, r4
    8b68:	f2c0 0100 	movt	r1, #0
    8b6c:	f001 f930 	bl	9dd0 <strcmp>
    8b70:	2800      	cmp	r0, #0
    8b72:	d0ea      	beq.n	8b4a <_setlocale_r+0x1a>
    8b74:	2000      	movs	r0, #0
    8b76:	bd70      	pop	{r4, r5, r6, pc}

00008b78 <setlocale>:
    8b78:	f240 0354 	movw	r3, #84	; 0x54
    8b7c:	460a      	mov	r2, r1
    8b7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8b82:	4601      	mov	r1, r0
    8b84:	6818      	ldr	r0, [r3, #0]
    8b86:	e7d3      	b.n	8b30 <_setlocale_r>

00008b88 <__smakebuf_r>:
    8b88:	898b      	ldrh	r3, [r1, #12]
    8b8a:	b5f0      	push	{r4, r5, r6, r7, lr}
    8b8c:	460c      	mov	r4, r1
    8b8e:	b29a      	uxth	r2, r3
    8b90:	b091      	sub	sp, #68	; 0x44
    8b92:	f012 0f02 	tst.w	r2, #2
    8b96:	4605      	mov	r5, r0
    8b98:	d141      	bne.n	8c1e <__smakebuf_r+0x96>
    8b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    8b9e:	2900      	cmp	r1, #0
    8ba0:	db18      	blt.n	8bd4 <__smakebuf_r+0x4c>
    8ba2:	aa01      	add	r2, sp, #4
    8ba4:	f001 faaa 	bl	a0fc <_fstat_r>
    8ba8:	2800      	cmp	r0, #0
    8baa:	db11      	blt.n	8bd0 <__smakebuf_r+0x48>
    8bac:	9b02      	ldr	r3, [sp, #8]
    8bae:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    8bb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    8bb6:	bf14      	ite	ne
    8bb8:	2700      	movne	r7, #0
    8bba:	2701      	moveq	r7, #1
    8bbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    8bc0:	d040      	beq.n	8c44 <__smakebuf_r+0xbc>
    8bc2:	89a3      	ldrh	r3, [r4, #12]
    8bc4:	f44f 6680 	mov.w	r6, #1024	; 0x400
    8bc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8bcc:	81a3      	strh	r3, [r4, #12]
    8bce:	e00b      	b.n	8be8 <__smakebuf_r+0x60>
    8bd0:	89a3      	ldrh	r3, [r4, #12]
    8bd2:	b29a      	uxth	r2, r3
    8bd4:	f012 0f80 	tst.w	r2, #128	; 0x80
    8bd8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    8bdc:	bf0c      	ite	eq
    8bde:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    8be2:	2640      	movne	r6, #64	; 0x40
    8be4:	2700      	movs	r7, #0
    8be6:	81a3      	strh	r3, [r4, #12]
    8be8:	4628      	mov	r0, r5
    8bea:	4631      	mov	r1, r6
    8bec:	f7fa fe80 	bl	38f0 <_malloc_r>
    8bf0:	b170      	cbz	r0, 8c10 <__smakebuf_r+0x88>
    8bf2:	89a1      	ldrh	r1, [r4, #12]
    8bf4:	f248 3259 	movw	r2, #33625	; 0x8359
    8bf8:	f2c0 0200 	movt	r2, #0
    8bfc:	6120      	str	r0, [r4, #16]
    8bfe:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    8c02:	6166      	str	r6, [r4, #20]
    8c04:	62aa      	str	r2, [r5, #40]	; 0x28
    8c06:	81a1      	strh	r1, [r4, #12]
    8c08:	6020      	str	r0, [r4, #0]
    8c0a:	b97f      	cbnz	r7, 8c2c <__smakebuf_r+0xa4>
    8c0c:	b011      	add	sp, #68	; 0x44
    8c0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    8c10:	89a3      	ldrh	r3, [r4, #12]
    8c12:	f413 7f00 	tst.w	r3, #512	; 0x200
    8c16:	d1f9      	bne.n	8c0c <__smakebuf_r+0x84>
    8c18:	f043 0302 	orr.w	r3, r3, #2
    8c1c:	81a3      	strh	r3, [r4, #12]
    8c1e:	f104 0347 	add.w	r3, r4, #71	; 0x47
    8c22:	6123      	str	r3, [r4, #16]
    8c24:	6023      	str	r3, [r4, #0]
    8c26:	2301      	movs	r3, #1
    8c28:	6163      	str	r3, [r4, #20]
    8c2a:	e7ef      	b.n	8c0c <__smakebuf_r+0x84>
    8c2c:	4628      	mov	r0, r5
    8c2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    8c32:	f001 fa79 	bl	a128 <_isatty_r>
    8c36:	2800      	cmp	r0, #0
    8c38:	d0e8      	beq.n	8c0c <__smakebuf_r+0x84>
    8c3a:	89a3      	ldrh	r3, [r4, #12]
    8c3c:	f043 0301 	orr.w	r3, r3, #1
    8c40:	81a3      	strh	r3, [r4, #12]
    8c42:	e7e3      	b.n	8c0c <__smakebuf_r+0x84>
    8c44:	f649 5349 	movw	r3, #40265	; 0x9d49
    8c48:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    8c4a:	f2c0 0300 	movt	r3, #0
    8c4e:	429a      	cmp	r2, r3
    8c50:	d1b7      	bne.n	8bc2 <__smakebuf_r+0x3a>
    8c52:	89a2      	ldrh	r2, [r4, #12]
    8c54:	f44f 6380 	mov.w	r3, #1024	; 0x400
    8c58:	461e      	mov	r6, r3
    8c5a:	6523      	str	r3, [r4, #80]	; 0x50
    8c5c:	ea42 0303 	orr.w	r3, r2, r3
    8c60:	81a3      	strh	r3, [r4, #12]
    8c62:	e7c1      	b.n	8be8 <__smakebuf_r+0x60>

00008c64 <memchr>:
    8c64:	f010 0f03 	tst.w	r0, #3
    8c68:	b2c9      	uxtb	r1, r1
    8c6a:	b410      	push	{r4}
    8c6c:	d010      	beq.n	8c90 <memchr+0x2c>
    8c6e:	2a00      	cmp	r2, #0
    8c70:	d02f      	beq.n	8cd2 <memchr+0x6e>
    8c72:	7803      	ldrb	r3, [r0, #0]
    8c74:	428b      	cmp	r3, r1
    8c76:	d02a      	beq.n	8cce <memchr+0x6a>
    8c78:	3a01      	subs	r2, #1
    8c7a:	e005      	b.n	8c88 <memchr+0x24>
    8c7c:	2a00      	cmp	r2, #0
    8c7e:	d028      	beq.n	8cd2 <memchr+0x6e>
    8c80:	7803      	ldrb	r3, [r0, #0]
    8c82:	3a01      	subs	r2, #1
    8c84:	428b      	cmp	r3, r1
    8c86:	d022      	beq.n	8cce <memchr+0x6a>
    8c88:	3001      	adds	r0, #1
    8c8a:	f010 0f03 	tst.w	r0, #3
    8c8e:	d1f5      	bne.n	8c7c <memchr+0x18>
    8c90:	2a03      	cmp	r2, #3
    8c92:	d911      	bls.n	8cb8 <memchr+0x54>
    8c94:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    8c98:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    8c9c:	6803      	ldr	r3, [r0, #0]
    8c9e:	ea84 0303 	eor.w	r3, r4, r3
    8ca2:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    8ca6:	ea2c 0303 	bic.w	r3, ip, r3
    8caa:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    8cae:	d103      	bne.n	8cb8 <memchr+0x54>
    8cb0:	3a04      	subs	r2, #4
    8cb2:	3004      	adds	r0, #4
    8cb4:	2a03      	cmp	r2, #3
    8cb6:	d8f1      	bhi.n	8c9c <memchr+0x38>
    8cb8:	b15a      	cbz	r2, 8cd2 <memchr+0x6e>
    8cba:	7803      	ldrb	r3, [r0, #0]
    8cbc:	428b      	cmp	r3, r1
    8cbe:	d006      	beq.n	8cce <memchr+0x6a>
    8cc0:	3a01      	subs	r2, #1
    8cc2:	b132      	cbz	r2, 8cd2 <memchr+0x6e>
    8cc4:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    8cc8:	3a01      	subs	r2, #1
    8cca:	428b      	cmp	r3, r1
    8ccc:	d1f9      	bne.n	8cc2 <memchr+0x5e>
    8cce:	bc10      	pop	{r4}
    8cd0:	4770      	bx	lr
    8cd2:	2000      	movs	r0, #0
    8cd4:	e7fb      	b.n	8cce <memchr+0x6a>
    8cd6:	bf00      	nop

00008cd8 <memcpy>:
    8cd8:	2a03      	cmp	r2, #3
    8cda:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    8cde:	d80b      	bhi.n	8cf8 <memcpy+0x20>
    8ce0:	b13a      	cbz	r2, 8cf2 <memcpy+0x1a>
    8ce2:	2300      	movs	r3, #0
    8ce4:	f811 c003 	ldrb.w	ip, [r1, r3]
    8ce8:	f800 c003 	strb.w	ip, [r0, r3]
    8cec:	3301      	adds	r3, #1
    8cee:	4293      	cmp	r3, r2
    8cf0:	d1f8      	bne.n	8ce4 <memcpy+0xc>
    8cf2:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    8cf6:	4770      	bx	lr
    8cf8:	1882      	adds	r2, r0, r2
    8cfa:	460c      	mov	r4, r1
    8cfc:	4603      	mov	r3, r0
    8cfe:	e003      	b.n	8d08 <memcpy+0x30>
    8d00:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    8d04:	f803 1c01 	strb.w	r1, [r3, #-1]
    8d08:	f003 0603 	and.w	r6, r3, #3
    8d0c:	4619      	mov	r1, r3
    8d0e:	46a4      	mov	ip, r4
    8d10:	3301      	adds	r3, #1
    8d12:	3401      	adds	r4, #1
    8d14:	2e00      	cmp	r6, #0
    8d16:	d1f3      	bne.n	8d00 <memcpy+0x28>
    8d18:	f01c 0403 	ands.w	r4, ip, #3
    8d1c:	4663      	mov	r3, ip
    8d1e:	bf08      	it	eq
    8d20:	ebc1 0c02 	rsbeq	ip, r1, r2
    8d24:	d068      	beq.n	8df8 <memcpy+0x120>
    8d26:	4265      	negs	r5, r4
    8d28:	f1c4 0a04 	rsb	sl, r4, #4
    8d2c:	eb0c 0705 	add.w	r7, ip, r5
    8d30:	4633      	mov	r3, r6
    8d32:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    8d36:	f85c 6005 	ldr.w	r6, [ip, r5]
    8d3a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    8d3e:	1a55      	subs	r5, r2, r1
    8d40:	e008      	b.n	8d54 <memcpy+0x7c>
    8d42:	f857 4f04 	ldr.w	r4, [r7, #4]!
    8d46:	4626      	mov	r6, r4
    8d48:	fa04 f40a 	lsl.w	r4, r4, sl
    8d4c:	ea49 0404 	orr.w	r4, r9, r4
    8d50:	50cc      	str	r4, [r1, r3]
    8d52:	3304      	adds	r3, #4
    8d54:	185c      	adds	r4, r3, r1
    8d56:	2d03      	cmp	r5, #3
    8d58:	fa26 f908 	lsr.w	r9, r6, r8
    8d5c:	f1a5 0504 	sub.w	r5, r5, #4
    8d60:	eb0c 0603 	add.w	r6, ip, r3
    8d64:	dced      	bgt.n	8d42 <memcpy+0x6a>
    8d66:	2300      	movs	r3, #0
    8d68:	e002      	b.n	8d70 <memcpy+0x98>
    8d6a:	5cf1      	ldrb	r1, [r6, r3]
    8d6c:	54e1      	strb	r1, [r4, r3]
    8d6e:	3301      	adds	r3, #1
    8d70:	1919      	adds	r1, r3, r4
    8d72:	4291      	cmp	r1, r2
    8d74:	d3f9      	bcc.n	8d6a <memcpy+0x92>
    8d76:	e7bc      	b.n	8cf2 <memcpy+0x1a>
    8d78:	f853 4c40 	ldr.w	r4, [r3, #-64]
    8d7c:	f841 4c40 	str.w	r4, [r1, #-64]
    8d80:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    8d84:	f841 4c3c 	str.w	r4, [r1, #-60]
    8d88:	f853 4c38 	ldr.w	r4, [r3, #-56]
    8d8c:	f841 4c38 	str.w	r4, [r1, #-56]
    8d90:	f853 4c34 	ldr.w	r4, [r3, #-52]
    8d94:	f841 4c34 	str.w	r4, [r1, #-52]
    8d98:	f853 4c30 	ldr.w	r4, [r3, #-48]
    8d9c:	f841 4c30 	str.w	r4, [r1, #-48]
    8da0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    8da4:	f841 4c2c 	str.w	r4, [r1, #-44]
    8da8:	f853 4c28 	ldr.w	r4, [r3, #-40]
    8dac:	f841 4c28 	str.w	r4, [r1, #-40]
    8db0:	f853 4c24 	ldr.w	r4, [r3, #-36]
    8db4:	f841 4c24 	str.w	r4, [r1, #-36]
    8db8:	f853 4c20 	ldr.w	r4, [r3, #-32]
    8dbc:	f841 4c20 	str.w	r4, [r1, #-32]
    8dc0:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    8dc4:	f841 4c1c 	str.w	r4, [r1, #-28]
    8dc8:	f853 4c18 	ldr.w	r4, [r3, #-24]
    8dcc:	f841 4c18 	str.w	r4, [r1, #-24]
    8dd0:	f853 4c14 	ldr.w	r4, [r3, #-20]
    8dd4:	f841 4c14 	str.w	r4, [r1, #-20]
    8dd8:	f853 4c10 	ldr.w	r4, [r3, #-16]
    8ddc:	f841 4c10 	str.w	r4, [r1, #-16]
    8de0:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    8de4:	f841 4c0c 	str.w	r4, [r1, #-12]
    8de8:	f853 4c08 	ldr.w	r4, [r3, #-8]
    8dec:	f841 4c08 	str.w	r4, [r1, #-8]
    8df0:	f853 4c04 	ldr.w	r4, [r3, #-4]
    8df4:	f841 4c04 	str.w	r4, [r1, #-4]
    8df8:	461c      	mov	r4, r3
    8dfa:	460d      	mov	r5, r1
    8dfc:	3340      	adds	r3, #64	; 0x40
    8dfe:	3140      	adds	r1, #64	; 0x40
    8e00:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    8e04:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    8e08:	dcb6      	bgt.n	8d78 <memcpy+0xa0>
    8e0a:	4621      	mov	r1, r4
    8e0c:	462b      	mov	r3, r5
    8e0e:	1b54      	subs	r4, r2, r5
    8e10:	e00f      	b.n	8e32 <memcpy+0x15a>
    8e12:	f851 5c10 	ldr.w	r5, [r1, #-16]
    8e16:	f843 5c10 	str.w	r5, [r3, #-16]
    8e1a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    8e1e:	f843 5c0c 	str.w	r5, [r3, #-12]
    8e22:	f851 5c08 	ldr.w	r5, [r1, #-8]
    8e26:	f843 5c08 	str.w	r5, [r3, #-8]
    8e2a:	f851 5c04 	ldr.w	r5, [r1, #-4]
    8e2e:	f843 5c04 	str.w	r5, [r3, #-4]
    8e32:	2c0f      	cmp	r4, #15
    8e34:	460d      	mov	r5, r1
    8e36:	469c      	mov	ip, r3
    8e38:	f101 0110 	add.w	r1, r1, #16
    8e3c:	f103 0310 	add.w	r3, r3, #16
    8e40:	f1a4 0410 	sub.w	r4, r4, #16
    8e44:	dce5      	bgt.n	8e12 <memcpy+0x13a>
    8e46:	ebcc 0102 	rsb	r1, ip, r2
    8e4a:	2300      	movs	r3, #0
    8e4c:	e003      	b.n	8e56 <memcpy+0x17e>
    8e4e:	58ec      	ldr	r4, [r5, r3]
    8e50:	f84c 4003 	str.w	r4, [ip, r3]
    8e54:	3304      	adds	r3, #4
    8e56:	195e      	adds	r6, r3, r5
    8e58:	2903      	cmp	r1, #3
    8e5a:	eb03 040c 	add.w	r4, r3, ip
    8e5e:	f1a1 0104 	sub.w	r1, r1, #4
    8e62:	dcf4      	bgt.n	8e4e <memcpy+0x176>
    8e64:	e77f      	b.n	8d66 <memcpy+0x8e>
    8e66:	bf00      	nop

00008e68 <memmove>:
    8e68:	4288      	cmp	r0, r1
    8e6a:	468c      	mov	ip, r1
    8e6c:	b470      	push	{r4, r5, r6}
    8e6e:	4605      	mov	r5, r0
    8e70:	4614      	mov	r4, r2
    8e72:	d90e      	bls.n	8e92 <memmove+0x2a>
    8e74:	188b      	adds	r3, r1, r2
    8e76:	4298      	cmp	r0, r3
    8e78:	d20b      	bcs.n	8e92 <memmove+0x2a>
    8e7a:	b142      	cbz	r2, 8e8e <memmove+0x26>
    8e7c:	ebc2 0c03 	rsb	ip, r2, r3
    8e80:	4601      	mov	r1, r0
    8e82:	1e53      	subs	r3, r2, #1
    8e84:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8e88:	54ca      	strb	r2, [r1, r3]
    8e8a:	3b01      	subs	r3, #1
    8e8c:	d2fa      	bcs.n	8e84 <memmove+0x1c>
    8e8e:	bc70      	pop	{r4, r5, r6}
    8e90:	4770      	bx	lr
    8e92:	2a0f      	cmp	r2, #15
    8e94:	d809      	bhi.n	8eaa <memmove+0x42>
    8e96:	2c00      	cmp	r4, #0
    8e98:	d0f9      	beq.n	8e8e <memmove+0x26>
    8e9a:	2300      	movs	r3, #0
    8e9c:	f81c 2003 	ldrb.w	r2, [ip, r3]
    8ea0:	54ea      	strb	r2, [r5, r3]
    8ea2:	3301      	adds	r3, #1
    8ea4:	42a3      	cmp	r3, r4
    8ea6:	d1f9      	bne.n	8e9c <memmove+0x34>
    8ea8:	e7f1      	b.n	8e8e <memmove+0x26>
    8eaa:	ea41 0300 	orr.w	r3, r1, r0
    8eae:	f013 0f03 	tst.w	r3, #3
    8eb2:	d1f0      	bne.n	8e96 <memmove+0x2e>
    8eb4:	4694      	mov	ip, r2
    8eb6:	460c      	mov	r4, r1
    8eb8:	4603      	mov	r3, r0
    8eba:	6825      	ldr	r5, [r4, #0]
    8ebc:	f1ac 0c10 	sub.w	ip, ip, #16
    8ec0:	601d      	str	r5, [r3, #0]
    8ec2:	6865      	ldr	r5, [r4, #4]
    8ec4:	605d      	str	r5, [r3, #4]
    8ec6:	68a5      	ldr	r5, [r4, #8]
    8ec8:	609d      	str	r5, [r3, #8]
    8eca:	68e5      	ldr	r5, [r4, #12]
    8ecc:	3410      	adds	r4, #16
    8ece:	60dd      	str	r5, [r3, #12]
    8ed0:	3310      	adds	r3, #16
    8ed2:	f1bc 0f0f 	cmp.w	ip, #15
    8ed6:	d8f0      	bhi.n	8eba <memmove+0x52>
    8ed8:	3a10      	subs	r2, #16
    8eda:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    8ede:	f10c 0501 	add.w	r5, ip, #1
    8ee2:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    8ee6:	012d      	lsls	r5, r5, #4
    8ee8:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    8eec:	eb01 0c05 	add.w	ip, r1, r5
    8ef0:	1945      	adds	r5, r0, r5
    8ef2:	2e03      	cmp	r6, #3
    8ef4:	4634      	mov	r4, r6
    8ef6:	d9ce      	bls.n	8e96 <memmove+0x2e>
    8ef8:	2300      	movs	r3, #0
    8efa:	f85c 2003 	ldr.w	r2, [ip, r3]
    8efe:	50ea      	str	r2, [r5, r3]
    8f00:	3304      	adds	r3, #4
    8f02:	1af2      	subs	r2, r6, r3
    8f04:	2a03      	cmp	r2, #3
    8f06:	d8f8      	bhi.n	8efa <memmove+0x92>
    8f08:	3e04      	subs	r6, #4
    8f0a:	08b3      	lsrs	r3, r6, #2
    8f0c:	1c5a      	adds	r2, r3, #1
    8f0e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    8f12:	0092      	lsls	r2, r2, #2
    8f14:	4494      	add	ip, r2
    8f16:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    8f1a:	18ad      	adds	r5, r5, r2
    8f1c:	e7bb      	b.n	8e96 <memmove+0x2e>
    8f1e:	bf00      	nop

00008f20 <memset>:
    8f20:	2a03      	cmp	r2, #3
    8f22:	b2c9      	uxtb	r1, r1
    8f24:	b430      	push	{r4, r5}
    8f26:	d807      	bhi.n	8f38 <memset+0x18>
    8f28:	b122      	cbz	r2, 8f34 <memset+0x14>
    8f2a:	2300      	movs	r3, #0
    8f2c:	54c1      	strb	r1, [r0, r3]
    8f2e:	3301      	adds	r3, #1
    8f30:	4293      	cmp	r3, r2
    8f32:	d1fb      	bne.n	8f2c <memset+0xc>
    8f34:	bc30      	pop	{r4, r5}
    8f36:	4770      	bx	lr
    8f38:	eb00 0c02 	add.w	ip, r0, r2
    8f3c:	4603      	mov	r3, r0
    8f3e:	e001      	b.n	8f44 <memset+0x24>
    8f40:	f803 1c01 	strb.w	r1, [r3, #-1]
    8f44:	f003 0403 	and.w	r4, r3, #3
    8f48:	461a      	mov	r2, r3
    8f4a:	3301      	adds	r3, #1
    8f4c:	2c00      	cmp	r4, #0
    8f4e:	d1f7      	bne.n	8f40 <memset+0x20>
    8f50:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    8f54:	ebc2 040c 	rsb	r4, r2, ip
    8f58:	fb03 f301 	mul.w	r3, r3, r1
    8f5c:	e01f      	b.n	8f9e <memset+0x7e>
    8f5e:	f842 3c40 	str.w	r3, [r2, #-64]
    8f62:	f842 3c3c 	str.w	r3, [r2, #-60]
    8f66:	f842 3c38 	str.w	r3, [r2, #-56]
    8f6a:	f842 3c34 	str.w	r3, [r2, #-52]
    8f6e:	f842 3c30 	str.w	r3, [r2, #-48]
    8f72:	f842 3c2c 	str.w	r3, [r2, #-44]
    8f76:	f842 3c28 	str.w	r3, [r2, #-40]
    8f7a:	f842 3c24 	str.w	r3, [r2, #-36]
    8f7e:	f842 3c20 	str.w	r3, [r2, #-32]
    8f82:	f842 3c1c 	str.w	r3, [r2, #-28]
    8f86:	f842 3c18 	str.w	r3, [r2, #-24]
    8f8a:	f842 3c14 	str.w	r3, [r2, #-20]
    8f8e:	f842 3c10 	str.w	r3, [r2, #-16]
    8f92:	f842 3c0c 	str.w	r3, [r2, #-12]
    8f96:	f842 3c08 	str.w	r3, [r2, #-8]
    8f9a:	f842 3c04 	str.w	r3, [r2, #-4]
    8f9e:	4615      	mov	r5, r2
    8fa0:	3240      	adds	r2, #64	; 0x40
    8fa2:	2c3f      	cmp	r4, #63	; 0x3f
    8fa4:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    8fa8:	dcd9      	bgt.n	8f5e <memset+0x3e>
    8faa:	462a      	mov	r2, r5
    8fac:	ebc5 040c 	rsb	r4, r5, ip
    8fb0:	e007      	b.n	8fc2 <memset+0xa2>
    8fb2:	f842 3c10 	str.w	r3, [r2, #-16]
    8fb6:	f842 3c0c 	str.w	r3, [r2, #-12]
    8fba:	f842 3c08 	str.w	r3, [r2, #-8]
    8fbe:	f842 3c04 	str.w	r3, [r2, #-4]
    8fc2:	4615      	mov	r5, r2
    8fc4:	3210      	adds	r2, #16
    8fc6:	2c0f      	cmp	r4, #15
    8fc8:	f1a4 0410 	sub.w	r4, r4, #16
    8fcc:	dcf1      	bgt.n	8fb2 <memset+0x92>
    8fce:	462a      	mov	r2, r5
    8fd0:	ebc5 050c 	rsb	r5, r5, ip
    8fd4:	e001      	b.n	8fda <memset+0xba>
    8fd6:	f842 3c04 	str.w	r3, [r2, #-4]
    8fda:	4614      	mov	r4, r2
    8fdc:	3204      	adds	r2, #4
    8fde:	2d03      	cmp	r5, #3
    8fe0:	f1a5 0504 	sub.w	r5, r5, #4
    8fe4:	dcf7      	bgt.n	8fd6 <memset+0xb6>
    8fe6:	e001      	b.n	8fec <memset+0xcc>
    8fe8:	f804 1b01 	strb.w	r1, [r4], #1
    8fec:	4564      	cmp	r4, ip
    8fee:	d3fb      	bcc.n	8fe8 <memset+0xc8>
    8ff0:	e7a0      	b.n	8f34 <memset+0x14>
    8ff2:	bf00      	nop

00008ff4 <__hi0bits>:
    8ff4:	0c02      	lsrs	r2, r0, #16
    8ff6:	4603      	mov	r3, r0
    8ff8:	0412      	lsls	r2, r2, #16
    8ffa:	b1b2      	cbz	r2, 902a <__hi0bits+0x36>
    8ffc:	2000      	movs	r0, #0
    8ffe:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    9002:	d101      	bne.n	9008 <__hi0bits+0x14>
    9004:	3008      	adds	r0, #8
    9006:	021b      	lsls	r3, r3, #8
    9008:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    900c:	d101      	bne.n	9012 <__hi0bits+0x1e>
    900e:	3004      	adds	r0, #4
    9010:	011b      	lsls	r3, r3, #4
    9012:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    9016:	d101      	bne.n	901c <__hi0bits+0x28>
    9018:	3002      	adds	r0, #2
    901a:	009b      	lsls	r3, r3, #2
    901c:	2b00      	cmp	r3, #0
    901e:	db03      	blt.n	9028 <__hi0bits+0x34>
    9020:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    9024:	d004      	beq.n	9030 <__hi0bits+0x3c>
    9026:	3001      	adds	r0, #1
    9028:	4770      	bx	lr
    902a:	0403      	lsls	r3, r0, #16
    902c:	2010      	movs	r0, #16
    902e:	e7e6      	b.n	8ffe <__hi0bits+0xa>
    9030:	2020      	movs	r0, #32
    9032:	4770      	bx	lr

00009034 <__lo0bits>:
    9034:	6803      	ldr	r3, [r0, #0]
    9036:	4602      	mov	r2, r0
    9038:	f013 0007 	ands.w	r0, r3, #7
    903c:	d009      	beq.n	9052 <__lo0bits+0x1e>
    903e:	f013 0f01 	tst.w	r3, #1
    9042:	d121      	bne.n	9088 <__lo0bits+0x54>
    9044:	f013 0f02 	tst.w	r3, #2
    9048:	d122      	bne.n	9090 <__lo0bits+0x5c>
    904a:	089b      	lsrs	r3, r3, #2
    904c:	2002      	movs	r0, #2
    904e:	6013      	str	r3, [r2, #0]
    9050:	4770      	bx	lr
    9052:	b299      	uxth	r1, r3
    9054:	b909      	cbnz	r1, 905a <__lo0bits+0x26>
    9056:	0c1b      	lsrs	r3, r3, #16
    9058:	2010      	movs	r0, #16
    905a:	f013 0fff 	tst.w	r3, #255	; 0xff
    905e:	d101      	bne.n	9064 <__lo0bits+0x30>
    9060:	3008      	adds	r0, #8
    9062:	0a1b      	lsrs	r3, r3, #8
    9064:	f013 0f0f 	tst.w	r3, #15
    9068:	d101      	bne.n	906e <__lo0bits+0x3a>
    906a:	3004      	adds	r0, #4
    906c:	091b      	lsrs	r3, r3, #4
    906e:	f013 0f03 	tst.w	r3, #3
    9072:	d101      	bne.n	9078 <__lo0bits+0x44>
    9074:	3002      	adds	r0, #2
    9076:	089b      	lsrs	r3, r3, #2
    9078:	f013 0f01 	tst.w	r3, #1
    907c:	d102      	bne.n	9084 <__lo0bits+0x50>
    907e:	085b      	lsrs	r3, r3, #1
    9080:	d004      	beq.n	908c <__lo0bits+0x58>
    9082:	3001      	adds	r0, #1
    9084:	6013      	str	r3, [r2, #0]
    9086:	4770      	bx	lr
    9088:	2000      	movs	r0, #0
    908a:	4770      	bx	lr
    908c:	2020      	movs	r0, #32
    908e:	4770      	bx	lr
    9090:	085b      	lsrs	r3, r3, #1
    9092:	2001      	movs	r0, #1
    9094:	6013      	str	r3, [r2, #0]
    9096:	4770      	bx	lr

00009098 <__mcmp>:
    9098:	4603      	mov	r3, r0
    909a:	690a      	ldr	r2, [r1, #16]
    909c:	6900      	ldr	r0, [r0, #16]
    909e:	b410      	push	{r4}
    90a0:	1a80      	subs	r0, r0, r2
    90a2:	d111      	bne.n	90c8 <__mcmp+0x30>
    90a4:	3204      	adds	r2, #4
    90a6:	f103 0c14 	add.w	ip, r3, #20
    90aa:	0092      	lsls	r2, r2, #2
    90ac:	189b      	adds	r3, r3, r2
    90ae:	1889      	adds	r1, r1, r2
    90b0:	3104      	adds	r1, #4
    90b2:	3304      	adds	r3, #4
    90b4:	f853 4c04 	ldr.w	r4, [r3, #-4]
    90b8:	3b04      	subs	r3, #4
    90ba:	f851 2c04 	ldr.w	r2, [r1, #-4]
    90be:	3904      	subs	r1, #4
    90c0:	4294      	cmp	r4, r2
    90c2:	d103      	bne.n	90cc <__mcmp+0x34>
    90c4:	459c      	cmp	ip, r3
    90c6:	d3f5      	bcc.n	90b4 <__mcmp+0x1c>
    90c8:	bc10      	pop	{r4}
    90ca:	4770      	bx	lr
    90cc:	bf38      	it	cc
    90ce:	f04f 30ff 	movcc.w	r0, #4294967295
    90d2:	d3f9      	bcc.n	90c8 <__mcmp+0x30>
    90d4:	2001      	movs	r0, #1
    90d6:	e7f7      	b.n	90c8 <__mcmp+0x30>

000090d8 <__ulp>:
    90d8:	f240 0300 	movw	r3, #0
    90dc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    90e0:	ea01 0303 	and.w	r3, r1, r3
    90e4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    90e8:	2b00      	cmp	r3, #0
    90ea:	dd02      	ble.n	90f2 <__ulp+0x1a>
    90ec:	4619      	mov	r1, r3
    90ee:	2000      	movs	r0, #0
    90f0:	4770      	bx	lr
    90f2:	425b      	negs	r3, r3
    90f4:	151b      	asrs	r3, r3, #20
    90f6:	2b13      	cmp	r3, #19
    90f8:	dd0e      	ble.n	9118 <__ulp+0x40>
    90fa:	3b14      	subs	r3, #20
    90fc:	2b1e      	cmp	r3, #30
    90fe:	dd03      	ble.n	9108 <__ulp+0x30>
    9100:	2301      	movs	r3, #1
    9102:	2100      	movs	r1, #0
    9104:	4618      	mov	r0, r3
    9106:	4770      	bx	lr
    9108:	2201      	movs	r2, #1
    910a:	f1c3 031f 	rsb	r3, r3, #31
    910e:	2100      	movs	r1, #0
    9110:	fa12 f303 	lsls.w	r3, r2, r3
    9114:	4618      	mov	r0, r3
    9116:	4770      	bx	lr
    9118:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    911c:	2000      	movs	r0, #0
    911e:	fa52 f103 	asrs.w	r1, r2, r3
    9122:	4770      	bx	lr

00009124 <__b2d>:
    9124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9128:	6904      	ldr	r4, [r0, #16]
    912a:	f100 0614 	add.w	r6, r0, #20
    912e:	460f      	mov	r7, r1
    9130:	3404      	adds	r4, #4
    9132:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    9136:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    913a:	46a0      	mov	r8, r4
    913c:	4628      	mov	r0, r5
    913e:	f7ff ff59 	bl	8ff4 <__hi0bits>
    9142:	280a      	cmp	r0, #10
    9144:	f1c0 0320 	rsb	r3, r0, #32
    9148:	603b      	str	r3, [r7, #0]
    914a:	dc14      	bgt.n	9176 <__b2d+0x52>
    914c:	42a6      	cmp	r6, r4
    914e:	f1c0 030b 	rsb	r3, r0, #11
    9152:	d237      	bcs.n	91c4 <__b2d+0xa0>
    9154:	f854 1c04 	ldr.w	r1, [r4, #-4]
    9158:	40d9      	lsrs	r1, r3
    915a:	fa25 fc03 	lsr.w	ip, r5, r3
    915e:	3015      	adds	r0, #21
    9160:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    9164:	4085      	lsls	r5, r0
    9166:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    916a:	ea41 0205 	orr.w	r2, r1, r5
    916e:	4610      	mov	r0, r2
    9170:	4619      	mov	r1, r3
    9172:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9176:	42a6      	cmp	r6, r4
    9178:	d320      	bcc.n	91bc <__b2d+0x98>
    917a:	2100      	movs	r1, #0
    917c:	380b      	subs	r0, #11
    917e:	bf02      	ittt	eq
    9180:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    9184:	460a      	moveq	r2, r1
    9186:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    918a:	d0f0      	beq.n	916e <__b2d+0x4a>
    918c:	42b4      	cmp	r4, r6
    918e:	f1c0 0320 	rsb	r3, r0, #32
    9192:	d919      	bls.n	91c8 <__b2d+0xa4>
    9194:	f854 4c04 	ldr.w	r4, [r4, #-4]
    9198:	40dc      	lsrs	r4, r3
    919a:	4085      	lsls	r5, r0
    919c:	fa21 fc03 	lsr.w	ip, r1, r3
    91a0:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    91a4:	fa11 f000 	lsls.w	r0, r1, r0
    91a8:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    91ac:	ea44 0200 	orr.w	r2, r4, r0
    91b0:	ea45 030c 	orr.w	r3, r5, ip
    91b4:	4610      	mov	r0, r2
    91b6:	4619      	mov	r1, r3
    91b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    91bc:	f854 1c04 	ldr.w	r1, [r4, #-4]
    91c0:	3c04      	subs	r4, #4
    91c2:	e7db      	b.n	917c <__b2d+0x58>
    91c4:	2100      	movs	r1, #0
    91c6:	e7c8      	b.n	915a <__b2d+0x36>
    91c8:	2400      	movs	r4, #0
    91ca:	e7e6      	b.n	919a <__b2d+0x76>

000091cc <__ratio>:
    91cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    91d0:	b083      	sub	sp, #12
    91d2:	460e      	mov	r6, r1
    91d4:	a901      	add	r1, sp, #4
    91d6:	4607      	mov	r7, r0
    91d8:	f7ff ffa4 	bl	9124 <__b2d>
    91dc:	460d      	mov	r5, r1
    91de:	4604      	mov	r4, r0
    91e0:	4669      	mov	r1, sp
    91e2:	4630      	mov	r0, r6
    91e4:	f7ff ff9e 	bl	9124 <__b2d>
    91e8:	f8dd c004 	ldr.w	ip, [sp, #4]
    91ec:	46a9      	mov	r9, r5
    91ee:	46a0      	mov	r8, r4
    91f0:	460b      	mov	r3, r1
    91f2:	4602      	mov	r2, r0
    91f4:	6931      	ldr	r1, [r6, #16]
    91f6:	4616      	mov	r6, r2
    91f8:	6938      	ldr	r0, [r7, #16]
    91fa:	461f      	mov	r7, r3
    91fc:	1a40      	subs	r0, r0, r1
    91fe:	9900      	ldr	r1, [sp, #0]
    9200:	ebc1 010c 	rsb	r1, r1, ip
    9204:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    9208:	2900      	cmp	r1, #0
    920a:	bfc9      	itett	gt
    920c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    9210:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    9214:	4624      	movgt	r4, r4
    9216:	464d      	movgt	r5, r9
    9218:	bfdc      	itt	le
    921a:	4612      	movle	r2, r2
    921c:	463b      	movle	r3, r7
    921e:	4620      	mov	r0, r4
    9220:	4629      	mov	r1, r5
    9222:	f7fa f975 	bl	3510 <__aeabi_ddiv>
    9226:	b003      	add	sp, #12
    9228:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000922c <_mprec_log10>:
    922c:	2817      	cmp	r0, #23
    922e:	b510      	push	{r4, lr}
    9230:	4604      	mov	r4, r0
    9232:	dd0e      	ble.n	9252 <_mprec_log10+0x26>
    9234:	f240 0100 	movw	r1, #0
    9238:	2000      	movs	r0, #0
    923a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    923e:	f240 0300 	movw	r3, #0
    9242:	2200      	movs	r2, #0
    9244:	f2c4 0324 	movt	r3, #16420	; 0x4024
    9248:	f7fa f838 	bl	32bc <__aeabi_dmul>
    924c:	3c01      	subs	r4, #1
    924e:	d1f6      	bne.n	923e <_mprec_log10+0x12>
    9250:	bd10      	pop	{r4, pc}
    9252:	f64a 6310 	movw	r3, #44560	; 0xae10
    9256:	f2c0 0300 	movt	r3, #0
    925a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    925e:	e9d3 0100 	ldrd	r0, r1, [r3]
    9262:	bd10      	pop	{r4, pc}

00009264 <__copybits>:
    9264:	6913      	ldr	r3, [r2, #16]
    9266:	3901      	subs	r1, #1
    9268:	f102 0c14 	add.w	ip, r2, #20
    926c:	b410      	push	{r4}
    926e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    9272:	114c      	asrs	r4, r1, #5
    9274:	3214      	adds	r2, #20
    9276:	3401      	adds	r4, #1
    9278:	4594      	cmp	ip, r2
    927a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    927e:	d20f      	bcs.n	92a0 <__copybits+0x3c>
    9280:	2300      	movs	r3, #0
    9282:	f85c 1003 	ldr.w	r1, [ip, r3]
    9286:	50c1      	str	r1, [r0, r3]
    9288:	3304      	adds	r3, #4
    928a:	eb03 010c 	add.w	r1, r3, ip
    928e:	428a      	cmp	r2, r1
    9290:	d8f7      	bhi.n	9282 <__copybits+0x1e>
    9292:	ea6f 0c0c 	mvn.w	ip, ip
    9296:	4462      	add	r2, ip
    9298:	f022 0203 	bic.w	r2, r2, #3
    929c:	3204      	adds	r2, #4
    929e:	1880      	adds	r0, r0, r2
    92a0:	4284      	cmp	r4, r0
    92a2:	d904      	bls.n	92ae <__copybits+0x4a>
    92a4:	2300      	movs	r3, #0
    92a6:	f840 3b04 	str.w	r3, [r0], #4
    92aa:	4284      	cmp	r4, r0
    92ac:	d8fb      	bhi.n	92a6 <__copybits+0x42>
    92ae:	bc10      	pop	{r4}
    92b0:	4770      	bx	lr
    92b2:	bf00      	nop

000092b4 <__any_on>:
    92b4:	6902      	ldr	r2, [r0, #16]
    92b6:	114b      	asrs	r3, r1, #5
    92b8:	429a      	cmp	r2, r3
    92ba:	db10      	blt.n	92de <__any_on+0x2a>
    92bc:	dd0e      	ble.n	92dc <__any_on+0x28>
    92be:	f011 011f 	ands.w	r1, r1, #31
    92c2:	d00b      	beq.n	92dc <__any_on+0x28>
    92c4:	461a      	mov	r2, r3
    92c6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    92ca:	695b      	ldr	r3, [r3, #20]
    92cc:	fa23 fc01 	lsr.w	ip, r3, r1
    92d0:	fa0c f101 	lsl.w	r1, ip, r1
    92d4:	4299      	cmp	r1, r3
    92d6:	d002      	beq.n	92de <__any_on+0x2a>
    92d8:	2001      	movs	r0, #1
    92da:	4770      	bx	lr
    92dc:	461a      	mov	r2, r3
    92de:	3204      	adds	r2, #4
    92e0:	f100 0114 	add.w	r1, r0, #20
    92e4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    92e8:	f103 0c04 	add.w	ip, r3, #4
    92ec:	4561      	cmp	r1, ip
    92ee:	d20b      	bcs.n	9308 <__any_on+0x54>
    92f0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    92f4:	2a00      	cmp	r2, #0
    92f6:	d1ef      	bne.n	92d8 <__any_on+0x24>
    92f8:	4299      	cmp	r1, r3
    92fa:	d205      	bcs.n	9308 <__any_on+0x54>
    92fc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    9300:	2a00      	cmp	r2, #0
    9302:	d1e9      	bne.n	92d8 <__any_on+0x24>
    9304:	4299      	cmp	r1, r3
    9306:	d3f9      	bcc.n	92fc <__any_on+0x48>
    9308:	2000      	movs	r0, #0
    930a:	4770      	bx	lr

0000930c <_Bfree>:
    930c:	b530      	push	{r4, r5, lr}
    930e:	6a45      	ldr	r5, [r0, #36]	; 0x24
    9310:	b083      	sub	sp, #12
    9312:	4604      	mov	r4, r0
    9314:	b155      	cbz	r5, 932c <_Bfree+0x20>
    9316:	b139      	cbz	r1, 9328 <_Bfree+0x1c>
    9318:	6a63      	ldr	r3, [r4, #36]	; 0x24
    931a:	684a      	ldr	r2, [r1, #4]
    931c:	68db      	ldr	r3, [r3, #12]
    931e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    9322:	6008      	str	r0, [r1, #0]
    9324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    9328:	b003      	add	sp, #12
    932a:	bd30      	pop	{r4, r5, pc}
    932c:	2010      	movs	r0, #16
    932e:	9101      	str	r1, [sp, #4]
    9330:	f7fa fad6 	bl	38e0 <malloc>
    9334:	9901      	ldr	r1, [sp, #4]
    9336:	6260      	str	r0, [r4, #36]	; 0x24
    9338:	60c5      	str	r5, [r0, #12]
    933a:	6045      	str	r5, [r0, #4]
    933c:	6085      	str	r5, [r0, #8]
    933e:	6005      	str	r5, [r0, #0]
    9340:	e7e9      	b.n	9316 <_Bfree+0xa>
    9342:	bf00      	nop

00009344 <_Balloc>:
    9344:	b570      	push	{r4, r5, r6, lr}
    9346:	6a44      	ldr	r4, [r0, #36]	; 0x24
    9348:	4606      	mov	r6, r0
    934a:	460d      	mov	r5, r1
    934c:	b164      	cbz	r4, 9368 <_Balloc+0x24>
    934e:	68e2      	ldr	r2, [r4, #12]
    9350:	b1a2      	cbz	r2, 937c <_Balloc+0x38>
    9352:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    9356:	b1eb      	cbz	r3, 9394 <_Balloc+0x50>
    9358:	6819      	ldr	r1, [r3, #0]
    935a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    935e:	2200      	movs	r2, #0
    9360:	60da      	str	r2, [r3, #12]
    9362:	611a      	str	r2, [r3, #16]
    9364:	4618      	mov	r0, r3
    9366:	bd70      	pop	{r4, r5, r6, pc}
    9368:	2010      	movs	r0, #16
    936a:	f7fa fab9 	bl	38e0 <malloc>
    936e:	2300      	movs	r3, #0
    9370:	4604      	mov	r4, r0
    9372:	6270      	str	r0, [r6, #36]	; 0x24
    9374:	60c3      	str	r3, [r0, #12]
    9376:	6043      	str	r3, [r0, #4]
    9378:	6083      	str	r3, [r0, #8]
    937a:	6003      	str	r3, [r0, #0]
    937c:	2210      	movs	r2, #16
    937e:	4630      	mov	r0, r6
    9380:	2104      	movs	r1, #4
    9382:	f000 fe13 	bl	9fac <_calloc_r>
    9386:	6a73      	ldr	r3, [r6, #36]	; 0x24
    9388:	60e0      	str	r0, [r4, #12]
    938a:	68da      	ldr	r2, [r3, #12]
    938c:	2a00      	cmp	r2, #0
    938e:	d1e0      	bne.n	9352 <_Balloc+0xe>
    9390:	4613      	mov	r3, r2
    9392:	e7e7      	b.n	9364 <_Balloc+0x20>
    9394:	2401      	movs	r4, #1
    9396:	4630      	mov	r0, r6
    9398:	4621      	mov	r1, r4
    939a:	40ac      	lsls	r4, r5
    939c:	1d62      	adds	r2, r4, #5
    939e:	0092      	lsls	r2, r2, #2
    93a0:	f000 fe04 	bl	9fac <_calloc_r>
    93a4:	4603      	mov	r3, r0
    93a6:	2800      	cmp	r0, #0
    93a8:	d0dc      	beq.n	9364 <_Balloc+0x20>
    93aa:	6045      	str	r5, [r0, #4]
    93ac:	6084      	str	r4, [r0, #8]
    93ae:	e7d6      	b.n	935e <_Balloc+0x1a>

000093b0 <__d2b>:
    93b0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    93b4:	b083      	sub	sp, #12
    93b6:	2101      	movs	r1, #1
    93b8:	461d      	mov	r5, r3
    93ba:	4614      	mov	r4, r2
    93bc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    93be:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    93c0:	f7ff ffc0 	bl	9344 <_Balloc>
    93c4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    93c8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    93cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    93d0:	4615      	mov	r5, r2
    93d2:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    93d6:	9300      	str	r3, [sp, #0]
    93d8:	bf1c      	itt	ne
    93da:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    93de:	9300      	strne	r3, [sp, #0]
    93e0:	4680      	mov	r8, r0
    93e2:	2c00      	cmp	r4, #0
    93e4:	d023      	beq.n	942e <__d2b+0x7e>
    93e6:	a802      	add	r0, sp, #8
    93e8:	f840 4d04 	str.w	r4, [r0, #-4]!
    93ec:	f7ff fe22 	bl	9034 <__lo0bits>
    93f0:	4603      	mov	r3, r0
    93f2:	2800      	cmp	r0, #0
    93f4:	d137      	bne.n	9466 <__d2b+0xb6>
    93f6:	9901      	ldr	r1, [sp, #4]
    93f8:	9a00      	ldr	r2, [sp, #0]
    93fa:	f8c8 1014 	str.w	r1, [r8, #20]
    93fe:	2a00      	cmp	r2, #0
    9400:	bf14      	ite	ne
    9402:	2402      	movne	r4, #2
    9404:	2401      	moveq	r4, #1
    9406:	f8c8 2018 	str.w	r2, [r8, #24]
    940a:	f8c8 4010 	str.w	r4, [r8, #16]
    940e:	f1ba 0f00 	cmp.w	sl, #0
    9412:	d01b      	beq.n	944c <__d2b+0x9c>
    9414:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    9418:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    941c:	f1aa 0a03 	sub.w	sl, sl, #3
    9420:	4453      	add	r3, sl
    9422:	603b      	str	r3, [r7, #0]
    9424:	6032      	str	r2, [r6, #0]
    9426:	4640      	mov	r0, r8
    9428:	b003      	add	sp, #12
    942a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    942e:	4668      	mov	r0, sp
    9430:	f7ff fe00 	bl	9034 <__lo0bits>
    9434:	2301      	movs	r3, #1
    9436:	461c      	mov	r4, r3
    9438:	f8c8 3010 	str.w	r3, [r8, #16]
    943c:	9b00      	ldr	r3, [sp, #0]
    943e:	f8c8 3014 	str.w	r3, [r8, #20]
    9442:	f100 0320 	add.w	r3, r0, #32
    9446:	f1ba 0f00 	cmp.w	sl, #0
    944a:	d1e3      	bne.n	9414 <__d2b+0x64>
    944c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    9450:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    9454:	3b02      	subs	r3, #2
    9456:	603b      	str	r3, [r7, #0]
    9458:	6910      	ldr	r0, [r2, #16]
    945a:	f7ff fdcb 	bl	8ff4 <__hi0bits>
    945e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    9462:	6030      	str	r0, [r6, #0]
    9464:	e7df      	b.n	9426 <__d2b+0x76>
    9466:	9a00      	ldr	r2, [sp, #0]
    9468:	f1c0 0120 	rsb	r1, r0, #32
    946c:	fa12 f101 	lsls.w	r1, r2, r1
    9470:	40c2      	lsrs	r2, r0
    9472:	9801      	ldr	r0, [sp, #4]
    9474:	4301      	orrs	r1, r0
    9476:	f8c8 1014 	str.w	r1, [r8, #20]
    947a:	9200      	str	r2, [sp, #0]
    947c:	e7bf      	b.n	93fe <__d2b+0x4e>
    947e:	bf00      	nop

00009480 <__mdiff>:
    9480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9484:	6913      	ldr	r3, [r2, #16]
    9486:	690f      	ldr	r7, [r1, #16]
    9488:	460c      	mov	r4, r1
    948a:	4615      	mov	r5, r2
    948c:	1aff      	subs	r7, r7, r3
    948e:	2f00      	cmp	r7, #0
    9490:	d04f      	beq.n	9532 <__mdiff+0xb2>
    9492:	db6a      	blt.n	956a <__mdiff+0xea>
    9494:	2700      	movs	r7, #0
    9496:	f101 0614 	add.w	r6, r1, #20
    949a:	6861      	ldr	r1, [r4, #4]
    949c:	f7ff ff52 	bl	9344 <_Balloc>
    94a0:	f8d5 8010 	ldr.w	r8, [r5, #16]
    94a4:	f8d4 c010 	ldr.w	ip, [r4, #16]
    94a8:	f105 0114 	add.w	r1, r5, #20
    94ac:	2200      	movs	r2, #0
    94ae:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    94b2:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    94b6:	f105 0814 	add.w	r8, r5, #20
    94ba:	3414      	adds	r4, #20
    94bc:	f100 0314 	add.w	r3, r0, #20
    94c0:	60c7      	str	r7, [r0, #12]
    94c2:	f851 7b04 	ldr.w	r7, [r1], #4
    94c6:	f856 5b04 	ldr.w	r5, [r6], #4
    94ca:	46bb      	mov	fp, r7
    94cc:	fa1f fa87 	uxth.w	sl, r7
    94d0:	0c3f      	lsrs	r7, r7, #16
    94d2:	fa1f f985 	uxth.w	r9, r5
    94d6:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    94da:	ebca 0a09 	rsb	sl, sl, r9
    94de:	4452      	add	r2, sl
    94e0:	eb07 4722 	add.w	r7, r7, r2, asr #16
    94e4:	b292      	uxth	r2, r2
    94e6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    94ea:	f843 2b04 	str.w	r2, [r3], #4
    94ee:	143a      	asrs	r2, r7, #16
    94f0:	4588      	cmp	r8, r1
    94f2:	d8e6      	bhi.n	94c2 <__mdiff+0x42>
    94f4:	42a6      	cmp	r6, r4
    94f6:	d20e      	bcs.n	9516 <__mdiff+0x96>
    94f8:	f856 1b04 	ldr.w	r1, [r6], #4
    94fc:	b28d      	uxth	r5, r1
    94fe:	0c09      	lsrs	r1, r1, #16
    9500:	1952      	adds	r2, r2, r5
    9502:	eb01 4122 	add.w	r1, r1, r2, asr #16
    9506:	b292      	uxth	r2, r2
    9508:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    950c:	f843 2b04 	str.w	r2, [r3], #4
    9510:	140a      	asrs	r2, r1, #16
    9512:	42b4      	cmp	r4, r6
    9514:	d8f0      	bhi.n	94f8 <__mdiff+0x78>
    9516:	f853 2c04 	ldr.w	r2, [r3, #-4]
    951a:	b932      	cbnz	r2, 952a <__mdiff+0xaa>
    951c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    9520:	f10c 3cff 	add.w	ip, ip, #4294967295
    9524:	3b04      	subs	r3, #4
    9526:	2a00      	cmp	r2, #0
    9528:	d0f8      	beq.n	951c <__mdiff+0x9c>
    952a:	f8c0 c010 	str.w	ip, [r0, #16]
    952e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9532:	3304      	adds	r3, #4
    9534:	f101 0614 	add.w	r6, r1, #20
    9538:	009b      	lsls	r3, r3, #2
    953a:	18d2      	adds	r2, r2, r3
    953c:	18cb      	adds	r3, r1, r3
    953e:	3304      	adds	r3, #4
    9540:	3204      	adds	r2, #4
    9542:	f853 cc04 	ldr.w	ip, [r3, #-4]
    9546:	3b04      	subs	r3, #4
    9548:	f852 1c04 	ldr.w	r1, [r2, #-4]
    954c:	3a04      	subs	r2, #4
    954e:	458c      	cmp	ip, r1
    9550:	d10a      	bne.n	9568 <__mdiff+0xe8>
    9552:	429e      	cmp	r6, r3
    9554:	d3f5      	bcc.n	9542 <__mdiff+0xc2>
    9556:	2100      	movs	r1, #0
    9558:	f7ff fef4 	bl	9344 <_Balloc>
    955c:	2301      	movs	r3, #1
    955e:	6103      	str	r3, [r0, #16]
    9560:	2300      	movs	r3, #0
    9562:	6143      	str	r3, [r0, #20]
    9564:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9568:	d297      	bcs.n	949a <__mdiff+0x1a>
    956a:	4623      	mov	r3, r4
    956c:	462c      	mov	r4, r5
    956e:	2701      	movs	r7, #1
    9570:	461d      	mov	r5, r3
    9572:	f104 0614 	add.w	r6, r4, #20
    9576:	e790      	b.n	949a <__mdiff+0x1a>

00009578 <__lshift>:
    9578:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    957c:	690d      	ldr	r5, [r1, #16]
    957e:	688b      	ldr	r3, [r1, #8]
    9580:	1156      	asrs	r6, r2, #5
    9582:	3501      	adds	r5, #1
    9584:	460c      	mov	r4, r1
    9586:	19ad      	adds	r5, r5, r6
    9588:	4690      	mov	r8, r2
    958a:	429d      	cmp	r5, r3
    958c:	4682      	mov	sl, r0
    958e:	6849      	ldr	r1, [r1, #4]
    9590:	dd03      	ble.n	959a <__lshift+0x22>
    9592:	005b      	lsls	r3, r3, #1
    9594:	3101      	adds	r1, #1
    9596:	429d      	cmp	r5, r3
    9598:	dcfb      	bgt.n	9592 <__lshift+0x1a>
    959a:	4650      	mov	r0, sl
    959c:	f7ff fed2 	bl	9344 <_Balloc>
    95a0:	2e00      	cmp	r6, #0
    95a2:	4607      	mov	r7, r0
    95a4:	f100 0214 	add.w	r2, r0, #20
    95a8:	dd0a      	ble.n	95c0 <__lshift+0x48>
    95aa:	2300      	movs	r3, #0
    95ac:	4619      	mov	r1, r3
    95ae:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    95b2:	3301      	adds	r3, #1
    95b4:	42b3      	cmp	r3, r6
    95b6:	d1fa      	bne.n	95ae <__lshift+0x36>
    95b8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    95bc:	f103 0214 	add.w	r2, r3, #20
    95c0:	6920      	ldr	r0, [r4, #16]
    95c2:	f104 0314 	add.w	r3, r4, #20
    95c6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    95ca:	3014      	adds	r0, #20
    95cc:	f018 081f 	ands.w	r8, r8, #31
    95d0:	d01b      	beq.n	960a <__lshift+0x92>
    95d2:	f1c8 0e20 	rsb	lr, r8, #32
    95d6:	2100      	movs	r1, #0
    95d8:	681e      	ldr	r6, [r3, #0]
    95da:	fa06 fc08 	lsl.w	ip, r6, r8
    95de:	ea41 010c 	orr.w	r1, r1, ip
    95e2:	f842 1b04 	str.w	r1, [r2], #4
    95e6:	f853 1b04 	ldr.w	r1, [r3], #4
    95ea:	4298      	cmp	r0, r3
    95ec:	fa21 f10e 	lsr.w	r1, r1, lr
    95f0:	d8f2      	bhi.n	95d8 <__lshift+0x60>
    95f2:	6011      	str	r1, [r2, #0]
    95f4:	b101      	cbz	r1, 95f8 <__lshift+0x80>
    95f6:	3501      	adds	r5, #1
    95f8:	4650      	mov	r0, sl
    95fa:	3d01      	subs	r5, #1
    95fc:	4621      	mov	r1, r4
    95fe:	613d      	str	r5, [r7, #16]
    9600:	f7ff fe84 	bl	930c <_Bfree>
    9604:	4638      	mov	r0, r7
    9606:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    960a:	f853 1008 	ldr.w	r1, [r3, r8]
    960e:	f842 1008 	str.w	r1, [r2, r8]
    9612:	f108 0804 	add.w	r8, r8, #4
    9616:	eb08 0103 	add.w	r1, r8, r3
    961a:	4288      	cmp	r0, r1
    961c:	d9ec      	bls.n	95f8 <__lshift+0x80>
    961e:	f853 1008 	ldr.w	r1, [r3, r8]
    9622:	f842 1008 	str.w	r1, [r2, r8]
    9626:	f108 0804 	add.w	r8, r8, #4
    962a:	eb08 0103 	add.w	r1, r8, r3
    962e:	4288      	cmp	r0, r1
    9630:	d8eb      	bhi.n	960a <__lshift+0x92>
    9632:	e7e1      	b.n	95f8 <__lshift+0x80>

00009634 <__multiply>:
    9634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9638:	f8d1 8010 	ldr.w	r8, [r1, #16]
    963c:	6917      	ldr	r7, [r2, #16]
    963e:	460d      	mov	r5, r1
    9640:	4616      	mov	r6, r2
    9642:	b087      	sub	sp, #28
    9644:	45b8      	cmp	r8, r7
    9646:	bfb5      	itete	lt
    9648:	4615      	movlt	r5, r2
    964a:	463b      	movge	r3, r7
    964c:	460b      	movlt	r3, r1
    964e:	4647      	movge	r7, r8
    9650:	bfb4      	ite	lt
    9652:	461e      	movlt	r6, r3
    9654:	4698      	movge	r8, r3
    9656:	68ab      	ldr	r3, [r5, #8]
    9658:	eb08 0407 	add.w	r4, r8, r7
    965c:	6869      	ldr	r1, [r5, #4]
    965e:	429c      	cmp	r4, r3
    9660:	bfc8      	it	gt
    9662:	3101      	addgt	r1, #1
    9664:	f7ff fe6e 	bl	9344 <_Balloc>
    9668:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    966c:	f100 0b14 	add.w	fp, r0, #20
    9670:	3314      	adds	r3, #20
    9672:	9003      	str	r0, [sp, #12]
    9674:	459b      	cmp	fp, r3
    9676:	9304      	str	r3, [sp, #16]
    9678:	d206      	bcs.n	9688 <__multiply+0x54>
    967a:	9904      	ldr	r1, [sp, #16]
    967c:	465b      	mov	r3, fp
    967e:	2200      	movs	r2, #0
    9680:	f843 2b04 	str.w	r2, [r3], #4
    9684:	4299      	cmp	r1, r3
    9686:	d8fb      	bhi.n	9680 <__multiply+0x4c>
    9688:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    968c:	f106 0914 	add.w	r9, r6, #20
    9690:	f108 0814 	add.w	r8, r8, #20
    9694:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    9698:	3514      	adds	r5, #20
    969a:	45c1      	cmp	r9, r8
    969c:	f8cd 8004 	str.w	r8, [sp, #4]
    96a0:	f10c 0c14 	add.w	ip, ip, #20
    96a4:	9502      	str	r5, [sp, #8]
    96a6:	d24b      	bcs.n	9740 <__multiply+0x10c>
    96a8:	f04f 0a00 	mov.w	sl, #0
    96ac:	9405      	str	r4, [sp, #20]
    96ae:	f859 400a 	ldr.w	r4, [r9, sl]
    96b2:	eb0a 080b 	add.w	r8, sl, fp
    96b6:	b2a0      	uxth	r0, r4
    96b8:	b1d8      	cbz	r0, 96f2 <__multiply+0xbe>
    96ba:	9a02      	ldr	r2, [sp, #8]
    96bc:	4643      	mov	r3, r8
    96be:	2400      	movs	r4, #0
    96c0:	f852 5b04 	ldr.w	r5, [r2], #4
    96c4:	6819      	ldr	r1, [r3, #0]
    96c6:	b2af      	uxth	r7, r5
    96c8:	0c2d      	lsrs	r5, r5, #16
    96ca:	b28e      	uxth	r6, r1
    96cc:	0c09      	lsrs	r1, r1, #16
    96ce:	fb00 6607 	mla	r6, r0, r7, r6
    96d2:	fb00 1105 	mla	r1, r0, r5, r1
    96d6:	1936      	adds	r6, r6, r4
    96d8:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    96dc:	b2b6      	uxth	r6, r6
    96de:	0c0c      	lsrs	r4, r1, #16
    96e0:	4594      	cmp	ip, r2
    96e2:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    96e6:	f843 6b04 	str.w	r6, [r3], #4
    96ea:	d8e9      	bhi.n	96c0 <__multiply+0x8c>
    96ec:	601c      	str	r4, [r3, #0]
    96ee:	f859 400a 	ldr.w	r4, [r9, sl]
    96f2:	0c24      	lsrs	r4, r4, #16
    96f4:	d01c      	beq.n	9730 <__multiply+0xfc>
    96f6:	f85b 200a 	ldr.w	r2, [fp, sl]
    96fa:	4641      	mov	r1, r8
    96fc:	9b02      	ldr	r3, [sp, #8]
    96fe:	2500      	movs	r5, #0
    9700:	4610      	mov	r0, r2
    9702:	881e      	ldrh	r6, [r3, #0]
    9704:	b297      	uxth	r7, r2
    9706:	fb06 5504 	mla	r5, r6, r4, r5
    970a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    970e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    9712:	600f      	str	r7, [r1, #0]
    9714:	f851 0f04 	ldr.w	r0, [r1, #4]!
    9718:	f853 2b04 	ldr.w	r2, [r3], #4
    971c:	b286      	uxth	r6, r0
    971e:	0c12      	lsrs	r2, r2, #16
    9720:	fb02 6204 	mla	r2, r2, r4, r6
    9724:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    9728:	0c15      	lsrs	r5, r2, #16
    972a:	459c      	cmp	ip, r3
    972c:	d8e9      	bhi.n	9702 <__multiply+0xce>
    972e:	600a      	str	r2, [r1, #0]
    9730:	f10a 0a04 	add.w	sl, sl, #4
    9734:	9a01      	ldr	r2, [sp, #4]
    9736:	eb0a 0309 	add.w	r3, sl, r9
    973a:	429a      	cmp	r2, r3
    973c:	d8b7      	bhi.n	96ae <__multiply+0x7a>
    973e:	9c05      	ldr	r4, [sp, #20]
    9740:	2c00      	cmp	r4, #0
    9742:	dd0b      	ble.n	975c <__multiply+0x128>
    9744:	9a04      	ldr	r2, [sp, #16]
    9746:	f852 3c04 	ldr.w	r3, [r2, #-4]
    974a:	b93b      	cbnz	r3, 975c <__multiply+0x128>
    974c:	4613      	mov	r3, r2
    974e:	e003      	b.n	9758 <__multiply+0x124>
    9750:	f853 2c08 	ldr.w	r2, [r3, #-8]
    9754:	3b04      	subs	r3, #4
    9756:	b90a      	cbnz	r2, 975c <__multiply+0x128>
    9758:	3c01      	subs	r4, #1
    975a:	d1f9      	bne.n	9750 <__multiply+0x11c>
    975c:	9b03      	ldr	r3, [sp, #12]
    975e:	4618      	mov	r0, r3
    9760:	611c      	str	r4, [r3, #16]
    9762:	b007      	add	sp, #28
    9764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00009768 <__i2b>:
    9768:	b510      	push	{r4, lr}
    976a:	460c      	mov	r4, r1
    976c:	2101      	movs	r1, #1
    976e:	f7ff fde9 	bl	9344 <_Balloc>
    9772:	2201      	movs	r2, #1
    9774:	6144      	str	r4, [r0, #20]
    9776:	6102      	str	r2, [r0, #16]
    9778:	bd10      	pop	{r4, pc}
    977a:	bf00      	nop

0000977c <__multadd>:
    977c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    9780:	460d      	mov	r5, r1
    9782:	2100      	movs	r1, #0
    9784:	4606      	mov	r6, r0
    9786:	692c      	ldr	r4, [r5, #16]
    9788:	b083      	sub	sp, #12
    978a:	f105 0814 	add.w	r8, r5, #20
    978e:	4608      	mov	r0, r1
    9790:	f858 7001 	ldr.w	r7, [r8, r1]
    9794:	3001      	adds	r0, #1
    9796:	fa1f fa87 	uxth.w	sl, r7
    979a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    979e:	fb0a 3302 	mla	r3, sl, r2, r3
    97a2:	fb0c fc02 	mul.w	ip, ip, r2
    97a6:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    97aa:	b29b      	uxth	r3, r3
    97ac:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    97b0:	f848 3001 	str.w	r3, [r8, r1]
    97b4:	3104      	adds	r1, #4
    97b6:	4284      	cmp	r4, r0
    97b8:	ea4f 431c 	mov.w	r3, ip, lsr #16
    97bc:	dce8      	bgt.n	9790 <__multadd+0x14>
    97be:	b13b      	cbz	r3, 97d0 <__multadd+0x54>
    97c0:	68aa      	ldr	r2, [r5, #8]
    97c2:	4294      	cmp	r4, r2
    97c4:	da08      	bge.n	97d8 <__multadd+0x5c>
    97c6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    97ca:	3401      	adds	r4, #1
    97cc:	612c      	str	r4, [r5, #16]
    97ce:	6153      	str	r3, [r2, #20]
    97d0:	4628      	mov	r0, r5
    97d2:	b003      	add	sp, #12
    97d4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    97d8:	6869      	ldr	r1, [r5, #4]
    97da:	4630      	mov	r0, r6
    97dc:	9301      	str	r3, [sp, #4]
    97de:	3101      	adds	r1, #1
    97e0:	f7ff fdb0 	bl	9344 <_Balloc>
    97e4:	692a      	ldr	r2, [r5, #16]
    97e6:	f105 010c 	add.w	r1, r5, #12
    97ea:	3202      	adds	r2, #2
    97ec:	0092      	lsls	r2, r2, #2
    97ee:	4607      	mov	r7, r0
    97f0:	300c      	adds	r0, #12
    97f2:	f7ff fa71 	bl	8cd8 <memcpy>
    97f6:	4629      	mov	r1, r5
    97f8:	4630      	mov	r0, r6
    97fa:	463d      	mov	r5, r7
    97fc:	f7ff fd86 	bl	930c <_Bfree>
    9800:	9b01      	ldr	r3, [sp, #4]
    9802:	e7e0      	b.n	97c6 <__multadd+0x4a>

00009804 <__pow5mult>:
    9804:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9808:	4615      	mov	r5, r2
    980a:	f012 0203 	ands.w	r2, r2, #3
    980e:	4604      	mov	r4, r0
    9810:	4688      	mov	r8, r1
    9812:	d12c      	bne.n	986e <__pow5mult+0x6a>
    9814:	10ad      	asrs	r5, r5, #2
    9816:	d01e      	beq.n	9856 <__pow5mult+0x52>
    9818:	6a66      	ldr	r6, [r4, #36]	; 0x24
    981a:	2e00      	cmp	r6, #0
    981c:	d034      	beq.n	9888 <__pow5mult+0x84>
    981e:	68b7      	ldr	r7, [r6, #8]
    9820:	2f00      	cmp	r7, #0
    9822:	d03b      	beq.n	989c <__pow5mult+0x98>
    9824:	f015 0f01 	tst.w	r5, #1
    9828:	d108      	bne.n	983c <__pow5mult+0x38>
    982a:	106d      	asrs	r5, r5, #1
    982c:	d013      	beq.n	9856 <__pow5mult+0x52>
    982e:	683e      	ldr	r6, [r7, #0]
    9830:	b1a6      	cbz	r6, 985c <__pow5mult+0x58>
    9832:	4630      	mov	r0, r6
    9834:	4607      	mov	r7, r0
    9836:	f015 0f01 	tst.w	r5, #1
    983a:	d0f6      	beq.n	982a <__pow5mult+0x26>
    983c:	4641      	mov	r1, r8
    983e:	463a      	mov	r2, r7
    9840:	4620      	mov	r0, r4
    9842:	f7ff fef7 	bl	9634 <__multiply>
    9846:	4641      	mov	r1, r8
    9848:	4606      	mov	r6, r0
    984a:	4620      	mov	r0, r4
    984c:	f7ff fd5e 	bl	930c <_Bfree>
    9850:	106d      	asrs	r5, r5, #1
    9852:	46b0      	mov	r8, r6
    9854:	d1eb      	bne.n	982e <__pow5mult+0x2a>
    9856:	4640      	mov	r0, r8
    9858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    985c:	4639      	mov	r1, r7
    985e:	463a      	mov	r2, r7
    9860:	4620      	mov	r0, r4
    9862:	f7ff fee7 	bl	9634 <__multiply>
    9866:	6038      	str	r0, [r7, #0]
    9868:	4607      	mov	r7, r0
    986a:	6006      	str	r6, [r0, #0]
    986c:	e7e3      	b.n	9836 <__pow5mult+0x32>
    986e:	f64a 6c10 	movw	ip, #44560	; 0xae10
    9872:	2300      	movs	r3, #0
    9874:	f2c0 0c00 	movt	ip, #0
    9878:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    987c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    9880:	f7ff ff7c 	bl	977c <__multadd>
    9884:	4680      	mov	r8, r0
    9886:	e7c5      	b.n	9814 <__pow5mult+0x10>
    9888:	2010      	movs	r0, #16
    988a:	f7fa f829 	bl	38e0 <malloc>
    988e:	2300      	movs	r3, #0
    9890:	4606      	mov	r6, r0
    9892:	6260      	str	r0, [r4, #36]	; 0x24
    9894:	60c3      	str	r3, [r0, #12]
    9896:	6043      	str	r3, [r0, #4]
    9898:	6083      	str	r3, [r0, #8]
    989a:	6003      	str	r3, [r0, #0]
    989c:	4620      	mov	r0, r4
    989e:	f240 2171 	movw	r1, #625	; 0x271
    98a2:	f7ff ff61 	bl	9768 <__i2b>
    98a6:	2300      	movs	r3, #0
    98a8:	60b0      	str	r0, [r6, #8]
    98aa:	4607      	mov	r7, r0
    98ac:	6003      	str	r3, [r0, #0]
    98ae:	e7b9      	b.n	9824 <__pow5mult+0x20>

000098b0 <__s2b>:
    98b0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    98b4:	461e      	mov	r6, r3
    98b6:	f648 6339 	movw	r3, #36409	; 0x8e39
    98ba:	f106 0c08 	add.w	ip, r6, #8
    98be:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    98c2:	4688      	mov	r8, r1
    98c4:	4605      	mov	r5, r0
    98c6:	4617      	mov	r7, r2
    98c8:	fb83 130c 	smull	r1, r3, r3, ip
    98cc:	ea4f 7cec 	mov.w	ip, ip, asr #31
    98d0:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    98d4:	f1bc 0f01 	cmp.w	ip, #1
    98d8:	dd35      	ble.n	9946 <__s2b+0x96>
    98da:	2100      	movs	r1, #0
    98dc:	2201      	movs	r2, #1
    98de:	0052      	lsls	r2, r2, #1
    98e0:	3101      	adds	r1, #1
    98e2:	4594      	cmp	ip, r2
    98e4:	dcfb      	bgt.n	98de <__s2b+0x2e>
    98e6:	4628      	mov	r0, r5
    98e8:	f7ff fd2c 	bl	9344 <_Balloc>
    98ec:	9b08      	ldr	r3, [sp, #32]
    98ee:	6143      	str	r3, [r0, #20]
    98f0:	2301      	movs	r3, #1
    98f2:	2f09      	cmp	r7, #9
    98f4:	6103      	str	r3, [r0, #16]
    98f6:	dd22      	ble.n	993e <__s2b+0x8e>
    98f8:	f108 0a09 	add.w	sl, r8, #9
    98fc:	2409      	movs	r4, #9
    98fe:	f818 3004 	ldrb.w	r3, [r8, r4]
    9902:	4601      	mov	r1, r0
    9904:	220a      	movs	r2, #10
    9906:	3401      	adds	r4, #1
    9908:	3b30      	subs	r3, #48	; 0x30
    990a:	4628      	mov	r0, r5
    990c:	f7ff ff36 	bl	977c <__multadd>
    9910:	42a7      	cmp	r7, r4
    9912:	dcf4      	bgt.n	98fe <__s2b+0x4e>
    9914:	eb0a 0807 	add.w	r8, sl, r7
    9918:	f1a8 0808 	sub.w	r8, r8, #8
    991c:	42be      	cmp	r6, r7
    991e:	dd0c      	ble.n	993a <__s2b+0x8a>
    9920:	2400      	movs	r4, #0
    9922:	f818 3004 	ldrb.w	r3, [r8, r4]
    9926:	4601      	mov	r1, r0
    9928:	3401      	adds	r4, #1
    992a:	220a      	movs	r2, #10
    992c:	3b30      	subs	r3, #48	; 0x30
    992e:	4628      	mov	r0, r5
    9930:	f7ff ff24 	bl	977c <__multadd>
    9934:	19e3      	adds	r3, r4, r7
    9936:	429e      	cmp	r6, r3
    9938:	dcf3      	bgt.n	9922 <__s2b+0x72>
    993a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    993e:	f108 080a 	add.w	r8, r8, #10
    9942:	2709      	movs	r7, #9
    9944:	e7ea      	b.n	991c <__s2b+0x6c>
    9946:	2100      	movs	r1, #0
    9948:	e7cd      	b.n	98e6 <__s2b+0x36>
    994a:	bf00      	nop

0000994c <_realloc_r>:
    994c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9950:	4691      	mov	r9, r2
    9952:	b083      	sub	sp, #12
    9954:	4607      	mov	r7, r0
    9956:	460e      	mov	r6, r1
    9958:	2900      	cmp	r1, #0
    995a:	f000 813a 	beq.w	9bd2 <_realloc_r+0x286>
    995e:	f1a1 0808 	sub.w	r8, r1, #8
    9962:	f109 040b 	add.w	r4, r9, #11
    9966:	f7fa fa95 	bl	3e94 <__malloc_lock>
    996a:	2c16      	cmp	r4, #22
    996c:	f8d8 1004 	ldr.w	r1, [r8, #4]
    9970:	460b      	mov	r3, r1
    9972:	f200 80a0 	bhi.w	9ab6 <_realloc_r+0x16a>
    9976:	2210      	movs	r2, #16
    9978:	2500      	movs	r5, #0
    997a:	4614      	mov	r4, r2
    997c:	454c      	cmp	r4, r9
    997e:	bf38      	it	cc
    9980:	f045 0501 	orrcc.w	r5, r5, #1
    9984:	2d00      	cmp	r5, #0
    9986:	f040 812a 	bne.w	9bde <_realloc_r+0x292>
    998a:	f021 0a03 	bic.w	sl, r1, #3
    998e:	4592      	cmp	sl, r2
    9990:	bfa2      	ittt	ge
    9992:	4640      	movge	r0, r8
    9994:	4655      	movge	r5, sl
    9996:	f108 0808 	addge.w	r8, r8, #8
    999a:	da75      	bge.n	9a88 <_realloc_r+0x13c>
    999c:	f240 1348 	movw	r3, #328	; 0x148
    99a0:	eb08 000a 	add.w	r0, r8, sl
    99a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99a8:	f8d3 e008 	ldr.w	lr, [r3, #8]
    99ac:	4586      	cmp	lr, r0
    99ae:	f000 811a 	beq.w	9be6 <_realloc_r+0x29a>
    99b2:	f8d0 c004 	ldr.w	ip, [r0, #4]
    99b6:	f02c 0b01 	bic.w	fp, ip, #1
    99ba:	4483      	add	fp, r0
    99bc:	f8db b004 	ldr.w	fp, [fp, #4]
    99c0:	f01b 0f01 	tst.w	fp, #1
    99c4:	d07c      	beq.n	9ac0 <_realloc_r+0x174>
    99c6:	46ac      	mov	ip, r5
    99c8:	4628      	mov	r0, r5
    99ca:	f011 0f01 	tst.w	r1, #1
    99ce:	f040 809b 	bne.w	9b08 <_realloc_r+0x1bc>
    99d2:	f856 1c08 	ldr.w	r1, [r6, #-8]
    99d6:	ebc1 0b08 	rsb	fp, r1, r8
    99da:	f8db 5004 	ldr.w	r5, [fp, #4]
    99de:	f025 0503 	bic.w	r5, r5, #3
    99e2:	2800      	cmp	r0, #0
    99e4:	f000 80dd 	beq.w	9ba2 <_realloc_r+0x256>
    99e8:	4570      	cmp	r0, lr
    99ea:	f000 811f 	beq.w	9c2c <_realloc_r+0x2e0>
    99ee:	eb05 030a 	add.w	r3, r5, sl
    99f2:	eb0c 0503 	add.w	r5, ip, r3
    99f6:	4295      	cmp	r5, r2
    99f8:	bfb8      	it	lt
    99fa:	461d      	movlt	r5, r3
    99fc:	f2c0 80d2 	blt.w	9ba4 <_realloc_r+0x258>
    9a00:	6881      	ldr	r1, [r0, #8]
    9a02:	465b      	mov	r3, fp
    9a04:	68c0      	ldr	r0, [r0, #12]
    9a06:	f1aa 0204 	sub.w	r2, sl, #4
    9a0a:	2a24      	cmp	r2, #36	; 0x24
    9a0c:	6081      	str	r1, [r0, #8]
    9a0e:	60c8      	str	r0, [r1, #12]
    9a10:	f853 1f08 	ldr.w	r1, [r3, #8]!
    9a14:	f8db 000c 	ldr.w	r0, [fp, #12]
    9a18:	6081      	str	r1, [r0, #8]
    9a1a:	60c8      	str	r0, [r1, #12]
    9a1c:	f200 80d0 	bhi.w	9bc0 <_realloc_r+0x274>
    9a20:	2a13      	cmp	r2, #19
    9a22:	469c      	mov	ip, r3
    9a24:	d921      	bls.n	9a6a <_realloc_r+0x11e>
    9a26:	4631      	mov	r1, r6
    9a28:	f10b 0c10 	add.w	ip, fp, #16
    9a2c:	f851 0b04 	ldr.w	r0, [r1], #4
    9a30:	f8cb 0008 	str.w	r0, [fp, #8]
    9a34:	6870      	ldr	r0, [r6, #4]
    9a36:	1d0e      	adds	r6, r1, #4
    9a38:	2a1b      	cmp	r2, #27
    9a3a:	f8cb 000c 	str.w	r0, [fp, #12]
    9a3e:	d914      	bls.n	9a6a <_realloc_r+0x11e>
    9a40:	6848      	ldr	r0, [r1, #4]
    9a42:	1d31      	adds	r1, r6, #4
    9a44:	f10b 0c18 	add.w	ip, fp, #24
    9a48:	f8cb 0010 	str.w	r0, [fp, #16]
    9a4c:	6870      	ldr	r0, [r6, #4]
    9a4e:	1d0e      	adds	r6, r1, #4
    9a50:	2a24      	cmp	r2, #36	; 0x24
    9a52:	f8cb 0014 	str.w	r0, [fp, #20]
    9a56:	d108      	bne.n	9a6a <_realloc_r+0x11e>
    9a58:	684a      	ldr	r2, [r1, #4]
    9a5a:	f10b 0c20 	add.w	ip, fp, #32
    9a5e:	f8cb 2018 	str.w	r2, [fp, #24]
    9a62:	6872      	ldr	r2, [r6, #4]
    9a64:	3608      	adds	r6, #8
    9a66:	f8cb 201c 	str.w	r2, [fp, #28]
    9a6a:	4631      	mov	r1, r6
    9a6c:	4698      	mov	r8, r3
    9a6e:	4662      	mov	r2, ip
    9a70:	4658      	mov	r0, fp
    9a72:	f851 3b04 	ldr.w	r3, [r1], #4
    9a76:	f842 3b04 	str.w	r3, [r2], #4
    9a7a:	6873      	ldr	r3, [r6, #4]
    9a7c:	f8cc 3004 	str.w	r3, [ip, #4]
    9a80:	684b      	ldr	r3, [r1, #4]
    9a82:	6053      	str	r3, [r2, #4]
    9a84:	f8db 3004 	ldr.w	r3, [fp, #4]
    9a88:	ebc4 0c05 	rsb	ip, r4, r5
    9a8c:	f1bc 0f0f 	cmp.w	ip, #15
    9a90:	d826      	bhi.n	9ae0 <_realloc_r+0x194>
    9a92:	1942      	adds	r2, r0, r5
    9a94:	f003 0301 	and.w	r3, r3, #1
    9a98:	ea43 0505 	orr.w	r5, r3, r5
    9a9c:	6045      	str	r5, [r0, #4]
    9a9e:	6853      	ldr	r3, [r2, #4]
    9aa0:	f043 0301 	orr.w	r3, r3, #1
    9aa4:	6053      	str	r3, [r2, #4]
    9aa6:	4638      	mov	r0, r7
    9aa8:	4645      	mov	r5, r8
    9aaa:	f7fa f9f5 	bl	3e98 <__malloc_unlock>
    9aae:	4628      	mov	r0, r5
    9ab0:	b003      	add	sp, #12
    9ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9ab6:	f024 0407 	bic.w	r4, r4, #7
    9aba:	4622      	mov	r2, r4
    9abc:	0fe5      	lsrs	r5, r4, #31
    9abe:	e75d      	b.n	997c <_realloc_r+0x30>
    9ac0:	f02c 0c03 	bic.w	ip, ip, #3
    9ac4:	eb0c 050a 	add.w	r5, ip, sl
    9ac8:	4295      	cmp	r5, r2
    9aca:	f6ff af7e 	blt.w	99ca <_realloc_r+0x7e>
    9ace:	6882      	ldr	r2, [r0, #8]
    9ad0:	460b      	mov	r3, r1
    9ad2:	68c1      	ldr	r1, [r0, #12]
    9ad4:	4640      	mov	r0, r8
    9ad6:	f108 0808 	add.w	r8, r8, #8
    9ada:	608a      	str	r2, [r1, #8]
    9adc:	60d1      	str	r1, [r2, #12]
    9ade:	e7d3      	b.n	9a88 <_realloc_r+0x13c>
    9ae0:	1901      	adds	r1, r0, r4
    9ae2:	f003 0301 	and.w	r3, r3, #1
    9ae6:	eb01 020c 	add.w	r2, r1, ip
    9aea:	ea43 0404 	orr.w	r4, r3, r4
    9aee:	f04c 0301 	orr.w	r3, ip, #1
    9af2:	6044      	str	r4, [r0, #4]
    9af4:	604b      	str	r3, [r1, #4]
    9af6:	4638      	mov	r0, r7
    9af8:	6853      	ldr	r3, [r2, #4]
    9afa:	3108      	adds	r1, #8
    9afc:	f043 0301 	orr.w	r3, r3, #1
    9b00:	6053      	str	r3, [r2, #4]
    9b02:	f7fe fd3d 	bl	8580 <_free_r>
    9b06:	e7ce      	b.n	9aa6 <_realloc_r+0x15a>
    9b08:	4649      	mov	r1, r9
    9b0a:	4638      	mov	r0, r7
    9b0c:	f7f9 fef0 	bl	38f0 <_malloc_r>
    9b10:	4605      	mov	r5, r0
    9b12:	2800      	cmp	r0, #0
    9b14:	d041      	beq.n	9b9a <_realloc_r+0x24e>
    9b16:	f8d8 3004 	ldr.w	r3, [r8, #4]
    9b1a:	f1a0 0208 	sub.w	r2, r0, #8
    9b1e:	f023 0101 	bic.w	r1, r3, #1
    9b22:	4441      	add	r1, r8
    9b24:	428a      	cmp	r2, r1
    9b26:	f000 80d7 	beq.w	9cd8 <_realloc_r+0x38c>
    9b2a:	f1aa 0204 	sub.w	r2, sl, #4
    9b2e:	4631      	mov	r1, r6
    9b30:	2a24      	cmp	r2, #36	; 0x24
    9b32:	d878      	bhi.n	9c26 <_realloc_r+0x2da>
    9b34:	2a13      	cmp	r2, #19
    9b36:	4603      	mov	r3, r0
    9b38:	d921      	bls.n	9b7e <_realloc_r+0x232>
    9b3a:	4634      	mov	r4, r6
    9b3c:	f854 3b04 	ldr.w	r3, [r4], #4
    9b40:	1d21      	adds	r1, r4, #4
    9b42:	f840 3b04 	str.w	r3, [r0], #4
    9b46:	1d03      	adds	r3, r0, #4
    9b48:	f8d6 c004 	ldr.w	ip, [r6, #4]
    9b4c:	2a1b      	cmp	r2, #27
    9b4e:	f8c5 c004 	str.w	ip, [r5, #4]
    9b52:	d914      	bls.n	9b7e <_realloc_r+0x232>
    9b54:	f8d4 e004 	ldr.w	lr, [r4, #4]
    9b58:	1d1c      	adds	r4, r3, #4
    9b5a:	f101 0c04 	add.w	ip, r1, #4
    9b5e:	f8c0 e004 	str.w	lr, [r0, #4]
    9b62:	6848      	ldr	r0, [r1, #4]
    9b64:	f10c 0104 	add.w	r1, ip, #4
    9b68:	6058      	str	r0, [r3, #4]
    9b6a:	1d23      	adds	r3, r4, #4
    9b6c:	2a24      	cmp	r2, #36	; 0x24
    9b6e:	d106      	bne.n	9b7e <_realloc_r+0x232>
    9b70:	f8dc 2004 	ldr.w	r2, [ip, #4]
    9b74:	6062      	str	r2, [r4, #4]
    9b76:	684a      	ldr	r2, [r1, #4]
    9b78:	3108      	adds	r1, #8
    9b7a:	605a      	str	r2, [r3, #4]
    9b7c:	3308      	adds	r3, #8
    9b7e:	4608      	mov	r0, r1
    9b80:	461a      	mov	r2, r3
    9b82:	f850 4b04 	ldr.w	r4, [r0], #4
    9b86:	f842 4b04 	str.w	r4, [r2], #4
    9b8a:	6849      	ldr	r1, [r1, #4]
    9b8c:	6059      	str	r1, [r3, #4]
    9b8e:	6843      	ldr	r3, [r0, #4]
    9b90:	6053      	str	r3, [r2, #4]
    9b92:	4631      	mov	r1, r6
    9b94:	4638      	mov	r0, r7
    9b96:	f7fe fcf3 	bl	8580 <_free_r>
    9b9a:	4638      	mov	r0, r7
    9b9c:	f7fa f97c 	bl	3e98 <__malloc_unlock>
    9ba0:	e785      	b.n	9aae <_realloc_r+0x162>
    9ba2:	4455      	add	r5, sl
    9ba4:	4295      	cmp	r5, r2
    9ba6:	dbaf      	blt.n	9b08 <_realloc_r+0x1bc>
    9ba8:	465b      	mov	r3, fp
    9baa:	f8db 000c 	ldr.w	r0, [fp, #12]
    9bae:	f1aa 0204 	sub.w	r2, sl, #4
    9bb2:	f853 1f08 	ldr.w	r1, [r3, #8]!
    9bb6:	2a24      	cmp	r2, #36	; 0x24
    9bb8:	6081      	str	r1, [r0, #8]
    9bba:	60c8      	str	r0, [r1, #12]
    9bbc:	f67f af30 	bls.w	9a20 <_realloc_r+0xd4>
    9bc0:	4618      	mov	r0, r3
    9bc2:	4631      	mov	r1, r6
    9bc4:	4698      	mov	r8, r3
    9bc6:	f7ff f94f 	bl	8e68 <memmove>
    9bca:	4658      	mov	r0, fp
    9bcc:	f8db 3004 	ldr.w	r3, [fp, #4]
    9bd0:	e75a      	b.n	9a88 <_realloc_r+0x13c>
    9bd2:	4611      	mov	r1, r2
    9bd4:	b003      	add	sp, #12
    9bd6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9bda:	f7f9 be89 	b.w	38f0 <_malloc_r>
    9bde:	230c      	movs	r3, #12
    9be0:	2500      	movs	r5, #0
    9be2:	603b      	str	r3, [r7, #0]
    9be4:	e763      	b.n	9aae <_realloc_r+0x162>
    9be6:	f8de 5004 	ldr.w	r5, [lr, #4]
    9bea:	f104 0b10 	add.w	fp, r4, #16
    9bee:	f025 0c03 	bic.w	ip, r5, #3
    9bf2:	eb0c 000a 	add.w	r0, ip, sl
    9bf6:	4558      	cmp	r0, fp
    9bf8:	bfb8      	it	lt
    9bfa:	4670      	movlt	r0, lr
    9bfc:	f6ff aee5 	blt.w	99ca <_realloc_r+0x7e>
    9c00:	eb08 0204 	add.w	r2, r8, r4
    9c04:	1b01      	subs	r1, r0, r4
    9c06:	f041 0101 	orr.w	r1, r1, #1
    9c0a:	609a      	str	r2, [r3, #8]
    9c0c:	6051      	str	r1, [r2, #4]
    9c0e:	4638      	mov	r0, r7
    9c10:	f8d8 1004 	ldr.w	r1, [r8, #4]
    9c14:	4635      	mov	r5, r6
    9c16:	f001 0301 	and.w	r3, r1, #1
    9c1a:	431c      	orrs	r4, r3
    9c1c:	f8c8 4004 	str.w	r4, [r8, #4]
    9c20:	f7fa f93a 	bl	3e98 <__malloc_unlock>
    9c24:	e743      	b.n	9aae <_realloc_r+0x162>
    9c26:	f7ff f91f 	bl	8e68 <memmove>
    9c2a:	e7b2      	b.n	9b92 <_realloc_r+0x246>
    9c2c:	4455      	add	r5, sl
    9c2e:	f104 0110 	add.w	r1, r4, #16
    9c32:	44ac      	add	ip, r5
    9c34:	458c      	cmp	ip, r1
    9c36:	dbb5      	blt.n	9ba4 <_realloc_r+0x258>
    9c38:	465d      	mov	r5, fp
    9c3a:	f8db 000c 	ldr.w	r0, [fp, #12]
    9c3e:	f1aa 0204 	sub.w	r2, sl, #4
    9c42:	f855 1f08 	ldr.w	r1, [r5, #8]!
    9c46:	2a24      	cmp	r2, #36	; 0x24
    9c48:	6081      	str	r1, [r0, #8]
    9c4a:	60c8      	str	r0, [r1, #12]
    9c4c:	d84c      	bhi.n	9ce8 <_realloc_r+0x39c>
    9c4e:	2a13      	cmp	r2, #19
    9c50:	4628      	mov	r0, r5
    9c52:	d924      	bls.n	9c9e <_realloc_r+0x352>
    9c54:	4631      	mov	r1, r6
    9c56:	f10b 0010 	add.w	r0, fp, #16
    9c5a:	f851 eb04 	ldr.w	lr, [r1], #4
    9c5e:	f8cb e008 	str.w	lr, [fp, #8]
    9c62:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9c66:	1d0e      	adds	r6, r1, #4
    9c68:	2a1b      	cmp	r2, #27
    9c6a:	f8cb e00c 	str.w	lr, [fp, #12]
    9c6e:	d916      	bls.n	9c9e <_realloc_r+0x352>
    9c70:	f8d1 e004 	ldr.w	lr, [r1, #4]
    9c74:	1d31      	adds	r1, r6, #4
    9c76:	f10b 0018 	add.w	r0, fp, #24
    9c7a:	f8cb e010 	str.w	lr, [fp, #16]
    9c7e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    9c82:	1d0e      	adds	r6, r1, #4
    9c84:	2a24      	cmp	r2, #36	; 0x24
    9c86:	f8cb e014 	str.w	lr, [fp, #20]
    9c8a:	d108      	bne.n	9c9e <_realloc_r+0x352>
    9c8c:	684a      	ldr	r2, [r1, #4]
    9c8e:	f10b 0020 	add.w	r0, fp, #32
    9c92:	f8cb 2018 	str.w	r2, [fp, #24]
    9c96:	6872      	ldr	r2, [r6, #4]
    9c98:	3608      	adds	r6, #8
    9c9a:	f8cb 201c 	str.w	r2, [fp, #28]
    9c9e:	4631      	mov	r1, r6
    9ca0:	4602      	mov	r2, r0
    9ca2:	f851 eb04 	ldr.w	lr, [r1], #4
    9ca6:	f842 eb04 	str.w	lr, [r2], #4
    9caa:	6876      	ldr	r6, [r6, #4]
    9cac:	6046      	str	r6, [r0, #4]
    9cae:	6849      	ldr	r1, [r1, #4]
    9cb0:	6051      	str	r1, [r2, #4]
    9cb2:	eb0b 0204 	add.w	r2, fp, r4
    9cb6:	ebc4 010c 	rsb	r1, r4, ip
    9cba:	f041 0101 	orr.w	r1, r1, #1
    9cbe:	609a      	str	r2, [r3, #8]
    9cc0:	6051      	str	r1, [r2, #4]
    9cc2:	4638      	mov	r0, r7
    9cc4:	f8db 1004 	ldr.w	r1, [fp, #4]
    9cc8:	f001 0301 	and.w	r3, r1, #1
    9ccc:	431c      	orrs	r4, r3
    9cce:	f8cb 4004 	str.w	r4, [fp, #4]
    9cd2:	f7fa f8e1 	bl	3e98 <__malloc_unlock>
    9cd6:	e6ea      	b.n	9aae <_realloc_r+0x162>
    9cd8:	6855      	ldr	r5, [r2, #4]
    9cda:	4640      	mov	r0, r8
    9cdc:	f108 0808 	add.w	r8, r8, #8
    9ce0:	f025 0503 	bic.w	r5, r5, #3
    9ce4:	4455      	add	r5, sl
    9ce6:	e6cf      	b.n	9a88 <_realloc_r+0x13c>
    9ce8:	4631      	mov	r1, r6
    9cea:	4628      	mov	r0, r5
    9cec:	9300      	str	r3, [sp, #0]
    9cee:	f8cd c004 	str.w	ip, [sp, #4]
    9cf2:	f7ff f8b9 	bl	8e68 <memmove>
    9cf6:	f8dd c004 	ldr.w	ip, [sp, #4]
    9cfa:	9b00      	ldr	r3, [sp, #0]
    9cfc:	e7d9      	b.n	9cb2 <_realloc_r+0x366>
    9cfe:	bf00      	nop

00009d00 <__isinfd>:
    9d00:	4602      	mov	r2, r0
    9d02:	4240      	negs	r0, r0
    9d04:	ea40 0302 	orr.w	r3, r0, r2
    9d08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9d0c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    9d10:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    9d14:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    9d18:	4258      	negs	r0, r3
    9d1a:	ea40 0303 	orr.w	r3, r0, r3
    9d1e:	17d8      	asrs	r0, r3, #31
    9d20:	3001      	adds	r0, #1
    9d22:	4770      	bx	lr

00009d24 <__isnand>:
    9d24:	4602      	mov	r2, r0
    9d26:	4240      	negs	r0, r0
    9d28:	4310      	orrs	r0, r2
    9d2a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    9d2e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    9d32:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    9d36:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    9d3a:	0fc0      	lsrs	r0, r0, #31
    9d3c:	4770      	bx	lr
    9d3e:	bf00      	nop

00009d40 <__sclose>:
    9d40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9d44:	f000 b960 	b.w	a008 <_close_r>

00009d48 <__sseek>:
    9d48:	b510      	push	{r4, lr}
    9d4a:	460c      	mov	r4, r1
    9d4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9d50:	f000 f9fe 	bl	a150 <_lseek_r>
    9d54:	89a3      	ldrh	r3, [r4, #12]
    9d56:	f1b0 3fff 	cmp.w	r0, #4294967295
    9d5a:	bf15      	itete	ne
    9d5c:	6560      	strne	r0, [r4, #84]	; 0x54
    9d5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    9d62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    9d66:	81a3      	strheq	r3, [r4, #12]
    9d68:	bf18      	it	ne
    9d6a:	81a3      	strhne	r3, [r4, #12]
    9d6c:	bd10      	pop	{r4, pc}
    9d6e:	bf00      	nop

00009d70 <__swrite>:
    9d70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9d74:	461d      	mov	r5, r3
    9d76:	898b      	ldrh	r3, [r1, #12]
    9d78:	460c      	mov	r4, r1
    9d7a:	4616      	mov	r6, r2
    9d7c:	4607      	mov	r7, r0
    9d7e:	f413 7f80 	tst.w	r3, #256	; 0x100
    9d82:	d006      	beq.n	9d92 <__swrite+0x22>
    9d84:	2302      	movs	r3, #2
    9d86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9d8a:	2200      	movs	r2, #0
    9d8c:	f000 f9e0 	bl	a150 <_lseek_r>
    9d90:	89a3      	ldrh	r3, [r4, #12]
    9d92:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9d96:	4638      	mov	r0, r7
    9d98:	81a3      	strh	r3, [r4, #12]
    9d9a:	4632      	mov	r2, r6
    9d9c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    9da0:	462b      	mov	r3, r5
    9da2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    9da6:	f7f7 b933 	b.w	1010 <_write_r>
    9daa:	bf00      	nop

00009dac <__sread>:
    9dac:	b510      	push	{r4, lr}
    9dae:	460c      	mov	r4, r1
    9db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    9db4:	f000 f9e2 	bl	a17c <_read_r>
    9db8:	2800      	cmp	r0, #0
    9dba:	db03      	blt.n	9dc4 <__sread+0x18>
    9dbc:	6d63      	ldr	r3, [r4, #84]	; 0x54
    9dbe:	181b      	adds	r3, r3, r0
    9dc0:	6563      	str	r3, [r4, #84]	; 0x54
    9dc2:	bd10      	pop	{r4, pc}
    9dc4:	89a3      	ldrh	r3, [r4, #12]
    9dc6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    9dca:	81a3      	strh	r3, [r4, #12]
    9dcc:	bd10      	pop	{r4, pc}
    9dce:	bf00      	nop

00009dd0 <strcmp>:
    9dd0:	ea80 0201 	eor.w	r2, r0, r1
    9dd4:	f012 0f03 	tst.w	r2, #3
    9dd8:	d13a      	bne.n	9e50 <strcmp_unaligned>
    9dda:	f010 0203 	ands.w	r2, r0, #3
    9dde:	f020 0003 	bic.w	r0, r0, #3
    9de2:	f021 0103 	bic.w	r1, r1, #3
    9de6:	f850 cb04 	ldr.w	ip, [r0], #4
    9dea:	bf08      	it	eq
    9dec:	f851 3b04 	ldreq.w	r3, [r1], #4
    9df0:	d00d      	beq.n	9e0e <strcmp+0x3e>
    9df2:	f082 0203 	eor.w	r2, r2, #3
    9df6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    9dfa:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    9dfe:	fa23 f202 	lsr.w	r2, r3, r2
    9e02:	f851 3b04 	ldr.w	r3, [r1], #4
    9e06:	ea4c 0c02 	orr.w	ip, ip, r2
    9e0a:	ea43 0302 	orr.w	r3, r3, r2
    9e0e:	bf00      	nop
    9e10:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    9e14:	459c      	cmp	ip, r3
    9e16:	bf01      	itttt	eq
    9e18:	ea22 020c 	biceq.w	r2, r2, ip
    9e1c:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    9e20:	f850 cb04 	ldreq.w	ip, [r0], #4
    9e24:	f851 3b04 	ldreq.w	r3, [r1], #4
    9e28:	d0f2      	beq.n	9e10 <strcmp+0x40>
    9e2a:	ea4f 600c 	mov.w	r0, ip, lsl #24
    9e2e:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    9e32:	2801      	cmp	r0, #1
    9e34:	bf28      	it	cs
    9e36:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    9e3a:	bf08      	it	eq
    9e3c:	0a1b      	lsreq	r3, r3, #8
    9e3e:	d0f4      	beq.n	9e2a <strcmp+0x5a>
    9e40:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    9e44:	ea4f 6010 	mov.w	r0, r0, lsr #24
    9e48:	eba0 0003 	sub.w	r0, r0, r3
    9e4c:	4770      	bx	lr
    9e4e:	bf00      	nop

00009e50 <strcmp_unaligned>:
    9e50:	f010 0f03 	tst.w	r0, #3
    9e54:	d00a      	beq.n	9e6c <strcmp_unaligned+0x1c>
    9e56:	f810 2b01 	ldrb.w	r2, [r0], #1
    9e5a:	f811 3b01 	ldrb.w	r3, [r1], #1
    9e5e:	2a01      	cmp	r2, #1
    9e60:	bf28      	it	cs
    9e62:	429a      	cmpcs	r2, r3
    9e64:	d0f4      	beq.n	9e50 <strcmp_unaligned>
    9e66:	eba2 0003 	sub.w	r0, r2, r3
    9e6a:	4770      	bx	lr
    9e6c:	f84d 5d04 	str.w	r5, [sp, #-4]!
    9e70:	f84d 4d04 	str.w	r4, [sp, #-4]!
    9e74:	f04f 0201 	mov.w	r2, #1
    9e78:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    9e7c:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    9e80:	f001 0c03 	and.w	ip, r1, #3
    9e84:	f021 0103 	bic.w	r1, r1, #3
    9e88:	f850 4b04 	ldr.w	r4, [r0], #4
    9e8c:	f851 5b04 	ldr.w	r5, [r1], #4
    9e90:	f1bc 0f02 	cmp.w	ip, #2
    9e94:	d026      	beq.n	9ee4 <strcmp_unaligned+0x94>
    9e96:	d84b      	bhi.n	9f30 <strcmp_unaligned+0xe0>
    9e98:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    9e9c:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    9ea0:	eba4 0302 	sub.w	r3, r4, r2
    9ea4:	ea23 0304 	bic.w	r3, r3, r4
    9ea8:	d10d      	bne.n	9ec6 <strcmp_unaligned+0x76>
    9eaa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9eae:	bf08      	it	eq
    9eb0:	f851 5b04 	ldreq.w	r5, [r1], #4
    9eb4:	d10a      	bne.n	9ecc <strcmp_unaligned+0x7c>
    9eb6:	ea8c 0c04 	eor.w	ip, ip, r4
    9eba:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    9ebe:	d10c      	bne.n	9eda <strcmp_unaligned+0x8a>
    9ec0:	f850 4b04 	ldr.w	r4, [r0], #4
    9ec4:	e7e8      	b.n	9e98 <strcmp_unaligned+0x48>
    9ec6:	ea4f 2515 	mov.w	r5, r5, lsr #8
    9eca:	e05c      	b.n	9f86 <strcmp_unaligned+0x136>
    9ecc:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    9ed0:	d152      	bne.n	9f78 <strcmp_unaligned+0x128>
    9ed2:	780d      	ldrb	r5, [r1, #0]
    9ed4:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    9ed8:	e055      	b.n	9f86 <strcmp_unaligned+0x136>
    9eda:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    9ede:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    9ee2:	e050      	b.n	9f86 <strcmp_unaligned+0x136>
    9ee4:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    9ee8:	eba4 0302 	sub.w	r3, r4, r2
    9eec:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    9ef0:	ea23 0304 	bic.w	r3, r3, r4
    9ef4:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    9ef8:	d117      	bne.n	9f2a <strcmp_unaligned+0xda>
    9efa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9efe:	bf08      	it	eq
    9f00:	f851 5b04 	ldreq.w	r5, [r1], #4
    9f04:	d107      	bne.n	9f16 <strcmp_unaligned+0xc6>
    9f06:	ea8c 0c04 	eor.w	ip, ip, r4
    9f0a:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    9f0e:	d108      	bne.n	9f22 <strcmp_unaligned+0xd2>
    9f10:	f850 4b04 	ldr.w	r4, [r0], #4
    9f14:	e7e6      	b.n	9ee4 <strcmp_unaligned+0x94>
    9f16:	041b      	lsls	r3, r3, #16
    9f18:	d12e      	bne.n	9f78 <strcmp_unaligned+0x128>
    9f1a:	880d      	ldrh	r5, [r1, #0]
    9f1c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9f20:	e031      	b.n	9f86 <strcmp_unaligned+0x136>
    9f22:	ea4f 4505 	mov.w	r5, r5, lsl #16
    9f26:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    9f2a:	ea4f 4515 	mov.w	r5, r5, lsr #16
    9f2e:	e02a      	b.n	9f86 <strcmp_unaligned+0x136>
    9f30:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    9f34:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    9f38:	eba4 0302 	sub.w	r3, r4, r2
    9f3c:	ea23 0304 	bic.w	r3, r3, r4
    9f40:	d10d      	bne.n	9f5e <strcmp_unaligned+0x10e>
    9f42:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    9f46:	bf08      	it	eq
    9f48:	f851 5b04 	ldreq.w	r5, [r1], #4
    9f4c:	d10a      	bne.n	9f64 <strcmp_unaligned+0x114>
    9f4e:	ea8c 0c04 	eor.w	ip, ip, r4
    9f52:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    9f56:	d10a      	bne.n	9f6e <strcmp_unaligned+0x11e>
    9f58:	f850 4b04 	ldr.w	r4, [r0], #4
    9f5c:	e7e8      	b.n	9f30 <strcmp_unaligned+0xe0>
    9f5e:	ea4f 6515 	mov.w	r5, r5, lsr #24
    9f62:	e010      	b.n	9f86 <strcmp_unaligned+0x136>
    9f64:	f014 0fff 	tst.w	r4, #255	; 0xff
    9f68:	d006      	beq.n	9f78 <strcmp_unaligned+0x128>
    9f6a:	f851 5b04 	ldr.w	r5, [r1], #4
    9f6e:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    9f72:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    9f76:	e006      	b.n	9f86 <strcmp_unaligned+0x136>
    9f78:	f04f 0000 	mov.w	r0, #0
    9f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
    9f80:	f85d 5b04 	ldr.w	r5, [sp], #4
    9f84:	4770      	bx	lr
    9f86:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    9f8a:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    9f8e:	2801      	cmp	r0, #1
    9f90:	bf28      	it	cs
    9f92:	4290      	cmpcs	r0, r2
    9f94:	bf04      	itt	eq
    9f96:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    9f9a:	0a2d      	lsreq	r5, r5, #8
    9f9c:	d0f3      	beq.n	9f86 <strcmp_unaligned+0x136>
    9f9e:	eba2 0000 	sub.w	r0, r2, r0
    9fa2:	f85d 4b04 	ldr.w	r4, [sp], #4
    9fa6:	f85d 5b04 	ldr.w	r5, [sp], #4
    9faa:	4770      	bx	lr

00009fac <_calloc_r>:
    9fac:	b538      	push	{r3, r4, r5, lr}
    9fae:	fb01 f102 	mul.w	r1, r1, r2
    9fb2:	f7f9 fc9d 	bl	38f0 <_malloc_r>
    9fb6:	4604      	mov	r4, r0
    9fb8:	b1f8      	cbz	r0, 9ffa <_calloc_r+0x4e>
    9fba:	f850 2c04 	ldr.w	r2, [r0, #-4]
    9fbe:	f022 0203 	bic.w	r2, r2, #3
    9fc2:	3a04      	subs	r2, #4
    9fc4:	2a24      	cmp	r2, #36	; 0x24
    9fc6:	d81a      	bhi.n	9ffe <_calloc_r+0x52>
    9fc8:	2a13      	cmp	r2, #19
    9fca:	4603      	mov	r3, r0
    9fcc:	d90f      	bls.n	9fee <_calloc_r+0x42>
    9fce:	2100      	movs	r1, #0
    9fd0:	f840 1b04 	str.w	r1, [r0], #4
    9fd4:	1d03      	adds	r3, r0, #4
    9fd6:	2a1b      	cmp	r2, #27
    9fd8:	6061      	str	r1, [r4, #4]
    9fda:	d908      	bls.n	9fee <_calloc_r+0x42>
    9fdc:	1d1d      	adds	r5, r3, #4
    9fde:	6041      	str	r1, [r0, #4]
    9fe0:	6059      	str	r1, [r3, #4]
    9fe2:	1d2b      	adds	r3, r5, #4
    9fe4:	2a24      	cmp	r2, #36	; 0x24
    9fe6:	bf02      	ittt	eq
    9fe8:	6069      	streq	r1, [r5, #4]
    9fea:	6059      	streq	r1, [r3, #4]
    9fec:	3308      	addeq	r3, #8
    9fee:	461a      	mov	r2, r3
    9ff0:	2100      	movs	r1, #0
    9ff2:	f842 1b04 	str.w	r1, [r2], #4
    9ff6:	6059      	str	r1, [r3, #4]
    9ff8:	6051      	str	r1, [r2, #4]
    9ffa:	4620      	mov	r0, r4
    9ffc:	bd38      	pop	{r3, r4, r5, pc}
    9ffe:	2100      	movs	r1, #0
    a000:	f7fe ff8e 	bl	8f20 <memset>
    a004:	4620      	mov	r0, r4
    a006:	bd38      	pop	{r3, r4, r5, pc}

0000a008 <_close_r>:
    a008:	b538      	push	{r3, r4, r5, lr}
    a00a:	f240 745c 	movw	r4, #1884	; 0x75c
    a00e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a012:	4605      	mov	r5, r0
    a014:	4608      	mov	r0, r1
    a016:	2300      	movs	r3, #0
    a018:	6023      	str	r3, [r4, #0]
    a01a:	f7f6 ffad 	bl	f78 <_close>
    a01e:	f1b0 3fff 	cmp.w	r0, #4294967295
    a022:	d000      	beq.n	a026 <_close_r+0x1e>
    a024:	bd38      	pop	{r3, r4, r5, pc}
    a026:	6823      	ldr	r3, [r4, #0]
    a028:	2b00      	cmp	r3, #0
    a02a:	d0fb      	beq.n	a024 <_close_r+0x1c>
    a02c:	602b      	str	r3, [r5, #0]
    a02e:	bd38      	pop	{r3, r4, r5, pc}

0000a030 <_fclose_r>:
    a030:	b570      	push	{r4, r5, r6, lr}
    a032:	4605      	mov	r5, r0
    a034:	460c      	mov	r4, r1
    a036:	2900      	cmp	r1, #0
    a038:	d04b      	beq.n	a0d2 <_fclose_r+0xa2>
    a03a:	f7fe f969 	bl	8310 <__sfp_lock_acquire>
    a03e:	b115      	cbz	r5, a046 <_fclose_r+0x16>
    a040:	69ab      	ldr	r3, [r5, #24]
    a042:	2b00      	cmp	r3, #0
    a044:	d048      	beq.n	a0d8 <_fclose_r+0xa8>
    a046:	f64a 536c 	movw	r3, #44396	; 0xad6c
    a04a:	f2c0 0300 	movt	r3, #0
    a04e:	429c      	cmp	r4, r3
    a050:	bf08      	it	eq
    a052:	686c      	ldreq	r4, [r5, #4]
    a054:	d00e      	beq.n	a074 <_fclose_r+0x44>
    a056:	f64a 538c 	movw	r3, #44428	; 0xad8c
    a05a:	f2c0 0300 	movt	r3, #0
    a05e:	429c      	cmp	r4, r3
    a060:	bf08      	it	eq
    a062:	68ac      	ldreq	r4, [r5, #8]
    a064:	d006      	beq.n	a074 <_fclose_r+0x44>
    a066:	f64a 53ac 	movw	r3, #44460	; 0xadac
    a06a:	f2c0 0300 	movt	r3, #0
    a06e:	429c      	cmp	r4, r3
    a070:	bf08      	it	eq
    a072:	68ec      	ldreq	r4, [r5, #12]
    a074:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    a078:	b33e      	cbz	r6, a0ca <_fclose_r+0x9a>
    a07a:	4628      	mov	r0, r5
    a07c:	4621      	mov	r1, r4
    a07e:	f7fe f88b 	bl	8198 <_fflush_r>
    a082:	6b23      	ldr	r3, [r4, #48]	; 0x30
    a084:	4606      	mov	r6, r0
    a086:	b13b      	cbz	r3, a098 <_fclose_r+0x68>
    a088:	4628      	mov	r0, r5
    a08a:	6a21      	ldr	r1, [r4, #32]
    a08c:	4798      	blx	r3
    a08e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    a092:	bf28      	it	cs
    a094:	f04f 36ff 	movcs.w	r6, #4294967295
    a098:	89a3      	ldrh	r3, [r4, #12]
    a09a:	f013 0f80 	tst.w	r3, #128	; 0x80
    a09e:	d11f      	bne.n	a0e0 <_fclose_r+0xb0>
    a0a0:	6b61      	ldr	r1, [r4, #52]	; 0x34
    a0a2:	b141      	cbz	r1, a0b6 <_fclose_r+0x86>
    a0a4:	f104 0344 	add.w	r3, r4, #68	; 0x44
    a0a8:	4299      	cmp	r1, r3
    a0aa:	d002      	beq.n	a0b2 <_fclose_r+0x82>
    a0ac:	4628      	mov	r0, r5
    a0ae:	f7fe fa67 	bl	8580 <_free_r>
    a0b2:	2300      	movs	r3, #0
    a0b4:	6363      	str	r3, [r4, #52]	; 0x34
    a0b6:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    a0b8:	b121      	cbz	r1, a0c4 <_fclose_r+0x94>
    a0ba:	4628      	mov	r0, r5
    a0bc:	f7fe fa60 	bl	8580 <_free_r>
    a0c0:	2300      	movs	r3, #0
    a0c2:	64a3      	str	r3, [r4, #72]	; 0x48
    a0c4:	f04f 0300 	mov.w	r3, #0
    a0c8:	81a3      	strh	r3, [r4, #12]
    a0ca:	f7fe f923 	bl	8314 <__sfp_lock_release>
    a0ce:	4630      	mov	r0, r6
    a0d0:	bd70      	pop	{r4, r5, r6, pc}
    a0d2:	460e      	mov	r6, r1
    a0d4:	4630      	mov	r0, r6
    a0d6:	bd70      	pop	{r4, r5, r6, pc}
    a0d8:	4628      	mov	r0, r5
    a0da:	f7fe f9cd 	bl	8478 <__sinit>
    a0de:	e7b2      	b.n	a046 <_fclose_r+0x16>
    a0e0:	4628      	mov	r0, r5
    a0e2:	6921      	ldr	r1, [r4, #16]
    a0e4:	f7fe fa4c 	bl	8580 <_free_r>
    a0e8:	e7da      	b.n	a0a0 <_fclose_r+0x70>
    a0ea:	bf00      	nop

0000a0ec <fclose>:
    a0ec:	f240 0354 	movw	r3, #84	; 0x54
    a0f0:	4601      	mov	r1, r0
    a0f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a0f6:	6818      	ldr	r0, [r3, #0]
    a0f8:	e79a      	b.n	a030 <_fclose_r>
    a0fa:	bf00      	nop

0000a0fc <_fstat_r>:
    a0fc:	b538      	push	{r3, r4, r5, lr}
    a0fe:	f240 745c 	movw	r4, #1884	; 0x75c
    a102:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a106:	4605      	mov	r5, r0
    a108:	4608      	mov	r0, r1
    a10a:	4611      	mov	r1, r2
    a10c:	2300      	movs	r3, #0
    a10e:	6023      	str	r3, [r4, #0]
    a110:	f7f6 ff44 	bl	f9c <_fstat>
    a114:	f1b0 3fff 	cmp.w	r0, #4294967295
    a118:	d000      	beq.n	a11c <_fstat_r+0x20>
    a11a:	bd38      	pop	{r3, r4, r5, pc}
    a11c:	6823      	ldr	r3, [r4, #0]
    a11e:	2b00      	cmp	r3, #0
    a120:	d0fb      	beq.n	a11a <_fstat_r+0x1e>
    a122:	602b      	str	r3, [r5, #0]
    a124:	bd38      	pop	{r3, r4, r5, pc}
    a126:	bf00      	nop

0000a128 <_isatty_r>:
    a128:	b538      	push	{r3, r4, r5, lr}
    a12a:	f240 745c 	movw	r4, #1884	; 0x75c
    a12e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a132:	4605      	mov	r5, r0
    a134:	4608      	mov	r0, r1
    a136:	2300      	movs	r3, #0
    a138:	6023      	str	r3, [r4, #0]
    a13a:	f7f6 ff41 	bl	fc0 <_isatty>
    a13e:	f1b0 3fff 	cmp.w	r0, #4294967295
    a142:	d000      	beq.n	a146 <_isatty_r+0x1e>
    a144:	bd38      	pop	{r3, r4, r5, pc}
    a146:	6823      	ldr	r3, [r4, #0]
    a148:	2b00      	cmp	r3, #0
    a14a:	d0fb      	beq.n	a144 <_isatty_r+0x1c>
    a14c:	602b      	str	r3, [r5, #0]
    a14e:	bd38      	pop	{r3, r4, r5, pc}

0000a150 <_lseek_r>:
    a150:	b538      	push	{r3, r4, r5, lr}
    a152:	f240 745c 	movw	r4, #1884	; 0x75c
    a156:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a15a:	4605      	mov	r5, r0
    a15c:	4608      	mov	r0, r1
    a15e:	4611      	mov	r1, r2
    a160:	461a      	mov	r2, r3
    a162:	2300      	movs	r3, #0
    a164:	6023      	str	r3, [r4, #0]
    a166:	f7f6 ff37 	bl	fd8 <_lseek>
    a16a:	f1b0 3fff 	cmp.w	r0, #4294967295
    a16e:	d000      	beq.n	a172 <_lseek_r+0x22>
    a170:	bd38      	pop	{r3, r4, r5, pc}
    a172:	6823      	ldr	r3, [r4, #0]
    a174:	2b00      	cmp	r3, #0
    a176:	d0fb      	beq.n	a170 <_lseek_r+0x20>
    a178:	602b      	str	r3, [r5, #0]
    a17a:	bd38      	pop	{r3, r4, r5, pc}

0000a17c <_read_r>:
    a17c:	b538      	push	{r3, r4, r5, lr}
    a17e:	f240 745c 	movw	r4, #1884	; 0x75c
    a182:	f2c2 0400 	movt	r4, #8192	; 0x2000
    a186:	4605      	mov	r5, r0
    a188:	4608      	mov	r0, r1
    a18a:	4611      	mov	r1, r2
    a18c:	461a      	mov	r2, r3
    a18e:	2300      	movs	r3, #0
    a190:	6023      	str	r3, [r4, #0]
    a192:	f7f6 ff2f 	bl	ff4 <_read>
    a196:	f1b0 3fff 	cmp.w	r0, #4294967295
    a19a:	d000      	beq.n	a19e <_read_r+0x22>
    a19c:	bd38      	pop	{r3, r4, r5, pc}
    a19e:	6823      	ldr	r3, [r4, #0]
    a1a0:	2b00      	cmp	r3, #0
    a1a2:	d0fb      	beq.n	a19c <_read_r+0x20>
    a1a4:	602b      	str	r3, [r5, #0]
    a1a6:	bd38      	pop	{r3, r4, r5, pc}

0000a1a8 <__aeabi_uidiv>:
    a1a8:	1e4a      	subs	r2, r1, #1
    a1aa:	bf08      	it	eq
    a1ac:	4770      	bxeq	lr
    a1ae:	f0c0 8124 	bcc.w	a3fa <__aeabi_uidiv+0x252>
    a1b2:	4288      	cmp	r0, r1
    a1b4:	f240 8116 	bls.w	a3e4 <__aeabi_uidiv+0x23c>
    a1b8:	4211      	tst	r1, r2
    a1ba:	f000 8117 	beq.w	a3ec <__aeabi_uidiv+0x244>
    a1be:	fab0 f380 	clz	r3, r0
    a1c2:	fab1 f281 	clz	r2, r1
    a1c6:	eba2 0303 	sub.w	r3, r2, r3
    a1ca:	f1c3 031f 	rsb	r3, r3, #31
    a1ce:	a204      	add	r2, pc, #16	; (adr r2, a1e0 <__aeabi_uidiv+0x38>)
    a1d0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    a1d4:	f04f 0200 	mov.w	r2, #0
    a1d8:	469f      	mov	pc, r3
    a1da:	bf00      	nop
    a1dc:	f3af 8000 	nop.w
    a1e0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    a1e4:	bf00      	nop
    a1e6:	eb42 0202 	adc.w	r2, r2, r2
    a1ea:	bf28      	it	cs
    a1ec:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    a1f0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    a1f4:	bf00      	nop
    a1f6:	eb42 0202 	adc.w	r2, r2, r2
    a1fa:	bf28      	it	cs
    a1fc:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    a200:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    a204:	bf00      	nop
    a206:	eb42 0202 	adc.w	r2, r2, r2
    a20a:	bf28      	it	cs
    a20c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    a210:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    a214:	bf00      	nop
    a216:	eb42 0202 	adc.w	r2, r2, r2
    a21a:	bf28      	it	cs
    a21c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    a220:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    a224:	bf00      	nop
    a226:	eb42 0202 	adc.w	r2, r2, r2
    a22a:	bf28      	it	cs
    a22c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    a230:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    a234:	bf00      	nop
    a236:	eb42 0202 	adc.w	r2, r2, r2
    a23a:	bf28      	it	cs
    a23c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    a240:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    a244:	bf00      	nop
    a246:	eb42 0202 	adc.w	r2, r2, r2
    a24a:	bf28      	it	cs
    a24c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    a250:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    a254:	bf00      	nop
    a256:	eb42 0202 	adc.w	r2, r2, r2
    a25a:	bf28      	it	cs
    a25c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    a260:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    a264:	bf00      	nop
    a266:	eb42 0202 	adc.w	r2, r2, r2
    a26a:	bf28      	it	cs
    a26c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    a270:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    a274:	bf00      	nop
    a276:	eb42 0202 	adc.w	r2, r2, r2
    a27a:	bf28      	it	cs
    a27c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    a280:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    a284:	bf00      	nop
    a286:	eb42 0202 	adc.w	r2, r2, r2
    a28a:	bf28      	it	cs
    a28c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    a290:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    a294:	bf00      	nop
    a296:	eb42 0202 	adc.w	r2, r2, r2
    a29a:	bf28      	it	cs
    a29c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    a2a0:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    a2a4:	bf00      	nop
    a2a6:	eb42 0202 	adc.w	r2, r2, r2
    a2aa:	bf28      	it	cs
    a2ac:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    a2b0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    a2b4:	bf00      	nop
    a2b6:	eb42 0202 	adc.w	r2, r2, r2
    a2ba:	bf28      	it	cs
    a2bc:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    a2c0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    a2c4:	bf00      	nop
    a2c6:	eb42 0202 	adc.w	r2, r2, r2
    a2ca:	bf28      	it	cs
    a2cc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    a2d0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    a2d4:	bf00      	nop
    a2d6:	eb42 0202 	adc.w	r2, r2, r2
    a2da:	bf28      	it	cs
    a2dc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    a2e0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    a2e4:	bf00      	nop
    a2e6:	eb42 0202 	adc.w	r2, r2, r2
    a2ea:	bf28      	it	cs
    a2ec:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    a2f0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    a2f4:	bf00      	nop
    a2f6:	eb42 0202 	adc.w	r2, r2, r2
    a2fa:	bf28      	it	cs
    a2fc:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    a300:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    a304:	bf00      	nop
    a306:	eb42 0202 	adc.w	r2, r2, r2
    a30a:	bf28      	it	cs
    a30c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    a310:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    a314:	bf00      	nop
    a316:	eb42 0202 	adc.w	r2, r2, r2
    a31a:	bf28      	it	cs
    a31c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    a320:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    a324:	bf00      	nop
    a326:	eb42 0202 	adc.w	r2, r2, r2
    a32a:	bf28      	it	cs
    a32c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    a330:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    a334:	bf00      	nop
    a336:	eb42 0202 	adc.w	r2, r2, r2
    a33a:	bf28      	it	cs
    a33c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    a340:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    a344:	bf00      	nop
    a346:	eb42 0202 	adc.w	r2, r2, r2
    a34a:	bf28      	it	cs
    a34c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    a350:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    a354:	bf00      	nop
    a356:	eb42 0202 	adc.w	r2, r2, r2
    a35a:	bf28      	it	cs
    a35c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    a360:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    a364:	bf00      	nop
    a366:	eb42 0202 	adc.w	r2, r2, r2
    a36a:	bf28      	it	cs
    a36c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    a370:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    a374:	bf00      	nop
    a376:	eb42 0202 	adc.w	r2, r2, r2
    a37a:	bf28      	it	cs
    a37c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    a380:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    a384:	bf00      	nop
    a386:	eb42 0202 	adc.w	r2, r2, r2
    a38a:	bf28      	it	cs
    a38c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    a390:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    a394:	bf00      	nop
    a396:	eb42 0202 	adc.w	r2, r2, r2
    a39a:	bf28      	it	cs
    a39c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    a3a0:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    a3a4:	bf00      	nop
    a3a6:	eb42 0202 	adc.w	r2, r2, r2
    a3aa:	bf28      	it	cs
    a3ac:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    a3b0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    a3b4:	bf00      	nop
    a3b6:	eb42 0202 	adc.w	r2, r2, r2
    a3ba:	bf28      	it	cs
    a3bc:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    a3c0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    a3c4:	bf00      	nop
    a3c6:	eb42 0202 	adc.w	r2, r2, r2
    a3ca:	bf28      	it	cs
    a3cc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    a3d0:	ebb0 0f01 	cmp.w	r0, r1
    a3d4:	bf00      	nop
    a3d6:	eb42 0202 	adc.w	r2, r2, r2
    a3da:	bf28      	it	cs
    a3dc:	eba0 0001 	subcs.w	r0, r0, r1
    a3e0:	4610      	mov	r0, r2
    a3e2:	4770      	bx	lr
    a3e4:	bf0c      	ite	eq
    a3e6:	2001      	moveq	r0, #1
    a3e8:	2000      	movne	r0, #0
    a3ea:	4770      	bx	lr
    a3ec:	fab1 f281 	clz	r2, r1
    a3f0:	f1c2 021f 	rsb	r2, r2, #31
    a3f4:	fa20 f002 	lsr.w	r0, r0, r2
    a3f8:	4770      	bx	lr
    a3fa:	b108      	cbz	r0, a400 <__aeabi_uidiv+0x258>
    a3fc:	f04f 30ff 	mov.w	r0, #4294967295
    a400:	f000 b80e 	b.w	a420 <__aeabi_idiv0>

0000a404 <__aeabi_uidivmod>:
    a404:	2900      	cmp	r1, #0
    a406:	d0f8      	beq.n	a3fa <__aeabi_uidiv+0x252>
    a408:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    a40c:	f7ff fecc 	bl	a1a8 <__aeabi_uidiv>
    a410:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    a414:	fb02 f300 	mul.w	r3, r2, r0
    a418:	eba1 0103 	sub.w	r1, r1, r3
    a41c:	4770      	bx	lr
    a41e:	bf00      	nop

0000a420 <__aeabi_idiv0>:
    a420:	4770      	bx	lr
    a422:	bf00      	nop

0000a424 <__aeabi_uldivmod>:
    a424:	b94b      	cbnz	r3, a43a <__aeabi_uldivmod+0x16>
    a426:	b942      	cbnz	r2, a43a <__aeabi_uldivmod+0x16>
    a428:	2900      	cmp	r1, #0
    a42a:	bf08      	it	eq
    a42c:	2800      	cmpeq	r0, #0
    a42e:	d002      	beq.n	a436 <__aeabi_uldivmod+0x12>
    a430:	f04f 31ff 	mov.w	r1, #4294967295
    a434:	4608      	mov	r0, r1
    a436:	f7ff bff3 	b.w	a420 <__aeabi_idiv0>
    a43a:	b082      	sub	sp, #8
    a43c:	46ec      	mov	ip, sp
    a43e:	e92d 5000 	stmdb	sp!, {ip, lr}
    a442:	f000 f805 	bl	a450 <__gnu_uldivmod_helper>
    a446:	f8dd e004 	ldr.w	lr, [sp, #4]
    a44a:	b002      	add	sp, #8
    a44c:	bc0c      	pop	{r2, r3}
    a44e:	4770      	bx	lr

0000a450 <__gnu_uldivmod_helper>:
    a450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a452:	4614      	mov	r4, r2
    a454:	461d      	mov	r5, r3
    a456:	4606      	mov	r6, r0
    a458:	460f      	mov	r7, r1
    a45a:	f000 f9d7 	bl	a80c <__udivdi3>
    a45e:	fb00 f505 	mul.w	r5, r0, r5
    a462:	fba0 2304 	umull	r2, r3, r0, r4
    a466:	fb04 5401 	mla	r4, r4, r1, r5
    a46a:	18e3      	adds	r3, r4, r3
    a46c:	1ab6      	subs	r6, r6, r2
    a46e:	eb67 0703 	sbc.w	r7, r7, r3
    a472:	9b06      	ldr	r3, [sp, #24]
    a474:	e9c3 6700 	strd	r6, r7, [r3]
    a478:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a47a:	bf00      	nop

0000a47c <__gnu_ldivmod_helper>:
    a47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a47e:	4614      	mov	r4, r2
    a480:	461d      	mov	r5, r3
    a482:	4606      	mov	r6, r0
    a484:	460f      	mov	r7, r1
    a486:	f000 f80f 	bl	a4a8 <__divdi3>
    a48a:	fb00 f505 	mul.w	r5, r0, r5
    a48e:	fba0 2304 	umull	r2, r3, r0, r4
    a492:	fb04 5401 	mla	r4, r4, r1, r5
    a496:	18e3      	adds	r3, r4, r3
    a498:	1ab6      	subs	r6, r6, r2
    a49a:	eb67 0703 	sbc.w	r7, r7, r3
    a49e:	9b06      	ldr	r3, [sp, #24]
    a4a0:	e9c3 6700 	strd	r6, r7, [r3]
    a4a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a4a6:	bf00      	nop

0000a4a8 <__divdi3>:
    a4a8:	2900      	cmp	r1, #0
    a4aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a4ae:	b085      	sub	sp, #20
    a4b0:	f2c0 80c8 	blt.w	a644 <__divdi3+0x19c>
    a4b4:	2600      	movs	r6, #0
    a4b6:	2b00      	cmp	r3, #0
    a4b8:	f2c0 80bf 	blt.w	a63a <__divdi3+0x192>
    a4bc:	4689      	mov	r9, r1
    a4be:	4614      	mov	r4, r2
    a4c0:	4605      	mov	r5, r0
    a4c2:	469b      	mov	fp, r3
    a4c4:	2b00      	cmp	r3, #0
    a4c6:	d14a      	bne.n	a55e <__divdi3+0xb6>
    a4c8:	428a      	cmp	r2, r1
    a4ca:	d957      	bls.n	a57c <__divdi3+0xd4>
    a4cc:	fab2 f382 	clz	r3, r2
    a4d0:	b153      	cbz	r3, a4e8 <__divdi3+0x40>
    a4d2:	f1c3 0020 	rsb	r0, r3, #32
    a4d6:	fa01 f903 	lsl.w	r9, r1, r3
    a4da:	fa25 f800 	lsr.w	r8, r5, r0
    a4de:	fa12 f403 	lsls.w	r4, r2, r3
    a4e2:	409d      	lsls	r5, r3
    a4e4:	ea48 0909 	orr.w	r9, r8, r9
    a4e8:	0c27      	lsrs	r7, r4, #16
    a4ea:	4648      	mov	r0, r9
    a4ec:	4639      	mov	r1, r7
    a4ee:	fa1f fb84 	uxth.w	fp, r4
    a4f2:	f7ff fe59 	bl	a1a8 <__aeabi_uidiv>
    a4f6:	4639      	mov	r1, r7
    a4f8:	4682      	mov	sl, r0
    a4fa:	4648      	mov	r0, r9
    a4fc:	f7ff ff82 	bl	a404 <__aeabi_uidivmod>
    a500:	0c2a      	lsrs	r2, r5, #16
    a502:	fb0b f30a 	mul.w	r3, fp, sl
    a506:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    a50a:	454b      	cmp	r3, r9
    a50c:	d909      	bls.n	a522 <__divdi3+0x7a>
    a50e:	eb19 0904 	adds.w	r9, r9, r4
    a512:	f10a 3aff 	add.w	sl, sl, #4294967295
    a516:	d204      	bcs.n	a522 <__divdi3+0x7a>
    a518:	454b      	cmp	r3, r9
    a51a:	bf84      	itt	hi
    a51c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a520:	44a1      	addhi	r9, r4
    a522:	ebc3 0909 	rsb	r9, r3, r9
    a526:	4639      	mov	r1, r7
    a528:	4648      	mov	r0, r9
    a52a:	b2ad      	uxth	r5, r5
    a52c:	f7ff fe3c 	bl	a1a8 <__aeabi_uidiv>
    a530:	4639      	mov	r1, r7
    a532:	4680      	mov	r8, r0
    a534:	4648      	mov	r0, r9
    a536:	f7ff ff65 	bl	a404 <__aeabi_uidivmod>
    a53a:	fb0b fb08 	mul.w	fp, fp, r8
    a53e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    a542:	45ab      	cmp	fp, r5
    a544:	d907      	bls.n	a556 <__divdi3+0xae>
    a546:	192d      	adds	r5, r5, r4
    a548:	f108 38ff 	add.w	r8, r8, #4294967295
    a54c:	d203      	bcs.n	a556 <__divdi3+0xae>
    a54e:	45ab      	cmp	fp, r5
    a550:	bf88      	it	hi
    a552:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a556:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    a55a:	2700      	movs	r7, #0
    a55c:	e003      	b.n	a566 <__divdi3+0xbe>
    a55e:	428b      	cmp	r3, r1
    a560:	d957      	bls.n	a612 <__divdi3+0x16a>
    a562:	2700      	movs	r7, #0
    a564:	46b8      	mov	r8, r7
    a566:	4642      	mov	r2, r8
    a568:	463b      	mov	r3, r7
    a56a:	b116      	cbz	r6, a572 <__divdi3+0xca>
    a56c:	4252      	negs	r2, r2
    a56e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a572:	4619      	mov	r1, r3
    a574:	4610      	mov	r0, r2
    a576:	b005      	add	sp, #20
    a578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a57c:	b922      	cbnz	r2, a588 <__divdi3+0xe0>
    a57e:	4611      	mov	r1, r2
    a580:	2001      	movs	r0, #1
    a582:	f7ff fe11 	bl	a1a8 <__aeabi_uidiv>
    a586:	4604      	mov	r4, r0
    a588:	fab4 f884 	clz	r8, r4
    a58c:	f1b8 0f00 	cmp.w	r8, #0
    a590:	d15e      	bne.n	a650 <__divdi3+0x1a8>
    a592:	ebc4 0809 	rsb	r8, r4, r9
    a596:	0c27      	lsrs	r7, r4, #16
    a598:	fa1f f984 	uxth.w	r9, r4
    a59c:	2101      	movs	r1, #1
    a59e:	9102      	str	r1, [sp, #8]
    a5a0:	4639      	mov	r1, r7
    a5a2:	4640      	mov	r0, r8
    a5a4:	f7ff fe00 	bl	a1a8 <__aeabi_uidiv>
    a5a8:	4639      	mov	r1, r7
    a5aa:	4682      	mov	sl, r0
    a5ac:	4640      	mov	r0, r8
    a5ae:	f7ff ff29 	bl	a404 <__aeabi_uidivmod>
    a5b2:	ea4f 4815 	mov.w	r8, r5, lsr #16
    a5b6:	fb09 f30a 	mul.w	r3, r9, sl
    a5ba:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    a5be:	455b      	cmp	r3, fp
    a5c0:	d909      	bls.n	a5d6 <__divdi3+0x12e>
    a5c2:	eb1b 0b04 	adds.w	fp, fp, r4
    a5c6:	f10a 3aff 	add.w	sl, sl, #4294967295
    a5ca:	d204      	bcs.n	a5d6 <__divdi3+0x12e>
    a5cc:	455b      	cmp	r3, fp
    a5ce:	bf84      	itt	hi
    a5d0:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a5d4:	44a3      	addhi	fp, r4
    a5d6:	ebc3 0b0b 	rsb	fp, r3, fp
    a5da:	4639      	mov	r1, r7
    a5dc:	4658      	mov	r0, fp
    a5de:	b2ad      	uxth	r5, r5
    a5e0:	f7ff fde2 	bl	a1a8 <__aeabi_uidiv>
    a5e4:	4639      	mov	r1, r7
    a5e6:	4680      	mov	r8, r0
    a5e8:	4658      	mov	r0, fp
    a5ea:	f7ff ff0b 	bl	a404 <__aeabi_uidivmod>
    a5ee:	fb09 f908 	mul.w	r9, r9, r8
    a5f2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    a5f6:	45a9      	cmp	r9, r5
    a5f8:	d907      	bls.n	a60a <__divdi3+0x162>
    a5fa:	192d      	adds	r5, r5, r4
    a5fc:	f108 38ff 	add.w	r8, r8, #4294967295
    a600:	d203      	bcs.n	a60a <__divdi3+0x162>
    a602:	45a9      	cmp	r9, r5
    a604:	bf88      	it	hi
    a606:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a60a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    a60e:	9f02      	ldr	r7, [sp, #8]
    a610:	e7a9      	b.n	a566 <__divdi3+0xbe>
    a612:	fab3 f783 	clz	r7, r3
    a616:	2f00      	cmp	r7, #0
    a618:	d168      	bne.n	a6ec <__divdi3+0x244>
    a61a:	428b      	cmp	r3, r1
    a61c:	bf2c      	ite	cs
    a61e:	f04f 0900 	movcs.w	r9, #0
    a622:	f04f 0901 	movcc.w	r9, #1
    a626:	4282      	cmp	r2, r0
    a628:	bf8c      	ite	hi
    a62a:	464c      	movhi	r4, r9
    a62c:	f049 0401 	orrls.w	r4, r9, #1
    a630:	2c00      	cmp	r4, #0
    a632:	d096      	beq.n	a562 <__divdi3+0xba>
    a634:	f04f 0801 	mov.w	r8, #1
    a638:	e795      	b.n	a566 <__divdi3+0xbe>
    a63a:	4252      	negs	r2, r2
    a63c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    a640:	43f6      	mvns	r6, r6
    a642:	e73b      	b.n	a4bc <__divdi3+0x14>
    a644:	4240      	negs	r0, r0
    a646:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    a64a:	f04f 36ff 	mov.w	r6, #4294967295
    a64e:	e732      	b.n	a4b6 <__divdi3+0xe>
    a650:	fa04 f408 	lsl.w	r4, r4, r8
    a654:	f1c8 0720 	rsb	r7, r8, #32
    a658:	fa35 f307 	lsrs.w	r3, r5, r7
    a65c:	fa29 fa07 	lsr.w	sl, r9, r7
    a660:	0c27      	lsrs	r7, r4, #16
    a662:	fa09 fb08 	lsl.w	fp, r9, r8
    a666:	4639      	mov	r1, r7
    a668:	4650      	mov	r0, sl
    a66a:	ea43 020b 	orr.w	r2, r3, fp
    a66e:	9202      	str	r2, [sp, #8]
    a670:	f7ff fd9a 	bl	a1a8 <__aeabi_uidiv>
    a674:	4639      	mov	r1, r7
    a676:	fa1f f984 	uxth.w	r9, r4
    a67a:	4683      	mov	fp, r0
    a67c:	4650      	mov	r0, sl
    a67e:	f7ff fec1 	bl	a404 <__aeabi_uidivmod>
    a682:	9802      	ldr	r0, [sp, #8]
    a684:	fb09 f20b 	mul.w	r2, r9, fp
    a688:	0c03      	lsrs	r3, r0, #16
    a68a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    a68e:	429a      	cmp	r2, r3
    a690:	d904      	bls.n	a69c <__divdi3+0x1f4>
    a692:	191b      	adds	r3, r3, r4
    a694:	f10b 3bff 	add.w	fp, fp, #4294967295
    a698:	f0c0 80b1 	bcc.w	a7fe <__divdi3+0x356>
    a69c:	1a9b      	subs	r3, r3, r2
    a69e:	4639      	mov	r1, r7
    a6a0:	4618      	mov	r0, r3
    a6a2:	9301      	str	r3, [sp, #4]
    a6a4:	f7ff fd80 	bl	a1a8 <__aeabi_uidiv>
    a6a8:	9901      	ldr	r1, [sp, #4]
    a6aa:	4682      	mov	sl, r0
    a6ac:	4608      	mov	r0, r1
    a6ae:	4639      	mov	r1, r7
    a6b0:	f7ff fea8 	bl	a404 <__aeabi_uidivmod>
    a6b4:	f8dd c008 	ldr.w	ip, [sp, #8]
    a6b8:	fb09 f30a 	mul.w	r3, r9, sl
    a6bc:	fa1f f08c 	uxth.w	r0, ip
    a6c0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    a6c4:	4293      	cmp	r3, r2
    a6c6:	d908      	bls.n	a6da <__divdi3+0x232>
    a6c8:	1912      	adds	r2, r2, r4
    a6ca:	f10a 3aff 	add.w	sl, sl, #4294967295
    a6ce:	d204      	bcs.n	a6da <__divdi3+0x232>
    a6d0:	4293      	cmp	r3, r2
    a6d2:	bf84      	itt	hi
    a6d4:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    a6d8:	1912      	addhi	r2, r2, r4
    a6da:	fa05 f508 	lsl.w	r5, r5, r8
    a6de:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    a6e2:	ebc3 0802 	rsb	r8, r3, r2
    a6e6:	f8cd e008 	str.w	lr, [sp, #8]
    a6ea:	e759      	b.n	a5a0 <__divdi3+0xf8>
    a6ec:	f1c7 0020 	rsb	r0, r7, #32
    a6f0:	fa03 fa07 	lsl.w	sl, r3, r7
    a6f4:	40c2      	lsrs	r2, r0
    a6f6:	fa35 f300 	lsrs.w	r3, r5, r0
    a6fa:	ea42 0b0a 	orr.w	fp, r2, sl
    a6fe:	fa21 f800 	lsr.w	r8, r1, r0
    a702:	fa01 f907 	lsl.w	r9, r1, r7
    a706:	4640      	mov	r0, r8
    a708:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    a70c:	ea43 0109 	orr.w	r1, r3, r9
    a710:	9102      	str	r1, [sp, #8]
    a712:	4651      	mov	r1, sl
    a714:	fa1f f28b 	uxth.w	r2, fp
    a718:	9203      	str	r2, [sp, #12]
    a71a:	f7ff fd45 	bl	a1a8 <__aeabi_uidiv>
    a71e:	4651      	mov	r1, sl
    a720:	4681      	mov	r9, r0
    a722:	4640      	mov	r0, r8
    a724:	f7ff fe6e 	bl	a404 <__aeabi_uidivmod>
    a728:	9b03      	ldr	r3, [sp, #12]
    a72a:	f8dd c008 	ldr.w	ip, [sp, #8]
    a72e:	fb03 f209 	mul.w	r2, r3, r9
    a732:	ea4f 401c 	mov.w	r0, ip, lsr #16
    a736:	fa14 f307 	lsls.w	r3, r4, r7
    a73a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    a73e:	42a2      	cmp	r2, r4
    a740:	d904      	bls.n	a74c <__divdi3+0x2a4>
    a742:	eb14 040b 	adds.w	r4, r4, fp
    a746:	f109 39ff 	add.w	r9, r9, #4294967295
    a74a:	d352      	bcc.n	a7f2 <__divdi3+0x34a>
    a74c:	1aa4      	subs	r4, r4, r2
    a74e:	4651      	mov	r1, sl
    a750:	4620      	mov	r0, r4
    a752:	9301      	str	r3, [sp, #4]
    a754:	f7ff fd28 	bl	a1a8 <__aeabi_uidiv>
    a758:	4651      	mov	r1, sl
    a75a:	4680      	mov	r8, r0
    a75c:	4620      	mov	r0, r4
    a75e:	f7ff fe51 	bl	a404 <__aeabi_uidivmod>
    a762:	9803      	ldr	r0, [sp, #12]
    a764:	f8dd c008 	ldr.w	ip, [sp, #8]
    a768:	fb00 f208 	mul.w	r2, r0, r8
    a76c:	fa1f f38c 	uxth.w	r3, ip
    a770:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    a774:	9b01      	ldr	r3, [sp, #4]
    a776:	4282      	cmp	r2, r0
    a778:	d904      	bls.n	a784 <__divdi3+0x2dc>
    a77a:	eb10 000b 	adds.w	r0, r0, fp
    a77e:	f108 38ff 	add.w	r8, r8, #4294967295
    a782:	d330      	bcc.n	a7e6 <__divdi3+0x33e>
    a784:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    a788:	fa1f fc83 	uxth.w	ip, r3
    a78c:	0c1b      	lsrs	r3, r3, #16
    a78e:	1a80      	subs	r0, r0, r2
    a790:	fa1f fe88 	uxth.w	lr, r8
    a794:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    a798:	fb0c f90e 	mul.w	r9, ip, lr
    a79c:	fb0c fc0a 	mul.w	ip, ip, sl
    a7a0:	fb03 c10e 	mla	r1, r3, lr, ip
    a7a4:	fb03 f20a 	mul.w	r2, r3, sl
    a7a8:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    a7ac:	458c      	cmp	ip, r1
    a7ae:	bf88      	it	hi
    a7b0:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    a7b4:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    a7b8:	4570      	cmp	r0, lr
    a7ba:	d310      	bcc.n	a7de <__divdi3+0x336>
    a7bc:	fa1f f989 	uxth.w	r9, r9
    a7c0:	fa05 f707 	lsl.w	r7, r5, r7
    a7c4:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    a7c8:	bf14      	ite	ne
    a7ca:	2200      	movne	r2, #0
    a7cc:	2201      	moveq	r2, #1
    a7ce:	4287      	cmp	r7, r0
    a7d0:	bf2c      	ite	cs
    a7d2:	2700      	movcs	r7, #0
    a7d4:	f002 0701 	andcc.w	r7, r2, #1
    a7d8:	2f00      	cmp	r7, #0
    a7da:	f43f aec4 	beq.w	a566 <__divdi3+0xbe>
    a7de:	f108 38ff 	add.w	r8, r8, #4294967295
    a7e2:	2700      	movs	r7, #0
    a7e4:	e6bf      	b.n	a566 <__divdi3+0xbe>
    a7e6:	4282      	cmp	r2, r0
    a7e8:	bf84      	itt	hi
    a7ea:	4458      	addhi	r0, fp
    a7ec:	f108 38ff 	addhi.w	r8, r8, #4294967295
    a7f0:	e7c8      	b.n	a784 <__divdi3+0x2dc>
    a7f2:	42a2      	cmp	r2, r4
    a7f4:	bf84      	itt	hi
    a7f6:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a7fa:	445c      	addhi	r4, fp
    a7fc:	e7a6      	b.n	a74c <__divdi3+0x2a4>
    a7fe:	429a      	cmp	r2, r3
    a800:	bf84      	itt	hi
    a802:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    a806:	191b      	addhi	r3, r3, r4
    a808:	e748      	b.n	a69c <__divdi3+0x1f4>
    a80a:	bf00      	nop

0000a80c <__udivdi3>:
    a80c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    a810:	460c      	mov	r4, r1
    a812:	b083      	sub	sp, #12
    a814:	4680      	mov	r8, r0
    a816:	4616      	mov	r6, r2
    a818:	4689      	mov	r9, r1
    a81a:	461f      	mov	r7, r3
    a81c:	4615      	mov	r5, r2
    a81e:	468a      	mov	sl, r1
    a820:	2b00      	cmp	r3, #0
    a822:	d14b      	bne.n	a8bc <__udivdi3+0xb0>
    a824:	428a      	cmp	r2, r1
    a826:	d95c      	bls.n	a8e2 <__udivdi3+0xd6>
    a828:	fab2 f382 	clz	r3, r2
    a82c:	b15b      	cbz	r3, a846 <__udivdi3+0x3a>
    a82e:	f1c3 0020 	rsb	r0, r3, #32
    a832:	fa01 fa03 	lsl.w	sl, r1, r3
    a836:	fa28 f200 	lsr.w	r2, r8, r0
    a83a:	fa16 f503 	lsls.w	r5, r6, r3
    a83e:	fa08 f803 	lsl.w	r8, r8, r3
    a842:	ea42 0a0a 	orr.w	sl, r2, sl
    a846:	0c2e      	lsrs	r6, r5, #16
    a848:	4650      	mov	r0, sl
    a84a:	4631      	mov	r1, r6
    a84c:	b2af      	uxth	r7, r5
    a84e:	f7ff fcab 	bl	a1a8 <__aeabi_uidiv>
    a852:	4631      	mov	r1, r6
    a854:	ea4f 4418 	mov.w	r4, r8, lsr #16
    a858:	4681      	mov	r9, r0
    a85a:	4650      	mov	r0, sl
    a85c:	f7ff fdd2 	bl	a404 <__aeabi_uidivmod>
    a860:	fb07 f309 	mul.w	r3, r7, r9
    a864:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    a868:	4553      	cmp	r3, sl
    a86a:	d909      	bls.n	a880 <__udivdi3+0x74>
    a86c:	eb1a 0a05 	adds.w	sl, sl, r5
    a870:	f109 39ff 	add.w	r9, r9, #4294967295
    a874:	d204      	bcs.n	a880 <__udivdi3+0x74>
    a876:	4553      	cmp	r3, sl
    a878:	bf84      	itt	hi
    a87a:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a87e:	44aa      	addhi	sl, r5
    a880:	ebc3 0a0a 	rsb	sl, r3, sl
    a884:	4631      	mov	r1, r6
    a886:	4650      	mov	r0, sl
    a888:	fa1f f888 	uxth.w	r8, r8
    a88c:	f7ff fc8c 	bl	a1a8 <__aeabi_uidiv>
    a890:	4631      	mov	r1, r6
    a892:	4604      	mov	r4, r0
    a894:	4650      	mov	r0, sl
    a896:	f7ff fdb5 	bl	a404 <__aeabi_uidivmod>
    a89a:	fb07 f704 	mul.w	r7, r7, r4
    a89e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a8a2:	4547      	cmp	r7, r8
    a8a4:	d906      	bls.n	a8b4 <__udivdi3+0xa8>
    a8a6:	3c01      	subs	r4, #1
    a8a8:	eb18 0805 	adds.w	r8, r8, r5
    a8ac:	d202      	bcs.n	a8b4 <__udivdi3+0xa8>
    a8ae:	4547      	cmp	r7, r8
    a8b0:	bf88      	it	hi
    a8b2:	3c01      	subhi	r4, #1
    a8b4:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a8b8:	2600      	movs	r6, #0
    a8ba:	e05c      	b.n	a976 <__udivdi3+0x16a>
    a8bc:	428b      	cmp	r3, r1
    a8be:	d858      	bhi.n	a972 <__udivdi3+0x166>
    a8c0:	fab3 f683 	clz	r6, r3
    a8c4:	2e00      	cmp	r6, #0
    a8c6:	d15b      	bne.n	a980 <__udivdi3+0x174>
    a8c8:	428b      	cmp	r3, r1
    a8ca:	bf2c      	ite	cs
    a8cc:	2200      	movcs	r2, #0
    a8ce:	2201      	movcc	r2, #1
    a8d0:	4285      	cmp	r5, r0
    a8d2:	bf8c      	ite	hi
    a8d4:	4615      	movhi	r5, r2
    a8d6:	f042 0501 	orrls.w	r5, r2, #1
    a8da:	2d00      	cmp	r5, #0
    a8dc:	d049      	beq.n	a972 <__udivdi3+0x166>
    a8de:	2401      	movs	r4, #1
    a8e0:	e049      	b.n	a976 <__udivdi3+0x16a>
    a8e2:	b922      	cbnz	r2, a8ee <__udivdi3+0xe2>
    a8e4:	4611      	mov	r1, r2
    a8e6:	2001      	movs	r0, #1
    a8e8:	f7ff fc5e 	bl	a1a8 <__aeabi_uidiv>
    a8ec:	4605      	mov	r5, r0
    a8ee:	fab5 f685 	clz	r6, r5
    a8f2:	2e00      	cmp	r6, #0
    a8f4:	f040 80ba 	bne.w	aa6c <__udivdi3+0x260>
    a8f8:	1b64      	subs	r4, r4, r5
    a8fa:	0c2f      	lsrs	r7, r5, #16
    a8fc:	fa1f fa85 	uxth.w	sl, r5
    a900:	2601      	movs	r6, #1
    a902:	4639      	mov	r1, r7
    a904:	4620      	mov	r0, r4
    a906:	f7ff fc4f 	bl	a1a8 <__aeabi_uidiv>
    a90a:	4639      	mov	r1, r7
    a90c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    a910:	4681      	mov	r9, r0
    a912:	4620      	mov	r0, r4
    a914:	f7ff fd76 	bl	a404 <__aeabi_uidivmod>
    a918:	fb0a f309 	mul.w	r3, sl, r9
    a91c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    a920:	455b      	cmp	r3, fp
    a922:	d909      	bls.n	a938 <__udivdi3+0x12c>
    a924:	eb1b 0b05 	adds.w	fp, fp, r5
    a928:	f109 39ff 	add.w	r9, r9, #4294967295
    a92c:	d204      	bcs.n	a938 <__udivdi3+0x12c>
    a92e:	455b      	cmp	r3, fp
    a930:	bf84      	itt	hi
    a932:	f109 39ff 	addhi.w	r9, r9, #4294967295
    a936:	44ab      	addhi	fp, r5
    a938:	ebc3 0b0b 	rsb	fp, r3, fp
    a93c:	4639      	mov	r1, r7
    a93e:	4658      	mov	r0, fp
    a940:	fa1f f888 	uxth.w	r8, r8
    a944:	f7ff fc30 	bl	a1a8 <__aeabi_uidiv>
    a948:	4639      	mov	r1, r7
    a94a:	4604      	mov	r4, r0
    a94c:	4658      	mov	r0, fp
    a94e:	f7ff fd59 	bl	a404 <__aeabi_uidivmod>
    a952:	fb0a fa04 	mul.w	sl, sl, r4
    a956:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    a95a:	45c2      	cmp	sl, r8
    a95c:	d906      	bls.n	a96c <__udivdi3+0x160>
    a95e:	3c01      	subs	r4, #1
    a960:	eb18 0805 	adds.w	r8, r8, r5
    a964:	d202      	bcs.n	a96c <__udivdi3+0x160>
    a966:	45c2      	cmp	sl, r8
    a968:	bf88      	it	hi
    a96a:	3c01      	subhi	r4, #1
    a96c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    a970:	e001      	b.n	a976 <__udivdi3+0x16a>
    a972:	2600      	movs	r6, #0
    a974:	4634      	mov	r4, r6
    a976:	4631      	mov	r1, r6
    a978:	4620      	mov	r0, r4
    a97a:	b003      	add	sp, #12
    a97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a980:	f1c6 0020 	rsb	r0, r6, #32
    a984:	40b3      	lsls	r3, r6
    a986:	fa32 f700 	lsrs.w	r7, r2, r0
    a98a:	fa21 fb00 	lsr.w	fp, r1, r0
    a98e:	431f      	orrs	r7, r3
    a990:	fa14 f206 	lsls.w	r2, r4, r6
    a994:	fa28 f100 	lsr.w	r1, r8, r0
    a998:	4658      	mov	r0, fp
    a99a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    a99e:	4311      	orrs	r1, r2
    a9a0:	9100      	str	r1, [sp, #0]
    a9a2:	4651      	mov	r1, sl
    a9a4:	b2bb      	uxth	r3, r7
    a9a6:	9301      	str	r3, [sp, #4]
    a9a8:	f7ff fbfe 	bl	a1a8 <__aeabi_uidiv>
    a9ac:	4651      	mov	r1, sl
    a9ae:	40b5      	lsls	r5, r6
    a9b0:	4681      	mov	r9, r0
    a9b2:	4658      	mov	r0, fp
    a9b4:	f7ff fd26 	bl	a404 <__aeabi_uidivmod>
    a9b8:	9c01      	ldr	r4, [sp, #4]
    a9ba:	9800      	ldr	r0, [sp, #0]
    a9bc:	fb04 f309 	mul.w	r3, r4, r9
    a9c0:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    a9c4:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    a9c8:	455b      	cmp	r3, fp
    a9ca:	d905      	bls.n	a9d8 <__udivdi3+0x1cc>
    a9cc:	eb1b 0b07 	adds.w	fp, fp, r7
    a9d0:	f109 39ff 	add.w	r9, r9, #4294967295
    a9d4:	f0c0 808e 	bcc.w	aaf4 <__udivdi3+0x2e8>
    a9d8:	ebc3 0b0b 	rsb	fp, r3, fp
    a9dc:	4651      	mov	r1, sl
    a9de:	4658      	mov	r0, fp
    a9e0:	f7ff fbe2 	bl	a1a8 <__aeabi_uidiv>
    a9e4:	4651      	mov	r1, sl
    a9e6:	4604      	mov	r4, r0
    a9e8:	4658      	mov	r0, fp
    a9ea:	f7ff fd0b 	bl	a404 <__aeabi_uidivmod>
    a9ee:	9801      	ldr	r0, [sp, #4]
    a9f0:	9a00      	ldr	r2, [sp, #0]
    a9f2:	fb00 f304 	mul.w	r3, r0, r4
    a9f6:	fa1f fc82 	uxth.w	ip, r2
    a9fa:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    a9fe:	4293      	cmp	r3, r2
    aa00:	d906      	bls.n	aa10 <__udivdi3+0x204>
    aa02:	3c01      	subs	r4, #1
    aa04:	19d2      	adds	r2, r2, r7
    aa06:	d203      	bcs.n	aa10 <__udivdi3+0x204>
    aa08:	4293      	cmp	r3, r2
    aa0a:	d901      	bls.n	aa10 <__udivdi3+0x204>
    aa0c:	19d2      	adds	r2, r2, r7
    aa0e:	3c01      	subs	r4, #1
    aa10:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    aa14:	b2a8      	uxth	r0, r5
    aa16:	1ad2      	subs	r2, r2, r3
    aa18:	0c2d      	lsrs	r5, r5, #16
    aa1a:	fa1f fc84 	uxth.w	ip, r4
    aa1e:	0c23      	lsrs	r3, r4, #16
    aa20:	fb00 f70c 	mul.w	r7, r0, ip
    aa24:	fb00 fe03 	mul.w	lr, r0, r3
    aa28:	fb05 e10c 	mla	r1, r5, ip, lr
    aa2c:	fb05 f503 	mul.w	r5, r5, r3
    aa30:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    aa34:	458e      	cmp	lr, r1
    aa36:	bf88      	it	hi
    aa38:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    aa3c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    aa40:	42aa      	cmp	r2, r5
    aa42:	d310      	bcc.n	aa66 <__udivdi3+0x25a>
    aa44:	b2bf      	uxth	r7, r7
    aa46:	fa08 f606 	lsl.w	r6, r8, r6
    aa4a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    aa4e:	bf14      	ite	ne
    aa50:	f04f 0e00 	movne.w	lr, #0
    aa54:	f04f 0e01 	moveq.w	lr, #1
    aa58:	4296      	cmp	r6, r2
    aa5a:	bf2c      	ite	cs
    aa5c:	2600      	movcs	r6, #0
    aa5e:	f00e 0601 	andcc.w	r6, lr, #1
    aa62:	2e00      	cmp	r6, #0
    aa64:	d087      	beq.n	a976 <__udivdi3+0x16a>
    aa66:	3c01      	subs	r4, #1
    aa68:	2600      	movs	r6, #0
    aa6a:	e784      	b.n	a976 <__udivdi3+0x16a>
    aa6c:	40b5      	lsls	r5, r6
    aa6e:	f1c6 0120 	rsb	r1, r6, #32
    aa72:	fa24 f901 	lsr.w	r9, r4, r1
    aa76:	fa28 f201 	lsr.w	r2, r8, r1
    aa7a:	0c2f      	lsrs	r7, r5, #16
    aa7c:	40b4      	lsls	r4, r6
    aa7e:	4639      	mov	r1, r7
    aa80:	4648      	mov	r0, r9
    aa82:	4322      	orrs	r2, r4
    aa84:	9200      	str	r2, [sp, #0]
    aa86:	f7ff fb8f 	bl	a1a8 <__aeabi_uidiv>
    aa8a:	4639      	mov	r1, r7
    aa8c:	fa1f fa85 	uxth.w	sl, r5
    aa90:	4683      	mov	fp, r0
    aa92:	4648      	mov	r0, r9
    aa94:	f7ff fcb6 	bl	a404 <__aeabi_uidivmod>
    aa98:	9b00      	ldr	r3, [sp, #0]
    aa9a:	0c1a      	lsrs	r2, r3, #16
    aa9c:	fb0a f30b 	mul.w	r3, sl, fp
    aaa0:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    aaa4:	42a3      	cmp	r3, r4
    aaa6:	d903      	bls.n	aab0 <__udivdi3+0x2a4>
    aaa8:	1964      	adds	r4, r4, r5
    aaaa:	f10b 3bff 	add.w	fp, fp, #4294967295
    aaae:	d327      	bcc.n	ab00 <__udivdi3+0x2f4>
    aab0:	1ae4      	subs	r4, r4, r3
    aab2:	4639      	mov	r1, r7
    aab4:	4620      	mov	r0, r4
    aab6:	f7ff fb77 	bl	a1a8 <__aeabi_uidiv>
    aaba:	4639      	mov	r1, r7
    aabc:	4681      	mov	r9, r0
    aabe:	4620      	mov	r0, r4
    aac0:	f7ff fca0 	bl	a404 <__aeabi_uidivmod>
    aac4:	9800      	ldr	r0, [sp, #0]
    aac6:	fb0a f309 	mul.w	r3, sl, r9
    aaca:	fa1f fc80 	uxth.w	ip, r0
    aace:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    aad2:	42a3      	cmp	r3, r4
    aad4:	d908      	bls.n	aae8 <__udivdi3+0x2dc>
    aad6:	1964      	adds	r4, r4, r5
    aad8:	f109 39ff 	add.w	r9, r9, #4294967295
    aadc:	d204      	bcs.n	aae8 <__udivdi3+0x2dc>
    aade:	42a3      	cmp	r3, r4
    aae0:	bf84      	itt	hi
    aae2:	f109 39ff 	addhi.w	r9, r9, #4294967295
    aae6:	1964      	addhi	r4, r4, r5
    aae8:	fa08 f806 	lsl.w	r8, r8, r6
    aaec:	1ae4      	subs	r4, r4, r3
    aaee:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    aaf2:	e706      	b.n	a902 <__udivdi3+0xf6>
    aaf4:	455b      	cmp	r3, fp
    aaf6:	bf84      	itt	hi
    aaf8:	f109 39ff 	addhi.w	r9, r9, #4294967295
    aafc:	44bb      	addhi	fp, r7
    aafe:	e76b      	b.n	a9d8 <__udivdi3+0x1cc>
    ab00:	42a3      	cmp	r3, r4
    ab02:	bf84      	itt	hi
    ab04:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    ab08:	1964      	addhi	r4, r4, r5
    ab0a:	e7d1      	b.n	aab0 <__udivdi3+0x2a4>
    ab0c:	65657247 	.word	0x65657247
    ab10:	6853206e 	.word	0x6853206e
    ab14:	006c6c65 	.word	0x006c6c65
    ab18:	6873754d 	.word	0x6873754d
    ab1c:	6d6f6f72 	.word	0x6d6f6f72
    ab20:	00000000 	.word	0x00000000
    ab24:	6867694c 	.word	0x6867694c
    ab28:	6e696e74 	.word	0x6e696e74
    ab2c:	00000067 	.word	0x00000067
    ab30:	6b636950 	.word	0x6b636950
    ab34:	75206465 	.word	0x75206465
    ab38:	73252070 	.word	0x73252070
    ab3c:	00000000 	.word	0x00000000
    ab40:	6c666552 	.word	0x6c666552
    ab44:	69746365 	.word	0x69746365
    ab48:	73206576 	.word	0x73206576
    ab4c:	6f736e65 	.word	0x6f736e65
    ab50:	65732072 	.word	0x65732072
    ab54:	73207365 	.word	0x73207365
    ab58:	74656d6f 	.word	0x74656d6f
    ab5c:	676e6968 	.word	0x676e6968
    ab60:	00000d0a 	.word	0x00000d0a
    ab64:	00594548 	.word	0x00594548
    ab68:	25207325 	.word	0x25207325
    ab6c:	00000073 	.word	0x00000073
    ab70:	6c6c6548 	.word	0x6c6c6548
    ab74:	0000006f 	.word	0x0000006f
    ab78:	6c726f57 	.word	0x6c726f57
    ab7c:	00000064 	.word	0x00000064
    ab80:	65726944 	.word	0x65726944
    ab84:	6f697463 	.word	0x6f697463
    ab88:	6425206e 	.word	0x6425206e
    ab8c:	00000d0a 	.word	0x00000d0a
    ab90:	70616548 	.word	0x70616548
    ab94:	646e6120 	.word	0x646e6120
    ab98:	61747320 	.word	0x61747320
    ab9c:	63206b63 	.word	0x63206b63
    aba0:	696c6c6f 	.word	0x696c6c6f
    aba4:	6e6f6973 	.word	0x6e6f6973
    aba8:	0000000a 	.word	0x0000000a

0000abac <g_pdma_status_mask>:
    abac:	000c0003 00c00030 0c000300 c0003000     ....0........0..

0000abbc <g_config_reg_lut>:
    abbc:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    abcc:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    abdc:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    abec:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    abfc:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    ac0c:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    ac1c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    ac2c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0000ac3c <g_gpio_irqn_lut>:
    ac3c:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    ac4c:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    ac5c:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    ac6c:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0000ac7c <dac_byte01_reg_lut>:
    ac7c:	40020500 40020504 40020508              ...@...@...@

0000ac88 <dac_byte2_reg_lut>:
    ac88:	4002006c 400200ac 400200ec 642f2e2e     l..@...@...@../d
    ac98:	65766972 432f7372 5565726f 61545241     rivers/CoreUARTa
    aca8:	632f6270 5f65726f 74726175 6270615f     pb/core_uart_apb
    acb8:	0000632e                                .c..

0000acbc <C.18.2576>:
    acbc:	00000001 00000002 00000004 00000001     ................

0000accc <_global_impure_ptr>:
    accc:	20000058 00000043 0000000a              X.. C.......

0000acd8 <blanks.3595>:
    acd8:	20202020 20202020 20202020 20202020                     

0000ace8 <zeroes.3596>:
    ace8:	30303030 30303030 30303030 30303030     0000000000000000
    acf8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    ad08:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    ad18:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    ad28:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    ad38:	00000030                                0...

0000ad3c <blanks.3577>:
    ad3c:	20202020 20202020 20202020 20202020                     

0000ad4c <zeroes.3578>:
    ad4c:	30303030 30303030 30303030 30303030     0000000000000000
    ad5c:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0000ad6c <__sf_fake_stdin>:
	...

0000ad8c <__sf_fake_stdout>:
	...

0000adac <__sf_fake_stderr>:
	...

0000adcc <charset>:
    adcc:	0000ae04                                ....

0000add0 <lconv>:
    add0:	0000ae00 0000ad08 0000ad08 0000ad08     ................
    ade0:	0000ad08 0000ad08 0000ad08 0000ad08     ................
    adf0:	0000ad08 0000ad08 ffffffff ffffffff     ................
    ae00:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0000ae10 <__mprec_tens>:
    ae10:	00000000 3ff00000 00000000 40240000     .......?......$@
    ae20:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    ae30:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    ae40:	00000000 412e8480 00000000 416312d0     .......A......cA
    ae50:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    ae60:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    ae70:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    ae80:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    ae90:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    aea0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    aeb0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    aec0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    aed0:	79d99db4 44ea7843                       ...yCx.D

0000aed8 <p05.2463>:
    aed8:	00000005 00000019 0000007d 00000000     ........}.......

0000aee8 <__mprec_bigtens>:
    aee8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    aef8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    af08:	7f73bf3c 75154fdd                       <.s..O.u

0000af10 <__mprec_tinytens>:
    af10:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    af20:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    af30:	64ac6f43 0ac80628                       Co.d(...

0000af38 <_init>:
    af38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af3a:	bf00      	nop
    af3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    af3e:	bc08      	pop	{r3}
    af40:	469e      	mov	lr, r3
    af42:	4770      	bx	lr

0000af44 <_fini>:
    af44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    af46:	bf00      	nop
    af48:	bcf8      	pop	{r3, r4, r5, r6, r7}
    af4a:	bc08      	pop	{r3}
    af4c:	469e      	mov	lr, r3
    af4e:	4770      	bx	lr

0000af50 <__frame_dummy_init_array_entry>:
    af50:	0485 0000                                   ....

0000af54 <__do_global_dtors_aux_fini_array_entry>:
    af54:	0471 0000                                   q...
