module sfifo 
  (input         clk,
   input         rst,

   // Write side interface
   input         wr,
   input [15:0]  din,
   output        full,
   output        ovfl,

   // Read side interface
   input         rd,
   output [15:0] dout,
   output        empty,
   output        udfl        
  );
  
endmodule
