#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 25 23:01:06 2024
# Process ID: 15408
# Current directory: D:/315/uwu2/fun/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13140 D:\315\uwu2\fun\project_1\project_1.xpr
# Log file: D:/315/uwu2/fun/project_1/vivado.log
# Journal file: D:/315/uwu2/fun/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/315/uwu2/fun/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/315/uwu2/fun/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
create_bd_cell -type ip -vlnv User_Company:SysGen:axi_stream_morphing_backup2:1.0 axi_stream_morphing_0
delete_bd_objs [get_bd_intf_nets ms_0_out_stream]
delete_bd_objs [get_bd_cells ms_0]
set_property location {3 1786 -390} [get_bd_cells axi_stream_morphing_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_stream_morphing_0/axi_stream_morphing_backup2_config_s_axi] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_stream_morphing_0/s_axis] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_stream_morphing_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {ps7_0_axi_periph_M01_AXI}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_dma_0_M_AXIS_MM2S}]
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {axi_stream_morphing_0_m_axis}]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_stream_morphing_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets axi_stream_morphing_0_m_axis] {AXIS_SIGNALS "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                          [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] {AXI_R_ADDRESS "Data and Trigger" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
endgroup
assign_bd_address
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/315/uwu2/fun/ip/parity.xsa
