<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p131" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_131{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_131{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_131{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_131{left:190px;bottom:998px;letter-spacing:-0.21px;}
#t5_131{left:438px;bottom:998px;letter-spacing:-0.14px;}
#t6_131{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t7_131{left:531px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t8_131{left:190px;bottom:952px;letter-spacing:-0.14px;}
#t9_131{left:531px;bottom:952px;letter-spacing:-0.14px;}
#ta_131{left:190px;bottom:927px;letter-spacing:-0.16px;}
#tb_131{left:438px;bottom:927px;letter-spacing:-0.14px;}
#tc_131{left:531px;bottom:927px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_131{left:531px;bottom:906px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#te_131{left:190px;bottom:881px;letter-spacing:-0.14px;}
#tf_131{left:531px;bottom:881px;letter-spacing:-0.14px;}
#tg_131{left:190px;bottom:857px;letter-spacing:-0.21px;}
#th_131{left:438px;bottom:857px;letter-spacing:-0.14px;}
#ti_131{left:531px;bottom:857px;letter-spacing:-0.12px;}
#tj_131{left:531px;bottom:836px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tk_131{left:531px;bottom:819px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#tl_131{left:531px;bottom:802px;letter-spacing:-0.11px;}
#tm_131{left:531px;bottom:785px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tn_131{left:531px;bottom:764px;letter-spacing:-0.11px;}
#to_131{left:531px;bottom:747px;letter-spacing:-0.11px;word-spacing:-0.28px;}
#tp_131{left:531px;bottom:730px;letter-spacing:-0.12px;}
#tq_131{left:531px;bottom:709px;letter-spacing:-0.11px;}
#tr_131{left:531px;bottom:692px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#ts_131{left:531px;bottom:675px;letter-spacing:-0.11px;}
#tt_131{left:531px;bottom:658px;letter-spacing:-0.11px;}
#tu_131{left:531px;bottom:642px;letter-spacing:-0.11px;}
#tv_131{left:190px;bottom:617px;letter-spacing:-0.14px;}
#tw_131{left:531px;bottom:617px;letter-spacing:-0.14px;}
#tx_131{left:82px;bottom:593px;letter-spacing:-0.15px;}
#ty_131{left:143px;bottom:593px;letter-spacing:-0.18px;}
#tz_131{left:190px;bottom:593px;letter-spacing:-0.15px;}
#t10_131{left:531px;bottom:593px;letter-spacing:-0.11px;}
#t11_131{left:190px;bottom:568px;}
#t12_131{left:438px;bottom:568px;letter-spacing:-0.15px;}
#t13_131{left:531px;bottom:568px;letter-spacing:-0.12px;}
#t14_131{left:531px;bottom:547px;letter-spacing:-0.11px;}
#t15_131{left:531px;bottom:530px;letter-spacing:-0.11px;}
#t16_131{left:531px;bottom:513px;letter-spacing:-0.13px;}
#t17_131{left:190px;bottom:489px;}
#t18_131{left:531px;bottom:489px;letter-spacing:-0.14px;}
#t19_131{left:190px;bottom:464px;}
#t1a_131{left:438px;bottom:464px;letter-spacing:-0.15px;}
#t1b_131{left:531px;bottom:464px;letter-spacing:-0.12px;}
#t1c_131{left:531px;bottom:443px;letter-spacing:-0.11px;}
#t1d_131{left:531px;bottom:426px;letter-spacing:-0.11px;}
#t1e_131{left:190px;bottom:402px;letter-spacing:-0.14px;}
#t1f_131{left:531px;bottom:402px;letter-spacing:-0.14px;}
#t1g_131{left:82px;bottom:377px;letter-spacing:-0.17px;}
#t1h_131{left:143px;bottom:377px;letter-spacing:-0.17px;}
#t1i_131{left:190px;bottom:377px;letter-spacing:-0.17px;}
#t1j_131{left:438px;bottom:377px;letter-spacing:-0.13px;}
#t1k_131{left:531px;bottom:377px;letter-spacing:-0.12px;}
#t1l_131{left:531px;bottom:356px;letter-spacing:-0.11px;}
#t1m_131{left:531px;bottom:339px;letter-spacing:-0.1px;}
#t1n_131{left:190px;bottom:315px;}
#t1o_131{left:531px;bottom:315px;letter-spacing:-0.12px;}
#t1p_131{left:531px;bottom:293px;letter-spacing:-0.12px;}
#t1q_131{left:531px;bottom:276px;letter-spacing:-0.12px;}
#t1r_131{left:531px;bottom:260px;letter-spacing:-0.11px;}
#t1s_131{left:531px;bottom:243px;letter-spacing:-0.12px;}
#t1t_131{left:190px;bottom:218px;letter-spacing:-0.14px;}
#t1u_131{left:531px;bottom:218px;letter-spacing:-0.14px;}
#t1v_131{left:190px;bottom:194px;letter-spacing:-0.21px;}
#t1w_131{left:531px;bottom:194px;letter-spacing:-0.11px;}
#t1x_131{left:531px;bottom:173px;letter-spacing:-0.11px;}
#t1y_131{left:531px;bottom:156px;letter-spacing:-0.09px;}
#t1z_131{left:190px;bottom:131px;letter-spacing:-0.14px;}
#t20_131{left:531px;bottom:131px;letter-spacing:-0.14px;}
#t21_131{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t22_131{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t23_131{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t24_131{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t25_131{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t26_131{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t27_131{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t28_131{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t29_131{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_131{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_131{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_131{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_131{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_131{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts131" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg131Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg131" style="-webkit-user-select: none;"><object width="935" height="1210" data="131/131.svg" type="image/svg+xml" id="pdf131" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_131" class="t s1_131">Vol. 4 </span><span id="t2_131" class="t s1_131">2-115 </span>
<span id="t3_131" class="t s2_131">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_131" class="t s3_131">23 </span><span id="t5_131" class="t s3_131">Package </span><span id="t6_131" class="t s3_131">xTPR Message Disable (R/W) </span>
<span id="t7_131" class="t s3_131">See Table 2-2. </span>
<span id="t8_131" class="t s3_131">33:24 </span><span id="t9_131" class="t s3_131">Reserved </span>
<span id="ta_131" class="t s3_131">34 </span><span id="tb_131" class="t s3_131">Core </span><span id="tc_131" class="t s3_131">XD Bit Disable (R/W) </span>
<span id="td_131" class="t s3_131">See Table 2-2. </span>
<span id="te_131" class="t s3_131">37:35 </span><span id="tf_131" class="t s3_131">Reserved </span>
<span id="tg_131" class="t s3_131">38 </span><span id="th_131" class="t s3_131">Package </span><span id="ti_131" class="t s3_131">Turbo Mode Disable (R/W) </span>
<span id="tj_131" class="t s3_131">When set to 1 on processors that support Intel Turbo </span>
<span id="tk_131" class="t s3_131">Boost Technology, the turbo mode feature is disabled </span>
<span id="tl_131" class="t s3_131">and the IDA_Enable feature flag will be clear </span>
<span id="tm_131" class="t s3_131">(CPUID.06H: EAX[1]=0). </span>
<span id="tn_131" class="t s3_131">When set to a 0 on processors that support IDA, </span>
<span id="to_131" class="t s3_131">CPUID.06H: EAX[1] reports the processor’s support of </span>
<span id="tp_131" class="t s3_131">turbo mode is enabled. </span>
<span id="tq_131" class="t s3_131">Note: The power-on default value is used by BIOS to </span>
<span id="tr_131" class="t s3_131">detect hardware support of turbo mode. If the power- </span>
<span id="ts_131" class="t s3_131">on default value is 1, turbo mode is available in the </span>
<span id="tt_131" class="t s3_131">processor. If the power-on default value is 0, turbo </span>
<span id="tu_131" class="t s3_131">mode is not available. </span>
<span id="tv_131" class="t s3_131">63:39 </span><span id="tw_131" class="t s3_131">Reserved </span>
<span id="tx_131" class="t s3_131">1A4H </span><span id="ty_131" class="t s3_131">420 </span><span id="tz_131" class="t s3_131">MSR_MISC_FEATURE_CONTROL </span><span id="t10_131" class="t s3_131">Miscellaneous Feature Control (R/W) </span>
<span id="t11_131" class="t s3_131">0 </span><span id="t12_131" class="t s3_131">Core </span><span id="t13_131" class="t s3_131">L2 Hardware Prefetcher Disable (R/W) </span>
<span id="t14_131" class="t s3_131">If 1, disables the L2 hardware prefetcher, which </span>
<span id="t15_131" class="t s3_131">fetches additional lines of code or data into the L2 </span>
<span id="t16_131" class="t s3_131">cache. </span>
<span id="t17_131" class="t s3_131">1 </span><span id="t18_131" class="t s3_131">Reserved </span>
<span id="t19_131" class="t s3_131">2 </span><span id="t1a_131" class="t s3_131">Core </span><span id="t1b_131" class="t s3_131">DCU Hardware Prefetcher Disable (R/W) </span>
<span id="t1c_131" class="t s3_131">If 1, disables the L1 data cache prefetcher, which </span>
<span id="t1d_131" class="t s3_131">fetches the next cache line into L1 data cache. </span>
<span id="t1e_131" class="t s3_131">63:3 </span><span id="t1f_131" class="t s3_131">Reserved </span>
<span id="t1g_131" class="t s3_131">1AAH </span><span id="t1h_131" class="t s3_131">426 </span><span id="t1i_131" class="t s3_131">MSR_MISC_PWR_MGMT </span><span id="t1j_131" class="t s3_131">Package </span><span id="t1k_131" class="t s3_131">Miscellaneous Power Management Control </span>
<span id="t1l_131" class="t s3_131">Various model specific features enumeration. See </span>
<span id="t1m_131" class="t s3_131">http://biosbits.org. </span>
<span id="t1n_131" class="t s3_131">0 </span><span id="t1o_131" class="t s3_131">EIST Hardware Coordination Disable (R/W) </span>
<span id="t1p_131" class="t s3_131">When 0, enables hardware coordination of Enhanced </span>
<span id="t1q_131" class="t s3_131">Intel Speedstep Technology request from processor </span>
<span id="t1r_131" class="t s3_131">cores. When 1, disables hardware coordination of </span>
<span id="t1s_131" class="t s3_131">Enhanced Intel Speedstep Technology requests. </span>
<span id="t1t_131" class="t s3_131">21:1 </span><span id="t1u_131" class="t s3_131">Reserved </span>
<span id="t1v_131" class="t s3_131">22 </span><span id="t1w_131" class="t s3_131">Thermal Interrupt Coordination Enable (R/W) </span>
<span id="t1x_131" class="t s3_131">If set, then thermal interrupt on one core is routed to </span>
<span id="t1y_131" class="t s3_131">all cores. </span>
<span id="t1z_131" class="t s3_131">63:23 </span><span id="t20_131" class="t s3_131">Reserved </span>
<span id="t21_131" class="t s4_131">Table 2-12. </span><span id="t22_131" class="t s4_131">MSRs in Intel Atom® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t23_131" class="t s5_131">Register </span>
<span id="t24_131" class="t s5_131">Address </span><span id="t25_131" class="t s5_131">Register Name / Bit Fields </span><span id="t26_131" class="t s5_131">Scope </span><span id="t27_131" class="t s5_131">Bit Description </span>
<span id="t28_131" class="t s5_131">Hex </span><span id="t29_131" class="t s5_131">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
