Analysis & Synthesis report for P4_JUEGO
Thu Jun 26 16:55:37 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |topTestVGA
 14. Parameter Settings for User Entity Instance: vga_ctrl_640x480_60Hz:vga_ctrl_inst|cntdiv_n:cntdiv_0
 15. Parameter Settings for User Entity Instance: cntdiv_n:cntDiv0
 16. Parameter Settings for User Entity Instance: display:displayU
 17. Parameter Settings for User Entity Instance: display:displayD
 18. Parameter Settings for User Entity Instance: display34segm:display34g
 19. Parameter Settings for User Entity Instance: display34segm:display34h
 20. Parameter Settings for User Entity Instance: display34segm:display34i
 21. Parameter Settings for User Entity Instance: display34segm:display34j
 22. Parameter Settings for User Entity Instance: display34segm:display34k
 23. Parameter Settings for User Entity Instance: display34segm:display34l
 24. Parameter Settings for User Entity Instance: display:displayU2
 25. Parameter Settings for User Entity Instance: display:displayD2
 26. Parameter Settings for User Entity Instance: display34segm:displayLV_L
 27. Parameter Settings for User Entity Instance: display34segm:displayLV_V
 28. Parameter Settings for User Entity Instance: display:displayLevelNumber
 29. Parameter Settings for User Entity Instance: display34segm:display34a
 30. Parameter Settings for User Entity Instance: display34segm:display34b
 31. Parameter Settings for User Entity Instance: display34segm:display34c
 32. Parameter Settings for User Entity Instance: display34segm:display34d
 33. Parameter Settings for User Entity Instance: display34segm:display34e
 34. Parameter Settings for User Entity Instance: display34segm:display34f
 35. Parameter Settings for User Entity Instance: cntdiv_n:clk_divisor
 36. Parameter Settings for User Entity Instance: Driver_Teclado:teclado1
 37. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 38. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 39. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 40. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 41. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 42. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 43. Port Connectivity Checks: "draw_square:wall2_draw"
 44. Port Connectivity Checks: "draw_square:wall1_draw"
 45. Port Connectivity Checks: "display34segm:display34f"
 46. Port Connectivity Checks: "display34segm:display34e"
 47. Port Connectivity Checks: "display34segm:display34d"
 48. Port Connectivity Checks: "display34segm:display34c"
 49. Port Connectivity Checks: "display34segm:display34b"
 50. Port Connectivity Checks: "display34segm:display34a"
 51. Port Connectivity Checks: "display34segm:displayLV_V"
 52. Port Connectivity Checks: "display34segm:displayLV_L"
 53. Port Connectivity Checks: "display34segm:display34l"
 54. Port Connectivity Checks: "display34segm:display34k"
 55. Port Connectivity Checks: "display34segm:display34j"
 56. Port Connectivity Checks: "display34segm:display34i"
 57. Port Connectivity Checks: "display34segm:display34h"
 58. Port Connectivity Checks: "display34segm:display34g"
 59. Port Connectivity Checks: "cntdiv_n:cntDiv0"
 60. Port Connectivity Checks: "vga_ctrl_640x480_60Hz:vga_ctrl_inst"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 26 16:55:37 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; P4_JUEGO                                       ;
; Top-level Entity Name              ; topTestVGA                                     ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 2,053                                          ;
;     Total combinational functions  ; 2,007                                          ;
;     Dedicated logic registers      ; 229                                            ;
; Total registers                    ; 229                                            ;
; Total pins                         ; 48                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; topTestVGA         ; P4_JUEGO           ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; cntdiv_n.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv                                 ;         ;
; Driver_Teclado.sv                ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv                           ;         ;
; draw_square.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/P4_JUEGO/draw_square.sv                              ;         ;
; topTestVGA.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv                               ;         ;
; vga_ctrl_640x480_60Hz.sv         ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/P4_JUEGO/vga_ctrl_640x480_60Hz.sv                    ;         ;
; display.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/P4_JUEGO/display.sv                                  ;         ;
; display34segm.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/danie/Documents/P4_JUEGO/display34segm.sv                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc      ;         ;
; db/lpm_divide_ckl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_ckl.tdf                       ;         ;
; db/sign_div_unsign_bkh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/P4_JUEGO/db/sign_div_unsign_bkh.tdf                  ;         ;
; db/alt_u_div_0fe.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf                        ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/P4_JUEGO/db/add_sub_t3c.tdf                          ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/P4_JUEGO/db/add_sub_u3c.tdf                          ;         ;
; db/lpm_divide_9sl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_9sl.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 2,053                       ;
;                                             ;                             ;
; Total combinational functions               ; 2007                        ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 474                         ;
;     -- 3 input functions                    ; 634                         ;
;     -- <=2 input functions                  ; 899                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 908                         ;
;     -- arithmetic mode                      ; 1099                        ;
;                                             ;                             ;
; Total registers                             ; 229                         ;
;     -- Dedicated logic registers            ; 229                         ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 48                          ;
;                                             ;                             ;
; Embedded Multiplier 9-bit elements          ; 0                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; cntdiv_n:clk_divisor|clkout ;
; Maximum fan-out                             ; 90                          ;
; Total fan-out                               ; 6270                        ;
; Average fan-out                             ; 2.69                        ;
+---------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                         ; Entity Name           ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |topTestVGA                              ; 2007 (632)          ; 229 (89)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 48   ; 0            ; 0          ; |topTestVGA                                                                                                 ; topTestVGA            ; work         ;
;    |Driver_Teclado:teclado1|             ; 114 (114)           ; 84 (84)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|Driver_Teclado:teclado1                                                                         ; Driver_Teclado        ; work         ;
;    |cntdiv_n:clk_divisor|                ; 28 (28)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|cntdiv_n:clk_divisor                                                                            ; cntdiv_n              ; work         ;
;    |display34segm:display34a|            ; 86 (86)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34a                                                                        ; display34segm         ; work         ;
;    |display34segm:display34b|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34b                                                                        ; display34segm         ; work         ;
;    |display34segm:display34c|            ; 127 (127)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34c                                                                        ; display34segm         ; work         ;
;    |display34segm:display34d|            ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34d                                                                        ; display34segm         ; work         ;
;    |display34segm:display34e|            ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34e                                                                        ; display34segm         ; work         ;
;    |display34segm:display34f|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34f                                                                        ; display34segm         ; work         ;
;    |display34segm:display34g|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34g                                                                        ; display34segm         ; work         ;
;    |display34segm:display34h|            ; 78 (78)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34h                                                                        ; display34segm         ; work         ;
;    |display34segm:display34i|            ; 109 (109)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34i                                                                        ; display34segm         ; work         ;
;    |display34segm:display34j|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34j                                                                        ; display34segm         ; work         ;
;    |display34segm:display34k|            ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34k                                                                        ; display34segm         ; work         ;
;    |display34segm:display34l|            ; 87 (87)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:display34l                                                                        ; display34segm         ; work         ;
;    |display34segm:displayLV_L|           ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:displayLV_L                                                                       ; display34segm         ; work         ;
;    |display34segm:displayLV_V|           ; 135 (135)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display34segm:displayLV_V                                                                       ; display34segm         ; work         ;
;    |display:displayD2|                   ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display:displayD2                                                                               ; display               ; work         ;
;    |display:displayD|                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display:displayD                                                                                ; display               ; work         ;
;    |display:displayLevelNumber|          ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display:displayLevelNumber                                                                      ; display               ; work         ;
;    |display:displayU2|                   ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display:displayU2                                                                               ; display               ; work         ;
;    |display:displayU|                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|display:displayU                                                                                ; display               ; work         ;
;    |draw_square:bullet1_draw|            ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|draw_square:bullet1_draw                                                                        ; draw_square           ; work         ;
;    |draw_square:bullet2_draw|            ; 44 (44)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|draw_square:bullet2_draw                                                                        ; draw_square           ; work         ;
;    |draw_square:player1_draw|            ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|draw_square:player1_draw                                                                        ; draw_square           ; work         ;
;    |draw_square:player2_draw|            ; 26 (26)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|draw_square:player2_draw                                                                        ; draw_square           ; work         ;
;    |draw_square:wall1_draw|              ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|draw_square:wall1_draw                                                                          ; draw_square           ; work         ;
;    |draw_square:wall2_draw|              ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|draw_square:wall2_draw                                                                          ; draw_square           ; work         ;
;    |lpm_divide:Div0|                     ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div0                                                                                 ; lpm_divide            ; work         ;
;       |lpm_divide_9sl:auto_generated|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div0|lpm_divide_9sl:auto_generated                                                   ; lpm_divide_9sl        ; work         ;
;          |sign_div_unsign_bkh:divider|   ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div0|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh   ; work         ;
;             |alt_u_div_0fe:divider|      ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div0|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe         ; work         ;
;    |lpm_divide:Div1|                     ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div1                                                                                 ; lpm_divide            ; work         ;
;       |lpm_divide_9sl:auto_generated|    ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div1|lpm_divide_9sl:auto_generated                                                   ; lpm_divide_9sl        ; work         ;
;          |sign_div_unsign_bkh:divider|   ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div1|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh   ; work         ;
;             |alt_u_div_0fe:divider|      ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Div1|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe         ; work         ;
;    |lpm_divide:Mod0|                     ; 59 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod0                                                                                 ; lpm_divide            ; work         ;
;       |lpm_divide_ckl:auto_generated|    ; 59 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod0|lpm_divide_ckl:auto_generated                                                   ; lpm_divide_ckl        ; work         ;
;          |sign_div_unsign_bkh:divider|   ; 59 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh   ; work         ;
;             |alt_u_div_0fe:divider|      ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe         ; work         ;
;    |lpm_divide:Mod1|                     ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod1                                                                                 ; lpm_divide            ; work         ;
;       |lpm_divide_ckl:auto_generated|    ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod1|lpm_divide_ckl:auto_generated                                                   ; lpm_divide_ckl        ; work         ;
;          |sign_div_unsign_bkh:divider|   ; 24 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh   ; work         ;
;             |alt_u_div_0fe:divider|      ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe         ; work         ;
;    |lpm_divide:Mod2|                     ; 59 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod2                                                                                 ; lpm_divide            ; work         ;
;       |lpm_divide_ckl:auto_generated|    ; 59 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod2|lpm_divide_ckl:auto_generated                                                   ; lpm_divide_ckl        ; work         ;
;          |sign_div_unsign_bkh:divider|   ; 59 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod2|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh   ; work         ;
;             |alt_u_div_0fe:divider|      ; 59 (59)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod2|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe         ; work         ;
;    |lpm_divide:Mod3|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod3                                                                                 ; lpm_divide            ; work         ;
;       |lpm_divide_ckl:auto_generated|    ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod3|lpm_divide_ckl:auto_generated                                                   ; lpm_divide_ckl        ; work         ;
;          |sign_div_unsign_bkh:divider|   ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod3|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                       ; sign_div_unsign_bkh   ; work         ;
;             |alt_u_div_0fe:divider|      ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|lpm_divide:Mod3|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider ; alt_u_div_0fe         ; work         ;
;    |vga_ctrl_640x480_60Hz:vga_ctrl_inst| ; 54 (51)             ; 39 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|vga_ctrl_640x480_60Hz:vga_ctrl_inst                                                             ; vga_ctrl_640x480_60Hz ; work         ;
;       |cntdiv_n:cntdiv_0|                ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |topTestVGA|vga_ctrl_640x480_60Hz:vga_ctrl_inst|cntdiv_n:cntdiv_0                                           ; cntdiv_n              ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; player2_x[0]                           ; Stuck at VCC due to stuck port data_in ;
; player2_x[1]                           ; Stuck at GND due to stuck port data_in ;
; player2_x[2]                           ; Stuck at VCC due to stuck port data_in ;
; player2_x[3]                           ; Stuck at GND due to stuck port data_in ;
; player2_x[4,5]                         ; Stuck at VCC due to stuck port data_in ;
; player2_x[6..8]                        ; Stuck at GND due to stuck port data_in ;
; player2_x[9]                           ; Stuck at VCC due to stuck port data_in ;
; player2_x[10]                          ; Stuck at GND due to stuck port data_in ;
; player1_x[0]                           ; Stuck at VCC due to stuck port data_in ;
; player1_x[1,2]                         ; Stuck at GND due to stuck port data_in ;
; player1_x[3,4]                         ; Stuck at VCC due to stuck port data_in ;
; player1_x[5..10]                       ; Stuck at GND due to stuck port data_in ;
; bullet_speed_divider[3]                ; Stuck at GND due to stuck port data_in ;
; level_dis[3]                           ; Stuck at GND due to stuck port data_in ;
; level_dis[1]                           ; Merged with bullet_speed_divider[1]    ;
; player1_y[0]                           ; Stuck at GND due to stuck port data_in ;
; player2_y[0]                           ; Stuck at GND due to stuck port data_in ;
; bullet2_y[0]                           ; Stuck at VCC due to stuck port data_in ;
; bullet1_y[0]                           ; Stuck at VCC due to stuck port data_in ;
; bullet_speed_counter[3]                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 30 ;                                        ;
+----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+-------------------------+---------------------------+----------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------+---------------------------+----------------------------------------+
; bullet_speed_divider[3] ; Stuck at GND              ; bullet_speed_counter[3]                ;
;                         ; due to stuck port data_in ;                                        ;
; player1_y[0]            ; Stuck at GND              ; bullet1_y[0]                           ;
;                         ; due to stuck port data_in ;                                        ;
; player2_y[0]            ; Stuck at GND              ; bullet2_y[0]                           ;
;                         ; due to stuck port data_in ;                                        ;
+-------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 229   ;
; Number of registers using Synchronous Clear  ; 87    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 87    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; player2_y[6]                           ; 8       ;
; player2_y[4]                           ; 8       ;
; player1_y[6]                           ; 8       ;
; player1_y[4]                           ; 8       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |topTestVGA|vga_ctrl_640x480_60Hz:vga_ctrl_inst|hcounter[6] ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |topTestVGA|bullet1_x[9]                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |topTestVGA|bullet2_x[8]                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |topTestVGA|Driver_Teclado:teclado1|conta_10ms[15]          ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |topTestVGA|Driver_Teclado:teclado1|conta_1ms[0]            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |topTestVGA|vga_ctrl_640x480_60Hz:vga_ctrl_inst|vcounter[7] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |topTestVGA|Driver_Teclado:teclado1|FILAS[3]                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |topTestVGA|score1[5]                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |topTestVGA|score2[4]                                       ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |topTestVGA|player1_y[5]                                    ;
; 20:1               ; 8 bits    ; 104 LEs       ; 16 LEs               ; 88 LEs                 ; Yes        ; |topTestVGA|player2_y[1]                                    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; Yes        ; |topTestVGA|player1_y[6]                                    ;
; 20:1               ; 2 bits    ; 26 LEs        ; 4 LEs                ; 22 LEs                 ; Yes        ; |topTestVGA|player2_y[6]                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |topTestVGA ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; FPGAFREQ       ; 50000000 ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl_640x480_60Hz:vga_ctrl_inst|cntdiv_n:cntdiv_0 ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; TOPVALUE       ; 2     ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntdiv_n:cntDiv0 ;
+----------------+----------+-----------------------------------+
; Parameter Name ; Value    ; Type                              ;
+----------------+----------+-----------------------------------+
; TOPVALUE       ; 50000000 ; Signed Integer                    ;
+----------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:displayU ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LW             ; 5     ; Signed Integer                       ;
; DW             ; 20    ; Signed Integer                       ;
; DL             ; 30    ; Signed Integer                       ;
; POSX           ; 35    ; Signed Integer                       ;
; POSY           ; 10    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:displayD ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LW             ; 5     ; Signed Integer                       ;
; DW             ; 20    ; Signed Integer                       ;
; DL             ; 30    ; Signed Integer                       ;
; POSX           ; 10    ; Signed Integer                       ;
; POSY           ; 10    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34g ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34h ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34i ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34j ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34k ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34l ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:displayU2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; LW             ; 5     ; Signed Integer                        ;
; DW             ; 20    ; Signed Integer                        ;
; DL             ; 30    ; Signed Integer                        ;
; POSX           ; 460   ; Signed Integer                        ;
; POSY           ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:displayD2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; LW             ; 5     ; Signed Integer                        ;
; DW             ; 20    ; Signed Integer                        ;
; DL             ; 30    ; Signed Integer                        ;
; POSX           ; 435   ; Signed Integer                        ;
; POSY           ; 10    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:displayLV_L ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                                ;
; DL             ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:displayLV_V ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                                ;
; DL             ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:displayLevelNumber ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; LW             ; 5     ; Signed Integer                                 ;
; DW             ; 20    ; Signed Integer                                 ;
; DL             ; 30    ; Signed Integer                                 ;
; POSX           ; 350   ; Signed Integer                                 ;
; POSY           ; 10    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34a ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34b ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34c ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34d ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34e ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display34segm:display34f ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; SG_WD          ; 3     ; Signed Integer                               ;
; DL             ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cntdiv_n:clk_divisor ;
+----------------+--------+-----------------------------------------+
; Parameter Name ; Value  ; Type                                    ;
+----------------+--------+-----------------------------------------+
; TOPVALUE       ; 100000 ; Signed Integer                          ;
+----------------+--------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Driver_Teclado:teclado1 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; TOPVALUE       ; 50000000 ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "draw_square:wall2_draw" ;
+-----------------+-------+----------+---------------+
; Port            ; Type  ; Severity ; Details       ;
+-----------------+-------+----------+---------------+
; x1_limit[6..4]  ; Input ; Info     ; Stuck at VCC  ;
; x1_limit[8..7]  ; Input ; Info     ; Stuck at GND  ;
; x1_limit[3..1]  ; Input ; Info     ; Stuck at GND  ;
; x1_limit[10]    ; Input ; Info     ; Stuck at GND  ;
; x1_limit[9]     ; Input ; Info     ; Stuck at VCC  ;
; x1_limit[0]     ; Input ; Info     ; Stuck at VCC  ;
; y1_limit[5..2]  ; Input ; Info     ; Stuck at VCC  ;
; y1_limit[10..6] ; Input ; Info     ; Stuck at GND  ;
; y1_limit[1..0]  ; Input ; Info     ; Stuck at GND  ;
+-----------------+-------+----------+---------------+


+----------------------------------------------------+
; Port Connectivity Checks: "draw_square:wall1_draw" ;
+-----------------+-------+----------+---------------+
; Port            ; Type  ; Severity ; Details       ;
+-----------------+-------+----------+---------------+
; x1_limit[10..3] ; Input ; Info     ; Stuck at GND  ;
; x1_limit[2]     ; Input ; Info     ; Stuck at VCC  ;
; x1_limit[1]     ; Input ; Info     ; Stuck at GND  ;
; x1_limit[0]     ; Input ; Info     ; Stuck at VCC  ;
; y1_limit[5..2]  ; Input ; Info     ; Stuck at VCC  ;
; y1_limit[10..6] ; Input ; Info     ; Stuck at GND  ;
; y1_limit[1..0]  ; Input ; Info     ; Stuck at GND  ;
+-----------------+-------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34f"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[6..5]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[2..0]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[8..7]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[4..3]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[10]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[9]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[29..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[33..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34e"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[3..1]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[8..7]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[5..4]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[10]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[9]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[6]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33..31] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[23..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[30]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34d"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[5..4]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[8..6]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[10]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[9]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[3]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[2]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[1]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[0]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33..32] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29..28] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[23..20] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[19..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34c"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[4..2]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[8..5]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[1..0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[10]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[9]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[18..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[33..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[13..8]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[15]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34b"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[1..0]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[8..2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[10]         ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[9]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33..30] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[19..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34a"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[8..5]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[10..9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[4]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[18..17] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[32..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[16..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[13..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[28]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:displayLV_V"                                                                                                                                                                     ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[5..3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[1..0]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[10..9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[7..6]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[8]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[27..25] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[19..17] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[33..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[24..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[16..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[8..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:displayLV_L"                                                                                                                                                                     ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[10..9]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[7..6]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[4..2]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[8]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[5]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[29..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[33..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34l"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[5..3]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[10..8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[2..1]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[6]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[0]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[18..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[33..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[13..8]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[6..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[15]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[7]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34k"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[10..8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[4..0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[6]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[5]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33..30] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[19..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34j"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[2..0]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[10..8]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[6..3]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[7]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33..32] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29..28] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[23..20] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[31..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[19..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34i"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[6..5]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[3..1]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[10..7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[4]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33..30] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[19..18] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[17..12] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[10..9]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[7..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[11]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[8]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34h"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[10..7]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[6]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[5]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[4]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[3]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[2]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[1]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[0]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[18..17] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[32..30] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..19] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[16..15] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[13..1]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[28]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[14]     ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[0]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display34segm:display34g"                                                                                                                                                                      ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; posx             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posx[5..2]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posx[10..6]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posx[1..0]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (11 bits) it drives.  The 21 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; posy[10..4]      ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[3]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[2]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; posy[1]          ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; posy[0]          ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[33..30] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[27..24] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[19..16] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; segments[29..28] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[23..20] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; segments[15..0]  ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
+------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cntdiv_n:cntDiv0"                                                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clkout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_ctrl_640x480_60Hz:vga_ctrl_inst"                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 229                         ;
;     CLR               ; 20                          ;
;     ENA               ; 26                          ;
;     ENA SCLR          ; 25                          ;
;     ENA SCLR SLD      ; 14                          ;
;     ENA SLD           ; 22                          ;
;     SCLR              ; 48                          ;
;     SLD               ; 1                           ;
;     plain             ; 73                          ;
; cycloneiii_lcell_comb ; 2013                        ;
;     arith             ; 1099                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 581                         ;
;         3 data inputs ; 516                         ;
;     normal            ; 914                         ;
;         0 data inputs ; 29                          ;
;         1 data inputs ; 67                          ;
;         2 data inputs ; 226                         ;
;         3 data inputs ; 118                         ;
;         4 data inputs ; 474                         ;
;                       ;                             ;
; Max LUT depth         ; 20.90                       ;
; Average LUT depth     ; 9.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Jun 26 16:55:26 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P4_JUEGO -c P4_JUEGO
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cntdiv_n.sv
    Info (12023): Found entity 1: cntdiv_n File: C:/Users/danie/Documents/P4_JUEGO/cntdiv_n.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file driver_teclado.sv
    Info (12023): Found entity 1: Driver_Teclado File: C:/Users/danie/Documents/P4_JUEGO/Driver_Teclado.sv Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file draw_square.sv
    Info (12023): Found entity 1: draw_square File: C:/Users/danie/Documents/P4_JUEGO/draw_square.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file toptestvga.sv
    Info (12023): Found entity 1: topTestVGA File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl_640x480_60hz.sv
    Info (12023): Found entity 1: vga_ctrl_640x480_60Hz File: C:/Users/danie/Documents/P4_JUEGO/vga_ctrl_640x480_60Hz.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display.sv
    Info (12023): Found entity 1: display File: C:/Users/danie/Documents/P4_JUEGO/display.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display34segm.sv
    Info (12023): Found entity 1: display34segm File: C:/Users/danie/Documents/P4_JUEGO/display34segm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/danie/Documents/P4_JUEGO/main.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at topTestVGA.sv(102): created implicit net for "CLK" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 102
Warning (10236): Verilog HDL Implicit Net warning at topTestVGA.sv(102): created implicit net for "RST" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 102
Warning (10236): Verilog HDL Implicit Net warning at main.sv(33): created implicit net for "sig_pixel_x" File: C:/Users/danie/Documents/P4_JUEGO/main.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at main.sv(33): created implicit net for "sig_pixel_y" File: C:/Users/danie/Documents/P4_JUEGO/main.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at main.sv(33): created implicit net for "blanck" File: C:/Users/danie/Documents/P4_JUEGO/main.sv Line: 33
Info (12127): Elaborating entity "topTestVGA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at topTestVGA.sv(209): truncated value with size 32 to match size of target (4) File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 209
Warning (10230): Verilog HDL assignment warning at topTestVGA.sv(241): truncated value with size 32 to match size of target (11) File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 241
Warning (10230): Verilog HDL assignment warning at topTestVGA.sv(248): truncated value with size 32 to match size of target (11) File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 248
Warning (10230): Verilog HDL assignment warning at topTestVGA.sv(263): truncated value with size 32 to match size of target (8) File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 263
Warning (10230): Verilog HDL assignment warning at topTestVGA.sv(264): truncated value with size 32 to match size of target (8) File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 264
Warning (10230): Verilog HDL assignment warning at topTestVGA.sv(271): truncated value with size 32 to match size of target (8) File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 271
Warning (10230): Verilog HDL assignment warning at topTestVGA.sv(272): truncated value with size 32 to match size of target (8) File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 272
Info (12128): Elaborating entity "vga_ctrl_640x480_60Hz" for hierarchy "vga_ctrl_640x480_60Hz:vga_ctrl_inst" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 100
Info (12128): Elaborating entity "cntdiv_n" for hierarchy "vga_ctrl_640x480_60Hz:vga_ctrl_inst|cntdiv_n:cntdiv_0" File: C:/Users/danie/Documents/P4_JUEGO/vga_ctrl_640x480_60Hz.sv Line: 41
Info (12128): Elaborating entity "cntdiv_n" for hierarchy "cntdiv_n:cntDiv0" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 102
Info (12128): Elaborating entity "display" for hierarchy "display:displayU" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 105
Info (12128): Elaborating entity "display" for hierarchy "display:displayD" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 106
Info (12128): Elaborating entity "display34segm" for hierarchy "display34segm:display34g" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 109
Info (12128): Elaborating entity "display" for hierarchy "display:displayU2" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 117
Info (12128): Elaborating entity "display" for hierarchy "display:displayD2" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 118
Info (12128): Elaborating entity "display" for hierarchy "display:displayLevelNumber" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 139
Info (12128): Elaborating entity "cntdiv_n" for hierarchy "cntdiv_n:clk_divisor" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 149
Info (12128): Elaborating entity "Driver_Teclado" for hierarchy "Driver_Teclado:teclado1" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 152
Info (12128): Elaborating entity "draw_square" for hierarchy "draw_square:player1_draw" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 391
Info (278001): Inferred 6 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 381
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 382
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 382
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 379
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 380
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 380
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod2" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 381
Info (12133): Instantiated megafunction "lpm_divide:Mod2" with the following parameter: File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 381
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf
    Info (12023): Found entity 1: lpm_divide_ckl File: C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_ckl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/danie/Documents/P4_JUEGO/db/sign_div_unsign_bkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf
    Info (12023): Found entity 1: alt_u_div_0fe File: C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/danie/Documents/P4_JUEGO/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/danie/Documents/P4_JUEGO/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div1" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 382
Info (12133): Instantiated megafunction "lpm_divide:Div1" with the following parameter: File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 382
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf
    Info (12023): Found entity 1: lpm_divide_9sl File: C:/Users/danie/Documents/P4_JUEGO/db/lpm_divide_9sl.tdf Line: 25
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider|add_sub_6_result_int[0]~10" File: C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf Line: 57
    Info (17048): Logic cell "lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider|add_sub_7_result_int[0]~10" File: C:/Users/danie/Documents/P4_JUEGO/db/alt_u_div_0fe.tdf Line: 62
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw[2]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
    Warning (15610): No output dependent on input pin "sw[3]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
    Warning (15610): No output dependent on input pin "sw[4]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
    Warning (15610): No output dependent on input pin "sw[5]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
    Warning (15610): No output dependent on input pin "sw[6]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
    Warning (15610): No output dependent on input pin "sw[7]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
    Warning (15610): No output dependent on input pin "sw[8]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
    Warning (15610): No output dependent on input pin "sw[9]" File: C:/Users/danie/Documents/P4_JUEGO/topTestVGA.sv Line: 7
Info (21057): Implemented 2104 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 2056 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Thu Jun 26 16:55:37 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


