// Seed: 2157544082
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input id_8
    , id_11,
    input logic id_9
    , id_12,
    output id_10
);
  assign id_6 = 1'd0 ? id_5 : 1'b0;
  always @(posedge id_5) begin
    id_12 <= id_8;
  end
endmodule
