{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Accumulator Buffer"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The accumulator buffer is needed to store partial results of large matrix multiplications from the outputs of the systolic array.\n",
    "\n",
    "Each accumulator bank will connect to a column output from the systolic array. We can specify the address width which will determine the number of values we can store. This is equal to `2^len(mem_addr)`. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [],
   "source": [
    "from dataclasses import dataclass\n",
    "import pyrtl\n",
    "from IPython.display import SVG\n",
    "from pyrtl import *\n",
    "import numpy as np\n",
    "from typing import List, Type, Callable\n",
    "from hardware_accelerators.dtypes import BaseFloat\n",
    "from hardware_accelerators.rtllib import float_adder\n",
    "from hardware_accelerators.simulation import convert_array_dtype, render_waveform\n",
    "from hardware_accelerators.simulation.repr_funcs import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "def accum(size, data_in, waddr, wen, wclear, raddr, lastvec):\n",
    "    \"\"\"A single 32-bit accumulator with 2^size 32-bit buffers.\n",
    "    On wen, writes data_in to the specified address (waddr) if wclear is high;\n",
    "    otherwise, it performs an accumulate at the specified address (buffer[waddr] += data_in).\n",
    "    lastvec is a control signal indicating that the operation being stored now is the\n",
    "    last vector of a matrix multiply instruction (at the final accumulator, this becomes\n",
    "    a \"done\" signal).\n",
    "    \"\"\"\n",
    "\n",
    "    mem = MemBlock(bitwidth=16, addrwidth=size, name=\"MEMORY\")\n",
    "\n",
    "    sum = float_adder(data_in, mem[waddr], BF16)[: mem.bitwidth]\n",
    "\n",
    "    # Writes\n",
    "    with conditional_assignment:\n",
    "        with wen:\n",
    "            with wclear:\n",
    "                mem[waddr] |= data_in\n",
    "            with otherwise:\n",
    "                mem[waddr] |= sum\n",
    "    # Read\n",
    "    data_out = mem[raddr]\n",
    "\n",
    "    # # Pipeline registers\n",
    "    # waddrsave = Register(len(waddr))\n",
    "    # waddrsave.next <<= waddr\n",
    "    # wensave = Register(1)\n",
    "    # wensave.next <<= wen\n",
    "    # wclearsave = Register(1)\n",
    "    # wclearsave.next <<= wclear\n",
    "    # lastsave = Register(1)\n",
    "    # lastsave.next <<= lastvec\n",
    "\n",
    "    # return data_out, waddrsave, wensave, wclearsave, lastsave\n",
    "\n",
    "\n",
    "reset_working_block()\n",
    "# Output(32), Output(3), Output(1), Output(1), Output(1) =\n",
    "accum(\n",
    "    3,\n",
    "    Input(16, \"data_input\"),\n",
    "    Input(3, \"write_address\"),\n",
    "    Input(1, \"write_enable\"),\n",
    "    Input(1, \"clear\"),\n",
    "    Input(3, \"read_address\"),\n",
    "    Input(1, \"last vector\"),\n",
    ")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Single Accumulator Block"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class AccumulatorBlock:\n",
    "    def __init__(\n",
    "        self,\n",
    "        data_type: Type[BaseFloat],\n",
    "        addr_width: int,\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        \"\"\"Single accumulator block with memory and floating point add capability\n",
    "        \n",
    "        Args:\n",
    "            data_type: Number format for accumulation values\n",
    "            addr_width: Number of address bits for memory\n",
    "            adder: Floating point adder implementation\n",
    "        \"\"\"\n",
    "        self.data_type = data_type\n",
    "        self.data_width = data_type.bitwidth()\n",
    "        \n",
    "        # Input wires\n",
    "        self.write_data = WireVector(self.data_width)\n",
    "        self.write_addr = WireVector(addr_width)\n",
    "        self.write_enable = WireVector(1)\n",
    "        self.write_clear = WireVector(1)  # 1 for overwrite, 0 for accumulate\n",
    "        self.read_addr = WireVector(addr_width)\n",
    "        \n",
    "        # Memory block\n",
    "        self.memory = MemBlock(\n",
    "            bitwidth=self.data_width,\n",
    "            addrwidth=addr_width,\n",
    "        )\n",
    "        \n",
    "        # Read data is direct from memory\n",
    "        self.read_data = self.memory[self.read_addr]\n",
    "        \n",
    "        # Write logic with floating point add\n",
    "        with conditional_assignment:\n",
    "            with self.write_enable:\n",
    "                with self.write_clear:\n",
    "                    # Overwrite mode\n",
    "                    self.memory[self.write_addr] |= self.write_data\n",
    "                with ~self.write_clear:\n",
    "                    # Accumulate mode - use floating point add\n",
    "                    current = self.memory[self.write_addr]\n",
    "                    sum_result = adder(self.write_data, current, self.data_type)e\n",
    "                    self.memory[self.write_addr] |= sum_result\n",
    "\n",
    "    def connect_write_data(self, source: WireVector):\n",
    "        \"\"\"Connect data input\"\"\"\n",
    "        self.write_data <<= source\n",
    "        \n",
    "    def connect_write_addr(self, addr: WireVector):\n",
    "        \"\"\"Connect write address input\"\"\"\n",
    "        self.write_addr <<= addr\n",
    "        \n",
    "    def connect_write_enable(self, enable: WireVector):\n",
    "        \"\"\"Connect write enable signal\"\"\"\n",
    "        self.write_enable <<= enable\n",
    "        \n",
    "    def connect_write_clear(self, clear: WireVector):\n",
    "        \"\"\"Connect write clear signal (overwrite vs accumulate)\"\"\"\n",
    "        self.write_clear <<= clear\n",
    "        \n",
    "    def connect_read_addr(self, addr: WireVector):\n",
    "        \"\"\"Connect read address input\"\"\"\n",
    "        self.read_addr <<= addr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "@dataclass\n",
    "class AccumulatorPorts:\n",
    "    \"\"\"Container for accumulator buffer I/O ports\"\"\"\n",
    "\n",
    "    write_addr: WireVector\n",
    "    write_data: List[WireVector]  # List of data inputs, one per column\n",
    "    write_enable: WireVector\n",
    "    write_clear: WireVector  # 1 to overwrite, 0 to accumulate\n",
    "    read_addr: WireVector\n",
    "    read_data: List[WireVector]  # List of data outputs, one per column\n",
    "\n",
    "\n",
    "class AccumulatorBuffer:\n",
    "    def __init__(\n",
    "        self,\n",
    "        data_type: Type[BaseFloat],\n",
    "        addr_width: int,\n",
    "        num_columns: int,\n",
    "        adder: Callable[[WireVector, WireVector, Type[BaseFloat]], WireVector],\n",
    "    ):\n",
    "        \"\"\"Initialize accumulator buffer hardware\n",
    "\n",
    "        Args:\n",
    "            data_type: Number format for accumulation\n",
    "            addr_width: Number of address bits\n",
    "            num_columns: Number of parallel accumulator columns\n",
    "            adder: Floating point adder implementation\n",
    "        \"\"\"\n",
    "        self.data_type = data_type\n",
    "        self.data_width = data_type.bitwidth()\n",
    "        self.addr_width = addr_width\n",
    "        self.num_columns = num_columns\n",
    "        self.adder = adder\n",
    "\n",
    "        # Create memory blocks - one per column\n",
    "        self.memories = [\n",
    "            MemBlock(\n",
    "                bitwidth=self.data_width,\n",
    "                addrwidth=self.addr_width,\n",
    "                name=f\"accum_mem_{i}\",\n",
    "            )\n",
    "            for i in range(num_columns)\n",
    "        ]\n",
    "\n",
    "        # Create I/O ports\n",
    "        self.write_addr = WireVector(addr_width)\n",
    "        self.write_data = [WireVector(self.data_width) for _ in range(num_columns)]\n",
    "        self.write_enable = WireVector(1)\n",
    "        self.write_clear = WireVector(1)\n",
    "        self.read_addr = WireVector(addr_width)\n",
    "        self.read_data = [WireVector(self.data_width) for _ in range(num_columns)]\n",
    "\n",
    "        # Connect memory logic\n",
    "        for i in range(num_columns):\n",
    "            with conditional_assignment:\n",
    "                with self.write_enable:\n",
    "                    with self.write_clear:\n",
    "                        # Overwrite mode\n",
    "                        self.memories[i][self.write_addr] |= self.write_data[i]\n",
    "                    with pyrtl.otherwise:\n",
    "                        # Accumulate mode - use floating point add\n",
    "                        self.memories[i][self.write_addr] |= self.adder(\n",
    "                            self.write_data[i],\n",
    "                            self.memories[i][self.write_addr],\n",
    "                            self.data_type,\n",
    "                        )\n",
    "\n",
    "            # Connect read port\n",
    "            self.read_data[i] <<= self.memories[i][self.read_addr]\n",
    "\n",
    "        # Package ports for external access\n",
    "        self.ports = AccumulatorPorts(\n",
    "            write_addr=self.write_addr,\n",
    "            write_data=self.write_data,\n",
    "            write_enable=self.write_enable,\n",
    "            write_clear=self.write_clear,\n",
    "            read_addr=self.read_addr,\n",
    "            read_data=self.read_data,\n",
    "        )"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "ename": "PyrtlError",
     "evalue": "no nesting of conditional assignments allowed",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mPyrtlError\u001b[0m                                Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[17], line 93\u001b[0m\n\u001b[1;32m     91\u001b[0m \u001b[38;5;66;03m# Run test\u001b[39;00m\n\u001b[1;32m     92\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;18m__name__\u001b[39m \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124m__main__\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n\u001b[0;32m---> 93\u001b[0m     sim \u001b[38;5;241m=\u001b[39m \u001b[43mtest_accumulator\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[0;32mIn[17], line 31\u001b[0m, in \u001b[0;36mtest_accumulator\u001b[0;34m()\u001b[0m\n\u001b[1;32m     28\u001b[0m r_data \u001b[38;5;241m=\u001b[39m [Output(dtype\u001b[38;5;241m.\u001b[39mbitwidth(), \u001b[38;5;124mf\u001b[39m\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mread_data_\u001b[39m\u001b[38;5;132;01m{\u001b[39;00mi\u001b[38;5;132;01m}\u001b[39;00m\u001b[38;5;124m'\u001b[39m) \u001b[38;5;28;01mfor\u001b[39;00m i \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mrange\u001b[39m(SIZE)]\n\u001b[1;32m     30\u001b[0m \u001b[38;5;66;03m# Create accumulator\u001b[39;00m\n\u001b[0;32m---> 31\u001b[0m accum \u001b[38;5;241m=\u001b[39m \u001b[43mAccumulatorBuffer\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m     32\u001b[0m \u001b[43m    \u001b[49m\u001b[43mdata_type\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mdtype\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     33\u001b[0m \u001b[43m    \u001b[49m\u001b[43maddr_width\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mADDR_BITS\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     34\u001b[0m \u001b[43m    \u001b[49m\u001b[43mnum_columns\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mSIZE\u001b[49m\u001b[43m,\u001b[49m\n\u001b[1;32m     35\u001b[0m \u001b[43m    \u001b[49m\u001b[43madder\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43mfloat_adder\u001b[49m\n\u001b[1;32m     36\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     38\u001b[0m \u001b[38;5;66;03m# Connect ports\u001b[39;00m\n\u001b[1;32m     39\u001b[0m accum\u001b[38;5;241m.\u001b[39mconnect_write_addr(w_addr)\n",
      "Cell \u001b[0;32mIn[16], line 58\u001b[0m, in \u001b[0;36mAccumulatorBuffer.__init__\u001b[0;34m(self, data_type, addr_width, num_columns, adder)\u001b[0m\n\u001b[1;32m     55\u001b[0m             \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmemories[i][\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mwrite_addr] \u001b[38;5;241m|\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mwrite_data[i]\n\u001b[1;32m     56\u001b[0m         \u001b[38;5;28;01mwith\u001b[39;00m pyrtl\u001b[38;5;241m.\u001b[39motherwise:\n\u001b[1;32m     57\u001b[0m             \u001b[38;5;66;03m# Accumulate mode - use floating point add\u001b[39;00m\n\u001b[0;32m---> 58\u001b[0m             \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmemories[i][\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mwrite_addr] \u001b[38;5;241m|\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43madder\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mwrite_data\u001b[49m\u001b[43m[\u001b[49m\u001b[43mi\u001b[49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mmemories\u001b[49m\u001b[43m[\u001b[49m\u001b[43mi\u001b[49m\u001b[43m]\u001b[49m\u001b[43m[\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mwrite_addr\u001b[49m\u001b[43m]\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mdata_type\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     60\u001b[0m \u001b[38;5;66;03m# Connect read port\u001b[39;00m\n\u001b[1;32m     61\u001b[0m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mread_data[i] \u001b[38;5;241m<<\u001b[39m\u001b[38;5;241m=\u001b[39m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mmemories[i][\u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mread_addr]\n",
      "File \u001b[0;32m/workspaces/hardware-accelerators/hardware_accelerators/rtllib/adders.py:39\u001b[0m, in \u001b[0;36mfloat_adder\u001b[0;34m(float_a, float_b, dtype)\u001b[0m\n\u001b[1;32m     33\u001b[0m abs_shift \u001b[38;5;241m<<\u001b[39m\u001b[38;5;241m=\u001b[39m signed_shift[:e_bits]\n\u001b[1;32m     35\u001b[0m aligned_mant_msb, sticky_bit, guard_bit, round_bit \u001b[38;5;241m=\u001b[39m adder_stage_3(\n\u001b[1;32m     36\u001b[0m     mant_smaller, abs_shift, m_bits, e_bits\n\u001b[1;32m     37\u001b[0m )\n\u001b[0;32m---> 39\u001b[0m mantissa_sum, is_neg, lzc \u001b[38;5;241m=\u001b[39m \u001b[43madder_stage_4\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m     40\u001b[0m \u001b[43m    \u001b[49m\u001b[43maligned_mant_msb\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmant_larger\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msign_xor\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mm_bits\u001b[49m\n\u001b[1;32m     41\u001b[0m \u001b[43m\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     43\u001b[0m final_sign, final_exp, norm_mantissa \u001b[38;5;241m=\u001b[39m adder_stage_5(\n\u001b[1;32m     44\u001b[0m     mantissa_sum,\n\u001b[1;32m     45\u001b[0m     sticky_bit,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     55\u001b[0m     m_bits,\n\u001b[1;32m     56\u001b[0m )\n\u001b[1;32m     58\u001b[0m float_result \u001b[38;5;241m=\u001b[39m WireVector(dtype\u001b[38;5;241m.\u001b[39mbitwidth())  \u001b[38;5;66;03m# , \"float_result\")\u001b[39;00m\n",
      "File \u001b[0;32m/workspaces/hardware-accelerators/hardware_accelerators/rtllib/utils/adder_utils.py:86\u001b[0m, in \u001b[0;36madder_stage_4\u001b[0;34m(mant_aligned, mant_unchanged, sign_xor, m_bits)\u001b[0m\n\u001b[1;32m     65\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21madder_stage_4\u001b[39m(\n\u001b[1;32m     66\u001b[0m     mant_aligned: WireVector,\n\u001b[1;32m     67\u001b[0m     mant_unchanged: WireVector,\n\u001b[1;32m     68\u001b[0m     sign_xor: WireVector,\n\u001b[1;32m     69\u001b[0m     m_bits: \u001b[38;5;28mint\u001b[39m,\n\u001b[1;32m     70\u001b[0m ):\n\u001b[1;32m     71\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m     72\u001b[0m \u001b[38;5;124;03m    Add/sub the mantissas based on input signs and count the leading zeros in the result\u001b[39;00m\n\u001b[1;32m     73\u001b[0m \n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m     83\u001b[0m \u001b[38;5;124;03m        lzc: leading zero count (4 bits wide to count up to 9 zeros)\u001b[39;00m\n\u001b[1;32m     84\u001b[0m \u001b[38;5;124;03m    \"\"\"\u001b[39;00m\n\u001b[0;32m---> 86\u001b[0m     mantissa_sum, is_neg \u001b[38;5;241m=\u001b[39m \u001b[43madd_sub_mantissas\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m     87\u001b[0m \u001b[43m        \u001b[49m\u001b[43mmant_aligned\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmant_unchanged\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msign_xor\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mm_bits\u001b[49m\n\u001b[1;32m     88\u001b[0m \u001b[43m    \u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     89\u001b[0m     lzc \u001b[38;5;241m=\u001b[39m leading_zero_detector_module(mantissa_sum, m_bits)\n\u001b[1;32m     90\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m mantissa_sum, is_neg, lzc\n",
      "File \u001b[0;32m/workspaces/hardware-accelerators/hardware_accelerators/rtllib/utils/adder_utils.py:228\u001b[0m, in \u001b[0;36madd_sub_mantissas\u001b[0;34m(mant_aligned, mant_unchanged, sign_xor, m_bits)\u001b[0m\n\u001b[1;32m    225\u001b[0m \u001b[38;5;28;01massert\u001b[39;00m \u001b[38;5;28mlen\u001b[39m(sign_xor) \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m1\u001b[39m\n\u001b[1;32m    227\u001b[0m raw_result \u001b[38;5;241m=\u001b[39m WireVector(m_bits \u001b[38;5;241m+\u001b[39m \u001b[38;5;241m3\u001b[39m)  \u001b[38;5;66;03m# , \"raw_result\")\u001b[39;00m\n\u001b[0;32m--> 228\u001b[0m \u001b[43m\u001b[49m\u001b[38;5;28;43;01mwith\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[43mpyrtl\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mconditional_assignment\u001b[49m\u001b[43m:\u001b[49m\n\u001b[1;32m    229\u001b[0m \u001b[43m    \u001b[49m\u001b[38;5;28;43;01mwith\u001b[39;49;00m\u001b[43m \u001b[49m\u001b[43msign_xor\u001b[49m\u001b[43m:\u001b[49m\n\u001b[1;32m    230\u001b[0m \u001b[43m        \u001b[49m\u001b[43mraw_result\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m|\u001b[39;49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[43m \u001b[49m\u001b[43mmant_unchanged\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mzero_extended\u001b[49m\u001b[43m(\u001b[49m\n\u001b[1;32m    231\u001b[0m \u001b[43m            \u001b[49m\u001b[43mm_bits\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\n\u001b[1;32m    232\u001b[0m \u001b[43m        \u001b[49m\u001b[43m)\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m-\u001b[39;49m\u001b[43m \u001b[49m\u001b[43mmant_aligned\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mzero_extended\u001b[49m\u001b[43m(\u001b[49m\u001b[43mm_bits\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m+\u001b[39;49m\u001b[43m \u001b[49m\u001b[38;5;241;43m2\u001b[39;49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/conditional.py:104\u001b[0m, in \u001b[0;36m_ConditionalAssignment.__enter__\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    102\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21m__enter__\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m    103\u001b[0m     \u001b[38;5;28;01mglobal\u001b[39;00m _depth\n\u001b[0;32m--> 104\u001b[0m     \u001b[43m_check_no_nesting\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    105\u001b[0m     _depth \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m1\u001b[39m\n",
      "File \u001b[0;32m~/.local/lib/python3.12/site-packages/pyrtl/conditional.py:189\u001b[0m, in \u001b[0;36m_check_no_nesting\u001b[0;34m()\u001b[0m\n\u001b[1;32m    187\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21m_check_no_nesting\u001b[39m():\n\u001b[1;32m    188\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m _depth \u001b[38;5;241m!=\u001b[39m \u001b[38;5;241m0\u001b[39m:\n\u001b[0;32m--> 189\u001b[0m         \u001b[38;5;28;01mraise\u001b[39;00m PyrtlError(\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mno nesting of conditional assignments allowed\u001b[39m\u001b[38;5;124m'\u001b[39m)\n",
      "\u001b[0;31mPyrtlError\u001b[0m: no nesting of conditional assignments allowed"
     ]
    }
   ],
   "source": [
    "def test_accumulator():\n",
    "    \"\"\"Test accumulator buffer with sample data\"\"\"\n",
    "    reset_working_block()\n",
    "\n",
    "    # Test parameters\n",
    "    SIZE = 4\n",
    "    ADDR_BITS = 3  # 8 addresses\n",
    "    dtype = BF16  # Use BFloat16 format\n",
    "\n",
    "    # Create test data matrix\n",
    "    test_data = np.array(\n",
    "        [\n",
    "            [1.5, 2.0, -1.0, 0.5],\n",
    "            [0.25, -2.0, 3.0, 1.0],\n",
    "            [-1.5, 0.5, 2.0, -0.5],\n",
    "            [3.0, -1.0, 0.25, 2.0],\n",
    "        ]\n",
    "    )\n",
    "\n",
    "    # Convert to binary format\n",
    "    binary_data = convert_array_dtype(test_data, dtype)\n",
    "\n",
    "    # Create input/output wires\n",
    "    w_addr = Input(ADDR_BITS, \"write_addr\")\n",
    "    w_en = Input(1, \"write_enable\")\n",
    "    w_clear = Input(1, \"write_clear\")\n",
    "    r_addr = Input(ADDR_BITS, \"read_addr\")\n",
    "\n",
    "    w_data = [Input(dtype.bitwidth(), f\"write_data_{i}\") for i in range(SIZE)]\n",
    "    r_data = [Output(dtype.bitwidth(), f\"read_data_{i}\") for i in range(SIZE)]\n",
    "\n",
    "    # Create accumulator\n",
    "    accum = AccumulatorBuffer(\n",
    "        data_type=dtype, addr_width=ADDR_BITS, num_columns=SIZE, adder=float_adder\n",
    "    )\n",
    "\n",
    "    # Connect ports\n",
    "    accum.connect_write_addr(w_addr)\n",
    "    accum.connect_write_enable(w_en)\n",
    "    accum.connect_write_clear(w_clear)\n",
    "    accum.connect_read_addr(r_addr)\n",
    "\n",
    "    for i in range(SIZE):\n",
    "        accum.connect_write_data(i, w_data[i])\n",
    "        accum.connect_read_data(i, r_data[i])\n",
    "\n",
    "    # Create simulation\n",
    "    sim = Simulation()\n",
    "\n",
    "    # Helper function to create input dictionary\n",
    "    def make_inputs(addr, data_row=None, enable=0, clear=0, read_addr=0):\n",
    "        inputs = {\n",
    "            \"write_addr\": addr,\n",
    "            \"write_enable\": enable,\n",
    "            \"write_clear\": clear,\n",
    "            \"read_addr\": read_addr,\n",
    "        }\n",
    "        if data_row is not None:\n",
    "            for i in range(SIZE):\n",
    "                inputs[f\"write_data_{i}\"] = int(data_row[i])\n",
    "        return inputs\n",
    "\n",
    "    # Simulation steps\n",
    "\n",
    "    # Step 1: Write first row with clear\n",
    "    sim.step(make_inputs(0, binary_data[0], enable=1, clear=1))\n",
    "\n",
    "    # Step 2: Write second row with clear\n",
    "    sim.step(make_inputs(1, binary_data[1], enable=1, clear=1))\n",
    "\n",
    "    # Step 3: Read first row\n",
    "    sim.step(make_inputs(0, read_addr=0))\n",
    "\n",
    "    # Step 4: Read second row\n",
    "    sim.step(make_inputs(0, read_addr=1))\n",
    "\n",
    "    # Helper function to convert output to float\n",
    "    def get_output_row(sim_trace):\n",
    "        return [\n",
    "            dtype(binint=sim_trace[f\"read_data_{i}\"]).decimal_approx\n",
    "            for i in range(SIZE)\n",
    "        ]\n",
    "\n",
    "    # Print results\n",
    "    print(\"First row read:\")\n",
    "    print(get_output_row(sim))\n",
    "    print(\"\\nSecond row read:\")\n",
    "    print(get_output_row(sim))\n",
    "\n",
    "    return sim\n",
    "\n",
    "\n",
    "# Run test\n",
    "if __name__ == \"__main__\":\n",
    "    sim = test_accumulator()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
