INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Vivado/ROT_7SEG/ROT_7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROT_7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Vivado/ROT_7SEG/T_ROT_7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ROT_7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Vivado/ROT_7SEG/ROT_7SEG.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
