

================================================================
== Vivado HLS Report for 'pi'
================================================================
* Date:           Thu May  7 18:30:41 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.579 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      372|      372| 3.720 us | 3.720 us |  372|  372|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       60|       60|        12|          -|          -|     5|    no    |
        | + Loop 1.1  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 2     |      310|      310|        62|          -|          -|     5|    no    |
        | + Loop 2.1  |       60|       60|        12|          -|          -|     5|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 18 [1/1] (2.77ns)   --->   "%tempA = alloca [25 x i64], align 16" [sha3/KeccakP-1600-reference.c:359]   --->   Operation 18 'alloca' 'tempA' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %.loopexit" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %0 ], [ %x, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%icmp_ln361 = icmp eq i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 21 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.34ns)   --->   "%x = add i3 %x_0, 1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 23 'add' 'x' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln361, label %.preheader1.preheader, label %.preheader2.preheader" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i3 %x_0 to i4" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 25 'zext' 'zext_ln362_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 26 'br' <Predicate = (!icmp_ln361)> <Delay = 1.35>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "br label %.preheader1" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 27 'br' <Predicate = (icmp_ln361)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ %y, %1 ], [ 0, %.preheader2.preheader ]"   --->   Operation 28 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln361_1 = icmp eq i3 %y_0, -3" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 29 'icmp' 'icmp_ln361_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_143 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 30 'speclooptripcount' 'empty_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.34ns)   --->   "%y = add i3 %y_0, 1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 31 'add' 'y' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln361_1, label %.loopexit.loopexit, label %1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln362_2 = zext i3 %y_0 to i4" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 33 'zext' 'zext_ln362_2' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_0, i2 0)" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 34 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.34ns)   --->   "%add_ln362_1 = add i4 %zext_ln362_1, %zext_ln362_2" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 35 'add' 'add_ln362_1' <Predicate = (!icmp_ln361_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln362_3 = zext i4 %add_ln362_1 to i5" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 36 'zext' 'zext_ln362_3' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln362 = add i5 %shl_ln3, %zext_ln362_3" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 37 'add' 'add_ln362' <Predicate = (!icmp_ln361_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i5 %add_ln362 to i64" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 38 'zext' 'zext_ln362' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln362" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 39 'getelementptr' 'A_addr' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 40 'load' 'A_load' <Predicate = (!icmp_ln361_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (icmp_ln361_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 42 [1/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 42 'load' 'A_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tempA_addr = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln362" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 43 'getelementptr' 'tempA_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.77ns)   --->   "store i64 %A_load, i64* %tempA_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.35>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%x_1 = phi i3 [ %x_5, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 46 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.00ns)   --->   "%icmp_ln363 = icmp eq i3 %x_1, -3" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 47 'icmp' 'icmp_ln363' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 48 'speclooptripcount' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.34ns)   --->   "%x_5 = add i3 %x_1, 1" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 49 'add' 'x_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln363, label %3, label %.preheader.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln364_2 = zext i3 %x_1 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 51 'zext' 'zext_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %x_1, i1 false)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 52 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln364_3 = zext i4 %shl_ln to i8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 53 'zext' 'zext_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 54 'br' <Predicate = (!icmp_ln363)> <Delay = 1.35>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:365]   --->   Operation 55 'ret' <Predicate = (icmp_ln363)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.92>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%y_1 = phi i3 [ %y_3, %2 ], [ 0, %.preheader.preheader ]"   --->   Operation 56 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i3 %y_1 to i6" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 57 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (1.00ns)   --->   "%icmp_ln363_1 = icmp eq i3 %y_1, -3" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 58 'icmp' 'icmp_ln363_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 59 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (1.34ns)   --->   "%y_3 = add i3 %y_1, 1" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 60 'add' 'y_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln363_1, label %.preheader1.loopexit, label %2" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln364_4 = zext i3 %y_1 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 62 'zext' 'zext_ln364_4' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln364_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_1, i2 0)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 63 'bitconcatenate' 'shl_ln364_1' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (1.34ns)   --->   "%add_ln364_3 = add i4 %zext_ln364_4, %zext_ln364_2" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 64 'add' 'add_ln364_3' <Predicate = (!icmp_ln363_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln364_5 = zext i4 %add_ln364_3 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 65 'zext' 'zext_ln364_5' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln364 = add i5 %zext_ln364_5, %shl_ln364_1" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 66 'add' 'add_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln364_6 = zext i5 %shl_ln364_1 to i6" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 67 'zext' 'zext_ln364_6' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (1.54ns)   --->   "%sub_ln364 = sub i6 %zext_ln364_6, %zext_ln363" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 68 'sub' 'sub_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i6 %sub_ln364 to i8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 69 'sext' 'sext_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (1.60ns)   --->   "%add_ln364_1 = add i8 %zext_ln364_3, %sext_ln364" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 70 'add' 'add_ln364_1' <Predicate = (!icmp_ln363_1)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [12/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 71 'urem' 'urem_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 72 'br' <Predicate = (icmp_ln363_1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.76>
ST_7 : Operation 73 [11/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 73 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.76>
ST_8 : Operation 74 [10/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 74 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 2.76>
ST_9 : Operation 75 [9/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 75 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 2.76>
ST_10 : Operation 76 [8/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 76 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.76>
ST_11 : Operation 77 [7/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 77 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.76>
ST_12 : Operation 78 [6/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 78 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.76>
ST_13 : Operation 79 [5/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 79 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.76>
ST_14 : Operation 80 [4/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 80 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 2.76>
ST_15 : Operation 81 [3/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 81 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 2.77>
ST_16 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i5 %add_ln364 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 82 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 83 [1/1] (0.00ns)   --->   "%tempA_addr_1 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln364" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 83 'getelementptr' 'tempA_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 84 [2/2] (2.77ns)   --->   "%tempA_load = load i64* %tempA_addr_1, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 84 'load' 'tempA_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 85 [2/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 85 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 8.57>
ST_17 : Operation 86 [1/2] (2.77ns)   --->   "%tempA_load = load i64* %tempA_addr_1, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 86 'load' 'tempA_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 87 [1/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 87 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i8 %urem_ln364 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 88 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = trunc i8 %urem_ln364 to i3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 89 'trunc' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln364_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln364_1, i2 0)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 90 'bitconcatenate' 'shl_ln364_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/1] (1.49ns)   --->   "%add_ln364_4 = add i4 %trunc_ln364, %zext_ln364_4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 91 'add' 'add_ln364_4' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln364_7 = zext i4 %add_ln364_4 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 92 'zext' 'zext_ln364_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (1.54ns)   --->   "%add_ln364_2 = add i5 %zext_ln364_7, %shl_ln364_3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 93 'add' 'add_ln364_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i5 %add_ln364_2 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 94 'zext' 'zext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln364_1" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 95 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (2.77ns)   --->   "store i64 %tempA_load, i64* %A_addr_2, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 96 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tempA         (alloca           ) [ 001111111111111111]
br_ln361      (br               ) [ 011110000000000000]
x_0           (phi              ) [ 001000000000000000]
icmp_ln361    (icmp             ) [ 001110000000000000]
empty         (speclooptripcount) [ 000000000000000000]
x             (add              ) [ 011110000000000000]
br_ln361      (br               ) [ 000000000000000000]
zext_ln362_1  (zext             ) [ 000110000000000000]
br_ln361      (br               ) [ 001110000000000000]
br_ln363      (br               ) [ 001111111111111111]
y_0           (phi              ) [ 000100000000000000]
icmp_ln361_1  (icmp             ) [ 001110000000000000]
empty_143     (speclooptripcount) [ 000000000000000000]
y             (add              ) [ 001110000000000000]
br_ln361      (br               ) [ 000000000000000000]
zext_ln362_2  (zext             ) [ 000000000000000000]
shl_ln3       (bitconcatenate   ) [ 000000000000000000]
add_ln362_1   (add              ) [ 000000000000000000]
zext_ln362_3  (zext             ) [ 000000000000000000]
add_ln362     (add              ) [ 000000000000000000]
zext_ln362    (zext             ) [ 000010000000000000]
A_addr        (getelementptr    ) [ 000010000000000000]
br_ln0        (br               ) [ 011110000000000000]
A_load        (load             ) [ 000000000000000000]
tempA_addr    (getelementptr    ) [ 000000000000000000]
store_ln362   (store            ) [ 000000000000000000]
br_ln361      (br               ) [ 001110000000000000]
x_1           (phi              ) [ 000001000000000000]
icmp_ln363    (icmp             ) [ 000001111111111111]
empty_144     (speclooptripcount) [ 000000000000000000]
x_5           (add              ) [ 001001111111111111]
br_ln363      (br               ) [ 000000000000000000]
zext_ln364_2  (zext             ) [ 000000111111111111]
shl_ln        (bitconcatenate   ) [ 000000000000000000]
zext_ln364_3  (zext             ) [ 000000111111111111]
br_ln363      (br               ) [ 000001111111111111]
ret_ln365     (ret              ) [ 000000000000000000]
y_1           (phi              ) [ 000000100000000000]
zext_ln363    (zext             ) [ 000000000000000000]
icmp_ln363_1  (icmp             ) [ 000001111111111111]
empty_145     (speclooptripcount) [ 000000000000000000]
y_3           (add              ) [ 000001111111111111]
br_ln363      (br               ) [ 000000000000000000]
zext_ln364_4  (zext             ) [ 000000011111111111]
shl_ln364_1   (bitconcatenate   ) [ 000000000000000000]
add_ln364_3   (add              ) [ 000000000000000000]
zext_ln364_5  (zext             ) [ 000000000000000000]
add_ln364     (add              ) [ 000000011111111110]
zext_ln364_6  (zext             ) [ 000000000000000000]
sub_ln364     (sub              ) [ 000000000000000000]
sext_ln364    (sext             ) [ 000000000000000000]
add_ln364_1   (add              ) [ 000000011111111111]
br_ln0        (br               ) [ 001001111111111111]
zext_ln364    (zext             ) [ 000000000000000000]
tempA_addr_1  (getelementptr    ) [ 000000000000000001]
tempA_load    (load             ) [ 000000000000000000]
urem_ln364    (urem             ) [ 000000000000000000]
trunc_ln364   (trunc            ) [ 000000000000000000]
trunc_ln364_1 (trunc            ) [ 000000000000000000]
shl_ln364_3   (bitconcatenate   ) [ 000000000000000000]
add_ln364_4   (add              ) [ 000000000000000000]
zext_ln364_7  (zext             ) [ 000000000000000000]
add_ln364_2   (add              ) [ 000000000000000000]
zext_ln364_1  (zext             ) [ 000000000000000000]
A_addr_2      (getelementptr    ) [ 000000000000000000]
store_ln364   (store            ) [ 000000000000000000]
br_ln363      (br               ) [ 000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="tempA_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="A_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="64" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="5" slack="0"/>
<pin id="34" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="37" class="1004" name="grp_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="5" slack="0"/>
<pin id="39" dir="0" index="1" bw="64" slack="0"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 store_ln364/17 "/>
</bind>
</comp>

<comp id="43" class="1004" name="tempA_addr_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="5" slack="1"/>
<pin id="47" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="grp_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="5" slack="0"/>
<pin id="51" dir="0" index="1" bw="64" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln362/4 tempA_load/16 "/>
</bind>
</comp>

<comp id="56" class="1004" name="tempA_addr_1_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="5" slack="0"/>
<pin id="60" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_1/16 "/>
</bind>
</comp>

<comp id="63" class="1004" name="A_addr_2_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="64" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/17 "/>
</bind>
</comp>

<comp id="72" class="1005" name="x_0_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="1"/>
<pin id="74" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="x_0_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="1"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="3" slack="0"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="83" class="1005" name="y_0_reg_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="3" slack="1"/>
<pin id="85" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="87" class="1004" name="y_0_phi_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="1" slack="1"/>
<pin id="91" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="94" class="1005" name="x_1_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="1"/>
<pin id="96" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_1_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="3" slack="0"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="1" slack="1"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/5 "/>
</bind>
</comp>

<comp id="105" class="1005" name="y_1_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="1"/>
<pin id="107" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="y_1_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="1" slack="1"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln361_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="zext_ln362_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln361_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="3" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="y_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="3" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln362_2_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_2/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln3_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln362_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="1"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362_1/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln362_3_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_3/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln362_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="zext_ln362_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln363_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_5_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln364_2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_2/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shl_ln_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="4" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln364_3_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_3/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln363_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln363_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363_1/6 "/>
</bind>
</comp>

<comp id="214" class="1004" name="y_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln364_4_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_4/6 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln364_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln364_1/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln364_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="3" slack="0"/>
<pin id="234" dir="0" index="1" bw="3" slack="1"/>
<pin id="235" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_3/6 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln364_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_5/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln364_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="4" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="zext_ln364_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_6/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="sub_ln364_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="0" index="1" bw="3" slack="0"/>
<pin id="254" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln364/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln364_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln364/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln364_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="0" index="1" bw="6" slack="0"/>
<pin id="264" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_1/6 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln364/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln364_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="5" slack="10"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/16 "/>
</bind>
</comp>

<comp id="276" class="1004" name="trunc_ln364_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364/17 "/>
</bind>
</comp>

<comp id="280" class="1004" name="trunc_ln364_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_1/17 "/>
</bind>
</comp>

<comp id="284" class="1004" name="shl_ln364_3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="0" index="2" bw="1" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln364_3/17 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln364_4_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="0"/>
<pin id="294" dir="0" index="1" bw="3" slack="11"/>
<pin id="295" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_4/17 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln364_7_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_7/17 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln364_2_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="0" index="1" bw="5" slack="0"/>
<pin id="304" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_2/17 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln364_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_1/17 "/>
</bind>
</comp>

<comp id="315" class="1005" name="x_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="320" class="1005" name="zext_ln362_1_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="4" slack="1"/>
<pin id="322" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362_1 "/>
</bind>
</comp>

<comp id="328" class="1005" name="y_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="333" class="1005" name="zext_ln362_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="1"/>
<pin id="335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362 "/>
</bind>
</comp>

<comp id="338" class="1005" name="A_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="1"/>
<pin id="340" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="346" class="1005" name="x_5_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="3" slack="0"/>
<pin id="348" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_5 "/>
</bind>
</comp>

<comp id="351" class="1005" name="zext_ln364_2_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364_2 "/>
</bind>
</comp>

<comp id="356" class="1005" name="zext_ln364_3_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364_3 "/>
</bind>
</comp>

<comp id="364" class="1005" name="y_3_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="3" slack="0"/>
<pin id="366" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="369" class="1005" name="zext_ln364_4_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="11"/>
<pin id="371" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln364_4 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln364_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="10"/>
<pin id="376" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="add_ln364 "/>
</bind>
</comp>

<comp id="379" class="1005" name="add_ln364_1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="1"/>
<pin id="381" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln364_1 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tempA_addr_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="1"/>
<pin id="386" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="18" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="18" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="54"><net_src comp="37" pin="3"/><net_sink comp="49" pin=1"/></net>

<net id="55"><net_src comp="43" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="61"><net_src comp="18" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="62"><net_src comp="56" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="68"><net_src comp="0" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="70"><net_src comp="49" pin="3"/><net_sink comp="37" pin=1"/></net>

<net id="71"><net_src comp="63" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="72" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="93"><net_src comp="83" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="120"><net_src comp="76" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="76" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="76" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="87" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="87" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="87" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="87" pin="4"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="144" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="156" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="148" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="180"><net_src comp="98" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="98" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="98" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="98" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="109" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="109" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="6" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="109" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="109" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="109" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="220" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="224" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="250"><net_src comp="224" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="255"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="204" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="251" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="24" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="266" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="280" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="16" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="296"><net_src comp="276" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="284" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="318"><net_src comp="122" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="323"><net_src comp="128" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="331"><net_src comp="138" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="336"><net_src comp="171" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="341"><net_src comp="30" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="37" pin=0"/></net>

<net id="349"><net_src comp="182" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="354"><net_src comp="188" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="359"><net_src comp="200" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="367"><net_src comp="214" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="372"><net_src comp="220" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="377"><net_src comp="241" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="382"><net_src comp="261" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="387"><net_src comp="56" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {17 }
 - Input state : 
	Port: pi : A | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln361 : 1
		x : 1
		br_ln361 : 2
		zext_ln362_1 : 1
	State 3
		icmp_ln361_1 : 1
		y : 1
		br_ln361 : 2
		zext_ln362_2 : 1
		shl_ln3 : 1
		add_ln362_1 : 2
		zext_ln362_3 : 3
		add_ln362 : 4
		zext_ln362 : 5
		A_addr : 6
		A_load : 7
	State 4
		store_ln362 : 1
	State 5
		icmp_ln363 : 1
		x_5 : 1
		br_ln363 : 2
		zext_ln364_2 : 1
		shl_ln : 1
		zext_ln364_3 : 2
	State 6
		zext_ln363 : 1
		icmp_ln363_1 : 1
		y_3 : 1
		br_ln363 : 2
		zext_ln364_4 : 1
		shl_ln364_1 : 1
		add_ln364_3 : 2
		zext_ln364_5 : 3
		add_ln364 : 4
		zext_ln364_6 : 2
		sub_ln364 : 3
		sext_ln364 : 4
		add_ln364_1 : 5
		urem_ln364 : 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tempA_addr_1 : 1
		tempA_load : 2
	State 17
		trunc_ln364 : 1
		trunc_ln364_1 : 1
		shl_ln364_3 : 2
		add_ln364_4 : 2
		zext_ln364_7 : 3
		add_ln364_2 : 4
		zext_ln364_1 : 5
		A_addr_2 : 6
		store_ln364 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   urem   |      grp_fu_266      |   106   |    44   |
|----------|----------------------|---------|---------|
|          |       x_fu_122       |    0    |    12   |
|          |       y_fu_138       |    0    |    12   |
|          |  add_ln362_1_fu_156  |    0    |    12   |
|          |   add_ln362_fu_165   |    0    |    15   |
|          |      x_5_fu_182      |    0    |    12   |
|    add   |      y_3_fu_214      |    0    |    12   |
|          |  add_ln364_3_fu_232  |    0    |    12   |
|          |   add_ln364_fu_241   |    0    |    15   |
|          |  add_ln364_1_fu_261  |    0    |    15   |
|          |  add_ln364_4_fu_292  |    0    |    13   |
|          |  add_ln364_2_fu_301  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln361_fu_116  |    0    |    9    |
|   icmp   |  icmp_ln361_1_fu_132 |    0    |    9    |
|          |   icmp_ln363_fu_176  |    0    |    9    |
|          |  icmp_ln363_1_fu_208 |    0    |    9    |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln364_fu_251   |    0    |    15   |
|----------|----------------------|---------|---------|
|          |  zext_ln362_1_fu_128 |    0    |    0    |
|          |  zext_ln362_2_fu_144 |    0    |    0    |
|          |  zext_ln362_3_fu_161 |    0    |    0    |
|          |   zext_ln362_fu_171  |    0    |    0    |
|          |  zext_ln364_2_fu_188 |    0    |    0    |
|          |  zext_ln364_3_fu_200 |    0    |    0    |
|   zext   |   zext_ln363_fu_204  |    0    |    0    |
|          |  zext_ln364_4_fu_220 |    0    |    0    |
|          |  zext_ln364_5_fu_237 |    0    |    0    |
|          |  zext_ln364_6_fu_247 |    0    |    0    |
|          |   zext_ln364_fu_272  |    0    |    0    |
|          |  zext_ln364_7_fu_297 |    0    |    0    |
|          |  zext_ln364_1_fu_307 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    shl_ln3_fu_148    |    0    |    0    |
|bitconcatenate|     shl_ln_fu_192    |    0    |    0    |
|          |  shl_ln364_1_fu_224  |    0    |    0    |
|          |  shl_ln364_3_fu_284  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln364_fu_257  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln364_fu_276  |    0    |    0    |
|          | trunc_ln364_1_fu_280 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   106   |   240   |
|----------|----------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|tempA|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   A_addr_reg_338   |    5   |
| add_ln364_1_reg_379|    8   |
|  add_ln364_reg_374 |    5   |
|tempA_addr_1_reg_384|    5   |
|     x_0_reg_72     |    3   |
|     x_1_reg_94     |    3   |
|     x_5_reg_346    |    3   |
|      x_reg_315     |    3   |
|     y_0_reg_83     |    3   |
|     y_1_reg_105    |    3   |
|     y_3_reg_364    |    3   |
|      y_reg_328     |    3   |
|zext_ln362_1_reg_320|    4   |
| zext_ln362_reg_333 |   64   |
|zext_ln364_2_reg_351|    4   |
|zext_ln364_3_reg_356|    8   |
|zext_ln364_4_reg_369|    4   |
+--------------------+--------+
|        Total       |   131  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_37 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_49 |  p0  |   3  |   5  |   15   ||    15   |
|    grp_fu_266    |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   46   ||  4.2535 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   106  |   240  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   39   |    -   |
|  Register |    -   |    -   |   131  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   237  |   279  |    0   |
+-----------+--------+--------+--------+--------+--------+
