#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005BB850 .scope module, "dmx2bits" "dmx2bits" 2 33;
 .timescale 0 0;
v005B51F0_0 .net "key", 1 0, C4<zz>; 0 drivers
v005B5248_0 .var "s", 3 0;
v005B52A0_0 .net "x", 0 0, C4<z>; 0 drivers
E_005B2D28 .event negedge, v005B52A0_0;
E_005B9770/0 .event edge, v005B5248_0, v005B51F0_0;
E_005B9770/1 .event posedge, v005B52A0_0;
E_005B9770 .event/or E_005B9770/0, E_005B9770/1;
S_005BB960 .scope module, "dmx3bits" "dmx3bits" 2 59;
 .timescale 0 0;
v005B52F8_0 .net "key", 2 0, C4<zzz>; 0 drivers
v005B5350_0 .var "s", 7 0;
v005B53A8_0 .net "x", 0 0, C4<z>; 0 drivers
E_005B9790 .event negedge, v005B53A8_0;
E_005B9730/0 .event edge, v005B5350_0, v005B52F8_0;
E_005B9730/1 .event posedge, v005B53A8_0;
E_005B9730 .event/or E_005B9730/0, E_005B9730/1;
S_005BB9E8 .scope module, "exercicio02" "exercicio02" 3 62;
 .timescale 0 0;
v005F4850_0 .var "IN", 3 0;
v005F50D8_0 .net "OUT", 3 0, v005B5508_0; 1 drivers
v005F5130_0 .var "adress", 0 0;
v005F5188_0 .var "clear", 0 0;
v005F51E0_0 .net "clk", 0 0, v005F47F8_0; 1 drivers
v005F5238_0 .var "readWrite", 0 0;
S_005BC2F0 .scope module, "clk1" "clock" 3 69, 2 180, S_005BB9E8;
 .timescale 0 0;
v005F47F8_0 .var "clk", 0 0;
S_005BBC08 .scope module, "ram1" "ram2x4" 3 70, 3 42, S_005BB9E8;
 .timescale 0 0;
v005F4430_0 .net "address", 0 0, v005F5130_0; 1 drivers
RS_005C1544 .resolv tri, L_005F69E0, L_005F6A90, L_005F6B40, L_005F6BF0;
v005F4488_0 .net8 "aux0", 3 0, RS_005C1544; 4 drivers
RS_005C155C .resolv tri, L_005F74E0, L_005F7590, L_005F7640, L_005F76F0;
v005F44E0_0 .net8 "aux1", 3 0, RS_005C155C; 4 drivers
v005F4538_0 .net "clear", 0 0, v005F5188_0; 1 drivers
v005F4590_0 .alias "clk", 0 0, v005F51E0_0;
v005F45E8_0 .var "inDemux", 0 0;
v005F4640_0 .net "readWrite", 0 0, v005F5238_0; 1 drivers
v005F4698_0 .alias "s", 3 0, v005F50D8_0;
v005F46F0_0 .net "w0", 0 0, v005F4380_0; 1 drivers
v005F4748_0 .net "w1", 0 0, v005F43D8_0; 1 drivers
v005F47A0_0 .net "x", 3 0, v005F4850_0; 1 drivers
S_005BC268 .scope module, "dmx1" "dmx1bit" 3 49, 2 9, S_005BBC08;
 .timescale 0 0;
v005F42D0_0 .net "a", 0 0, v005F45E8_0; 1 drivers
v005F4328_0 .alias "key", 0 0, v005F4430_0;
v005F4380_0 .var "s0", 0 0;
v005F43D8_0 .var "s1", 0 0;
E_005B4AE0 .event edge, v005F42D0_0, v005F29C8_0, v005F3E00_0, v005B54B0_0;
S_005BBFC0 .scope module, "ram1" "ram1x4" 3 51, 3 9, S_005BBC08;
 .timescale 0 0;
L_005F4910 .functor NOT 1, L_005F5970, C4<0>, C4<0>, C4<0>;
L_005F4A28 .functor NOT 1, L_005F59C8, C4<0>, C4<0>, C4<0>;
L_005F4B78 .functor NOT 1, L_005F5A20, C4<0>, C4<0>, C4<0>;
L_005F4C20 .functor NOT 1, L_005F5A78, C4<0>, C4<0>, C4<0>;
L_005F4CC8 .functor AND 1, v005F47F8_0, v005F5238_0, v005F4380_0, C4<1>;
L_005F4DA8 .functor AND 1, L_005F6A38, v005F4380_0, C4<1>, C4<1>;
L_005ABB98 .functor AND 1, L_005F6AE8, v005F4380_0, C4<1>, C4<1>;
L_005F4E88 .functor AND 1, L_005F6B98, v005F4380_0, C4<1>, C4<1>;
L_005F4F30 .functor AND 1, L_005F6C48, v005F4380_0, C4<1>, C4<1>;
v005F3868_0 .net *"_s1", 0 0, L_005F5970; 1 drivers
v005F38D8_0 .net *"_s3", 0 0, L_005F59C8; 1 drivers
v005F3930_0 .net *"_s43", 0 0, L_005F5F48; 1 drivers
v005F3988_0 .net *"_s47", 0 0, L_005F5FF8; 1 drivers
v005F39E0_0 .net *"_s5", 0 0, L_005F5A20; 1 drivers
v005F3A38_0 .net *"_s51", 0 0, L_005F68D8; 1 drivers
v005F3A90_0 .net *"_s55", 0 0, L_005F6988; 1 drivers
v005F3AE8_0 .net *"_s56", 0 0, L_005F4DA8; 1 drivers
v005F3B40_0 .net *"_s59", 0 0, L_005F6A38; 1 drivers
v005F3B98_0 .net *"_s60", 0 0, L_005ABB98; 1 drivers
v005F3BF0_0 .net *"_s63", 0 0, L_005F6AE8; 1 drivers
v005F3C48_0 .net *"_s64", 0 0, L_005F4E88; 1 drivers
v005F3CA0_0 .net *"_s67", 0 0, L_005F6B98; 1 drivers
v005F3CF8_0 .net *"_s68", 0 0, L_005F4F30; 1 drivers
v005F3D50_0 .net *"_s7", 0 0, L_005F5A78; 1 drivers
v005F3DA8_0 .net *"_s71", 0 0, L_005F6C48; 1 drivers
v005F3E00_0 .alias "address", 0 0, v005F46F0_0;
RS_005C1D6C .resolv tri, L_005F5EF0, L_005F5FA0, L_005F6050, L_005F6930;
v005F3E58_0 .net8 "aux", 3 0, RS_005C1D6C; 4 drivers
v005F3EB0_0 .alias "clear", 0 0, v005F4538_0;
v005F3F08_0 .alias "clk", 0 0, v005F51E0_0;
v005F3F60_0 .net "not0", 0 0, L_005F4910; 1 drivers
v005F3FB8_0 .net "not1", 0 0, L_005F4A28; 1 drivers
v005F4010_0 .net "not2", 0 0, L_005F4B78; 1 drivers
v005F4068_0 .net "not3", 0 0, L_005F4C20; 1 drivers
RS_005C1D84 .resolv tri, L_005F5AD0, L_005F5BD8, L_005F5CE0, L_005F5DE8;
v005F40C0_0 .net8 "q", 3 0, RS_005C1D84; 4 drivers
RS_005C1D9C .resolv tri, L_005F5B28, L_005F5C30, L_005F5D38, L_005F5E40;
v005F4118_0 .net8 "qnot", 3 0, RS_005C1D9C; 4 drivers
v005F4170_0 .alias "readWrite", 0 0, v005F4640_0;
v005F41C8_0 .alias "s", 3 0, v005F4488_0;
v005F4220_0 .net "w", 0 0, L_005F4CC8; 1 drivers
v005F4278_0 .alias "x", 3 0, v005F47A0_0;
L_005F5970 .part v005F4850_0, 0, 1;
L_005F59C8 .part v005F4850_0, 1, 1;
L_005F5A20 .part v005F4850_0, 2, 1;
L_005F5A78 .part v005F4850_0, 3, 1;
L_005F5AD0 .part/pv v005F37B8_0, 0, 1, 4;
L_005F5B28 .part/pv v005F3810_0, 0, 1, 4;
L_005F5B80 .part v005F4850_0, 3, 1;
L_005F5BD8 .part/pv v005F3550_0, 1, 1, 4;
L_005F5C30 .part/pv v005F35A8_0, 1, 1, 4;
L_005F5C88 .part v005F4850_0, 2, 1;
L_005F5CE0 .part/pv v005F32E8_0, 2, 1, 4;
L_005F5D38 .part/pv v005F3340_0, 2, 1, 4;
L_005F5D90 .part v005F4850_0, 1, 1;
L_005F5DE8 .part/pv v005F3050_0, 3, 1, 4;
L_005F5E40 .part/pv v005F30D8_0, 3, 1, 4;
L_005F5E98 .part v005F4850_0, 0, 1;
L_005F5EF0 .part/pv L_005F5F48, 0, 1, 4;
L_005F5F48 .part RS_005C1D84, 3, 1;
L_005F5FA0 .part/pv L_005F5FF8, 1, 1, 4;
L_005F5FF8 .part RS_005C1D84, 2, 1;
L_005F6050 .part/pv L_005F68D8, 2, 1, 4;
L_005F68D8 .part RS_005C1D84, 1, 1;
L_005F6930 .part/pv L_005F6988, 3, 1, 4;
L_005F6988 .part RS_005C1D84, 0, 1;
L_005F69E0 .part/pv L_005F4DA8, 0, 1, 4;
L_005F6A38 .part RS_005C1D6C, 0, 1;
L_005F6A90 .part/pv L_005ABB98, 1, 1, 4;
L_005F6AE8 .part RS_005C1D6C, 1, 1;
L_005F6B40 .part/pv L_005F4E88, 2, 1, 4;
L_005F6B98 .part RS_005C1D6C, 2, 1;
L_005F6BF0 .part/pv L_005F4F30, 3, 1, 4;
L_005F6C48 .part RS_005C1D6C, 3, 1;
S_005BC1E0 .scope module, "flip1" "ffJK" 3 22, 2 202, S_005BBFC0;
 .timescale 0 0;
v005F3600_0 .alias "clear", 0 0, v005F4538_0;
v005F3658_0 .alias "clk", 0 0, v005F4220_0;
v005F36B0_0 .net "j", 0 0, L_005F5B80; 1 drivers
v005F3708_0 .alias "k", 0 0, v005F4068_0;
v005F3760_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F37B8_0 .var "q", 0 0;
v005F3810_0 .var "qnot", 0 0;
E_005B3C60 .event posedge, v005F3760_0, v005B5560_0, v005F2EF0_0;
S_005BC158 .scope module, "flip2" "ffJK" 3 23, 2 202, S_005BBFC0;
 .timescale 0 0;
v005F3398_0 .alias "clear", 0 0, v005F4538_0;
v005F33F0_0 .alias "clk", 0 0, v005F4220_0;
v005F3448_0 .net "j", 0 0, L_005F5C88; 1 drivers
v005F34A0_0 .alias "k", 0 0, v005F4010_0;
v005F34F8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F3550_0 .var "q", 0 0;
v005F35A8_0 .var "qnot", 0 0;
E_005B3C80 .event posedge, v005F34F8_0, v005B5560_0, v005F2EF0_0;
S_005BC0D0 .scope module, "flip3" "ffJK" 3 24, 2 202, S_005BBFC0;
 .timescale 0 0;
v005F3130_0 .alias "clear", 0 0, v005F4538_0;
v005F3188_0 .alias "clk", 0 0, v005F4220_0;
v005F31E0_0 .net "j", 0 0, L_005F5D90; 1 drivers
v005F3238_0 .alias "k", 0 0, v005F3FB8_0;
v005F3290_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F32E8_0 .var "q", 0 0;
v005F3340_0 .var "qnot", 0 0;
E_005B3CE0 .event posedge, v005F3290_0, v005B5560_0, v005F2EF0_0;
S_005BC048 .scope module, "flip4" "ffJK" 3 25, 2 202, S_005BBFC0;
 .timescale 0 0;
v005F2E98_0 .alias "clear", 0 0, v005F4538_0;
v005F2EF0_0 .alias "clk", 0 0, v005F4220_0;
v005F2F48_0 .net "j", 0 0, L_005F5E98; 1 drivers
v005F2FA0_0 .alias "k", 0 0, v005F3F60_0;
v005F2FF8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F3050_0 .var "q", 0 0;
v005F30D8_0 .var "qnot", 0 0;
E_005B3D20 .event posedge, v005F2FF8_0, v005B5560_0, v005F2EF0_0;
S_005BBD18 .scope module, "ram2" "ram1x4" 3 52, 3 9, S_005BBC08;
 .timescale 0 0;
L_005F4FD8 .functor NOT 1, L_005F6CA0, C4<0>, C4<0>, C4<0>;
L_005F5080 .functor NOT 1, L_005F6CF8, C4<0>, C4<0>, C4<0>;
L_005F7948 .functor NOT 1, L_005F6D50, C4<0>, C4<0>, C4<0>;
L_005F79F0 .functor NOT 1, L_005F6DA8, C4<0>, C4<0>, C4<0>;
L_005F7A98 .functor AND 1, v005F47F8_0, v005F5238_0, v005F43D8_0, C4<1>;
L_005F7BB0 .functor AND 1, L_005F7538, v005F43D8_0, C4<1>, C4<1>;
L_005F48D8 .functor AND 1, L_005F75E8, v005F43D8_0, C4<1>, C4<1>;
L_005F7C90 .functor AND 1, L_005F7698, v005F43D8_0, C4<1>, C4<1>;
L_005F7D38 .functor AND 1, L_005F7748, v005F43D8_0, C4<1>, C4<1>;
v005F2448_0 .net *"_s1", 0 0, L_005F6CA0; 1 drivers
v005F24A0_0 .net *"_s3", 0 0, L_005F6CF8; 1 drivers
v005F24F8_0 .net *"_s43", 0 0, L_005F7278; 1 drivers
v005F2550_0 .net *"_s47", 0 0, L_005F7328; 1 drivers
v005F25A8_0 .net *"_s5", 0 0, L_005F6D50; 1 drivers
v005F2600_0 .net *"_s51", 0 0, L_005F73D8; 1 drivers
v005F2658_0 .net *"_s55", 0 0, L_005F7488; 1 drivers
v005F26B0_0 .net *"_s56", 0 0, L_005F7BB0; 1 drivers
v005F2708_0 .net *"_s59", 0 0, L_005F7538; 1 drivers
v005F2760_0 .net *"_s60", 0 0, L_005F48D8; 1 drivers
v005F27B8_0 .net *"_s63", 0 0, L_005F75E8; 1 drivers
v005F2810_0 .net *"_s64", 0 0, L_005F7C90; 1 drivers
v005F2868_0 .net *"_s67", 0 0, L_005F7698; 1 drivers
v005F28C0_0 .net *"_s68", 0 0, L_005F7D38; 1 drivers
v005F2918_0 .net *"_s7", 0 0, L_005F6DA8; 1 drivers
v005F2970_0 .net *"_s71", 0 0, L_005F7748; 1 drivers
v005F29C8_0 .alias "address", 0 0, v005F4748_0;
RS_005C194C .resolv tri, L_005F7220, L_005F72D0, L_005F7380, L_005F7430;
v005F2A20_0 .net8 "aux", 3 0, RS_005C194C; 4 drivers
v005F2A78_0 .alias "clear", 0 0, v005F4538_0;
v005F2AD0_0 .alias "clk", 0 0, v005F51E0_0;
v005F2B28_0 .net "not0", 0 0, L_005F4FD8; 1 drivers
v005F2B80_0 .net "not1", 0 0, L_005F5080; 1 drivers
v005F2BD8_0 .net "not2", 0 0, L_005F7948; 1 drivers
v005F2C30_0 .net "not3", 0 0, L_005F79F0; 1 drivers
RS_005C197C .resolv tri, L_005F6E00, L_005F6F08, L_005F7010, L_005F7118;
v005F2C88_0 .net8 "q", 3 0, RS_005C197C; 4 drivers
RS_005C1994 .resolv tri, L_005F6E58, L_005F6F60, L_005F7068, L_005F7170;
v005F2CE0_0 .net8 "qnot", 3 0, RS_005C1994; 4 drivers
v005F2D38_0 .alias "readWrite", 0 0, v005F4640_0;
v005F2D90_0 .alias "s", 3 0, v005F44E0_0;
v005F2DE8_0 .net "w", 0 0, L_005F7A98; 1 drivers
v005F2E40_0 .alias "x", 3 0, v005F47A0_0;
L_005F6CA0 .part v005F4850_0, 0, 1;
L_005F6CF8 .part v005F4850_0, 1, 1;
L_005F6D50 .part v005F4850_0, 2, 1;
L_005F6DA8 .part v005F4850_0, 3, 1;
L_005F6E00 .part/pv v005F2398_0, 0, 1, 4;
L_005F6E58 .part/pv v005F23F0_0, 0, 1, 4;
L_005F6EB0 .part v005F4850_0, 3, 1;
L_005F6F08 .part/pv v005F2130_0, 1, 1, 4;
L_005F6F60 .part/pv v005F2188_0, 1, 1, 4;
L_005F6FB8 .part v005F4850_0, 2, 1;
L_005F7010 .part/pv v005B5980_0, 2, 1, 4;
L_005F7068 .part/pv v005B59D8_0, 2, 1, 4;
L_005F70C0 .part v005F4850_0, 1, 1;
L_005F7118 .part/pv v005B5718_0, 3, 1, 4;
L_005F7170 .part/pv v005B5770_0, 3, 1, 4;
L_005F71C8 .part v005F4850_0, 0, 1;
L_005F7220 .part/pv L_005F7278, 0, 1, 4;
L_005F7278 .part RS_005C197C, 3, 1;
L_005F72D0 .part/pv L_005F7328, 1, 1, 4;
L_005F7328 .part RS_005C197C, 2, 1;
L_005F7380 .part/pv L_005F73D8, 2, 1, 4;
L_005F73D8 .part RS_005C197C, 1, 1;
L_005F7430 .part/pv L_005F7488, 3, 1, 4;
L_005F7488 .part RS_005C197C, 0, 1;
L_005F74E0 .part/pv L_005F7BB0, 0, 1, 4;
L_005F7538 .part RS_005C194C, 0, 1;
L_005F7590 .part/pv L_005F48D8, 1, 1, 4;
L_005F75E8 .part RS_005C194C, 1, 1;
L_005F7640 .part/pv L_005F7C90, 2, 1, 4;
L_005F7698 .part RS_005C194C, 2, 1;
L_005F76F0 .part/pv L_005F7D38, 3, 1, 4;
L_005F7748 .part RS_005C194C, 3, 1;
S_005BBF38 .scope module, "flip1" "ffJK" 3 22, 2 202, S_005BBD18;
 .timescale 0 0;
v005F21E0_0 .alias "clear", 0 0, v005F4538_0;
v005F2238_0 .alias "clk", 0 0, v005F2DE8_0;
v005F2290_0 .net "j", 0 0, L_005F6EB0; 1 drivers
v005F22E8_0 .alias "k", 0 0, v005F2C30_0;
v005F2340_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F2398_0 .var "q", 0 0;
v005F23F0_0 .var "qnot", 0 0;
E_005B96F0 .event posedge, v005F2340_0, v005B5560_0, v005B55B8_0;
S_005BBEB0 .scope module, "flip2" "ffJK" 3 23, 2 202, S_005BBD18;
 .timescale 0 0;
v005B5A30_0 .alias "clear", 0 0, v005F4538_0;
v005B5A88_0 .alias "clk", 0 0, v005F2DE8_0;
v005B5AE0_0 .net "j", 0 0, L_005F6FB8; 1 drivers
v005B5B38_0 .alias "k", 0 0, v005F2BD8_0;
v005F20D8_0 .net "preset", 0 0, C4<0>; 1 drivers
v005F2130_0 .var "q", 0 0;
v005F2188_0 .var "qnot", 0 0;
E_005BA390 .event posedge, v005F20D8_0, v005B5560_0, v005B55B8_0;
S_005BBE28 .scope module, "flip3" "ffJK" 3 24, 2 202, S_005BBD18;
 .timescale 0 0;
v005B57C8_0 .alias "clear", 0 0, v005F4538_0;
v005B5820_0 .alias "clk", 0 0, v005F2DE8_0;
v005B5878_0 .net "j", 0 0, L_005F70C0; 1 drivers
v005B58D0_0 .alias "k", 0 0, v005F2B80_0;
v005B5928_0 .net "preset", 0 0, C4<0>; 1 drivers
v005B5980_0 .var "q", 0 0;
v005B59D8_0 .var "qnot", 0 0;
E_005B9670 .event posedge, v005B5928_0, v005B5560_0, v005B55B8_0;
S_005BBDA0 .scope module, "flip4" "ffJK" 3 25, 2 202, S_005BBD18;
 .timescale 0 0;
v005B5560_0 .alias "clear", 0 0, v005F4538_0;
v005B55B8_0 .alias "clk", 0 0, v005F2DE8_0;
v005B5610_0 .net "j", 0 0, L_005F71C8; 1 drivers
v005B5668_0 .alias "k", 0 0, v005F2B28_0;
v005B56C0_0 .net "preset", 0 0, C4<0>; 1 drivers
v005B5718_0 .var "q", 0 0;
v005B5770_0 .var "qnot", 0 0;
E_005B96D0 .event posedge, v005B56C0_0, v005B5560_0, v005B55B8_0;
S_005BBC90 .scope module, "mux1" "mux1bit" 3 54, 2 94, S_005BBC08;
 .timescale 0 0;
v005B5400_0 .alias "i0", 3 0, v005F4488_0;
v005B5458_0 .alias "i1", 3 0, v005F44E0_0;
v005B54B0_0 .alias "key", 0 0, v005F4430_0;
v005B5508_0 .var "s", 3 0;
E_005B9750 .event edge, v005B5400_0, v005B5458_0, v005B54B0_0;
S_005BBA70 .scope module, "mux1bit2" "mux1bit2" 2 113;
 .timescale 0 0;
v005F5290_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v005F52E8_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5340_0 .net "key", 0 0, C4<z>; 0 drivers
v005F5398_0 .var "s", 7 0;
E_005B4B80 .event edge, v005F5290_0, v005F52E8_0, v005F5340_0;
S_005BBAF8 .scope module, "mux2bits" "mux2bits" 2 132;
 .timescale 0 0;
v005F53F0_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5448_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v005F54A0_0 .net "i2", 7 0, C4<zzzzzzzz>; 0 drivers
v005F54F8_0 .net "i3", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5550_0 .net "key", 1 0, C4<zz>; 0 drivers
v005F55A8_0 .var "s", 7 0;
E_005B4AA0/0 .event edge, v005F54F8_0, v005F54A0_0, v005F5448_0, v005F53F0_0;
E_005B4AA0/1 .event edge, v005F5550_0;
E_005B4AA0 .event/or E_005B4AA0/0, E_005B4AA0/1;
S_005BBB80 .scope module, "mux3bits" "mux3bits" 2 151;
 .timescale 0 0;
v005F5600_0 .net "i0", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5658_0 .net "i1", 7 0, C4<zzzzzzzz>; 0 drivers
v005F56B0_0 .net "i2", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5708_0 .net "i3", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5760_0 .net "i4", 7 0, C4<zzzzzzzz>; 0 drivers
v005F57B8_0 .net "i5", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5810_0 .net "i6", 7 0, C4<zzzzzzzz>; 0 drivers
v005F5868_0 .net "i7", 7 0, C4<zzzzzzzz>; 0 drivers
v005F58C0_0 .net "key", 2 0, C4<zzz>; 0 drivers
v005F5918_0 .var "s", 7 0;
E_005B3CC0/0 .event edge, v005F5868_0, v005F5810_0, v005F57B8_0, v005F5760_0;
E_005B3CC0/1 .event edge, v005F5708_0, v005F56B0_0, v005F5658_0, v005F5600_0;
E_005B3CC0/2 .event edge, v005F58C0_0;
E_005B3CC0 .event/or E_005B3CC0/0, E_005B3CC0/1, E_005B3CC0/2;
    .scope S_005BB850;
T_0 ;
    %set/v v005B5248_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_005BB850;
T_1 ;
    %wait E_005B9770;
    %load/v 8, v005B51F0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_1.0, 4;
    %movi 8, 1, 4;
    %set/v v005B5248_0, 8, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v005B51F0_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_1.2, 4;
    %movi 8, 2, 4;
    %set/v v005B5248_0, 8, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v005B51F0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_1.4, 4;
    %movi 8, 4, 4;
    %set/v v005B5248_0, 8, 4;
    %jmp T_1.5;
T_1.4 ;
    %load/v 8, v005B51F0_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_1.6, 4;
    %movi 8, 8, 4;
    %set/v v005B5248_0, 8, 4;
T_1.6 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_005BB850;
T_2 ;
    %wait E_005B2D28;
    %set/v v005B5248_0, 0, 4;
    %jmp T_2;
    .thread T_2;
    .scope S_005BB960;
T_3 ;
    %set/v v005B5350_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_005BB960;
T_4 ;
    %wait E_005B9730;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %movi 8, 1, 8;
    %set/v v005B5350_0, 8, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_4.2, 4;
    %movi 8, 2, 8;
    %set/v v005B5350_0, 8, 8;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_4.4, 4;
    %movi 8, 4, 8;
    %set/v v005B5350_0, 8, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_4.6, 4;
    %movi 8, 8, 8;
    %set/v v005B5350_0, 8, 8;
    %jmp T_4.7;
T_4.6 ;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_4.8, 4;
    %movi 8, 16, 8;
    %set/v v005B5350_0, 8, 8;
    %jmp T_4.9;
T_4.8 ;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_4.10, 4;
    %movi 8, 32, 8;
    %set/v v005B5350_0, 8, 8;
    %jmp T_4.11;
T_4.10 ;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_4.12, 4;
    %movi 8, 64, 8;
    %set/v v005B5350_0, 8, 8;
    %jmp T_4.13;
T_4.12 ;
    %load/v 8, v005B52F8_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 7, 5;
    %jmp/0xz  T_4.14, 4;
    %movi 8, 128, 8;
    %set/v v005B5350_0, 8, 8;
T_4.14 ;
T_4.13 ;
T_4.11 ;
T_4.9 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005BB960;
T_5 ;
    %wait E_005B9790;
    %set/v v005B5350_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_005BC2F0;
T_6 ;
    %set/v v005F47F8_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_005BC2F0;
T_7 ;
    %delay 5, 0;
    %load/v 8, v005F47F8_0, 1;
    %inv 8, 1;
    %set/v v005F47F8_0, 8, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_005BC268;
T_8 ;
    %set/v v005F4380_0, 0, 1;
    %set/v v005F43D8_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_005BC268;
T_9 ;
    %wait E_005B4AE0;
    %load/v 8, v005F4328_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v005F42D0_0, 1;
    %set/v v005F4380_0, 8, 1;
    %set/v v005F43D8_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %set/v v005F4380_0, 0, 1;
    %load/v 8, v005F42D0_0, 1;
    %set/v v005F43D8_0, 8, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_005BC1E0;
T_10 ;
    %wait E_005B3C60;
    %load/v 8, v005F3600_0, 1;
    %jmp/0xz  T_10.0, 8;
    %set/v v005F37B8_0, 0, 1;
    %set/v v005F3810_0, 1, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v005F3760_0, 1;
    %jmp/0xz  T_10.2, 8;
    %set/v v005F37B8_0, 1, 1;
    %set/v v005F3810_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v005F36B0_0, 1;
    %load/v 9, v005F3708_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F37B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3810_0, 0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/v 8, v005F36B0_0, 1;
    %inv 8, 1;
    %load/v 9, v005F3708_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F37B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3810_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/v 8, v005F36B0_0, 1;
    %load/v 9, v005F3708_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.8, 8;
    %load/v 8, v005F37B8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F37B8_0, 0, 8;
    %load/v 8, v005F3810_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3810_0, 0, 8;
T_10.8 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_005BC158;
T_11 ;
    %wait E_005B3C80;
    %load/v 8, v005F3398_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v005F3550_0, 0, 1;
    %set/v v005F35A8_0, 1, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v005F34F8_0, 1;
    %jmp/0xz  T_11.2, 8;
    %set/v v005F3550_0, 1, 1;
    %set/v v005F35A8_0, 0, 1;
    %jmp T_11.3;
T_11.2 ;
    %load/v 8, v005F3448_0, 1;
    %load/v 9, v005F34A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3550_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F35A8_0, 0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/v 8, v005F3448_0, 1;
    %inv 8, 1;
    %load/v 9, v005F34A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F35A8_0, 0, 1;
    %jmp T_11.7;
T_11.6 ;
    %load/v 8, v005F3448_0, 1;
    %load/v 9, v005F34A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_11.8, 8;
    %load/v 8, v005F3550_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3550_0, 0, 8;
    %load/v 8, v005F35A8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F35A8_0, 0, 8;
T_11.8 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_005BC0D0;
T_12 ;
    %wait E_005B3CE0;
    %load/v 8, v005F3130_0, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v005F32E8_0, 0, 1;
    %set/v v005F3340_0, 1, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v005F3290_0, 1;
    %jmp/0xz  T_12.2, 8;
    %set/v v005F32E8_0, 1, 1;
    %set/v v005F3340_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/v 8, v005F31E0_0, 1;
    %load/v 9, v005F3238_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3340_0, 0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/v 8, v005F31E0_0, 1;
    %inv 8, 1;
    %load/v 9, v005F3238_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3340_0, 0, 1;
    %jmp T_12.7;
T_12.6 ;
    %load/v 8, v005F31E0_0, 1;
    %load/v 9, v005F3238_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_12.8, 8;
    %load/v 8, v005F32E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F32E8_0, 0, 8;
    %load/v 8, v005F3340_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3340_0, 0, 8;
T_12.8 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_005BC048;
T_13 ;
    %wait E_005B3D20;
    %load/v 8, v005F2E98_0, 1;
    %jmp/0xz  T_13.0, 8;
    %set/v v005F3050_0, 0, 1;
    %set/v v005F30D8_0, 1, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v005F2FF8_0, 1;
    %jmp/0xz  T_13.2, 8;
    %set/v v005F3050_0, 1, 1;
    %set/v v005F30D8_0, 0, 1;
    %jmp T_13.3;
T_13.2 ;
    %load/v 8, v005F2F48_0, 1;
    %load/v 9, v005F2FA0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3050_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F30D8_0, 0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/v 8, v005F2F48_0, 1;
    %inv 8, 1;
    %load/v 9, v005F2FA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3050_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F30D8_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %load/v 8, v005F2F48_0, 1;
    %load/v 9, v005F2FA0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_13.8, 8;
    %load/v 8, v005F3050_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F3050_0, 0, 8;
    %load/v 8, v005F30D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F30D8_0, 0, 8;
T_13.8 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_005BBF38;
T_14 ;
    %wait E_005B96F0;
    %load/v 8, v005F21E0_0, 1;
    %jmp/0xz  T_14.0, 8;
    %set/v v005F2398_0, 0, 1;
    %set/v v005F23F0_0, 1, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v005F2340_0, 1;
    %jmp/0xz  T_14.2, 8;
    %set/v v005F2398_0, 1, 1;
    %set/v v005F23F0_0, 0, 1;
    %jmp T_14.3;
T_14.2 ;
    %load/v 8, v005F2290_0, 1;
    %load/v 9, v005F22E8_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2398_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F23F0_0, 0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/v 8, v005F2290_0, 1;
    %inv 8, 1;
    %load/v 9, v005F22E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2398_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F23F0_0, 0, 1;
    %jmp T_14.7;
T_14.6 ;
    %load/v 8, v005F2290_0, 1;
    %load/v 9, v005F22E8_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_14.8, 8;
    %load/v 8, v005F2398_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2398_0, 0, 8;
    %load/v 8, v005F23F0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F23F0_0, 0, 8;
T_14.8 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_005BBEB0;
T_15 ;
    %wait E_005BA390;
    %load/v 8, v005B5A30_0, 1;
    %jmp/0xz  T_15.0, 8;
    %set/v v005F2130_0, 0, 1;
    %set/v v005F2188_0, 1, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v005F20D8_0, 1;
    %jmp/0xz  T_15.2, 8;
    %set/v v005F2130_0, 1, 1;
    %set/v v005F2188_0, 0, 1;
    %jmp T_15.3;
T_15.2 ;
    %load/v 8, v005B5AE0_0, 1;
    %load/v 9, v005B5B38_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2130_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2188_0, 0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v005B5AE0_0, 1;
    %inv 8, 1;
    %load/v 9, v005B5B38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2130_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2188_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %load/v 8, v005B5AE0_0, 1;
    %load/v 9, v005B5B38_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.8, 8;
    %load/v 8, v005F2130_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2130_0, 0, 8;
    %load/v 8, v005F2188_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F2188_0, 0, 8;
T_15.8 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_005BBE28;
T_16 ;
    %wait E_005B9670;
    %load/v 8, v005B57C8_0, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v005B5980_0, 0, 1;
    %set/v v005B59D8_0, 1, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v005B5928_0, 1;
    %jmp/0xz  T_16.2, 8;
    %set/v v005B5980_0, 1, 1;
    %set/v v005B59D8_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/v 8, v005B5878_0, 1;
    %load/v 9, v005B58D0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5980_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B59D8_0, 0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/v 8, v005B5878_0, 1;
    %inv 8, 1;
    %load/v 9, v005B58D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5980_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B59D8_0, 0, 1;
    %jmp T_16.7;
T_16.6 ;
    %load/v 8, v005B5878_0, 1;
    %load/v 9, v005B58D0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_16.8, 8;
    %load/v 8, v005B5980_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5980_0, 0, 8;
    %load/v 8, v005B59D8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B59D8_0, 0, 8;
T_16.8 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_005BBDA0;
T_17 ;
    %wait E_005B96D0;
    %load/v 8, v005B5560_0, 1;
    %jmp/0xz  T_17.0, 8;
    %set/v v005B5718_0, 0, 1;
    %set/v v005B5770_0, 1, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/v 8, v005B56C0_0, 1;
    %jmp/0xz  T_17.2, 8;
    %set/v v005B5718_0, 1, 1;
    %set/v v005B5770_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %load/v 8, v005B5610_0, 1;
    %load/v 9, v005B5668_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5718_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5770_0, 0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/v 8, v005B5610_0, 1;
    %inv 8, 1;
    %load/v 9, v005B5668_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.6, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5718_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5770_0, 0, 1;
    %jmp T_17.7;
T_17.6 ;
    %load/v 8, v005B5610_0, 1;
    %load/v 9, v005B5668_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_17.8, 8;
    %load/v 8, v005B5718_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5718_0, 0, 8;
    %load/v 8, v005B5770_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005B5770_0, 0, 8;
T_17.8 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_005BBC90;
T_18 ;
    %wait E_005B9750;
    %load/v 8, v005B54B0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_18.0, 8;
    %load/v 8, v005B5400_0, 4;
    %set/v v005B5508_0, 8, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v005B5458_0, 4;
    %set/v v005B5508_0, 8, 4;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_005BBC08;
T_19 ;
    %set/v v005F45E8_0, 1, 1;
    %end;
    .thread T_19;
    .scope S_005BB9E8;
T_20 ;
    %movi 8, 11, 4;
    %set/v v005F4850_0, 8, 4;
    %set/v v005F5188_0, 0, 1;
    %set/v v005F5130_0, 0, 1;
    %set/v v005F5238_0, 0, 1;
    %vpi_call 3 79 "$display", "Ex02";
    %vpi_call 3 80 "$display", "Clock \011RW \011 Adress \011 Input \011Output";
    %vpi_call 3 81 "$monitor", "%b \011\011%b \011   %b \011\011 %4b  \011%4b", v005F51E0_0, v005F5238_0, v005F5130_0, v005F4850_0, v005F50D8_0;
    %delay 1, 0;
    %set/v v005F5188_0, 1, 1;
    %delay 1, 0;
    %set/v v005F5188_0, 0, 1;
    %delay 1, 0;
    %set/v v005F5238_0, 1, 1;
    %delay 3, 0;
    %set/v v005F5238_0, 0, 1;
    %movi 8, 5, 4;
    %set/v v005F4850_0, 8, 4;
    %delay 1, 0;
    %set/v v005F5130_0, 1, 1;
    %delay 1, 0;
    %set/v v005F5238_0, 1, 1;
    %delay 1, 0;
    %set/v v005F5238_0, 0, 1;
    %delay 1, 0;
    %set/v v005F5130_0, 0, 1;
    %delay 1, 0;
    %set/v v005F5130_0, 1, 1;
    %delay 1, 0;
    %vpi_call 3 93 "$finish";
    %end;
    .thread T_20;
    .scope S_005BBA70;
T_21 ;
    %wait E_005B4B80;
    %load/v 8, v005F5340_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_21.0, 8;
    %load/v 8, v005F5290_0, 8;
    %set/v v005F5398_0, 8, 8;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v005F52E8_0, 8;
    %set/v v005F5398_0, 8, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_005BBAF8;
T_22 ;
    %wait E_005B4AA0;
    %load/v 8, v005F5550_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_22.0, 4;
    %load/v 8, v005F53F0_0, 8;
    %set/v v005F55A8_0, 8, 8;
    %jmp T_22.1;
T_22.0 ;
    %load/v 8, v005F5550_0, 2;
    %mov 10, 0, 1;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_22.2, 4;
    %load/v 8, v005F5448_0, 8;
    %set/v v005F55A8_0, 8, 8;
    %jmp T_22.3;
T_22.2 ;
    %load/v 8, v005F5550_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_22.4, 4;
    %load/v 8, v005F54A0_0, 8;
    %set/v v005F55A8_0, 8, 8;
    %jmp T_22.5;
T_22.4 ;
    %load/v 8, v005F5550_0, 2;
    %mov 10, 0, 2;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_22.6, 4;
    %load/v 8, v005F54F8_0, 8;
    %set/v v005F55A8_0, 8, 8;
T_22.6 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_005BBB80;
T_23 ;
    %wait E_005B3CC0;
    %load/v 8, v005F58C0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 0, 4;
    %jmp/0xz  T_23.0, 4;
    %load/v 8, v005F5600_0, 8;
    %set/v v005F5918_0, 8, 8;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v005F58C0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 1, 4;
    %jmp/0xz  T_23.2, 4;
    %load/v 8, v005F5658_0, 8;
    %set/v v005F5918_0, 8, 8;
    %jmp T_23.3;
T_23.2 ;
    %load/v 8, v005F58C0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 2, 4;
    %jmp/0xz  T_23.4, 4;
    %load/v 8, v005F56B0_0, 8;
    %set/v v005F5918_0, 8, 8;
    %jmp T_23.5;
T_23.4 ;
    %load/v 8, v005F58C0_0, 3;
    %mov 11, 0, 1;
    %cmpi/u 8, 3, 4;
    %jmp/0xz  T_23.6, 4;
    %load/v 8, v005F5708_0, 8;
    %set/v v005F5918_0, 8, 8;
    %jmp T_23.7;
T_23.6 ;
    %load/v 8, v005F58C0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 4, 5;
    %jmp/0xz  T_23.8, 4;
    %load/v 8, v005F5760_0, 8;
    %set/v v005F5918_0, 8, 8;
    %jmp T_23.9;
T_23.8 ;
    %load/v 8, v005F58C0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 5, 5;
    %jmp/0xz  T_23.10, 4;
    %load/v 8, v005F57B8_0, 8;
    %set/v v005F5918_0, 8, 8;
    %jmp T_23.11;
T_23.10 ;
    %load/v 8, v005F58C0_0, 3;
    %mov 11, 0, 2;
    %cmpi/u 8, 6, 5;
    %jmp/0xz  T_23.12, 4;
    %load/v 8, v005F5810_0, 8;
    %set/v v005F5918_0, 8, 8;
    %jmp T_23.13;
T_23.12 ;
    %load/v 8, v005F5868_0, 8;
    %set/v v005F5918_0, 8, 8;
T_23.13 ;
T_23.11 ;
T_23.9 ;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./util.v";
    "E:\2-2012\arq\guia10\427385_guia10\Exercicio02.v";
