#ifndef ADND_50x0
#define ADNS_50x0

#define ADNS_50x0_fSCK 3000000
#define ADNS_50x0_tSRAD 4

#define ADNS_50x0_WRITE 0x80
#define ADNS_50x0_READ 0x00

#define REG_Motion 0x02
#define DEF_Motion 0x00
#define MASK_Motion_MOT 0x80
#define BIT_Motion_MOT 7

#define REG_Delta_X 0x03

#define REG_Delta_Y 0x04

#endif
