/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* sunUp */
#define sunUp__0__INTTYPE CYREG_PICU1_INTTYPE6
#define sunUp__0__MASK 0x40u
#define sunUp__0__PC CYREG_PRT1_PC6
#define sunUp__0__PORT 1u
#define sunUp__0__SHIFT 6u
#define sunUp__AG CYREG_PRT1_AG
#define sunUp__AMUX CYREG_PRT1_AMUX
#define sunUp__BIE CYREG_PRT1_BIE
#define sunUp__BIT_MASK CYREG_PRT1_BIT_MASK
#define sunUp__BYP CYREG_PRT1_BYP
#define sunUp__CTL CYREG_PRT1_CTL
#define sunUp__DM0 CYREG_PRT1_DM0
#define sunUp__DM1 CYREG_PRT1_DM1
#define sunUp__DM2 CYREG_PRT1_DM2
#define sunUp__DR CYREG_PRT1_DR
#define sunUp__INP_DIS CYREG_PRT1_INP_DIS
#define sunUp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define sunUp__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define sunUp__LCD_EN CYREG_PRT1_LCD_EN
#define sunUp__MASK 0x40u
#define sunUp__PORT 1u
#define sunUp__PRT CYREG_PRT1_PRT
#define sunUp__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define sunUp__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define sunUp__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define sunUp__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define sunUp__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define sunUp__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define sunUp__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define sunUp__PS CYREG_PRT1_PS
#define sunUp__SHIFT 6u
#define sunUp__SLW CYREG_PRT1_SLW

/* MISO_1 */
#define MISO_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define MISO_1__0__MASK 0x01u
#define MISO_1__0__PC CYREG_PRT2_PC0
#define MISO_1__0__PORT 2u
#define MISO_1__0__SHIFT 0u
#define MISO_1__AG CYREG_PRT2_AG
#define MISO_1__AMUX CYREG_PRT2_AMUX
#define MISO_1__BIE CYREG_PRT2_BIE
#define MISO_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MISO_1__BYP CYREG_PRT2_BYP
#define MISO_1__CTL CYREG_PRT2_CTL
#define MISO_1__DM0 CYREG_PRT2_DM0
#define MISO_1__DM1 CYREG_PRT2_DM1
#define MISO_1__DM2 CYREG_PRT2_DM2
#define MISO_1__DR CYREG_PRT2_DR
#define MISO_1__INP_DIS CYREG_PRT2_INP_DIS
#define MISO_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MISO_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MISO_1__LCD_EN CYREG_PRT2_LCD_EN
#define MISO_1__MASK 0x01u
#define MISO_1__PORT 2u
#define MISO_1__PRT CYREG_PRT2_PRT
#define MISO_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MISO_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MISO_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MISO_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MISO_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MISO_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MISO_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MISO_1__PS CYREG_PRT2_PS
#define MISO_1__SHIFT 0u
#define MISO_1__SLW CYREG_PRT2_SLW

/* MOSI_1 */
#define MOSI_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define MOSI_1__0__MASK 0x02u
#define MOSI_1__0__PC CYREG_PRT2_PC1
#define MOSI_1__0__PORT 2u
#define MOSI_1__0__SHIFT 1u
#define MOSI_1__AG CYREG_PRT2_AG
#define MOSI_1__AMUX CYREG_PRT2_AMUX
#define MOSI_1__BIE CYREG_PRT2_BIE
#define MOSI_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define MOSI_1__BYP CYREG_PRT2_BYP
#define MOSI_1__CTL CYREG_PRT2_CTL
#define MOSI_1__DM0 CYREG_PRT2_DM0
#define MOSI_1__DM1 CYREG_PRT2_DM1
#define MOSI_1__DM2 CYREG_PRT2_DM2
#define MOSI_1__DR CYREG_PRT2_DR
#define MOSI_1__INP_DIS CYREG_PRT2_INP_DIS
#define MOSI_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define MOSI_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define MOSI_1__LCD_EN CYREG_PRT2_LCD_EN
#define MOSI_1__MASK 0x02u
#define MOSI_1__PORT 2u
#define MOSI_1__PRT CYREG_PRT2_PRT
#define MOSI_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define MOSI_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define MOSI_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define MOSI_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define MOSI_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define MOSI_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define MOSI_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define MOSI_1__PS CYREG_PRT2_PS
#define MOSI_1__SHIFT 1u
#define MOSI_1__SLW CYREG_PRT2_SLW

/* SCLK_1 */
#define SCLK_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define SCLK_1__0__MASK 0x04u
#define SCLK_1__0__PC CYREG_PRT2_PC2
#define SCLK_1__0__PORT 2u
#define SCLK_1__0__SHIFT 2u
#define SCLK_1__AG CYREG_PRT2_AG
#define SCLK_1__AMUX CYREG_PRT2_AMUX
#define SCLK_1__BIE CYREG_PRT2_BIE
#define SCLK_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCLK_1__BYP CYREG_PRT2_BYP
#define SCLK_1__CTL CYREG_PRT2_CTL
#define SCLK_1__DM0 CYREG_PRT2_DM0
#define SCLK_1__DM1 CYREG_PRT2_DM1
#define SCLK_1__DM2 CYREG_PRT2_DM2
#define SCLK_1__DR CYREG_PRT2_DR
#define SCLK_1__INP_DIS CYREG_PRT2_INP_DIS
#define SCLK_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCLK_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCLK_1__LCD_EN CYREG_PRT2_LCD_EN
#define SCLK_1__MASK 0x04u
#define SCLK_1__PORT 2u
#define SCLK_1__PRT CYREG_PRT2_PRT
#define SCLK_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCLK_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCLK_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCLK_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCLK_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCLK_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCLK_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCLK_1__PS CYREG_PRT2_PS
#define SCLK_1__SHIFT 2u
#define SCLK_1__SLW CYREG_PRT2_SLW

/* SPIS_1 */
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define SPIS_1_BSPIS_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define SPIS_1_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define SPIS_1_BSPIS_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define SPIS_1_BSPIS_BitCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define SPIS_1_BSPIS_BitCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPIS_1_BSPIS_BitCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define SPIS_1_BSPIS_BitCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define SPIS_1_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define SPIS_1_BSPIS_BitCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define SPIS_1_BSPIS_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define SPIS_1_BSPIS_RxStsReg__3__MASK 0x08u
#define SPIS_1_BSPIS_RxStsReg__3__POS 3
#define SPIS_1_BSPIS_RxStsReg__4__MASK 0x10u
#define SPIS_1_BSPIS_RxStsReg__4__POS 4
#define SPIS_1_BSPIS_RxStsReg__5__MASK 0x20u
#define SPIS_1_BSPIS_RxStsReg__5__POS 5
#define SPIS_1_BSPIS_RxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_RxStsReg__6__POS 6
#define SPIS_1_BSPIS_RxStsReg__MASK 0x78u
#define SPIS_1_BSPIS_RxStsReg__MASK_REG CYREG_B1_UDB04_MSK
#define SPIS_1_BSPIS_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define SPIS_1_BSPIS_RxStsReg__STATUS_REG CYREG_B1_UDB04_ST
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A0_REG CYREG_B0_UDB04_05_A0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_A1_REG CYREG_B0_UDB04_05_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D0_REG CYREG_B0_UDB04_05_D0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_D1_REG CYREG_B0_UDB04_05_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F0_REG CYREG_B0_UDB04_05_F0
#define SPIS_1_BSPIS_sR8_Dp_u0__16BIT_F1_REG CYREG_B0_UDB04_05_F1
#define SPIS_1_BSPIS_sR8_Dp_u0__A0_A1_REG CYREG_B0_UDB04_A0_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__A0_REG CYREG_B0_UDB04_A0
#define SPIS_1_BSPIS_sR8_Dp_u0__A1_REG CYREG_B0_UDB04_A1
#define SPIS_1_BSPIS_sR8_Dp_u0__D0_D1_REG CYREG_B0_UDB04_D0_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__D0_REG CYREG_B0_UDB04_D0
#define SPIS_1_BSPIS_sR8_Dp_u0__D1_REG CYREG_B0_UDB04_D1
#define SPIS_1_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_1_BSPIS_sR8_Dp_u0__F0_F1_REG CYREG_B0_UDB04_F0_F1
#define SPIS_1_BSPIS_sR8_Dp_u0__F0_REG CYREG_B0_UDB04_F0
#define SPIS_1_BSPIS_sR8_Dp_u0__F1_REG CYREG_B0_UDB04_F1
#define SPIS_1_BSPIS_TxStsReg__0__MASK 0x01u
#define SPIS_1_BSPIS_TxStsReg__0__POS 0
#define SPIS_1_BSPIS_TxStsReg__1__MASK 0x02u
#define SPIS_1_BSPIS_TxStsReg__1__POS 1
#define SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define SPIS_1_BSPIS_TxStsReg__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define SPIS_1_BSPIS_TxStsReg__2__MASK 0x04u
#define SPIS_1_BSPIS_TxStsReg__2__POS 2
#define SPIS_1_BSPIS_TxStsReg__6__MASK 0x40u
#define SPIS_1_BSPIS_TxStsReg__6__POS 6
#define SPIS_1_BSPIS_TxStsReg__MASK 0x47u
#define SPIS_1_BSPIS_TxStsReg__MASK_REG CYREG_B0_UDB04_MSK
#define SPIS_1_BSPIS_TxStsReg__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define SPIS_1_BSPIS_TxStsReg__STATUS_REG CYREG_B0_UDB04_ST
#define SPIS_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define SPIS_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define SPIS_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define SPIS_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define SPIS_1_IntClock__INDEX 0x00u
#define SPIS_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define SPIS_1_IntClock__PM_ACT_MSK 0x01u
#define SPIS_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define SPIS_1_IntClock__PM_STBY_MSK 0x01u

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB07_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB07_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB07_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB07_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB07_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB07_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB07_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB07_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB06_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB06_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB06_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB06_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB06_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB06_F1
#define UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x02u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x04u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x04u

/* isr_spi */
#define isr_spi__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_spi__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_spi__INTC_MASK 0x08u
#define isr_spi__INTC_NUMBER 3u
#define isr_spi__INTC_PRIOR_NUM 7u
#define isr_spi__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define isr_spi__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_spi__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* sunDown */
#define sunDown__0__INTTYPE CYREG_PICU1_INTTYPE5
#define sunDown__0__MASK 0x20u
#define sunDown__0__PC CYREG_PRT1_PC5
#define sunDown__0__PORT 1u
#define sunDown__0__SHIFT 5u
#define sunDown__AG CYREG_PRT1_AG
#define sunDown__AMUX CYREG_PRT1_AMUX
#define sunDown__BIE CYREG_PRT1_BIE
#define sunDown__BIT_MASK CYREG_PRT1_BIT_MASK
#define sunDown__BYP CYREG_PRT1_BYP
#define sunDown__CTL CYREG_PRT1_CTL
#define sunDown__DM0 CYREG_PRT1_DM0
#define sunDown__DM1 CYREG_PRT1_DM1
#define sunDown__DM2 CYREG_PRT1_DM2
#define sunDown__DR CYREG_PRT1_DR
#define sunDown__INP_DIS CYREG_PRT1_INP_DIS
#define sunDown__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define sunDown__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define sunDown__LCD_EN CYREG_PRT1_LCD_EN
#define sunDown__MASK 0x20u
#define sunDown__PORT 1u
#define sunDown__PRT CYREG_PRT1_PRT
#define sunDown__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define sunDown__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define sunDown__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define sunDown__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define sunDown__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define sunDown__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define sunDown__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define sunDown__PS CYREG_PRT1_PS
#define sunDown__SHIFT 5u
#define sunDown__SLW CYREG_PRT1_SLW

/* sunLeft */
#define sunLeft__0__INTTYPE CYREG_PICU1_INTTYPE4
#define sunLeft__0__MASK 0x10u
#define sunLeft__0__PC CYREG_PRT1_PC4
#define sunLeft__0__PORT 1u
#define sunLeft__0__SHIFT 4u
#define sunLeft__AG CYREG_PRT1_AG
#define sunLeft__AMUX CYREG_PRT1_AMUX
#define sunLeft__BIE CYREG_PRT1_BIE
#define sunLeft__BIT_MASK CYREG_PRT1_BIT_MASK
#define sunLeft__BYP CYREG_PRT1_BYP
#define sunLeft__CTL CYREG_PRT1_CTL
#define sunLeft__DM0 CYREG_PRT1_DM0
#define sunLeft__DM1 CYREG_PRT1_DM1
#define sunLeft__DM2 CYREG_PRT1_DM2
#define sunLeft__DR CYREG_PRT1_DR
#define sunLeft__INP_DIS CYREG_PRT1_INP_DIS
#define sunLeft__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define sunLeft__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define sunLeft__LCD_EN CYREG_PRT1_LCD_EN
#define sunLeft__MASK 0x10u
#define sunLeft__PORT 1u
#define sunLeft__PRT CYREG_PRT1_PRT
#define sunLeft__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define sunLeft__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define sunLeft__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define sunLeft__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define sunLeft__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define sunLeft__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define sunLeft__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define sunLeft__PS CYREG_PRT1_PS
#define sunLeft__SHIFT 4u
#define sunLeft__SLW CYREG_PRT1_SLW

/* Limit_Up */
#define Limit_Up__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Limit_Up__0__MASK 0x40u
#define Limit_Up__0__PC CYREG_PRT2_PC6
#define Limit_Up__0__PORT 2u
#define Limit_Up__0__SHIFT 6u
#define Limit_Up__AG CYREG_PRT2_AG
#define Limit_Up__AMUX CYREG_PRT2_AMUX
#define Limit_Up__BIE CYREG_PRT2_BIE
#define Limit_Up__BIT_MASK CYREG_PRT2_BIT_MASK
#define Limit_Up__BYP CYREG_PRT2_BYP
#define Limit_Up__CTL CYREG_PRT2_CTL
#define Limit_Up__DM0 CYREG_PRT2_DM0
#define Limit_Up__DM1 CYREG_PRT2_DM1
#define Limit_Up__DM2 CYREG_PRT2_DM2
#define Limit_Up__DR CYREG_PRT2_DR
#define Limit_Up__INP_DIS CYREG_PRT2_INP_DIS
#define Limit_Up__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Limit_Up__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Limit_Up__LCD_EN CYREG_PRT2_LCD_EN
#define Limit_Up__MASK 0x40u
#define Limit_Up__PORT 2u
#define Limit_Up__PRT CYREG_PRT2_PRT
#define Limit_Up__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Limit_Up__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Limit_Up__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Limit_Up__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Limit_Up__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Limit_Up__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Limit_Up__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Limit_Up__PS CYREG_PRT2_PS
#define Limit_Up__SHIFT 6u
#define Limit_Up__SLW CYREG_PRT2_SLW

/* sunRight */
#define sunRight__0__INTTYPE CYREG_PICU1_INTTYPE7
#define sunRight__0__MASK 0x80u
#define sunRight__0__PC CYREG_PRT1_PC7
#define sunRight__0__PORT 1u
#define sunRight__0__SHIFT 7u
#define sunRight__AG CYREG_PRT1_AG
#define sunRight__AMUX CYREG_PRT1_AMUX
#define sunRight__BIE CYREG_PRT1_BIE
#define sunRight__BIT_MASK CYREG_PRT1_BIT_MASK
#define sunRight__BYP CYREG_PRT1_BYP
#define sunRight__CTL CYREG_PRT1_CTL
#define sunRight__DM0 CYREG_PRT1_DM0
#define sunRight__DM1 CYREG_PRT1_DM1
#define sunRight__DM2 CYREG_PRT1_DM2
#define sunRight__DR CYREG_PRT1_DR
#define sunRight__INP_DIS CYREG_PRT1_INP_DIS
#define sunRight__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define sunRight__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define sunRight__LCD_EN CYREG_PRT1_LCD_EN
#define sunRight__MASK 0x80u
#define sunRight__PORT 1u
#define sunRight__PRT CYREG_PRT1_PRT
#define sunRight__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define sunRight__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define sunRight__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define sunRight__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define sunRight__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define sunRight__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define sunRight__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define sunRight__PS CYREG_PRT1_PS
#define sunRight__SHIFT 7u
#define sunRight__SLW CYREG_PRT1_SLW

/* ADC_SAR_1 */
#define ADC_SAR_1_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_1_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_1_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_1_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_1_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_1_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_1_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_1_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_1_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_1_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_1_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_1_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_1_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_1_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_1_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_1_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_1_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_1_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_1_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_SAR_1_ExtVref__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_SAR_1_ExtVref__0__MASK 0x04u
#define ADC_SAR_1_ExtVref__0__PC CYREG_PRT0_PC2
#define ADC_SAR_1_ExtVref__0__PORT 0u
#define ADC_SAR_1_ExtVref__0__SHIFT 2u
#define ADC_SAR_1_ExtVref__AG CYREG_PRT0_AG
#define ADC_SAR_1_ExtVref__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_1_ExtVref__BIE CYREG_PRT0_BIE
#define ADC_SAR_1_ExtVref__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_1_ExtVref__BYP CYREG_PRT0_BYP
#define ADC_SAR_1_ExtVref__CTL CYREG_PRT0_CTL
#define ADC_SAR_1_ExtVref__DM0 CYREG_PRT0_DM0
#define ADC_SAR_1_ExtVref__DM1 CYREG_PRT0_DM1
#define ADC_SAR_1_ExtVref__DM2 CYREG_PRT0_DM2
#define ADC_SAR_1_ExtVref__DR CYREG_PRT0_DR
#define ADC_SAR_1_ExtVref__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_1_ExtVref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_1_ExtVref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_1_ExtVref__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_1_ExtVref__MASK 0x04u
#define ADC_SAR_1_ExtVref__PORT 0u
#define ADC_SAR_1_ExtVref__PRT CYREG_PRT0_PRT
#define ADC_SAR_1_ExtVref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_1_ExtVref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_1_ExtVref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_1_ExtVref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_1_ExtVref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_1_ExtVref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_1_ExtVref__PS CYREG_PRT0_PS
#define ADC_SAR_1_ExtVref__SHIFT 2u
#define ADC_SAR_1_ExtVref__SLW CYREG_PRT0_SLW
#define ADC_SAR_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_1_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_SAR_1_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_SAR_1_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_1_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_1_theACLK__INDEX 0x00u
#define ADC_SAR_1_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_1_theACLK__PM_ACT_MSK 0x01u
#define ADC_SAR_1_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_1_theACLK__PM_STBY_MSK 0x01u

/* ADC_SAR_2 */
#define ADC_SAR_2_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_2_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_2_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_2_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_2_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_2_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_2_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_2_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_2_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_2_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_2_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_2_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_2_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_2_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_2_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_2_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_2_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_2_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_2_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SAR_2_ExtVref__0__INTTYPE CYREG_PICU0_INTTYPE4
#define ADC_SAR_2_ExtVref__0__MASK 0x10u
#define ADC_SAR_2_ExtVref__0__PC CYREG_PRT0_PC4
#define ADC_SAR_2_ExtVref__0__PORT 0u
#define ADC_SAR_2_ExtVref__0__SHIFT 4u
#define ADC_SAR_2_ExtVref__AG CYREG_PRT0_AG
#define ADC_SAR_2_ExtVref__AMUX CYREG_PRT0_AMUX
#define ADC_SAR_2_ExtVref__BIE CYREG_PRT0_BIE
#define ADC_SAR_2_ExtVref__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_SAR_2_ExtVref__BYP CYREG_PRT0_BYP
#define ADC_SAR_2_ExtVref__CTL CYREG_PRT0_CTL
#define ADC_SAR_2_ExtVref__DM0 CYREG_PRT0_DM0
#define ADC_SAR_2_ExtVref__DM1 CYREG_PRT0_DM1
#define ADC_SAR_2_ExtVref__DM2 CYREG_PRT0_DM2
#define ADC_SAR_2_ExtVref__DR CYREG_PRT0_DR
#define ADC_SAR_2_ExtVref__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_SAR_2_ExtVref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_SAR_2_ExtVref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_SAR_2_ExtVref__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_SAR_2_ExtVref__MASK 0x10u
#define ADC_SAR_2_ExtVref__PORT 0u
#define ADC_SAR_2_ExtVref__PRT CYREG_PRT0_PRT
#define ADC_SAR_2_ExtVref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_SAR_2_ExtVref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_SAR_2_ExtVref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_SAR_2_ExtVref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_SAR_2_ExtVref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_SAR_2_ExtVref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_SAR_2_ExtVref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_SAR_2_ExtVref__PS CYREG_PRT0_PS
#define ADC_SAR_2_ExtVref__SHIFT 4u
#define ADC_SAR_2_ExtVref__SLW CYREG_PRT0_SLW
#define ADC_SAR_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SAR_2_theACLK__CFG0 CYREG_CLKDIST_ACFG1_CFG0
#define ADC_SAR_2_theACLK__CFG1 CYREG_CLKDIST_ACFG1_CFG1
#define ADC_SAR_2_theACLK__CFG2 CYREG_CLKDIST_ACFG1_CFG2
#define ADC_SAR_2_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_2_theACLK__CFG3 CYREG_CLKDIST_ACFG1_CFG3
#define ADC_SAR_2_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_SAR_2_theACLK__INDEX 0x01u
#define ADC_SAR_2_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_SAR_2_theACLK__PM_ACT_MSK 0x02u
#define ADC_SAR_2_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_SAR_2_theACLK__PM_STBY_MSK 0x02u

/* isr_motor */
#define isr_motor__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_motor__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_motor__INTC_MASK 0x04u
#define isr_motor__INTC_NUMBER 2u
#define isr_motor__INTC_PRIOR_NUM 7u
#define isr_motor__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define isr_motor__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_motor__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Limit_Down */
#define Limit_Down__0__INTTYPE CYREG_PICU2_INTTYPE5
#define Limit_Down__0__MASK 0x20u
#define Limit_Down__0__PC CYREG_PRT2_PC5
#define Limit_Down__0__PORT 2u
#define Limit_Down__0__SHIFT 5u
#define Limit_Down__AG CYREG_PRT2_AG
#define Limit_Down__AMUX CYREG_PRT2_AMUX
#define Limit_Down__BIE CYREG_PRT2_BIE
#define Limit_Down__BIT_MASK CYREG_PRT2_BIT_MASK
#define Limit_Down__BYP CYREG_PRT2_BYP
#define Limit_Down__CTL CYREG_PRT2_CTL
#define Limit_Down__DM0 CYREG_PRT2_DM0
#define Limit_Down__DM1 CYREG_PRT2_DM1
#define Limit_Down__DM2 CYREG_PRT2_DM2
#define Limit_Down__DR CYREG_PRT2_DR
#define Limit_Down__INP_DIS CYREG_PRT2_INP_DIS
#define Limit_Down__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Limit_Down__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Limit_Down__LCD_EN CYREG_PRT2_LCD_EN
#define Limit_Down__MASK 0x20u
#define Limit_Down__PORT 2u
#define Limit_Down__PRT CYREG_PRT2_PRT
#define Limit_Down__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Limit_Down__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Limit_Down__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Limit_Down__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Limit_Down__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Limit_Down__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Limit_Down__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Limit_Down__PS CYREG_PRT2_PS
#define Limit_Down__SHIFT 5u
#define Limit_Down__SLW CYREG_PRT2_SLW

/* Limit_Left */
#define Limit_Left__0__INTTYPE CYREG_PICU2_INTTYPE4
#define Limit_Left__0__MASK 0x10u
#define Limit_Left__0__PC CYREG_PRT2_PC4
#define Limit_Left__0__PORT 2u
#define Limit_Left__0__SHIFT 4u
#define Limit_Left__AG CYREG_PRT2_AG
#define Limit_Left__AMUX CYREG_PRT2_AMUX
#define Limit_Left__BIE CYREG_PRT2_BIE
#define Limit_Left__BIT_MASK CYREG_PRT2_BIT_MASK
#define Limit_Left__BYP CYREG_PRT2_BYP
#define Limit_Left__CTL CYREG_PRT2_CTL
#define Limit_Left__DM0 CYREG_PRT2_DM0
#define Limit_Left__DM1 CYREG_PRT2_DM1
#define Limit_Left__DM2 CYREG_PRT2_DM2
#define Limit_Left__DR CYREG_PRT2_DR
#define Limit_Left__INP_DIS CYREG_PRT2_INP_DIS
#define Limit_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Limit_Left__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Limit_Left__LCD_EN CYREG_PRT2_LCD_EN
#define Limit_Left__MASK 0x10u
#define Limit_Left__PORT 2u
#define Limit_Left__PRT CYREG_PRT2_PRT
#define Limit_Left__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Limit_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Limit_Left__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Limit_Left__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Limit_Left__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Limit_Left__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Limit_Left__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Limit_Left__PS CYREG_PRT2_PS
#define Limit_Left__SHIFT 4u
#define Limit_Left__SLW CYREG_PRT2_SLW

/* Limit_Right */
#define Limit_Right__0__INTTYPE CYREG_PICU2_INTTYPE3
#define Limit_Right__0__MASK 0x08u
#define Limit_Right__0__PC CYREG_PRT2_PC3
#define Limit_Right__0__PORT 2u
#define Limit_Right__0__SHIFT 3u
#define Limit_Right__AG CYREG_PRT2_AG
#define Limit_Right__AMUX CYREG_PRT2_AMUX
#define Limit_Right__BIE CYREG_PRT2_BIE
#define Limit_Right__BIT_MASK CYREG_PRT2_BIT_MASK
#define Limit_Right__BYP CYREG_PRT2_BYP
#define Limit_Right__CTL CYREG_PRT2_CTL
#define Limit_Right__DM0 CYREG_PRT2_DM0
#define Limit_Right__DM1 CYREG_PRT2_DM1
#define Limit_Right__DM2 CYREG_PRT2_DM2
#define Limit_Right__DR CYREG_PRT2_DR
#define Limit_Right__INP_DIS CYREG_PRT2_INP_DIS
#define Limit_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Limit_Right__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Limit_Right__LCD_EN CYREG_PRT2_LCD_EN
#define Limit_Right__MASK 0x08u
#define Limit_Right__PORT 2u
#define Limit_Right__PRT CYREG_PRT2_PRT
#define Limit_Right__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Limit_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Limit_Right__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Limit_Right__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Limit_Right__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Limit_Right__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Limit_Right__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Limit_Right__PS CYREG_PRT2_PS
#define Limit_Right__SHIFT 3u
#define Limit_Right__SLW CYREG_PRT2_SLW

/* isr_uart_rx */
#define isr_uart_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_uart_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_uart_rx__INTC_MASK 0x10u
#define isr_uart_rx__INTC_NUMBER 4u
#define isr_uart_rx__INTC_PRIOR_NUM 7u
#define isr_uart_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define isr_uart_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_uart_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Azimuth_Pin_1 */
#define Azimuth_Pin_1__0__INTTYPE CYREG_PICU3_INTTYPE4
#define Azimuth_Pin_1__0__MASK 0x10u
#define Azimuth_Pin_1__0__PC CYREG_PRT3_PC4
#define Azimuth_Pin_1__0__PORT 3u
#define Azimuth_Pin_1__0__SHIFT 4u
#define Azimuth_Pin_1__AG CYREG_PRT3_AG
#define Azimuth_Pin_1__AMUX CYREG_PRT3_AMUX
#define Azimuth_Pin_1__BIE CYREG_PRT3_BIE
#define Azimuth_Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Azimuth_Pin_1__BYP CYREG_PRT3_BYP
#define Azimuth_Pin_1__CTL CYREG_PRT3_CTL
#define Azimuth_Pin_1__DM0 CYREG_PRT3_DM0
#define Azimuth_Pin_1__DM1 CYREG_PRT3_DM1
#define Azimuth_Pin_1__DM2 CYREG_PRT3_DM2
#define Azimuth_Pin_1__DR CYREG_PRT3_DR
#define Azimuth_Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Azimuth_Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Azimuth_Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Azimuth_Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Azimuth_Pin_1__MASK 0x10u
#define Azimuth_Pin_1__PORT 3u
#define Azimuth_Pin_1__PRT CYREG_PRT3_PRT
#define Azimuth_Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Azimuth_Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Azimuth_Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Azimuth_Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Azimuth_Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Azimuth_Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Azimuth_Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Azimuth_Pin_1__PS CYREG_PRT3_PS
#define Azimuth_Pin_1__SHIFT 4u
#define Azimuth_Pin_1__SLW CYREG_PRT3_SLW

/* Azimuth_Pin_2 */
#define Azimuth_Pin_2__0__INTTYPE CYREG_PICU3_INTTYPE5
#define Azimuth_Pin_2__0__MASK 0x20u
#define Azimuth_Pin_2__0__PC CYREG_PRT3_PC5
#define Azimuth_Pin_2__0__PORT 3u
#define Azimuth_Pin_2__0__SHIFT 5u
#define Azimuth_Pin_2__AG CYREG_PRT3_AG
#define Azimuth_Pin_2__AMUX CYREG_PRT3_AMUX
#define Azimuth_Pin_2__BIE CYREG_PRT3_BIE
#define Azimuth_Pin_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Azimuth_Pin_2__BYP CYREG_PRT3_BYP
#define Azimuth_Pin_2__CTL CYREG_PRT3_CTL
#define Azimuth_Pin_2__DM0 CYREG_PRT3_DM0
#define Azimuth_Pin_2__DM1 CYREG_PRT3_DM1
#define Azimuth_Pin_2__DM2 CYREG_PRT3_DM2
#define Azimuth_Pin_2__DR CYREG_PRT3_DR
#define Azimuth_Pin_2__INP_DIS CYREG_PRT3_INP_DIS
#define Azimuth_Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Azimuth_Pin_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Azimuth_Pin_2__LCD_EN CYREG_PRT3_LCD_EN
#define Azimuth_Pin_2__MASK 0x20u
#define Azimuth_Pin_2__PORT 3u
#define Azimuth_Pin_2__PRT CYREG_PRT3_PRT
#define Azimuth_Pin_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Azimuth_Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Azimuth_Pin_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Azimuth_Pin_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Azimuth_Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Azimuth_Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Azimuth_Pin_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Azimuth_Pin_2__PS CYREG_PRT3_PS
#define Azimuth_Pin_2__SHIFT 5u
#define Azimuth_Pin_2__SLW CYREG_PRT3_SLW

/* Azimuth_Pin_3 */
#define Azimuth_Pin_3__0__INTTYPE CYREG_PICU3_INTTYPE6
#define Azimuth_Pin_3__0__MASK 0x40u
#define Azimuth_Pin_3__0__PC CYREG_PRT3_PC6
#define Azimuth_Pin_3__0__PORT 3u
#define Azimuth_Pin_3__0__SHIFT 6u
#define Azimuth_Pin_3__AG CYREG_PRT3_AG
#define Azimuth_Pin_3__AMUX CYREG_PRT3_AMUX
#define Azimuth_Pin_3__BIE CYREG_PRT3_BIE
#define Azimuth_Pin_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Azimuth_Pin_3__BYP CYREG_PRT3_BYP
#define Azimuth_Pin_3__CTL CYREG_PRT3_CTL
#define Azimuth_Pin_3__DM0 CYREG_PRT3_DM0
#define Azimuth_Pin_3__DM1 CYREG_PRT3_DM1
#define Azimuth_Pin_3__DM2 CYREG_PRT3_DM2
#define Azimuth_Pin_3__DR CYREG_PRT3_DR
#define Azimuth_Pin_3__INP_DIS CYREG_PRT3_INP_DIS
#define Azimuth_Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Azimuth_Pin_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Azimuth_Pin_3__LCD_EN CYREG_PRT3_LCD_EN
#define Azimuth_Pin_3__MASK 0x40u
#define Azimuth_Pin_3__PORT 3u
#define Azimuth_Pin_3__PRT CYREG_PRT3_PRT
#define Azimuth_Pin_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Azimuth_Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Azimuth_Pin_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Azimuth_Pin_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Azimuth_Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Azimuth_Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Azimuth_Pin_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Azimuth_Pin_3__PS CYREG_PRT3_PS
#define Azimuth_Pin_3__SHIFT 6u
#define Azimuth_Pin_3__SLW CYREG_PRT3_SLW

/* Azimuth_Pin_4 */
#define Azimuth_Pin_4__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Azimuth_Pin_4__0__MASK 0x80u
#define Azimuth_Pin_4__0__PC CYREG_PRT3_PC7
#define Azimuth_Pin_4__0__PORT 3u
#define Azimuth_Pin_4__0__SHIFT 7u
#define Azimuth_Pin_4__AG CYREG_PRT3_AG
#define Azimuth_Pin_4__AMUX CYREG_PRT3_AMUX
#define Azimuth_Pin_4__BIE CYREG_PRT3_BIE
#define Azimuth_Pin_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Azimuth_Pin_4__BYP CYREG_PRT3_BYP
#define Azimuth_Pin_4__CTL CYREG_PRT3_CTL
#define Azimuth_Pin_4__DM0 CYREG_PRT3_DM0
#define Azimuth_Pin_4__DM1 CYREG_PRT3_DM1
#define Azimuth_Pin_4__DM2 CYREG_PRT3_DM2
#define Azimuth_Pin_4__DR CYREG_PRT3_DR
#define Azimuth_Pin_4__INP_DIS CYREG_PRT3_INP_DIS
#define Azimuth_Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Azimuth_Pin_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Azimuth_Pin_4__LCD_EN CYREG_PRT3_LCD_EN
#define Azimuth_Pin_4__MASK 0x80u
#define Azimuth_Pin_4__PORT 3u
#define Azimuth_Pin_4__PRT CYREG_PRT3_PRT
#define Azimuth_Pin_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Azimuth_Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Azimuth_Pin_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Azimuth_Pin_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Azimuth_Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Azimuth_Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Azimuth_Pin_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Azimuth_Pin_4__PS CYREG_PRT3_PS
#define Azimuth_Pin_4__SHIFT 7u
#define Azimuth_Pin_4__SLW CYREG_PRT3_SLW

/* Current_Hall_In */
#define Current_Hall_In__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Current_Hall_In__0__MASK 0x10u
#define Current_Hall_In__0__PC CYREG_IO_PC_PRT15_PC4
#define Current_Hall_In__0__PORT 15u
#define Current_Hall_In__0__SHIFT 4u
#define Current_Hall_In__AG CYREG_PRT15_AG
#define Current_Hall_In__AMUX CYREG_PRT15_AMUX
#define Current_Hall_In__BIE CYREG_PRT15_BIE
#define Current_Hall_In__BIT_MASK CYREG_PRT15_BIT_MASK
#define Current_Hall_In__BYP CYREG_PRT15_BYP
#define Current_Hall_In__CTL CYREG_PRT15_CTL
#define Current_Hall_In__DM0 CYREG_PRT15_DM0
#define Current_Hall_In__DM1 CYREG_PRT15_DM1
#define Current_Hall_In__DM2 CYREG_PRT15_DM2
#define Current_Hall_In__DR CYREG_PRT15_DR
#define Current_Hall_In__INP_DIS CYREG_PRT15_INP_DIS
#define Current_Hall_In__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Current_Hall_In__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Current_Hall_In__LCD_EN CYREG_PRT15_LCD_EN
#define Current_Hall_In__MASK 0x10u
#define Current_Hall_In__PORT 15u
#define Current_Hall_In__PRT CYREG_PRT15_PRT
#define Current_Hall_In__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Current_Hall_In__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Current_Hall_In__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Current_Hall_In__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Current_Hall_In__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Current_Hall_In__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Current_Hall_In__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Current_Hall_In__PS CYREG_PRT15_PS
#define Current_Hall_In__SHIFT 4u
#define Current_Hall_In__SLW CYREG_PRT15_SLW

/* Elevation_Pin_1 */
#define Elevation_Pin_1__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Elevation_Pin_1__0__MASK 0x01u
#define Elevation_Pin_1__0__PC CYREG_PRT3_PC0
#define Elevation_Pin_1__0__PORT 3u
#define Elevation_Pin_1__0__SHIFT 0u
#define Elevation_Pin_1__AG CYREG_PRT3_AG
#define Elevation_Pin_1__AMUX CYREG_PRT3_AMUX
#define Elevation_Pin_1__BIE CYREG_PRT3_BIE
#define Elevation_Pin_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define Elevation_Pin_1__BYP CYREG_PRT3_BYP
#define Elevation_Pin_1__CTL CYREG_PRT3_CTL
#define Elevation_Pin_1__DM0 CYREG_PRT3_DM0
#define Elevation_Pin_1__DM1 CYREG_PRT3_DM1
#define Elevation_Pin_1__DM2 CYREG_PRT3_DM2
#define Elevation_Pin_1__DR CYREG_PRT3_DR
#define Elevation_Pin_1__INP_DIS CYREG_PRT3_INP_DIS
#define Elevation_Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Elevation_Pin_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Elevation_Pin_1__LCD_EN CYREG_PRT3_LCD_EN
#define Elevation_Pin_1__MASK 0x01u
#define Elevation_Pin_1__PORT 3u
#define Elevation_Pin_1__PRT CYREG_PRT3_PRT
#define Elevation_Pin_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Elevation_Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Elevation_Pin_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Elevation_Pin_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Elevation_Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Elevation_Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Elevation_Pin_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Elevation_Pin_1__PS CYREG_PRT3_PS
#define Elevation_Pin_1__SHIFT 0u
#define Elevation_Pin_1__SLW CYREG_PRT3_SLW

/* Elevation_Pin_2 */
#define Elevation_Pin_2__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Elevation_Pin_2__0__MASK 0x02u
#define Elevation_Pin_2__0__PC CYREG_PRT3_PC1
#define Elevation_Pin_2__0__PORT 3u
#define Elevation_Pin_2__0__SHIFT 1u
#define Elevation_Pin_2__AG CYREG_PRT3_AG
#define Elevation_Pin_2__AMUX CYREG_PRT3_AMUX
#define Elevation_Pin_2__BIE CYREG_PRT3_BIE
#define Elevation_Pin_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define Elevation_Pin_2__BYP CYREG_PRT3_BYP
#define Elevation_Pin_2__CTL CYREG_PRT3_CTL
#define Elevation_Pin_2__DM0 CYREG_PRT3_DM0
#define Elevation_Pin_2__DM1 CYREG_PRT3_DM1
#define Elevation_Pin_2__DM2 CYREG_PRT3_DM2
#define Elevation_Pin_2__DR CYREG_PRT3_DR
#define Elevation_Pin_2__INP_DIS CYREG_PRT3_INP_DIS
#define Elevation_Pin_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Elevation_Pin_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Elevation_Pin_2__LCD_EN CYREG_PRT3_LCD_EN
#define Elevation_Pin_2__MASK 0x02u
#define Elevation_Pin_2__PORT 3u
#define Elevation_Pin_2__PRT CYREG_PRT3_PRT
#define Elevation_Pin_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Elevation_Pin_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Elevation_Pin_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Elevation_Pin_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Elevation_Pin_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Elevation_Pin_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Elevation_Pin_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Elevation_Pin_2__PS CYREG_PRT3_PS
#define Elevation_Pin_2__SHIFT 1u
#define Elevation_Pin_2__SLW CYREG_PRT3_SLW

/* Elevation_Pin_3 */
#define Elevation_Pin_3__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Elevation_Pin_3__0__MASK 0x04u
#define Elevation_Pin_3__0__PC CYREG_PRT3_PC2
#define Elevation_Pin_3__0__PORT 3u
#define Elevation_Pin_3__0__SHIFT 2u
#define Elevation_Pin_3__AG CYREG_PRT3_AG
#define Elevation_Pin_3__AMUX CYREG_PRT3_AMUX
#define Elevation_Pin_3__BIE CYREG_PRT3_BIE
#define Elevation_Pin_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define Elevation_Pin_3__BYP CYREG_PRT3_BYP
#define Elevation_Pin_3__CTL CYREG_PRT3_CTL
#define Elevation_Pin_3__DM0 CYREG_PRT3_DM0
#define Elevation_Pin_3__DM1 CYREG_PRT3_DM1
#define Elevation_Pin_3__DM2 CYREG_PRT3_DM2
#define Elevation_Pin_3__DR CYREG_PRT3_DR
#define Elevation_Pin_3__INP_DIS CYREG_PRT3_INP_DIS
#define Elevation_Pin_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Elevation_Pin_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Elevation_Pin_3__LCD_EN CYREG_PRT3_LCD_EN
#define Elevation_Pin_3__MASK 0x04u
#define Elevation_Pin_3__PORT 3u
#define Elevation_Pin_3__PRT CYREG_PRT3_PRT
#define Elevation_Pin_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Elevation_Pin_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Elevation_Pin_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Elevation_Pin_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Elevation_Pin_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Elevation_Pin_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Elevation_Pin_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Elevation_Pin_3__PS CYREG_PRT3_PS
#define Elevation_Pin_3__SHIFT 2u
#define Elevation_Pin_3__SLW CYREG_PRT3_SLW

/* Elevation_Pin_4 */
#define Elevation_Pin_4__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Elevation_Pin_4__0__MASK 0x08u
#define Elevation_Pin_4__0__PC CYREG_PRT3_PC3
#define Elevation_Pin_4__0__PORT 3u
#define Elevation_Pin_4__0__SHIFT 3u
#define Elevation_Pin_4__AG CYREG_PRT3_AG
#define Elevation_Pin_4__AMUX CYREG_PRT3_AMUX
#define Elevation_Pin_4__BIE CYREG_PRT3_BIE
#define Elevation_Pin_4__BIT_MASK CYREG_PRT3_BIT_MASK
#define Elevation_Pin_4__BYP CYREG_PRT3_BYP
#define Elevation_Pin_4__CTL CYREG_PRT3_CTL
#define Elevation_Pin_4__DM0 CYREG_PRT3_DM0
#define Elevation_Pin_4__DM1 CYREG_PRT3_DM1
#define Elevation_Pin_4__DM2 CYREG_PRT3_DM2
#define Elevation_Pin_4__DR CYREG_PRT3_DR
#define Elevation_Pin_4__INP_DIS CYREG_PRT3_INP_DIS
#define Elevation_Pin_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Elevation_Pin_4__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Elevation_Pin_4__LCD_EN CYREG_PRT3_LCD_EN
#define Elevation_Pin_4__MASK 0x08u
#define Elevation_Pin_4__PORT 3u
#define Elevation_Pin_4__PRT CYREG_PRT3_PRT
#define Elevation_Pin_4__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Elevation_Pin_4__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Elevation_Pin_4__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Elevation_Pin_4__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Elevation_Pin_4__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Elevation_Pin_4__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Elevation_Pin_4__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Elevation_Pin_4__PS CYREG_PRT3_PS
#define Elevation_Pin_4__SHIFT 3u
#define Elevation_Pin_4__SLW CYREG_PRT3_SLW

/* Voltage_Divider_In */
#define Voltage_Divider_In__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Voltage_Divider_In__0__MASK 0x20u
#define Voltage_Divider_In__0__PC CYREG_IO_PC_PRT15_PC5
#define Voltage_Divider_In__0__PORT 15u
#define Voltage_Divider_In__0__SHIFT 5u
#define Voltage_Divider_In__AG CYREG_PRT15_AG
#define Voltage_Divider_In__AMUX CYREG_PRT15_AMUX
#define Voltage_Divider_In__BIE CYREG_PRT15_BIE
#define Voltage_Divider_In__BIT_MASK CYREG_PRT15_BIT_MASK
#define Voltage_Divider_In__BYP CYREG_PRT15_BYP
#define Voltage_Divider_In__CTL CYREG_PRT15_CTL
#define Voltage_Divider_In__DM0 CYREG_PRT15_DM0
#define Voltage_Divider_In__DM1 CYREG_PRT15_DM1
#define Voltage_Divider_In__DM2 CYREG_PRT15_DM2
#define Voltage_Divider_In__DR CYREG_PRT15_DR
#define Voltage_Divider_In__INP_DIS CYREG_PRT15_INP_DIS
#define Voltage_Divider_In__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Voltage_Divider_In__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Voltage_Divider_In__LCD_EN CYREG_PRT15_LCD_EN
#define Voltage_Divider_In__MASK 0x20u
#define Voltage_Divider_In__PORT 15u
#define Voltage_Divider_In__PRT CYREG_PRT15_PRT
#define Voltage_Divider_In__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Voltage_Divider_In__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Voltage_Divider_In__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Voltage_Divider_In__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Voltage_Divider_In__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Voltage_Divider_In__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Voltage_Divider_In__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Voltage_Divider_In__PS CYREG_PRT15_PS
#define Voltage_Divider_In__SHIFT 5u
#define Voltage_Divider_In__SLW CYREG_PRT15_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Wam_PSoC"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000017u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
