Reading netlist file: "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\gwsynthesis\FPGA_DVI_RX_Test.vg"
Parsing netlist file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\gwsynthesis\FPGA_DVI_RX_Test.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\src\top.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
WARN  (PR1014) : Generic routing resource will be used to clock signal '\your_instance_name/dvi2rgb_inst/HDMI_CLK ' by the specified constraint. And then it may lead to the excessive delay or skew
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\pnr\FPGA_DVI_RX_Test.power.html" completed
Generate file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\pnr\FPGA_DVI_RX_Test.pin.html" completed
Generate file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\pnr\FPGA_DVI_RX_Test.rpt.html" completed
Generate file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\pnr\FPGA_DVI_RX_Test.rpt.txt" completed
Generate file "C:\Users\phili\workspace\ch32v003-16x8-SPI-RGB-LED-Matrix\FPGA_DVI_RX_Test\impl\pnr\FPGA_DVI_RX_Test.tr.html" completed
Sun Aug  4 18:31:05 2024

