Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun 29 13:35:37 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Complete_design_car_wrapper_timing_summary_routed.rpt -pb Complete_design_car_wrapper_timing_summary_routed.pb -rpx Complete_design_car_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_design_car_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    8           
TIMING-20  Warning   Non-clocked latch               20          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (116)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.557        0.000                      0                 2902        0.021        0.000                      0                 2902        4.020        0.000                       0                  1552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.557        0.000                      0                 2862        0.021        0.000                      0                 2862        4.020        0.000                       0                  1552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.505        0.000                      0                   40        0.807        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 2.320ns (38.841%)  route 3.653ns (61.159%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.037 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.819     8.856    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.302     9.158 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     9.158    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.480    12.659    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.081    12.715    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.604ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.767ns (43.972%)  route 3.526ns (56.028%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.007 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.008    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.122    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.456 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.691     9.147    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y102        LUT3 (Prop_lut3_I0_O)        0.331     9.478 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.478    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.700    12.879    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.075    13.082    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  3.604    

Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.235ns  (logic 2.632ns (42.213%)  route 3.603ns (57.787%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.007 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.008    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.321 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.768     9.089    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y102        LUT3 (Prop_lut3_I0_O)        0.331     9.420 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.420    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.700    12.879    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.075    13.082    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  3.662    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.649ns (42.502%)  route 3.584ns (57.498%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.007 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.008    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.122    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.344 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.749     9.093    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y102        LUT3 (Prop_lut3_I0_O)        0.325     9.418 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.418    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.700    12.879    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.075    13.082    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.082    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.700ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.377ns (40.515%)  route 3.490ns (59.485%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.097 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.656     8.753    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.299     9.052 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.052    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.480    12.659    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.118    12.752    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  3.700    

Slack (MET) :             3.720ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.132ns  (logic 2.721ns (44.371%)  route 3.411ns (55.629%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.007 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.008    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.122    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.435 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.577     9.011    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y102        LUT3 (Prop_lut3_I0_O)        0.306     9.317 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.317    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.700    12.879    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.031    13.038    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                          -9.317    
  -------------------------------------------------------------------
                         slack                                  3.720    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.773ns  (logic 2.157ns (37.363%)  route 3.616ns (62.637%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.919     7.127    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.453 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.453    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.877 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.786     8.663    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.295     8.958 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.958    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.480    12.659    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.118    12.752    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.636ns  (logic 1.984ns (35.202%)  route 3.652ns (64.798%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.919     7.127    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.453 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.453    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.700 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.822     8.522    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]
    SLICE_X32Y99         LUT3 (Prop_lut3_I0_O)        0.299     8.821 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.821    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[0]
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.480    12.659    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)        0.077    12.711    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.821    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 2.509ns (42.375%)  route 3.412ns (57.625%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.007 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.008    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.230 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.577     8.807    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y102        LUT3 (Prop_lut3_I0_O)        0.299     9.106 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.106    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.700    12.879    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.031    13.038    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         13.038    
                         arrival time                          -9.106    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.884ns  (logic 2.643ns (44.915%)  route 3.241ns (55.085%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.891     3.185    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y105        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.518     3.703 f  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=28, routed)          0.638     4.341    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X29Y105        LUT2 (Prop_lut2_I1_O)        0.150     4.491 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.605     5.096    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X28Y104        LUT6 (Prop_lut6_I0_O)        0.326     5.422 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.668     6.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X29Y106        LUT3 (Prop_lut3_I2_O)        0.118     6.208 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.923     7.131    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.457 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.457    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.007 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.008    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.122 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.122    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.361 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.407     8.767    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y102        LUT3 (Prop_lut3_I0_O)        0.302     9.069 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.069    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.700    12.879    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y102        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.282    13.161    
                         clock uncertainty           -0.154    13.007    
    SLICE_X29Y102        FDRE (Setup_fdre_C_D)        0.029    13.036    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         13.036    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  3.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.190ns (57.258%)  route 0.142ns (42.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.659     0.995    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[9]/Q
                         net (fo=1, routed)           0.142     1.278    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[9]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.049     1.327 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.327    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[9]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.844     1.210    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.131     1.306    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.558     0.894    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.110     1.145    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X32Y94         SRLC32E                                      r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.558     0.894    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y94         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y94         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.056     1.090    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X32Y94         SRLC32E                                      r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y94         SRLC32E                                      r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.284     0.907    
    SLICE_X32Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.024    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.473%)  route 0.183ns (49.527%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.659     0.995    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.183     1.319    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.364 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.364    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.844     1.210    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.121     1.296    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.611%)  route 0.144ns (40.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.659     0.995    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y101        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.144     1.303    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.048     1.351 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.351    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[28]
    SLICE_X31Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.845     1.211    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.545%)  route 0.204ns (55.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.640     0.976    Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y103        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.140 r  Complete_design_car_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.204     1.344    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X34Y97         SRLC32E                                      r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.826     1.192    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.461%)  route 0.175ns (45.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.656     0.992    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y101        FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y101        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.175     1.331    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.376 r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.376    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X26Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.844     1.210    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.236%)  route 0.283ns (66.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.557     0.893    Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.283     1.317    Complete_design_car_i/axi_gpio_motor_0/U0/bus2ip_reset
    SLICE_X40Y100        FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.911     1.277    Complete_design_car_i/axi_gpio_motor_0/U0/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[15]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.236%)  route 0.283ns (66.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.557     0.893    Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.283     1.317    Complete_design_car_i/axi_gpio_motor_0/U0/bus2ip_reset
    SLICE_X40Y100        FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.911     1.277    Complete_design_car_i/axi_gpio_motor_0/U0/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.236%)  route 0.283ns (66.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.557     0.893    Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Complete_design_car_i/axi_gpio_motor_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=147, routed)         0.283     1.317    Complete_design_car_i/axi_gpio_motor_0/U0/bus2ip_reset
    SLICE_X40Y100        FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.911     1.277    Complete_design_car_i/axi_gpio_motor_0/U0/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[17]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018     1.224    Complete_design_car_i/axi_gpio_motor_0/U0/ip2bus_data_i_D1_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X46Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X46Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X46Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X46Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X47Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X47Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X45Y96    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    Complete_design_car_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.505ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.807ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.324     5.722    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.975     6.822    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X47Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X47Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.324     5.722    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.975     6.822    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X47Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X47Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.324     5.722    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.975     6.822    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X47Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X47Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.505ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.580ns (14.949%)  route 3.300ns (85.051%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.324     5.722    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.975     6.822    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X47Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X47Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X47Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.822    
  -------------------------------------------------------------------
                         slack                                  5.505    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.612ns (17.679%)  route 2.850ns (82.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.191     5.589    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/nrst
    SLICE_X46Y96         LUT1 (Prop_lut1_I0_O)        0.156     5.745 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2/O
                         net (fo=4, routed)           0.659     6.404    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2_n_0
    SLICE_X46Y96         FDPE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDPE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X46Y96         FDPE (Recov_fdpe_C_PRE)     -0.592    12.140    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.612ns (17.679%)  route 2.850ns (82.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.191     5.589    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/nrst
    SLICE_X46Y96         LUT1 (Prop_lut1_I0_O)        0.156     5.745 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2/O
                         net (fo=4, routed)           0.659     6.404    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2_n_0
    SLICE_X46Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.592    12.140    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         12.140    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.612ns (17.679%)  route 2.850ns (82.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.191     5.589    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/nrst
    SLICE_X46Y96         LUT1 (Prop_lut1_I0_O)        0.156     5.745 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2/O
                         net (fo=4, routed)           0.659     6.404    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2_n_0
    SLICE_X46Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.550    12.182    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.778ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.612ns (17.679%)  route 2.850ns (82.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.191     5.589    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/nrst
    SLICE_X46Y96         LUT1 (Prop_lut1_I0_O)        0.156     5.745 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2/O
                         net (fo=4, routed)           0.659     6.404    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_2_n_0
    SLICE_X46Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X46Y96         FDCE (Recov_fdce_C_CLR)     -0.550    12.182    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]
  -------------------------------------------------------------------
                         required time                         12.182    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  5.778    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.580ns (16.147%)  route 3.012ns (83.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.324     5.722    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.687     6.534    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X45Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X45Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 0.580ns (16.147%)  route 3.012ns (83.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          2.324     5.722    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.846 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.687     6.534    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X45Y96         FDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478    12.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X45Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/C
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X45Y96         FDCE (Recov_fdce_C_CLR)     -0.405    12.327    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.327    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                  5.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.100%)  route 0.586ns (75.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.402     1.432    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/nrst
    SLICE_X45Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.477 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.184     1.660    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X46Y92         FDPE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X46Y92         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.100%)  route 0.586ns (75.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.402     1.432    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/nrst
    SLICE_X45Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.477 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.184     1.660    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X46Y92         FDPE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X46Y92         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.100%)  route 0.586ns (75.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.402     1.432    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/nrst
    SLICE_X45Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.477 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.184     1.660    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X46Y92         FDPE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X46Y92         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.100%)  route 0.586ns (75.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.402     1.432    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/nrst
    SLICE_X45Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.477 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.184     1.660    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X46Y92         FDPE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X46Y92         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.100%)  route 0.586ns (75.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.402     1.432    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/nrst
    SLICE_X45Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.477 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.184     1.660    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X46Y92         FDPE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X46Y92         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X46Y92         FDPE (Remov_fdpe_C_PRE)     -0.071     0.854    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.831ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.100%)  route 0.586ns (75.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.402     1.432    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/nrst
    SLICE_X45Y92         LUT2 (Prop_lut2_I0_O)        0.045     1.477 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.184     1.660    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X47Y92         FDPE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X47Y92         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C
                         clock pessimism             -0.264     0.925    
    SLICE_X47Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     0.830    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.907%)  route 0.592ns (76.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.350     1.380    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.242     1.667    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X45Y93         FDCE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.824     1.190    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X45Y93         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X45Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.907%)  route 0.592ns (76.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.350     1.380    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.242     1.667    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X45Y93         FDCE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.824     1.190    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X45Y93         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X45Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.907%)  route 0.592ns (76.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.350     1.380    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.242     1.667    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X45Y93         FDCE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.824     1.190    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X45Y93         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X45Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.907%)  route 0.592ns (76.093%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.350     1.380    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/nrst
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.045     1.425 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1/O
                         net (fo=8, routed)           0.242     1.667    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout[7]_i_1_n_0
    SLICE_X45Y93         FDCE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.824     1.190    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X45Y93         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X45Y93         FDCE (Remov_fdce_C_CLR)     -0.092     0.834    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.833    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.892ns  (logic 0.124ns (6.555%)  route 1.768ns (93.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.460     1.460    Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.124     1.584 r  Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.307     1.892    Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y89         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.477     2.656    Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.045ns (6.107%)  route 0.692ns (93.893%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.579     0.579    Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.045     0.624 r  Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.112     0.737    Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X36Y89         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.822     1.188    Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X36Y89         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            pwm_motor_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 4.093ns (47.459%)  route 4.531ns (52.541%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/G
    SLICE_X48Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/Q
                         net (fo=1, routed)           4.531     5.090    pwm_motor_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.624 r  pwm_motor_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.624    pwm_motor_0
    R16                                                               r  pwm_motor_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            pwm_motor_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.162ns  (logic 4.162ns (50.990%)  route 4.000ns (49.010%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/G
    SLICE_X45Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/Q
                         net (fo=1, routed)           4.000     4.559    pwm_motor_1_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.603     8.162 r  pwm_motor_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.162    pwm_motor_1
    U17                                                               r  pwm_motor_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.065ns  (logic 0.873ns (28.486%)  route 2.192ns (71.514%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X42Y96         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.667     1.292    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.902     2.319    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124     2.443 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.622     3.065    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.977ns  (logic 0.873ns (29.327%)  route 2.104ns (70.673%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X42Y95         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.591     1.216    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X44Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.340 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.889     2.229    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.353 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.624     2.977    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.973ns  (logic 0.873ns (29.366%)  route 2.100ns (70.634%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X42Y96         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.611     1.236    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.360 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.868     2.228    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124     2.352 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.621     2.973    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.932ns  (logic 1.009ns (34.418%)  route 1.923ns (65.582%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q
                         net (fo=1, routed)           0.590     1.351    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[5]
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124     1.475 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.778     2.253    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I2_O)        0.124     2.377 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.554     2.932    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X44Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 0.873ns (30.899%)  route 1.952ns (69.101%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X42Y95         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.591     1.216    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X44Y95         LUT4 (Prop_lut4_I0_O)        0.124     1.340 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.891     2.231    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I1_O)        0.124     2.355 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.470     2.825    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.669ns  (logic 0.873ns (32.714%)  route 1.796ns (67.286%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y96         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X42Y96         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.667     1.292    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X42Y96         LUT6 (Prop_lut6_I0_O)        0.124     1.416 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.749     2.166    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124     2.290 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     2.669    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X42Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.666ns  (logic 1.009ns (37.843%)  route 1.657ns (62.157%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.612     1.373    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.124     1.497 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           1.045     2.542    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124     2.666 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.666    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X42Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.658ns  (logic 1.009ns (37.957%)  route 1.649ns (62.043%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.612     1.373    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X44Y91         LUT4 (Prop_lut4_I0_O)        0.124     1.497 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           1.037     2.534    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.124     2.658 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.658    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X42Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.223ns (64.077%)  route 0.125ns (35.923%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X42Y95         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.125     0.303    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X44Y95         LUT6 (Prop_lut6_I1_O)        0.045     0.348 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.000     0.348    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X44Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.330ns (61.916%)  route 0.203ns (38.084%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X42Y91         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.114     0.354    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.399 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.089     0.488    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.533 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.533    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X42Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.330ns (61.684%)  route 0.205ns (38.316%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y91         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X42Y91         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.114     0.354    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045     0.399 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.091     0.490    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.045     0.535 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.535    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X42Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.310ns (56.237%)  route 0.241ns (43.763%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.112     0.332    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.377 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.129     0.506    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.551 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.551    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X43Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.268ns (47.537%)  route 0.296ns (52.463%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
    SLICE_X42Y95         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q
                         net (fo=1, routed)           0.110     0.288    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[5]
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.333 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.186     0.519    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.564 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.564    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X42Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.310ns (51.004%)  route 0.298ns (48.996%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.162     0.382    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X44Y91         LUT4 (Prop_lut4_I2_O)        0.045     0.427 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.136     0.563    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I1_O)        0.045     0.608 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.608    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X43Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.265ns (43.361%)  route 0.346ns (56.639%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X44Y91         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.218     0.438    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X44Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.483 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.128     0.611    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X44Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.626ns  (logic 0.310ns (49.506%)  route 0.316ns (50.494%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X43Y92         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.112     0.332    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.045     0.377 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.204     0.581    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I3_O)        0.045     0.626 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.626    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X43Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.637ns  (logic 0.268ns (42.066%)  route 0.369ns (57.934%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
    SLICE_X42Y95         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q
                         net (fo=1, routed)           0.110     0.288    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[5]
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.333 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.114     0.448    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I2_O)        0.045     0.493 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.144     0.637    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.268ns (39.897%)  route 0.404ns (60.103%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
    SLICE_X42Y95         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q
                         net (fo=1, routed)           0.110     0.288    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[5]
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.045     0.333 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.237     0.571    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I2_O)        0.045     0.616 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.056     0.672    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X42Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.664ns  (logic 1.616ns (34.650%)  route 3.048ns (65.350%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.650     2.944    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X46Y92         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDPE (Prop_fdpe_C_Q)         0.478     3.422 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/Q
                         net (fo=7, routed)           1.136     4.558    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/Counter[4]
    SLICE_X45Y93         LUT4 (Prop_lut4_I0_O)        0.296     4.854 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry_i_6/O
                         net (fo=1, routed)           0.000     4.854    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry_i_6_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.252 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry/CO[3]
                         net (fo=2, routed)           0.866     6.119    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry_n_0
    SLICE_X45Y92         LUT2 (Prop_lut2_I1_O)        0.118     6.237 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg_i_2/O
                         net (fo=2, routed)           0.666     6.903    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/PRE
    SLICE_X45Y92         LUT3 (Prop_lut3_I0_O)        0.326     7.229 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L3_1/O
                         net (fo=1, routed)           0.379     7.608    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/D0
    SLICE_X45Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.033ns  (logic 1.492ns (36.996%)  route 2.541ns (63.004%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.650     2.944    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X49Y96         FDPE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDPE (Prop_fdpe_C_Q)         0.419     3.363 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/Q
                         net (fo=10, routed)          1.016     4.379    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/Counter[1]
    SLICE_X47Y96         LUT4 (Prop_lut4_I2_O)        0.299     4.678 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry_i_8/O
                         net (fo=1, routed)           0.000     4.678    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry_i_8_n_0
    SLICE_X47Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.210 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry/CO[3]
                         net (fo=2, routed)           1.240     6.449    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp0_carry_n_0
    SLICE_X48Y95         LUT2 (Prop_lut2_I1_O)        0.124     6.573 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg_i_2/O
                         net (fo=2, routed)           0.285     6.859    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/PRE
    SLICE_X48Y95         LUT3 (Prop_lut3_I0_O)        0.118     6.977 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L3_1/O
                         net (fo=1, routed)           0.000     6.977    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/D0
    SLICE_X48Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Comparator_0/U0/pwm_temp_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.416ns  (logic 0.840ns (24.593%)  route 2.576ns (75.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           1.051     4.415    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.297     4.712 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.902     5.615    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.739 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.622     6.361    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.312ns  (logic 0.842ns (25.424%)  route 2.470ns (74.576%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           0.981     4.345    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X42Y96         LUT6 (Prop_lut6_I1_O)        0.299     4.644 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.868     5.512    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I2_O)        0.124     5.636 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.621     6.257    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.305ns  (logic 0.842ns (25.477%)  route 2.463ns (74.523%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.652     2.946    Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y93         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.419     3.365 r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=4, routed)           1.131     4.496    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X42Y91         LUT6 (Prop_lut6_I1_O)        0.299     4.795 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.778     5.573    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X43Y91         LUT6 (Prop_lut6_I2_O)        0.124     5.697 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.554     6.251    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X44Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.232ns  (logic 0.840ns (25.989%)  route 2.392ns (74.011%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           1.051     4.415    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.297     4.712 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.717     5.429    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.553 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.624     6.177    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.089ns  (logic 0.840ns (27.195%)  route 2.249ns (72.805%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           1.051     4.415    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.297     4.712 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.727     5.439    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124     5.563 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.470     6.034    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X42Y96         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.020ns  (logic 0.840ns (27.819%)  route 2.180ns (72.181%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           1.051     4.415    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X42Y96         LUT6 (Prop_lut6_I4_O)        0.297     4.712 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.749     5.462    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X42Y95         LUT6 (Prop_lut6_I3_O)        0.124     5.586 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.379     5.965    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X42Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.986ns  (logic 0.766ns (25.652%)  route 2.220ns (74.348%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDCE (Prop_fdce_C_Q)         0.518     3.463 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.667     4.130    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.124     4.254 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          1.363     5.617    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.124     5.741 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.190     5.931    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X42Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.947ns  (logic 0.897ns (30.437%)  route 2.050ns (69.563%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.651     2.945    Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=4, routed)           1.164     4.587    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[2]
    SLICE_X43Y92         LUT6 (Prop_lut6_I2_O)        0.295     4.882 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.886     5.768    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.892 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.892    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X42Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.340%)  route 0.183ns (49.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=5, routed)           0.128     1.160    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[7]
    SLICE_X43Y95         LUT6 (Prop_lut6_I0_O)        0.045     1.205 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.056     1.261    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X42Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.209ns (49.357%)  route 0.214ns (50.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=4, routed)           0.214     1.270    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[5]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.315 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.315    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X43Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.247ns (54.072%)  route 0.210ns (45.928%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           0.210     1.249    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.099     1.348 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.348    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X43Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.246ns (49.202%)  route 0.254ns (50.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148     1.040 r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=4, routed)           0.254     1.294    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[0]
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.098     1.392 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.392    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X43Y92         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.209ns (40.139%)  route 0.312ns (59.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y93         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  Complete_design_car_i/axi_gpio_motor_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=4, routed)           0.312     1.367    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[4]
    SLICE_X42Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.412 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.412    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X42Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.525ns  (logic 0.186ns (35.428%)  route 0.339ns (64.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.553     0.889    Complete_design_car_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X37Y87         FDRE                                         r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Complete_design_car_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=34, routed)          0.339     1.369    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/nrst
    SLICE_X44Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.414 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.414    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X44Y91         LDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.545ns  (logic 0.229ns (42.052%)  route 0.316ns (57.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.555     0.891    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDCE (Prop_fdce_C_Q)         0.128     1.019 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.099     1.118    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.101     1.219 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.216     1.435    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X44Y92         LDCE                                         f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.550ns  (logic 0.209ns (38.027%)  route 0.341ns (61.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDPE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDPE (Prop_fdpe_C_Q)         0.164     1.056 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q
                         net (fo=3, routed)           0.154     1.210    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[0]
    SLICE_X46Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.255 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.186     1.441    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X44Y95         LDCE                                         f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.186ns (33.081%)  route 0.376ns (66.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=5, routed)           0.376     1.409    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X44Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.454 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.000     1.454    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X44Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.587ns  (logic 0.226ns (38.520%)  route 0.361ns (61.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  Complete_design_car_i/axi_gpio_motor_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=4, routed)           0.361     1.380    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X42Y95         LUT6 (Prop_lut6_I0_O)        0.098     1.478 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.478    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X42Y95         LDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.170ns  (logic 0.712ns (32.813%)  route 1.458ns (67.187%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.836     1.395    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X46Y96         LUT3 (Prop_lut3_I1_O)        0.153     1.548 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.621     2.170    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478     2.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.957ns  (logic 0.683ns (34.907%)  route 1.274ns (65.093%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.661     1.220    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.124     1.344 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.613     1.957    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.477     2.656    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.702ns  (logic 0.683ns (40.136%)  route 1.019ns (59.864%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.687     1.246    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X46Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.370 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.331     1.702    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478     2.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.512ns  (logic 0.683ns (45.177%)  route 0.829ns (54.823%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.829     1.388    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.124     1.512 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.512    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X45Y91         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.477     2.656    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X45Y91         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.368ns  (logic 0.683ns (49.912%)  route 0.685ns (50.088%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.685     1.244    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.124     1.368 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.368    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X46Y96         FDPE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.478     2.657    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDPE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.339ns  (logic 0.683ns (51.015%)  route 0.656ns (48.985%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y92         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.656     1.215    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.124     1.339 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.477     2.656    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.431ns  (logic 0.203ns (47.054%)  route 0.228ns (52.946%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.228     0.386    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X46Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.431 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.431    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X46Y96         FDPE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.824     1.190    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDPE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.203ns (46.686%)  route 0.232ns (53.314%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.232     0.390    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.045     0.435 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.501ns  (logic 0.203ns (40.533%)  route 0.298ns (59.467%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.298     0.456    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X45Y91         LUT2 (Prop_lut2_I1_O)        0.045     0.501 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.501    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X45Y91         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X45Y91         FDPE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.203ns (37.473%)  route 0.339ns (62.527%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.228     0.386    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X46Y96         LUT3 (Prop_lut3_I1_O)        0.045     0.431 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.110     0.542    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.824     1.190    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.203ns (31.886%)  route 0.434ns (68.114%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y92         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.234     0.392    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X45Y91         LUT3 (Prop_lut3_I1_O)        0.045     0.437 r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.200     0.637    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X45Y91         FDCE                                         r  Complete_design_car_i/PWM_generator_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.202ns (27.904%)  route 0.522ns (72.096%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         LDCE                         0.000     0.000 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X44Y95         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.290     0.448    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X46Y96         LUT3 (Prop_lut3_I1_O)        0.044     0.492 r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.231     0.724    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Complete_design_car_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Complete_design_car_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Complete_design_car_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.824     1.190    Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X46Y96         FDCE                                         r  Complete_design_car_i/PWM_generator_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C





