Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto b4ccf4c568a74c77bf550aa8d74997fc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Motherboard_behav xil_defaultlib.tb_Motherboard xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 9 differs from formal bit length 8 for port a [C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:110]
WARNING: [VRFC 10-278] actual bit length 42 differs from formal bit length 15 for port in [C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:288]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port sign_extend [C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:327]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 16 for port a [C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:328]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 32 for port Q [C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/Motherboard.v:240]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/vcvin/Documents/MotherboardSampleProject/MotherboardSampleProject.srcs/sources_1/new/MIPS.v:288]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
