

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Sun Sep 28 13:51:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  3117071233|  3117071233|  31.171 sec|  31.171 sec|  3117071233|  3117071233|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1         |  3117071232|  3117071232|  48704238|          -|          -|    64|        no|
        | + VITIS_LOOP_12_2        |    48704235|    48704235|    190997|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_13_3      |      190995|      190995|       749|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_18_5    |         747|         747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_29_6  |          81|          81|         9|          -|          -|     9|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 16 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln11 = store i7 0, i7 %oc" [src/conv1.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [src/conv1.cpp:11]   --->   Operation 21 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%oc_2 = load i7 %oc" [src/conv1.cpp:11]   --->   Operation 22 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %oc_2" [src/conv1.cpp:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %oc_2" [src/conv1.cpp:46]   --->   Operation 24 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i7 %oc_2" [src/conv1.cpp:46]   --->   Operation 25 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %oc_2, i8 0" [src/conv1.cpp:46]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i15 %tmp" [src/conv1.cpp:46]   --->   Operation 27 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%sub_ln46 = sub i16 %zext_ln46_4, i16 %zext_ln46_3" [src/conv1.cpp:46]   --->   Operation 28 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %sub_ln46" [src/conv1.cpp:40]   --->   Operation 29 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %oc_2, i3 0" [src/conv1.cpp:40]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %tmp_s" [src/conv1.cpp:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln40 = add i11 %zext_ln40, i11 %zext_ln46" [src/conv1.cpp:40]   --->   Operation 32 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.77ns)   --->   "%icmp_ln11 = icmp_eq  i7 %oc_2, i7 64" [src/conv1.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.77ns)   --->   "%add_ln11 = add i7 %oc_2, i7 1" [src/conv1.cpp:11]   --->   Operation 34 'add' 'add_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_2.split, void %for.end71" [src/conv1.cpp:11]   --->   Operation 35 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln11" [src/conv1.cpp:11]   --->   Operation 36 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:11]   --->   Operation 37 'load' 'conv1_biases_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/conv1.cpp:50]   --->   Operation 38 'ret' 'ret_ln50' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:11]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:11]   --->   Operation 40 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:11]   --->   Operation 41 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%acc = bitcast i32 %conv1_biases_load" [src/conv1.cpp:11]   --->   Operation 42 'bitcast' 'acc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [src/conv1.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln12, void %for.inc66, i8 0, void %VITIS_LOOP_12_2.split" [src/conv1.cpp:19]   --->   Operation 44 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i8 %y" [src/conv1.cpp:46]   --->   Operation 45 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln46 = add i17 %sext_ln40, i17 %zext_ln46_5" [src/conv1.cpp:46]   --->   Operation 46 'add' 'add_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i17 %add_ln46" [src/conv1.cpp:46]   --->   Operation 47 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i17 %add_ln46" [src/conv1.cpp:46]   --->   Operation 48 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln46, i8 0" [src/conv1.cpp:46]   --->   Operation 49 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.91ns)   --->   "%sub_ln46_1 = sub i22 %p_shl2, i22 %sext_ln46" [src/conv1.cpp:46]   --->   Operation 50 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i8 %y" [src/conv1.cpp:12]   --->   Operation 51 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln12 = icmp_eq  i8 %y, i8 255" [src/conv1.cpp:12]   --->   Operation 52 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln12 = add i8 %y, i8 1" [src/conv1.cpp:12]   --->   Operation 53 'add' 'add_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_3.split, void %for.inc69" [src/conv1.cpp:12]   --->   Operation 54 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:12]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:12]   --->   Operation 56 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.42ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_4" [src/conv1.cpp:13]   --->   Operation 57 'br' 'br_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %oc" [src/conv1.cpp:11]   --->   Operation 58 'store' 'store_ln11' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [src/conv1.cpp:11]   --->   Operation 59 'br' 'br_ln11' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.91>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln13, void %for.inc63, i8 0, void %VITIS_LOOP_13_3.split" [src/conv1.cpp:30]   --->   Operation 60 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i8 %x" [src/conv1.cpp:46]   --->   Operation 61 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.91ns)   --->   "%add_ln46_1 = add i22 %sub_ln46_1, i22 %zext_ln46_6" [src/conv1.cpp:46]   --->   Operation 62 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i22 %add_ln46_1" [src/conv1.cpp:46]   --->   Operation 63 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln46_7" [src/conv1.cpp:46]   --->   Operation 64 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %x" [src/conv1.cpp:13]   --->   Operation 65 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.76ns)   --->   "%icmp_ln13 = icmp_eq  i8 %x, i8 255" [src/conv1.cpp:13]   --->   Operation 66 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %x, i8 1" [src/conv1.cpp:13]   --->   Operation 67 'add' 'add_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_17_4.split, void %for.inc66" [src/conv1.cpp:13]   --->   Operation 68 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:13]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:13]   --->   Operation 70 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln18 = br void %for.body16" [src/conv1.cpp:18]   --->   Operation 71 'br' 'br_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [src/conv1.cpp:12]   --->   Operation 72 'br' 'br_ln12' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ky = phi i4 0, void %VITIS_LOOP_17_4.split, i4 %add_ln18, void %for.inc51" [src/conv1.cpp:19]   --->   Operation 73 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%acc_7 = phi i32 %acc, void %VITIS_LOOP_17_4.split, i32 %acc_8, void %for.inc51"   --->   Operation 74 'phi' 'acc_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %ky" [src/conv1.cpp:40]   --->   Operation 75 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln40_1 = add i11 %add_ln40, i11 %zext_ln40_1" [src/conv1.cpp:40]   --->   Operation 76 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i11 %add_ln40_1" [src/conv1.cpp:40]   --->   Operation 77 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i11 %add_ln40_1" [src/conv1.cpp:40]   --->   Operation 78 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40, i3 0" [src/conv1.cpp:40]   --->   Operation 79 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.82ns)   --->   "%add_ln40_2 = add i13 %p_shl3, i13 %zext_ln40_2" [src/conv1.cpp:40]   --->   Operation 80 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:18]   --->   Operation 81 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.79ns)   --->   "%add_ln18 = add i4 %ky, i4 1" [src/conv1.cpp:18]   --->   Operation 82 'add' 'add_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.body16.split, void %for.inc63" [src/conv1.cpp:18]   --->   Operation 83 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:15]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:18]   --->   Operation 85 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln19 = add i4 %ky, i4 12" [src/conv1.cpp:19]   --->   Operation 86 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i4 %add_ln19" [src/conv1.cpp:19]   --->   Operation 87 'sext' 'sext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.76ns)   --->   "%add_ln19_1 = add i10 %sext_ln19, i10 %zext_ln12" [src/conv1.cpp:19]   --->   Operation 88 'add' 'add_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln19_1, i32 9" [src/conv1.cpp:21]   --->   Operation 89 'bitselect' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.78ns)   --->   "%icmp_ln23 = icmp_sgt  i10 %add_ln19_1, i10 254" [src/conv1.cpp:23]   --->   Operation 90 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i4 %add_ln19" [src/conv1.cpp:23]   --->   Operation 91 'sext' 'sext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln23 = add i8 %sext_ln23, i8 %y" [src/conv1.cpp:23]   --->   Operation 92 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%select_ln21 = select i1 %tmp_5, i8 0, i8 254" [src/conv1.cpp:21]   --->   Operation 93 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%or_ln21 = or i1 %tmp_5, i1 %icmp_ln23" [src/conv1.cpp:21]   --->   Operation 94 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.39ns) (out node of the LUT)   --->   "%iy = select i1 %or_ln21, i8 %select_ln21, i8 %add_ln23" [src/conv1.cpp:21]   --->   Operation 95 'select' 'iy' <Predicate = (!icmp_ln18)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i8 %iy" [src/conv1.cpp:40]   --->   Operation 96 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %iy, i8 0" [src/conv1.cpp:40]   --->   Operation 97 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.85ns)   --->   "%sub_ln40 = sub i16 %tmp_2, i16 %zext_ln40_3" [src/conv1.cpp:40]   --->   Operation 98 'sub' 'sub_ln40' <Predicate = (!icmp_ln18)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln29 = br void %for.body25" [src/conv1.cpp:29]   --->   Operation 99 'br' 'br_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_6 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %acc_7, i22 %feat1_addr" [src/conv1.cpp:46]   --->   Operation 100 'store' 'store_ln46' <Predicate = (icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_4" [src/conv1.cpp:13]   --->   Operation 101 'br' 'br_ln13' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.43>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%kx = phi i4 0, void %for.body16.split, i4 %add_ln29, void %for.body25.split" [src/conv1.cpp:30]   --->   Operation 102 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%acc_8 = phi i32 %acc_7, void %for.body16.split, i32 %acc_6, void %for.body25.split"   --->   Operation 103 'phi' 'acc_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i4 %kx" [src/conv1.cpp:40]   --->   Operation 104 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.82ns)   --->   "%add_ln40_3 = add i13 %add_ln40_2, i13 %zext_ln40_4" [src/conv1.cpp:40]   --->   Operation 105 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i13 %add_ln40_3" [src/conv1.cpp:40]   --->   Operation 106 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_5" [src/conv1.cpp:40]   --->   Operation 107 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.79ns)   --->   "%icmp_ln29 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:29]   --->   Operation 108 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %kx, i4 1" [src/conv1.cpp:29]   --->   Operation 109 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body25.split, void %for.inc51" [src/conv1.cpp:29]   --->   Operation 110 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %kx, i4 12" [src/conv1.cpp:30]   --->   Operation 111 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i4 %add_ln30" [src/conv1.cpp:30]   --->   Operation 112 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln13" [src/conv1.cpp:30]   --->   Operation 113 'add' 'add_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/conv1.cpp:32]   --->   Operation 114 'bitselect' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.78ns)   --->   "%icmp_ln34 = icmp_sgt  i10 %add_ln30_1, i10 254" [src/conv1.cpp:34]   --->   Operation 115 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln29)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/conv1.cpp:32]   --->   Operation 116 'bitselect' 'tmp_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%select_ln32 = select i1 %tmp_7, i10 0, i10 254" [src/conv1.cpp:32]   --->   Operation 117 'select' 'select_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%or_ln32 = or i1 %tmp_6, i1 %icmp_ln34" [src/conv1.cpp:32]   --->   Operation 118 'or' 'or_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%ix = select i1 %or_ln32, i10 %select_ln32, i10 %add_ln30_1" [src/conv1.cpp:32]   --->   Operation 119 'select' 'ix' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%sext_ln40_1 = sext i10 %ix" [src/conv1.cpp:40]   --->   Operation 120 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_4 = add i16 %sub_ln40, i16 %sext_ln40_1" [src/conv1.cpp:40]   --->   Operation 121 'add' 'add_ln40_4' <Predicate = (!icmp_ln29)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i16 %add_ln40_4" [src/conv1.cpp:40]   --->   Operation 122 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_6" [src/conv1.cpp:40]   --->   Operation 123 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 124 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 124 'load' 'input_ftmap_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_7 : Operation 125 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 125 'load' 'conv1_weights_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body16" [src/conv1.cpp:18]   --->   Operation 126 'br' 'br_ln18' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 127 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 127 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_8 : Operation 128 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 128 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:40]   --->   Operation 129 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln40_1 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:40]   --->   Operation 130 'bitcast' 'bitcast_ln40_1' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.47ns)   --->   Input mux for Operation 131 '%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1'
ST_9 : Operation 131 [3/3] (6.54ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 131 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 132 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 133 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 133 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : [1/1] (0.47ns)   --->   Input mux for Operation 134 '%acc_6 = fadd i32 %acc_8, i32 %mul'
ST_12 : Operation 134 [4/4] (5.96ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 134 'fadd' 'acc_6' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 135 [3/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 135 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 136 [2/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 136 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:15]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:29]   --->   Operation 138 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 139 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body25" [src/conv1.cpp:29]   --->   Operation 140 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ feat1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
oc                     (alloca           ) [ 0111111111111111]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
store_ln11             (store            ) [ 0000000000000000]
br_ln11                (br               ) [ 0000000000000000]
oc_2                   (load             ) [ 0000000000000000]
zext_ln11              (zext             ) [ 0000000000000000]
zext_ln46              (zext             ) [ 0000000000000000]
zext_ln46_3            (zext             ) [ 0000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000]
zext_ln46_4            (zext             ) [ 0000000000000000]
sub_ln46               (sub              ) [ 0000000000000000]
sext_ln40              (sext             ) [ 0001111111111111]
tmp_s                  (bitconcatenate   ) [ 0000000000000000]
zext_ln40              (zext             ) [ 0000000000000000]
add_ln40               (add              ) [ 0001111111111111]
icmp_ln11              (icmp             ) [ 0011111111111111]
add_ln11               (add              ) [ 0001111111111111]
br_ln11                (br               ) [ 0000000000000000]
conv1_biases_addr      (getelementptr    ) [ 0001000000000000]
ret_ln50               (ret              ) [ 0000000000000000]
speclooptripcount_ln11 (speclooptripcount) [ 0000000000000000]
specloopname_ln11      (specloopname     ) [ 0000000000000000]
conv1_biases_load      (load             ) [ 0000000000000000]
acc                    (bitcast          ) [ 0000111111111111]
br_ln12                (br               ) [ 0011111111111111]
y                      (phi              ) [ 0000101111111111]
zext_ln46_5            (zext             ) [ 0000000000000000]
add_ln46               (add              ) [ 0000000000000000]
sext_ln46              (sext             ) [ 0000000000000000]
trunc_ln46             (trunc            ) [ 0000000000000000]
p_shl2                 (bitconcatenate   ) [ 0000000000000000]
sub_ln46_1             (sub              ) [ 0000011111111111]
zext_ln12              (zext             ) [ 0000011111111111]
icmp_ln12              (icmp             ) [ 0011111111111111]
add_ln12               (add              ) [ 0011111111111111]
br_ln12                (br               ) [ 0000000000000000]
speclooptripcount_ln12 (speclooptripcount) [ 0000000000000000]
specloopname_ln12      (specloopname     ) [ 0000000000000000]
br_ln13                (br               ) [ 0011111111111111]
store_ln11             (store            ) [ 0000000000000000]
br_ln11                (br               ) [ 0000000000000000]
x                      (phi              ) [ 0000010000000000]
zext_ln46_6            (zext             ) [ 0000000000000000]
add_ln46_1             (add              ) [ 0000000000000000]
zext_ln46_7            (zext             ) [ 0000000000000000]
feat1_addr             (getelementptr    ) [ 0000001111111111]
zext_ln13              (zext             ) [ 0000001111111111]
icmp_ln13              (icmp             ) [ 0011111111111111]
add_ln13               (add              ) [ 0011111111111111]
br_ln13                (br               ) [ 0000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 0000000000000000]
specloopname_ln13      (specloopname     ) [ 0000000000000000]
br_ln18                (br               ) [ 0011111111111111]
br_ln12                (br               ) [ 0011111111111111]
ky                     (phi              ) [ 0000001000000000]
acc_7                  (phi              ) [ 0000001111111111]
zext_ln40_1            (zext             ) [ 0000000000000000]
add_ln40_1             (add              ) [ 0000000000000000]
zext_ln40_2            (zext             ) [ 0000000000000000]
trunc_ln40             (trunc            ) [ 0000000000000000]
p_shl3                 (bitconcatenate   ) [ 0000000000000000]
add_ln40_2             (add              ) [ 0000000111111111]
icmp_ln18              (icmp             ) [ 0011111111111111]
add_ln18               (add              ) [ 0011111111111111]
br_ln18                (br               ) [ 0000000000000000]
speclooptripcount_ln15 (speclooptripcount) [ 0000000000000000]
specloopname_ln18      (specloopname     ) [ 0000000000000000]
add_ln19               (add              ) [ 0000000000000000]
sext_ln19              (sext             ) [ 0000000000000000]
add_ln19_1             (add              ) [ 0000000000000000]
tmp_5                  (bitselect        ) [ 0000000000000000]
icmp_ln23              (icmp             ) [ 0000000000000000]
sext_ln23              (sext             ) [ 0000000000000000]
add_ln23               (add              ) [ 0000000000000000]
select_ln21            (select           ) [ 0000000000000000]
or_ln21                (or               ) [ 0000000000000000]
iy                     (select           ) [ 0000000000000000]
zext_ln40_3            (zext             ) [ 0000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000000]
sub_ln40               (sub              ) [ 0000000111111111]
br_ln29                (br               ) [ 0011111111111111]
store_ln46             (store            ) [ 0000000000000000]
br_ln13                (br               ) [ 0011111111111111]
kx                     (phi              ) [ 0000000100000000]
acc_8                  (phi              ) [ 0011111111111111]
zext_ln40_4            (zext             ) [ 0000000000000000]
add_ln40_3             (add              ) [ 0000000000000000]
zext_ln40_5            (zext             ) [ 0000000000000000]
conv1_weights_addr     (getelementptr    ) [ 0000000010000000]
icmp_ln29              (icmp             ) [ 0011111111111111]
add_ln29               (add              ) [ 0011111111111111]
br_ln29                (br               ) [ 0000000000000000]
add_ln30               (add              ) [ 0000000000000000]
sext_ln30              (sext             ) [ 0000000000000000]
add_ln30_1             (add              ) [ 0000000000000000]
tmp_6                  (bitselect        ) [ 0000000000000000]
icmp_ln34              (icmp             ) [ 0000000000000000]
tmp_7                  (bitselect        ) [ 0000000000000000]
select_ln32            (select           ) [ 0000000000000000]
or_ln32                (or               ) [ 0000000000000000]
ix                     (select           ) [ 0000000000000000]
sext_ln40_1            (sext             ) [ 0000000000000000]
add_ln40_4             (add              ) [ 0000000000000000]
zext_ln40_6            (zext             ) [ 0000000000000000]
input_ftmap_addr       (getelementptr    ) [ 0000000010000000]
br_ln18                (br               ) [ 0011111111111111]
input_ftmap_load       (load             ) [ 0000000001000000]
conv1_weights_load     (load             ) [ 0000000001000000]
bitcast_ln40           (bitcast          ) [ 0000000000110000]
bitcast_ln40_1         (bitcast          ) [ 0000000000110000]
mul                    (fmul             ) [ 0000000000001111]
speclooptripcount_ln15 (speclooptripcount) [ 0000000000000000]
specloopname_ln29      (specloopname     ) [ 0000000000000000]
acc_6                  (fadd             ) [ 0011111111111111]
br_ln29                (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feat1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="oc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="conv1_biases_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="feat1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="22" slack="0"/>
<pin id="105" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln46_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="22" slack="1"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv1_weights_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="13" slack="0"/>
<pin id="117" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_ftmap_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ftmap_load/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_weights_load/7 "/>
</bind>
</comp>

<comp id="139" class="1005" name="y_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="y_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="x_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="x_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="ky_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="ky_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="acc_7_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_7 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="acc_7_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="3"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_7/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="kx_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="kx_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/7 "/>
</bind>
</comp>

<comp id="195" class="1005" name="acc_8_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_8 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="acc_8_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_8/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="5"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_6/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln11_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="oc_2_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_2/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="zext_ln11_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln46_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln46_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln46_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sub_ln46_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="15" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln40_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln40_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln40_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln11_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln11_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="acc_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln46_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln46_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="2"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln46_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln46_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="0"/>
<pin id="308" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="0"/>
<pin id="312" dir="0" index="1" bw="14" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln46_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="22" slack="0"/>
<pin id="320" dir="0" index="1" bw="17" slack="0"/>
<pin id="321" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln12_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln12_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln11_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="2"/>
<pin id="342" dir="0" index="1" bw="7" slack="3"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln46_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln46_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="22" slack="1"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln46_7_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="22" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln13_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln13_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln40_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln40_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="4"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln40_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln40_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_shl3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln40_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="0"/>
<pin id="402" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln18_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln18_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln19_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln19_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln19_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="2"/>
<pin id="430" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln23_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="9" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln23_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln23_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="2"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln21_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="0" index="2" bw="2" slack="0"/>
<pin id="460" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln21_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="iy_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="2" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln40_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln40_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln40_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln40_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="1"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln40_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln29_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln29_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln30_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln30_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln30_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="2"/>
<pin id="535" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln34_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="9" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln32_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="9" slack="0"/>
<pin id="563" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_ln32_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="ix_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="9" slack="0"/>
<pin id="576" dir="0" index="2" bw="10" slack="0"/>
<pin id="577" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln40_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln40_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="0" index="1" bw="10" slack="0"/>
<pin id="588" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln40_6_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="bitcast_ln40_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bitcast_ln40_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40_1/9 "/>
</bind>
</comp>

<comp id="603" class="1005" name="oc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<comp id="610" class="1005" name="sext_ln40_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="17" slack="2"/>
<pin id="612" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln40 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln40_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="11" slack="4"/>
<pin id="617" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln11_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="2"/>
<pin id="625" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="628" class="1005" name="conv1_biases_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="acc_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="3"/>
<pin id="635" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="638" class="1005" name="sub_ln46_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="22" slack="1"/>
<pin id="640" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="zext_ln12_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="2"/>
<pin id="645" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln12_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="656" class="1005" name="feat1_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="22" slack="1"/>
<pin id="658" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="feat1_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="zext_ln13_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="2"/>
<pin id="663" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln13_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln40_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="1"/>
<pin id="676" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln18_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sub_ln40_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="692" class="1005" name="conv1_weights_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="1"/>
<pin id="694" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln29_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="0"/>
<pin id="702" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="705" class="1005" name="input_ftmap_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="1"/>
<pin id="707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="input_ftmap_load_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="conv1_weights_load_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_load "/>
</bind>
</comp>

<comp id="720" class="1005" name="bitcast_ln40_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln40 "/>
</bind>
</comp>

<comp id="725" class="1005" name="bitcast_ln40_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln40_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="mul_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="735" class="1005" name="acc_6_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="113" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="182"><net_src comp="176" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="205"><net_src comp="173" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="195" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="221" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="221" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="233" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="221" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="229" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="221" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="221" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="95" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="143" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="302" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="143" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="143" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="143" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="347"><net_src comp="155" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="361"><net_src comp="155" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="155" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="155" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="166" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="383" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="166" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="166" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="166" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="72" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="427" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="417" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="139" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="432" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="24" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="76" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="432" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="440" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="456" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="450" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="470" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="478" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="188" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="514"><net_src comp="188" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="188" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="188" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="532" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="532" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="72" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="80" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="537" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="545" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="559" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="532" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="602"><net_src comp="599" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="606"><net_src comp="84" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="613"><net_src comp="255" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="618"><net_src comp="271" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="626"><net_src comp="283" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="631"><net_src comp="88" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="636"><net_src comp="289" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="641"><net_src comp="318" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="646"><net_src comp="324" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="654"><net_src comp="334" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="659"><net_src comp="101" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="664"><net_src comp="358" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="672"><net_src comp="368" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="677"><net_src comp="399" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="685"><net_src comp="411" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="690"><net_src comp="490" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="695"><net_src comp="113" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="703"><net_src comp="516" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="708"><net_src comp="120" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="713"><net_src comp="127" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="718"><net_src comp="133" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="723"><net_src comp="595" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="728"><net_src comp="599" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="733"><net_src comp="212" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="738"><net_src comp="207" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="199" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: feat1 | {6 }
 - Input state : 
	Port: conv1 : input_ftmap | {7 8 }
	Port: conv1 : conv1_weights | {7 8 }
	Port: conv1 : conv1_biases | {2 3 }
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		zext_ln11 : 1
		zext_ln46 : 1
		zext_ln46_3 : 1
		tmp : 1
		zext_ln46_4 : 2
		sub_ln46 : 3
		sext_ln40 : 4
		tmp_s : 1
		zext_ln40 : 2
		add_ln40 : 3
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		conv1_biases_addr : 2
		conv1_biases_load : 3
	State 3
		acc : 1
	State 4
		zext_ln46_5 : 1
		add_ln46 : 2
		sext_ln46 : 3
		trunc_ln46 : 3
		p_shl2 : 4
		sub_ln46_1 : 5
		zext_ln12 : 1
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
	State 5
		zext_ln46_6 : 1
		add_ln46_1 : 2
		zext_ln46_7 : 3
		feat1_addr : 4
		zext_ln13 : 1
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
	State 6
		zext_ln40_1 : 1
		add_ln40_1 : 2
		zext_ln40_2 : 3
		trunc_ln40 : 3
		p_shl3 : 4
		add_ln40_2 : 5
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		add_ln19 : 1
		sext_ln19 : 2
		add_ln19_1 : 3
		tmp_5 : 4
		icmp_ln23 : 4
		sext_ln23 : 2
		add_ln23 : 3
		select_ln21 : 5
		or_ln21 : 5
		iy : 5
		zext_ln40_3 : 6
		tmp_2 : 6
		sub_ln40 : 7
		store_ln46 : 1
	State 7
		zext_ln40_4 : 1
		add_ln40_3 : 2
		zext_ln40_5 : 3
		conv1_weights_addr : 4
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		add_ln30 : 1
		sext_ln30 : 2
		add_ln30_1 : 3
		tmp_6 : 4
		icmp_ln34 : 4
		tmp_7 : 4
		select_ln32 : 5
		or_ln32 : 5
		ix : 6
		sext_ln40_1 : 7
		add_ln40_4 : 8
		zext_ln40_6 : 9
		input_ftmap_addr : 10
		input_ftmap_load : 11
		conv1_weights_load : 5
	State 8
	State 9
		mul : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_207     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln40_fu_271  |    0    |    0    |    17   |
|          |   add_ln11_fu_283  |    0    |    0    |    14   |
|          |   add_ln46_fu_297  |    0    |    0    |    23   |
|          |   add_ln12_fu_334  |    0    |    0    |    15   |
|          |  add_ln46_1_fu_348 |    0    |    0    |    29   |
|          |   add_ln13_fu_368  |    0    |    0    |    15   |
|          |  add_ln40_1_fu_378 |    0    |    0    |    18   |
|          |  add_ln40_2_fu_399 |    0    |    0    |    20   |
|    add   |   add_ln18_fu_411  |    0    |    0    |    12   |
|          |   add_ln19_fu_417  |    0    |    0    |    12   |
|          |  add_ln19_1_fu_427 |    0    |    0    |    15   |
|          |   add_ln23_fu_450  |    0    |    0    |    15   |
|          |  add_ln40_3_fu_500 |    0    |    0    |    20   |
|          |   add_ln29_fu_516  |    0    |    0    |    12   |
|          |   add_ln30_fu_522  |    0    |    0    |    12   |
|          |  add_ln30_1_fu_532 |    0    |    0    |    15   |
|          |  add_ln40_4_fu_585 |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_212     |    3    |   128   |   135   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln11_fu_277  |    0    |    0    |    14   |
|          |  icmp_ln12_fu_328  |    0    |    0    |    15   |
|          |  icmp_ln13_fu_362  |    0    |    0    |    15   |
|   icmp   |  icmp_ln18_fu_405  |    0    |    0    |    12   |
|          |  icmp_ln23_fu_440  |    0    |    0    |    17   |
|          |  icmp_ln29_fu_510  |    0    |    0    |    12   |
|          |  icmp_ln34_fu_545  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln46_fu_249  |    0    |    0    |    22   |
|    sub   |  sub_ln46_1_fu_318 |    0    |    0    |    29   |
|          |   sub_ln40_fu_490  |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|          | select_ln21_fu_456 |    0    |    0    |    2    |
|  select  |      iy_fu_470     |    0    |    0    |    8    |
|          | select_ln32_fu_559 |    0    |    0    |    9    |
|          |      ix_fu_573     |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln21_fu_464   |    0    |    0    |    2    |
|          |   or_ln32_fu_567   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln11_fu_224  |    0    |    0    |    0    |
|          |  zext_ln46_fu_229  |    0    |    0    |    0    |
|          | zext_ln46_3_fu_233 |    0    |    0    |    0    |
|          | zext_ln46_4_fu_245 |    0    |    0    |    0    |
|          |  zext_ln40_fu_267  |    0    |    0    |    0    |
|          | zext_ln46_5_fu_293 |    0    |    0    |    0    |
|          |  zext_ln12_fu_324  |    0    |    0    |    0    |
|   zext   | zext_ln46_6_fu_344 |    0    |    0    |    0    |
|          | zext_ln46_7_fu_353 |    0    |    0    |    0    |
|          |  zext_ln13_fu_358  |    0    |    0    |    0    |
|          | zext_ln40_1_fu_374 |    0    |    0    |    0    |
|          | zext_ln40_2_fu_383 |    0    |    0    |    0    |
|          | zext_ln40_3_fu_478 |    0    |    0    |    0    |
|          | zext_ln40_4_fu_496 |    0    |    0    |    0    |
|          | zext_ln40_5_fu_505 |    0    |    0    |    0    |
|          | zext_ln40_6_fu_590 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_237     |    0    |    0    |    0    |
|          |    tmp_s_fu_259    |    0    |    0    |    0    |
|bitconcatenate|    p_shl2_fu_310   |    0    |    0    |    0    |
|          |    p_shl3_fu_391   |    0    |    0    |    0    |
|          |    tmp_2_fu_482    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln40_fu_255  |    0    |    0    |    0    |
|          |  sext_ln46_fu_302  |    0    |    0    |    0    |
|   sext   |  sext_ln19_fu_423  |    0    |    0    |    0    |
|          |  sext_ln23_fu_446  |    0    |    0    |    0    |
|          |  sext_ln30_fu_528  |    0    |    0    |    0    |
|          | sext_ln40_1_fu_581 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln46_fu_306 |    0    |    0    |    0    |
|          |  trunc_ln40_fu_387 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_432    |    0    |    0    |    0    |
| bitselect|    tmp_6_fu_537    |    0    |    0    |    0    |
|          |    tmp_7_fu_551    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   355   |   845   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc_6_reg_735      |   32   |
|       acc_7_reg_173      |   32   |
|       acc_8_reg_195      |   32   |
|        acc_reg_633       |   32   |
|     add_ln11_reg_623     |    7   |
|     add_ln12_reg_651     |    8   |
|     add_ln13_reg_669     |    8   |
|     add_ln18_reg_682     |    4   |
|     add_ln29_reg_700     |    4   |
|    add_ln40_2_reg_674    |   13   |
|     add_ln40_reg_615     |   11   |
|  bitcast_ln40_1_reg_725  |   32   |
|   bitcast_ln40_reg_720   |   32   |
| conv1_biases_addr_reg_628|    6   |
|conv1_weights_addr_reg_692|   13   |
|conv1_weights_load_reg_715|   32   |
|    feat1_addr_reg_656    |   22   |
| input_ftmap_addr_reg_705 |   16   |
| input_ftmap_load_reg_710 |   32   |
|        kx_reg_184        |    4   |
|        ky_reg_162        |    4   |
|        mul_reg_730       |   32   |
|        oc_reg_603        |    7   |
|     sext_ln40_reg_610    |   17   |
|     sub_ln40_reg_687     |   16   |
|    sub_ln46_1_reg_638    |   22   |
|         x_reg_151        |    8   |
|         y_reg_139        |    8   |
|     zext_ln12_reg_643    |   10   |
|     zext_ln13_reg_661    |   10   |
+--------------------------+--------+
|           Total          |   506  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  13  |   26   ||    9    |
|     y_reg_139     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_212    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_212    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   214  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   845  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   506  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   861  |   899  |
+-----------+--------+--------+--------+--------+
