--Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
--Date        : Thu Jun 10 10:07:18 2021
--Host        : imdea-System running 64-bit Ubuntu 18.04.3 LTS
--Command     : generate_target design_1.bd
--Design      : design_1
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity MTS_Block_imp_1FQFZRG is
  port (
    CLK_DIFF_PL_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_PL_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc45_clk : out STD_LOGIC;
    adc_clk : out STD_LOGIC;
    dac45_clk : out STD_LOGIC;
    dac_clk : out STD_LOGIC;
    user_sysref_adc : out STD_LOGIC;
    user_sysref_dac : out STD_LOGIC
  );
end MTS_Block_imp_1FQFZRG;

architecture STRUCTURE of MTS_Block_imp_1FQFZRG is
  component design_1_util_ds_buf_0_2 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_ds_buf_0_2;
  component design_1_clk_wiz_0_0 is
  port (
    clk_in1 : in STD_LOGIC;
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    clk_out3 : out STD_LOGIC;
    clk_out4 : out STD_LOGIC
  );
  end component design_1_clk_wiz_0_0;
  component design_1_util_ds_buf_0_3 is
  port (
    IBUF_DS_P : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_DS_N : in STD_LOGIC_VECTOR ( 0 to 0 );
    IBUF_OUT : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_ds_buf_0_3;
  component design_1_sync_0_4 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_4;
  component design_1_sync_0_5 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_5;
  component design_1_xlconstant_0_3 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_3;
  component design_1_sync_0_12 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_12;
  signal CLK_DIFF_PL_CLK_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_DIFF_PL_CLK_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clk_wiz_0_clk_out1 : STD_LOGIC;
  signal clk_wiz_0_clk_out2 : STD_LOGIC;
  signal clk_wiz_0_clk_out3 : STD_LOGIC;
  signal clk_wiz_0_clk_out4 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal sync_2_dest_out : STD_LOGIC;
  signal util_ds_buf_0_IBUF_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_ds_buf_1_IBUF_OUT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  CLK_DIFF_PL_CLK_1_CLK_N(0) <= CLK_DIFF_PL_CLK_clk_n(0);
  CLK_DIFF_PL_CLK_1_CLK_P(0) <= CLK_DIFF_PL_CLK_clk_p(0);
  Conn1_CLK_N(0) <= CLK_DIFF_SYSREF_CLK_clk_n(0);
  Conn1_CLK_P(0) <= CLK_DIFF_SYSREF_CLK_clk_p(0);
  adc45_clk <= clk_wiz_0_clk_out3;
  adc_clk <= clk_wiz_0_clk_out4;
  dac45_clk <= clk_wiz_0_clk_out1;
  dac_clk <= clk_wiz_0_clk_out2;
  user_sysref_adc <= sync_2_dest_out;
  user_sysref_dac <= sync_1_dest_out;
clk_wiz_0: component design_1_clk_wiz_0_0
     port map (
      clk_in1 => util_ds_buf_0_IBUF_OUT(0),
      clk_out1 => clk_wiz_0_clk_out1,
      clk_out2 => clk_wiz_0_clk_out2,
      clk_out3 => clk_wiz_0_clk_out3,
      clk_out4 => clk_wiz_0_clk_out4
    );
sync_0: component design_1_sync_0_4
     port map (
      dest_clk => util_ds_buf_0_IBUF_OUT(0),
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_ds_buf_1_IBUF_OUT(0)
    );
sync_1: component design_1_sync_0_5
     port map (
      dest_clk => clk_wiz_0_clk_out1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => sync_0_dest_out
    );
sync_2: component design_1_sync_0_12
     port map (
      dest_clk => clk_wiz_0_clk_out3,
      dest_out => sync_2_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => sync_0_dest_out
    );
util_ds_buf_0: component design_1_util_ds_buf_0_2
     port map (
      IBUF_DS_N(0) => CLK_DIFF_PL_CLK_1_CLK_N(0),
      IBUF_DS_P(0) => CLK_DIFF_PL_CLK_1_CLK_P(0),
      IBUF_OUT(0) => util_ds_buf_0_IBUF_OUT(0)
    );
util_ds_buf_1: component design_1_util_ds_buf_0_3
     port map (
      IBUF_DS_N(0) => Conn1_CLK_N(0),
      IBUF_DS_P(0) => Conn1_CLK_P(0),
      IBUF_OUT(0) => util_ds_buf_1_IBUF_OUT(0)
    );
xlconstant_0: component design_1_xlconstant_0_3
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity PD_FLAG_block_imp_RVCPY3 is
  port (
    Op1 : in STD_LOGIC;
    Op2 : in STD_LOGIC;
    Op3 : in STD_LOGIC;
    Op4 : in STD_LOGIC;
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end PD_FLAG_block_imp_RVCPY3;

architecture STRUCTURE of PD_FLAG_block_imp_RVCPY3 is
  component design_1_util_vector_logic_0_46 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_46;
  component design_1_util_vector_logic_0_47 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_47;
  component design_1_util_vector_logic_1_46 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_46;
  signal Op1_1 : STD_LOGIC;
  signal Op2_1 : STD_LOGIC;
  signal Op3_1 : STD_LOGIC;
  signal Op4_1 : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_1 <= Op1;
  Op2_1 <= Op2;
  Op3_1 <= Op3;
  Op4_1 <= Op4;
  Res(0) <= util_vector_logic_2_Res(0);
util_vector_logic_0: component design_1_util_vector_logic_0_46
     port map (
      Op1(0) => Op1_1,
      Op2(0) => Op2_1,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_47
     port map (
      Op1(0) => Op3_1,
      Op2(0) => Op4_1,
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_1_46
     port map (
      Op1(0) => util_vector_logic_0_Res(0),
      Op2(0) => util_vector_logic_1_Res(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity boundary_d_imp_79YD6N is
  port (
    M00_AXIS_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXIS_tlast : out STD_LOGIC;
    M00_AXIS_tready : in STD_LOGIC;
    M00_AXIS_tvalid : out STD_LOGIC;
    M01_AXIS_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M01_AXIS_tlast : out STD_LOGIC;
    M01_AXIS_tready : in STD_LOGIC;
    M01_AXIS_tvalid : out STD_LOGIC;
    S_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS1_tlast : in STD_LOGIC;
    S_AXIS1_tready : out STD_LOGIC;
    S_AXIS1_tvalid : in STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    i_PD_FLAG : in STD_LOGIC;
    o_BD_FLAG : out STD_LOGIC
  );
end boundary_d_imp_79YD6N;

architecture STRUCTURE of boundary_d_imp_79YD6N is
  component design_1_axis_dwidth_converter_0_7 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_0_7;
  component design_1_axis_dwidth_converter_0_9 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_0_9;
  component design_1_axis_dwidth_converter_0_10 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_0_10;
  component design_1_axis_dwidth_converter_0_11 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_0_11;
  component design_1_boundary_detector_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    i_PD_FLAG : in STD_LOGIC;
    o_BD_FLAG : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_boundary_detector_0_0;
  signal PD_FLAG1_1 : STD_LOGIC;
  signal S_AXIS1_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS1_1_TLAST : STD_LOGIC;
  signal S_AXIS1_1_TREADY : STD_LOGIC;
  signal S_AXIS1_1_TVALID : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal aresetn_1 : STD_LOGIC;
  signal axis_dwidth_converter_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_dwidth_converter_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_dwidth_converter_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axis_dwidth_converter_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_2_M_AXIS_TREADY : STD_LOGIC;
  signal axis_dwidth_converter_2_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_3_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axis_dwidth_converter_3_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_3_M_AXIS_TREADY : STD_LOGIC;
  signal axis_dwidth_converter_3_M_AXIS_TVALID : STD_LOGIC;
  signal boundary_detector_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal boundary_detector_0_M00_AXIS_TLAST : STD_LOGIC;
  signal boundary_detector_0_M00_AXIS_TREADY : STD_LOGIC;
  signal boundary_detector_0_M00_AXIS_TVALID : STD_LOGIC;
  signal boundary_detector_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal boundary_detector_0_M01_AXIS_TLAST : STD_LOGIC;
  signal boundary_detector_0_M01_AXIS_TREADY : STD_LOGIC;
  signal boundary_detector_0_M01_AXIS_TVALID : STD_LOGIC;
  signal boundary_detector_0_o_BD_FLAG : STD_LOGIC;
  signal packet_counter_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_0_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_counter_0_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_counter_0_M00_AXIS_TVALID : STD_LOGIC;
  signal NLW_axis_dwidth_converter_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_dwidth_converter_1_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  M00_AXIS_tdata(127 downto 0) <= axis_dwidth_converter_2_M_AXIS_TDATA(127 downto 0);
  M00_AXIS_tlast <= axis_dwidth_converter_2_M_AXIS_TLAST;
  M00_AXIS_tvalid <= axis_dwidth_converter_2_M_AXIS_TVALID;
  M01_AXIS_tdata(127 downto 0) <= axis_dwidth_converter_3_M_AXIS_TDATA(127 downto 0);
  M01_AXIS_tlast <= axis_dwidth_converter_3_M_AXIS_TLAST;
  M01_AXIS_tvalid <= axis_dwidth_converter_3_M_AXIS_TVALID;
  PD_FLAG1_1 <= i_PD_FLAG;
  S_AXIS1_1_TDATA(127 downto 0) <= S_AXIS1_tdata(127 downto 0);
  S_AXIS1_1_TLAST <= S_AXIS1_tlast;
  S_AXIS1_1_TVALID <= S_AXIS1_tvalid;
  S_AXIS1_tready <= S_AXIS1_1_TREADY;
  S_AXIS_tready <= packet_counter_0_M00_AXIS_TREADY;
  aclk_1 <= aclk;
  aresetn_1 <= adc_clk_soft_aresetn;
  axis_dwidth_converter_2_M_AXIS_TREADY <= M00_AXIS_tready;
  axis_dwidth_converter_3_M_AXIS_TREADY <= M01_AXIS_tready;
  o_BD_FLAG <= boundary_detector_0_o_BD_FLAG;
  packet_counter_0_M00_AXIS_TDATA(127 downto 0) <= S_AXIS_tdata(127 downto 0);
  packet_counter_0_M00_AXIS_TLAST <= S_AXIS_tlast;
  packet_counter_0_M00_AXIS_TVALID <= S_AXIS_tvalid;
axis_dwidth_converter_0: component design_1_axis_dwidth_converter_0_7
     port map (
      aclk => aclk_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => NLW_axis_dwidth_converter_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_0_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_dwidth_converter_0_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => packet_counter_0_M00_AXIS_TDATA(127 downto 0),
      s_axis_tlast => packet_counter_0_M00_AXIS_TLAST,
      s_axis_tready => packet_counter_0_M00_AXIS_TREADY,
      s_axis_tvalid => packet_counter_0_M00_AXIS_TVALID
    );
axis_dwidth_converter_1: component design_1_axis_dwidth_converter_0_11
     port map (
      aclk => aclk_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => NLW_axis_dwidth_converter_1_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_1_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_dwidth_converter_1_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => S_AXIS1_1_TDATA(127 downto 0),
      s_axis_tlast => S_AXIS1_1_TLAST,
      s_axis_tready => S_AXIS1_1_TREADY,
      s_axis_tvalid => S_AXIS1_1_TVALID
    );
axis_dwidth_converter_2: component design_1_axis_dwidth_converter_0_9
     port map (
      aclk => aclk_1,
      aresetn => aresetn_1,
      m_axis_tdata(127 downto 0) => axis_dwidth_converter_2_M_AXIS_TDATA(127 downto 0),
      m_axis_tlast => axis_dwidth_converter_2_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_2_M_AXIS_TREADY,
      m_axis_tvalid => axis_dwidth_converter_2_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => boundary_detector_0_M00_AXIS_TDATA(255 downto 0),
      s_axis_tlast => boundary_detector_0_M00_AXIS_TLAST,
      s_axis_tready => boundary_detector_0_M00_AXIS_TREADY,
      s_axis_tvalid => boundary_detector_0_M00_AXIS_TVALID
    );
axis_dwidth_converter_3: component design_1_axis_dwidth_converter_0_10
     port map (
      aclk => aclk_1,
      aresetn => aresetn_1,
      m_axis_tdata(127 downto 0) => axis_dwidth_converter_3_M_AXIS_TDATA(127 downto 0),
      m_axis_tlast => axis_dwidth_converter_3_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_3_M_AXIS_TREADY,
      m_axis_tvalid => axis_dwidth_converter_3_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => boundary_detector_0_M01_AXIS_TDATA(255 downto 0),
      s_axis_tlast => boundary_detector_0_M01_AXIS_TLAST,
      s_axis_tready => boundary_detector_0_M01_AXIS_TREADY,
      s_axis_tvalid => boundary_detector_0_M01_AXIS_TVALID
    );
boundary_detector_0: component design_1_boundary_detector_0_0
     port map (
      aclk => aclk_1,
      aresetn => aresetn_1,
      i_PD_FLAG => PD_FLAG1_1,
      m00_axis_tdata(255 downto 0) => boundary_detector_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => boundary_detector_0_M00_AXIS_TLAST,
      m00_axis_tready => boundary_detector_0_M00_AXIS_TREADY,
      m00_axis_tvalid => boundary_detector_0_M00_AXIS_TVALID,
      m01_axis_tdata(255 downto 0) => boundary_detector_0_M01_AXIS_TDATA(255 downto 0),
      m01_axis_tlast => boundary_detector_0_M01_AXIS_TLAST,
      m01_axis_tready => boundary_detector_0_M01_AXIS_TREADY,
      m01_axis_tvalid => boundary_detector_0_M01_AXIS_TVALID,
      o_BD_FLAG => boundary_detector_0_o_BD_FLAG,
      s00_axis_tdata(255 downto 0) => axis_dwidth_converter_0_M_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_dwidth_converter_0_M_AXIS_TLAST,
      s00_axis_tready => axis_dwidth_converter_0_M_AXIS_TREADY,
      s00_axis_tvalid => axis_dwidth_converter_0_M_AXIS_TVALID,
      s01_axis_tdata(255 downto 0) => axis_dwidth_converter_1_M_AXIS_TDATA(255 downto 0),
      s01_axis_tlast => axis_dwidth_converter_1_M_AXIS_TLAST,
      s01_axis_tready => axis_dwidth_converter_1_M_AXIS_TREADY,
      s01_axis_tvalid => axis_dwidth_converter_1_M_AXIS_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_block_imp_10CR7DP is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    adc_clk : in STD_LOGIC;
    adc_control : out STD_LOGIC;
    dac_clk : in STD_LOGIC;
    dac_control : out STD_LOGIC
  );
end control_block_imp_10CR7DP;

architecture STRUCTURE of control_block_imp_10CR7DP is
  component design_1_xlslice_0_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_6;
  component design_1_sync_0_3 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_3;
  component design_1_xlconstant_0_2 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_2;
  component design_1_sync_0_13 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_13;
  component design_1_globalstart_gpio_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_globalstart_gpio_0;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1 : STD_LOGIC;
  signal globalstart_gpio_adc_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  adc_control <= sync_1_dest_out;
  dac_control <= sync_0_dest_out;
  dest_clk_0_1 <= dac_clk;
  dest_clk_1 <= adc_clk;
globalstart_gpio_adc: component design_1_globalstart_gpio_0
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => globalstart_gpio_adc_Dout(0)
    );
globalstart_gpio_dac: component design_1_xlslice_0_6
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
sync_0: component design_1_sync_0_3
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => xlslice_0_Dout(0)
    );
sync_1: component design_1_sync_0_13
     port map (
      dest_clk => dest_clk_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => globalstart_gpio_adc_Dout(0)
    );
xlconstant_0: component design_1_xlconstant_0_2
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_6QU5HB is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_6QU5HB;

architecture STRUCTURE of control_localstart_imp_6QU5HB is
  component design_1_util_vector_logic_1_11 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_11;
  component design_1_localstart_gpio_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_localstart_gpio_2;
  component design_1_sync_0_15 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_15;
  component design_1_xlconstant_0_9 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_9;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_localstart_gpio_2
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_15
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_11
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_9
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_77HH5U is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_77HH5U;

architecture STRUCTURE of control_localstart_imp_77HH5U is
  component design_1_util_vector_logic_1_32 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_32;
  component design_1_localstart_gpio_6 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_localstart_gpio_6;
  component design_1_sync_0_25 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_25;
  component design_1_xlconstant_0_20 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_20;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_localstart_gpio_6
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_25
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_32
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_20
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_GVCYDL is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_GVCYDL;

architecture STRUCTURE of control_localstart_imp_GVCYDL is
  component design_1_util_vector_logic_1_14 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_14;
  component design_1_localstart_gpio_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_localstart_gpio_3;
  component design_1_sync_0_17 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_17;
  component design_1_xlconstant_0_11 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_11;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_localstart_gpio_3
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_17
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_14
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_11
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_H1ZTHW is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_H1ZTHW;

architecture STRUCTURE of control_localstart_imp_H1ZTHW is
  component design_1_util_vector_logic_1_35 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_35;
  component design_1_localstart_gpio_7 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_localstart_gpio_7;
  component design_1_sync_0_27 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_27;
  component design_1_xlconstant_0_22 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_22;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_localstart_gpio_7
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_27
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_35
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_22
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_MH1NIM is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_MH1NIM;

architecture STRUCTURE of control_localstart_imp_MH1NIM is
  component design_1_util_vector_logic_1_29 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_29;
  component design_1_localstart_gpio_5 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_localstart_gpio_5;
  component design_1_sync_0_23 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_23;
  component design_1_xlconstant_0_18 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_18;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_localstart_gpio_5
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_23
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_29
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_18
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_MK0ITV is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_MK0ITV;

architecture STRUCTURE of control_localstart_imp_MK0ITV is
  component design_1_util_vector_logic_1_5 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_5;
  component design_1_localstart_gpio_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_localstart_gpio_1;
  component design_1_sync_0_8 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_8;
  component design_1_xlconstant_0_6 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_6;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_localstart_gpio_1
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_8
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_5
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_6
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_WBJZW8 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_WBJZW8;

architecture STRUCTURE of control_localstart_imp_WBJZW8 is
  component design_1_util_vector_logic_1_26 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_26;
  component design_1_localstart_gpio_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_localstart_gpio_4;
  component design_1_sync_0_21 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_21;
  component design_1_xlconstant_0_16 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_16;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_localstart_gpio_4
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_21
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_26
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_16
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_localstart_imp_WOJBS5 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_localstart_imp_WOJBS5;

architecture STRUCTURE of control_localstart_imp_WOJBS5 is
  component design_1_util_vector_logic_1_3 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_3;
  component design_1_xlslice_1_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_1_0;
  component design_1_sync_0_7 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_7;
  component design_1_xlconstant_0_5 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_5;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal localstart_gpio_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1(0) <= s_axis_tvalid_i(0);
  s_axis_tvalid_o(0) <= util_vector_logic_1_Res(0);
localstart_gpio: component design_1_xlslice_1_0
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => localstart_gpio_Dout(0)
    );
sync_0: component design_1_sync_0_7
     port map (
      dest_clk => s_axis_aclk_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => localstart_gpio_Dout(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_3
     port map (
      Op1(0) => s_axis_tvalid_i_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_1_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_5
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch0_imp_1A9R5SI is
  port (
    adc_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch0_imp_1A9R5SI;

architecture STRUCTURE of control_switch0_imp_1A9R5SI is
  component design_1_util_vector_logic_0_26 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_26;
  component design_1_util_vector_logic_1_22 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_22;
  signal Op1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
  util_vector_logic_2_Res(0) <= adc_control(0);
util_vector_logic_0: component design_1_util_vector_logic_0_26
     port map (
      Op1(0) => Op1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_22
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch1_imp_1QBIZL8 is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch1_imp_1QBIZL8;

architecture STRUCTURE of control_switch1_imp_1QBIZL8 is
  component design_1_util_vector_logic_0_17 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_17;
  component design_1_util_vector_logic_1_10 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_10;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
  util_vector_logic_2_Res(0) <= dac_control(0);
util_vector_logic_0: component design_1_util_vector_logic_0_17
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_10
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch1_imp_1VM8XR3 is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch1_imp_1VM8XR3;

architecture STRUCTURE of control_switch1_imp_1VM8XR3 is
  component design_1_util_vector_logic_0_12 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_12;
  component design_1_util_vector_logic_1_2 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_2;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
  util_vector_logic_2_Res(0) <= dac_control(0);
util_vector_logic_0: component design_1_util_vector_logic_0_12
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_2
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch1_imp_J5VGRM is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch1_imp_J5VGRM;

architecture STRUCTURE of control_switch1_imp_J5VGRM is
  component design_1_util_vector_logic_0_33 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_33;
  component design_1_util_vector_logic_1_31 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_31;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
  util_vector_logic_2_Res(0) <= dac_control(0);
util_vector_logic_0: component design_1_util_vector_logic_0_33
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_31
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch1_imp_L2T0TV is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch1_imp_L2T0TV;

architecture STRUCTURE of control_switch1_imp_L2T0TV is
  component design_1_util_vector_logic_0_35 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_35;
  component design_1_util_vector_logic_1_34 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_34;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
  util_vector_logic_2_Res(0) <= dac_control(0);
util_vector_logic_0: component design_1_util_vector_logic_0_35
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_34
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch1_imp_NX8IXD is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch1_imp_NX8IXD;

architecture STRUCTURE of control_switch1_imp_NX8IXD is
  component design_1_util_vector_logic_0_29 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_29;
  component design_1_util_vector_logic_1_25 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_25;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
  util_vector_logic_2_Res(0) <= dac_control(0);
util_vector_logic_0: component design_1_util_vector_logic_0_29
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_25
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch1_imp_ONQ2GW is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch1_imp_ONQ2GW;

architecture STRUCTURE of control_switch1_imp_ONQ2GW is
  component design_1_util_vector_logic_0_31 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_31;
  component design_1_util_vector_logic_1_28 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_28;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
  util_vector_logic_2_Res(0) <= dac_control(0);
util_vector_logic_0: component design_1_util_vector_logic_0_31
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_28
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => util_vector_logic_2_Res(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch_imp_1FVEUWN is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch_imp_1FVEUWN;

architecture STRUCTURE of control_switch_imp_1FVEUWN is
  component design_1_util_vector_logic_0_18 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_18;
  component design_1_util_vector_logic_1_12 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_12;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  sync_0_dest_out(0) <= dac_control(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
util_vector_logic_0: component design_1_util_vector_logic_0_18
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => sync_0_dest_out(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_12
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => sync_0_dest_out(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity control_switch_imp_1YKCWKV is
  port (
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tready_o : out STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    tvalid_o : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end control_switch_imp_1YKCWKV;

architecture STRUCTURE of control_switch_imp_1YKCWKV is
  component design_1_util_vector_logic_0_9 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_9;
  component design_1_util_vector_logic_1_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_0;
  signal Op1_0_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Op1_1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync_0_dest_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Op1_0_1(0) <= tready_i(0);
  Op1_1_1(0) <= tvalid_i(0);
  sync_0_dest_out(0) <= dac_control(0);
  tready_o(0) <= util_vector_logic_0_Res(0);
  tvalid_o(0) <= util_vector_logic_1_Res(0);
util_vector_logic_0: component design_1_util_vector_logic_0_9
     port map (
      Op1(0) => Op1_0_1(0),
      Op2(0) => sync_0_dest_out(0),
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_0
     port map (
      Op1(0) => Op1_1_1(0),
      Op2(0) => sync_0_dest_out(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_dma_block_imp_1CO7CYH is
  port (
    M00_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M00_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXIS_tlast : out STD_LOGIC;
    M00_AXIS_tready : in STD_LOGIC;
    M00_AXIS_tvalid : out STD_LOGIC;
    M01_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M01_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXIS_tlast : out STD_LOGIC;
    M01_AXIS_tready : in STD_LOGIC;
    M01_AXIS_tvalid : out STD_LOGIC;
    M02_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M02_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXIS_tlast : out STD_LOGIC;
    M02_AXIS_tready : in STD_LOGIC;
    M02_AXIS_tvalid : out STD_LOGIC;
    M03_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M03_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXIS_tlast : out STD_LOGIC;
    M03_AXIS_tready : in STD_LOGIC;
    M03_AXIS_tvalid : out STD_LOGIC;
    M04_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M04_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXIS_tlast : out STD_LOGIC;
    M04_AXIS_tready : in STD_LOGIC;
    M04_AXIS_tvalid : out STD_LOGIC;
    M05_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M05_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXIS_tlast : out STD_LOGIC;
    M05_AXIS_tready : in STD_LOGIC;
    M05_AXIS_tvalid : out STD_LOGIC;
    M06_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M06_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXIS_tlast : out STD_LOGIC;
    M06_AXIS_tready : in STD_LOGIC;
    M06_AXIS_tvalid : out STD_LOGIC;
    M07_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    M07_AXIS_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXIS_tlast : out STD_LOGIC;
    M07_AXIS_tready : in STD_LOGIC;
    M07_AXIS_tvalid : out STD_LOGIC;
    M_AXI_MM2S_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXI_MM2S_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_MM2S_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_MM2S_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M_AXI_MM2S_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_MM2S_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_MM2S_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_MM2S_arready : in STD_LOGIC;
    M_AXI_MM2S_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_MM2S_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_MM2S_arvalid : out STD_LOGIC;
    M_AXI_MM2S_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXI_MM2S_rlast : in STD_LOGIC;
    M_AXI_MM2S_rready : out STD_LOGIC;
    M_AXI_MM2S_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_MM2S_rvalid : in STD_LOGIC;
    S_AXI_LITE_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_LITE_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_LITE_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_LITE_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_LITE_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_LITE_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    aresetn_300Mhz : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    s_axi_lite_aclk : in STD_LOGIC
  );
end dac_dma_block_imp_1CO7CYH;

architecture STRUCTURE of dac_dma_block_imp_1CO7CYH is
  component design_1_axi_dma_0_0 is
  port (
    s_axi_lite_aclk : in STD_LOGIC;
    m_axi_mm2s_aclk : in STD_LOGIC;
    axi_resetn : in STD_LOGIC;
    s_axi_lite_awvalid : in STD_LOGIC;
    s_axi_lite_awready : out STD_LOGIC;
    s_axi_lite_awaddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_wvalid : in STD_LOGIC;
    s_axi_lite_wready : out STD_LOGIC;
    s_axi_lite_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_lite_bvalid : out STD_LOGIC;
    s_axi_lite_bready : in STD_LOGIC;
    s_axi_lite_arvalid : in STD_LOGIC;
    s_axi_lite_arready : out STD_LOGIC;
    s_axi_lite_araddr : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axi_lite_rvalid : out STD_LOGIC;
    s_axi_lite_rready : in STD_LOGIC;
    s_axi_lite_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_lite_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_mm2s_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_mm2s_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_mm2s_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_mm2s_arvalid : out STD_LOGIC;
    m_axi_mm2s_arready : in STD_LOGIC;
    m_axi_mm2s_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_mm2s_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_mm2s_rlast : in STD_LOGIC;
    m_axi_mm2s_rvalid : in STD_LOGIC;
    m_axi_mm2s_rready : out STD_LOGIC;
    mm2s_prmry_reset_out_n : out STD_LOGIC;
    m_axis_mm2s_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_mm2s_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_mm2s_tvalid : out STD_LOGIC;
    m_axis_mm2s_tready : in STD_LOGIC;
    m_axis_mm2s_tlast : out STD_LOGIC;
    mm2s_introut : out STD_LOGIC
  );
  end component design_1_axi_dma_0_0;
  component design_1_axis_broadcaster_0_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 2047 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_axis_broadcaster_0_2;
  component design_1_axi_register_slice_0_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_axi_register_slice_0_3;
  component design_1_axis_register_slice_0_14 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_14;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn1_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn1_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal Conn2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal Conn2_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 767 downto 512 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal Conn3_TLAST : STD_LOGIC_VECTOR ( 2 to 2 );
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 1023 downto 768 );
  signal Conn4_TKEEP : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal Conn4_TLAST : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Conn4_TREADY : STD_LOGIC;
  signal Conn4_TVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Conn5_TDATA : STD_LOGIC_VECTOR ( 1279 downto 1024 );
  signal Conn5_TKEEP : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal Conn5_TLAST : STD_LOGIC_VECTOR ( 4 to 4 );
  signal Conn5_TREADY : STD_LOGIC;
  signal Conn5_TVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal Conn6_TDATA : STD_LOGIC_VECTOR ( 1535 downto 1280 );
  signal Conn6_TKEEP : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal Conn6_TLAST : STD_LOGIC_VECTOR ( 5 to 5 );
  signal Conn6_TREADY : STD_LOGIC;
  signal Conn6_TVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal Conn7_TDATA : STD_LOGIC_VECTOR ( 1791 downto 1536 );
  signal Conn7_TKEEP : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal Conn7_TLAST : STD_LOGIC_VECTOR ( 6 to 6 );
  signal Conn7_TREADY : STD_LOGIC;
  signal Conn7_TVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal Conn8_TDATA : STD_LOGIC_VECTOR ( 2047 downto 1792 );
  signal Conn8_TKEEP : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal Conn8_TLAST : STD_LOGIC_VECTOR ( 7 to 7 );
  signal Conn8_TREADY : STD_LOGIC;
  signal Conn8_TVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal aresetn_300Mhz_1 : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axi_dma_0_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_dma_0_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal axi_dma_0_M_AXIS_MM2S_TVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_ARVALID : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_RLAST : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RREADY : STD_LOGIC;
  signal axi_dma_0_M_AXI_MM2S_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_dma_0_M_AXI_MM2S_RVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_register_slice_0_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_0_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_0_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_ARREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_ARVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_register_slice_0_M_AXI_RLAST : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_RVALID : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_ARREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_AWREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_BVALID : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ps8_0_axi_periph_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_RVALID : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ps8_0_axi_periph_M01_AXI_WREADY : STD_LOGIC;
  signal ps8_0_axi_periph_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal NLW_axi_dma_0_mm2s_introut_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_dma_0_mm2s_prmry_reset_out_n_UNCONNECTED : STD_LOGIC;
begin
  Conn1_TREADY <= M00_AXIS_tready;
  Conn2_TREADY <= M01_AXIS_tready;
  Conn3_TREADY <= M02_AXIS_tready;
  Conn4_TREADY <= M03_AXIS_tready;
  Conn5_TREADY <= M04_AXIS_tready;
  Conn6_TREADY <= M05_AXIS_tready;
  Conn7_TREADY <= M06_AXIS_tready;
  Conn8_TREADY <= M07_AXIS_tready;
  M00_AXIS_tdata(255 downto 0) <= Conn1_TDATA(255 downto 0);
  M00_AXIS_tkeep(31 downto 0) <= Conn1_TKEEP(31 downto 0);
  M00_AXIS_tlast <= Conn1_TLAST(0);
  M00_AXIS_tvalid <= Conn1_TVALID(0);
  M01_AXIS_tdata(255 downto 0) <= Conn2_TDATA(511 downto 256);
  M01_AXIS_tkeep(31 downto 0) <= Conn2_TKEEP(63 downto 32);
  M01_AXIS_tlast <= Conn2_TLAST(1);
  M01_AXIS_tvalid <= Conn2_TVALID(1);
  M02_AXIS_tdata(255 downto 0) <= Conn3_TDATA(767 downto 512);
  M02_AXIS_tkeep(31 downto 0) <= Conn3_TKEEP(95 downto 64);
  M02_AXIS_tlast <= Conn3_TLAST(2);
  M02_AXIS_tvalid <= Conn3_TVALID(2);
  M03_AXIS_tdata(255 downto 0) <= Conn4_TDATA(1023 downto 768);
  M03_AXIS_tkeep(31 downto 0) <= Conn4_TKEEP(127 downto 96);
  M03_AXIS_tlast <= Conn4_TLAST(3);
  M03_AXIS_tvalid <= Conn4_TVALID(3);
  M04_AXIS_tdata(255 downto 0) <= Conn5_TDATA(1279 downto 1024);
  M04_AXIS_tkeep(31 downto 0) <= Conn5_TKEEP(159 downto 128);
  M04_AXIS_tlast <= Conn5_TLAST(4);
  M04_AXIS_tvalid <= Conn5_TVALID(4);
  M05_AXIS_tdata(255 downto 0) <= Conn6_TDATA(1535 downto 1280);
  M05_AXIS_tkeep(31 downto 0) <= Conn6_TKEEP(191 downto 160);
  M05_AXIS_tlast <= Conn6_TLAST(5);
  M05_AXIS_tvalid <= Conn6_TVALID(5);
  M06_AXIS_tdata(255 downto 0) <= Conn7_TDATA(1791 downto 1536);
  M06_AXIS_tkeep(31 downto 0) <= Conn7_TKEEP(223 downto 192);
  M06_AXIS_tlast <= Conn7_TLAST(6);
  M06_AXIS_tvalid <= Conn7_TVALID(6);
  M07_AXIS_tdata(255 downto 0) <= Conn8_TDATA(2047 downto 1792);
  M07_AXIS_tkeep(31 downto 0) <= Conn8_TKEEP(255 downto 224);
  M07_AXIS_tlast <= Conn8_TLAST(7);
  M07_AXIS_tvalid <= Conn8_TVALID(7);
  M_AXI_MM2S_araddr(63 downto 0) <= axi_register_slice_0_M_AXI_ARADDR(63 downto 0);
  M_AXI_MM2S_arburst(1 downto 0) <= axi_register_slice_0_M_AXI_ARBURST(1 downto 0);
  M_AXI_MM2S_arcache(3 downto 0) <= axi_register_slice_0_M_AXI_ARCACHE(3 downto 0);
  M_AXI_MM2S_arlen(7 downto 0) <= axi_register_slice_0_M_AXI_ARLEN(7 downto 0);
  M_AXI_MM2S_arlock(0) <= axi_register_slice_0_M_AXI_ARLOCK(0);
  M_AXI_MM2S_arprot(2 downto 0) <= axi_register_slice_0_M_AXI_ARPROT(2 downto 0);
  M_AXI_MM2S_arqos(3 downto 0) <= axi_register_slice_0_M_AXI_ARQOS(3 downto 0);
  M_AXI_MM2S_arregion(3 downto 0) <= axi_register_slice_0_M_AXI_ARREGION(3 downto 0);
  M_AXI_MM2S_arsize(2 downto 0) <= axi_register_slice_0_M_AXI_ARSIZE(2 downto 0);
  M_AXI_MM2S_arvalid <= axi_register_slice_0_M_AXI_ARVALID;
  M_AXI_MM2S_rready <= axi_register_slice_0_M_AXI_RREADY;
  S_AXI_LITE_arready(0) <= ps8_0_axi_periph_M01_AXI_ARREADY;
  S_AXI_LITE_awready(0) <= ps8_0_axi_periph_M01_AXI_AWREADY;
  S_AXI_LITE_bresp(1 downto 0) <= ps8_0_axi_periph_M01_AXI_BRESP(1 downto 0);
  S_AXI_LITE_bvalid(0) <= ps8_0_axi_periph_M01_AXI_BVALID;
  S_AXI_LITE_rdata(31 downto 0) <= ps8_0_axi_periph_M01_AXI_RDATA(31 downto 0);
  S_AXI_LITE_rresp(1 downto 0) <= ps8_0_axi_periph_M01_AXI_RRESP(1 downto 0);
  S_AXI_LITE_rvalid(0) <= ps8_0_axi_periph_M01_AXI_RVALID;
  S_AXI_LITE_wready(0) <= ps8_0_axi_periph_M01_AXI_WREADY;
  aresetn_300Mhz_1 <= aresetn_300Mhz;
  axi_register_slice_0_M_AXI_ARREADY <= M_AXI_MM2S_arready;
  axi_register_slice_0_M_AXI_RDATA(511 downto 0) <= M_AXI_MM2S_rdata(511 downto 0);
  axi_register_slice_0_M_AXI_RLAST <= M_AXI_MM2S_rlast;
  axi_register_slice_0_M_AXI_RRESP(1 downto 0) <= M_AXI_MM2S_rresp(1 downto 0);
  axi_register_slice_0_M_AXI_RVALID <= M_AXI_MM2S_rvalid;
  ddr4_0_c0_ddr4_ui_clk <= m_axi_mm2s_aclk;
  ps8_0_axi_periph_M01_AXI_ARADDR(39 downto 0) <= S_AXI_LITE_araddr(39 downto 0);
  ps8_0_axi_periph_M01_AXI_ARVALID(0) <= S_AXI_LITE_arvalid(0);
  ps8_0_axi_periph_M01_AXI_AWADDR(39 downto 0) <= S_AXI_LITE_awaddr(39 downto 0);
  ps8_0_axi_periph_M01_AXI_AWVALID(0) <= S_AXI_LITE_awvalid(0);
  ps8_0_axi_periph_M01_AXI_BREADY(0) <= S_AXI_LITE_bready(0);
  ps8_0_axi_periph_M01_AXI_RREADY(0) <= S_AXI_LITE_rready(0);
  ps8_0_axi_periph_M01_AXI_WDATA(31 downto 0) <= S_AXI_LITE_wdata(31 downto 0);
  ps8_0_axi_periph_M01_AXI_WVALID(0) <= S_AXI_LITE_wvalid(0);
  rst_ps8_0_96M_peripheral_aresetn <= axi_resetn;
  zynq_ultra_ps_e_0_pl_clk0 <= s_axi_lite_aclk;
axi_dma_0: component design_1_axi_dma_0_0
     port map (
      axi_resetn => rst_ps8_0_96M_peripheral_aresetn,
      m_axi_mm2s_aclk => ddr4_0_c0_ddr4_ui_clk,
      m_axi_mm2s_araddr(63 downto 0) => axi_dma_0_M_AXI_MM2S_ARADDR(63 downto 0),
      m_axi_mm2s_arburst(1 downto 0) => axi_dma_0_M_AXI_MM2S_ARBURST(1 downto 0),
      m_axi_mm2s_arcache(3 downto 0) => axi_dma_0_M_AXI_MM2S_ARCACHE(3 downto 0),
      m_axi_mm2s_arlen(7 downto 0) => axi_dma_0_M_AXI_MM2S_ARLEN(7 downto 0),
      m_axi_mm2s_arprot(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARPROT(2 downto 0),
      m_axi_mm2s_arready => axi_dma_0_M_AXI_MM2S_ARREADY,
      m_axi_mm2s_arsize(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARSIZE(2 downto 0),
      m_axi_mm2s_arvalid => axi_dma_0_M_AXI_MM2S_ARVALID,
      m_axi_mm2s_rdata(511 downto 0) => axi_dma_0_M_AXI_MM2S_RDATA(511 downto 0),
      m_axi_mm2s_rlast => axi_dma_0_M_AXI_MM2S_RLAST,
      m_axi_mm2s_rready => axi_dma_0_M_AXI_MM2S_RREADY,
      m_axi_mm2s_rresp(1 downto 0) => axi_dma_0_M_AXI_MM2S_RRESP(1 downto 0),
      m_axi_mm2s_rvalid => axi_dma_0_M_AXI_MM2S_RVALID,
      m_axis_mm2s_tdata(255 downto 0) => axi_dma_0_M_AXIS_MM2S_TDATA(255 downto 0),
      m_axis_mm2s_tkeep(31 downto 0) => axi_dma_0_M_AXIS_MM2S_TKEEP(31 downto 0),
      m_axis_mm2s_tlast => axi_dma_0_M_AXIS_MM2S_TLAST,
      m_axis_mm2s_tready => axi_dma_0_M_AXIS_MM2S_TREADY,
      m_axis_mm2s_tvalid => axi_dma_0_M_AXIS_MM2S_TVALID,
      mm2s_introut => NLW_axi_dma_0_mm2s_introut_UNCONNECTED,
      mm2s_prmry_reset_out_n => NLW_axi_dma_0_mm2s_prmry_reset_out_n_UNCONNECTED,
      s_axi_lite_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_lite_araddr(9 downto 0) => ps8_0_axi_periph_M01_AXI_ARADDR(9 downto 0),
      s_axi_lite_arready => ps8_0_axi_periph_M01_AXI_ARREADY,
      s_axi_lite_arvalid => ps8_0_axi_periph_M01_AXI_ARVALID(0),
      s_axi_lite_awaddr(9 downto 0) => ps8_0_axi_periph_M01_AXI_AWADDR(9 downto 0),
      s_axi_lite_awready => ps8_0_axi_periph_M01_AXI_AWREADY,
      s_axi_lite_awvalid => ps8_0_axi_periph_M01_AXI_AWVALID(0),
      s_axi_lite_bready => ps8_0_axi_periph_M01_AXI_BREADY(0),
      s_axi_lite_bresp(1 downto 0) => ps8_0_axi_periph_M01_AXI_BRESP(1 downto 0),
      s_axi_lite_bvalid => ps8_0_axi_periph_M01_AXI_BVALID,
      s_axi_lite_rdata(31 downto 0) => ps8_0_axi_periph_M01_AXI_RDATA(31 downto 0),
      s_axi_lite_rready => ps8_0_axi_periph_M01_AXI_RREADY(0),
      s_axi_lite_rresp(1 downto 0) => ps8_0_axi_periph_M01_AXI_RRESP(1 downto 0),
      s_axi_lite_rvalid => ps8_0_axi_periph_M01_AXI_RVALID,
      s_axi_lite_wdata(31 downto 0) => ps8_0_axi_periph_M01_AXI_WDATA(31 downto 0),
      s_axi_lite_wready => ps8_0_axi_periph_M01_AXI_WREADY,
      s_axi_lite_wvalid => ps8_0_axi_periph_M01_AXI_WVALID(0)
    );
axi_register_slice_0: component design_1_axi_register_slice_0_3
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => aresetn_300Mhz_1,
      m_axi_araddr(63 downto 0) => axi_register_slice_0_M_AXI_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => axi_register_slice_0_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => axi_register_slice_0_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => axi_register_slice_0_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => axi_register_slice_0_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => axi_register_slice_0_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => axi_register_slice_0_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => axi_register_slice_0_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => axi_register_slice_0_M_AXI_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => axi_register_slice_0_M_AXI_ARSIZE(2 downto 0),
      m_axi_arvalid => axi_register_slice_0_M_AXI_ARVALID,
      m_axi_rdata(511 downto 0) => axi_register_slice_0_M_AXI_RDATA(511 downto 0),
      m_axi_rlast => axi_register_slice_0_M_AXI_RLAST,
      m_axi_rready => axi_register_slice_0_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => axi_register_slice_0_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => axi_register_slice_0_M_AXI_RVALID,
      s_axi_araddr(63 downto 0) => axi_dma_0_M_AXI_MM2S_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => axi_dma_0_M_AXI_MM2S_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => axi_dma_0_M_AXI_MM2S_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => axi_dma_0_M_AXI_MM2S_ARLEN(7 downto 0),
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => axi_dma_0_M_AXI_MM2S_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => axi_dma_0_M_AXI_MM2S_ARSIZE(2 downto 0),
      s_axi_arvalid => axi_dma_0_M_AXI_MM2S_ARVALID,
      s_axi_rdata(511 downto 0) => axi_dma_0_M_AXI_MM2S_RDATA(511 downto 0),
      s_axi_rlast => axi_dma_0_M_AXI_MM2S_RLAST,
      s_axi_rready => axi_dma_0_M_AXI_MM2S_RREADY,
      s_axi_rresp(1 downto 0) => axi_dma_0_M_AXI_MM2S_RRESP(1 downto 0),
      s_axi_rvalid => axi_dma_0_M_AXI_MM2S_RVALID
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_2
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => aresetn_300Mhz_1,
      m_axis_tdata(2047 downto 1792) => Conn8_TDATA(2047 downto 1792),
      m_axis_tdata(1791 downto 1536) => Conn7_TDATA(1791 downto 1536),
      m_axis_tdata(1535 downto 1280) => Conn6_TDATA(1535 downto 1280),
      m_axis_tdata(1279 downto 1024) => Conn5_TDATA(1279 downto 1024),
      m_axis_tdata(1023 downto 768) => Conn4_TDATA(1023 downto 768),
      m_axis_tdata(767 downto 512) => Conn3_TDATA(767 downto 512),
      m_axis_tdata(511 downto 256) => Conn2_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => Conn1_TDATA(255 downto 0),
      m_axis_tkeep(255 downto 224) => Conn8_TKEEP(255 downto 224),
      m_axis_tkeep(223 downto 192) => Conn7_TKEEP(223 downto 192),
      m_axis_tkeep(191 downto 160) => Conn6_TKEEP(191 downto 160),
      m_axis_tkeep(159 downto 128) => Conn5_TKEEP(159 downto 128),
      m_axis_tkeep(127 downto 96) => Conn4_TKEEP(127 downto 96),
      m_axis_tkeep(95 downto 64) => Conn3_TKEEP(95 downto 64),
      m_axis_tkeep(63 downto 32) => Conn2_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => Conn1_TKEEP(31 downto 0),
      m_axis_tlast(7) => Conn8_TLAST(7),
      m_axis_tlast(6) => Conn7_TLAST(6),
      m_axis_tlast(5) => Conn6_TLAST(5),
      m_axis_tlast(4) => Conn5_TLAST(4),
      m_axis_tlast(3) => Conn4_TLAST(3),
      m_axis_tlast(2) => Conn3_TLAST(2),
      m_axis_tlast(1) => Conn2_TLAST(1),
      m_axis_tlast(0) => Conn1_TLAST(0),
      m_axis_tready(7) => Conn8_TREADY,
      m_axis_tready(6) => Conn7_TREADY,
      m_axis_tready(5) => Conn6_TREADY,
      m_axis_tready(4) => Conn5_TREADY,
      m_axis_tready(3) => Conn4_TREADY,
      m_axis_tready(2) => Conn3_TREADY,
      m_axis_tready(1) => Conn2_TREADY,
      m_axis_tready(0) => Conn1_TREADY,
      m_axis_tvalid(7) => Conn8_TVALID(7),
      m_axis_tvalid(6) => Conn7_TVALID(6),
      m_axis_tvalid(5) => Conn6_TVALID(5),
      m_axis_tvalid(4) => Conn5_TVALID(4),
      m_axis_tvalid(3) => Conn4_TVALID(3),
      m_axis_tvalid(2) => Conn3_TVALID(2),
      m_axis_tvalid(1) => Conn2_TVALID(1),
      m_axis_tvalid(0) => Conn1_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_14
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => aresetn_300Mhz_1,
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => axi_dma_0_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axi_dma_0_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => axi_dma_0_M_AXIS_MM2S_TLAST,
      s_axis_tready => axi_dma_0_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => axi_dma_0_M_AXIS_MM2S_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ddr_block_imp_118PY8B is
  port (
    ARESETN : in STD_LOGIC;
    HPM0_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    HPM0_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HPM0_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HPM0_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    HPM0_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    HPM0_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    HPM0_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HPM0_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HPM0_AXI_arready : out STD_LOGIC;
    HPM0_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HPM0_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    HPM0_AXI_arvalid : in STD_LOGIC;
    HPM0_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    HPM0_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    HPM0_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HPM0_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    HPM0_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    HPM0_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    HPM0_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HPM0_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    HPM0_AXI_awready : out STD_LOGIC;
    HPM0_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    HPM0_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    HPM0_AXI_awvalid : in STD_LOGIC;
    HPM0_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HPM0_AXI_bready : in STD_LOGIC;
    HPM0_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HPM0_AXI_bvalid : out STD_LOGIC;
    HPM0_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    HPM0_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    HPM0_AXI_rlast : out STD_LOGIC;
    HPM0_AXI_rready : in STD_LOGIC;
    HPM0_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    HPM0_AXI_rvalid : out STD_LOGIC;
    HPM0_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    HPM0_AXI_wlast : in STD_LOGIC;
    HPM0_AXI_wready : out STD_LOGIC;
    HPM0_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    HPM0_AXI_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC;
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC;
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    c0_ddr4_ui_clk : out STD_LOGIC;
    c0_ddr4_ui_clk_sync_rst : out STD_LOGIC;
    ddr4_sdram_act_n : out STD_LOGIC;
    ddr4_sdram_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ddr4_sdram_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr4_sdram_bg : out STD_LOGIC;
    ddr4_sdram_ck_c : out STD_LOGIC;
    ddr4_sdram_ck_t : out STD_LOGIC;
    ddr4_sdram_cke : out STD_LOGIC;
    ddr4_sdram_cs_n : out STD_LOGIC;
    ddr4_sdram_dm_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    ddr4_sdram_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_odt : out STD_LOGIC;
    ddr4_sdram_reset_n : out STD_LOGIC;
    reset : in STD_LOGIC;
    user_si570_sysclk_clk_n : in STD_LOGIC;
    user_si570_sysclk_clk_p : in STD_LOGIC
  );
end ddr_block_imp_118PY8B;

architecture STRUCTURE of ddr_block_imp_118PY8B is
  component design_1_ddr4_0_0 is
  port (
    c0_init_calib_complete : out STD_LOGIC;
    dbg_clk : out STD_LOGIC;
    c0_sys_clk_p : in STD_LOGIC;
    c0_sys_clk_n : in STD_LOGIC;
    dbg_bus : out STD_LOGIC_VECTOR ( 511 downto 0 );
    c0_ddr4_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    c0_ddr4_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_cke : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_cs_n : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_dm_dbi_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    c0_ddr4_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_odt : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_bg : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_reset_n : out STD_LOGIC;
    c0_ddr4_act_n : out STD_LOGIC;
    c0_ddr4_ck_c : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_ck_t : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_ui_clk : out STD_LOGIC;
    c0_ddr4_ui_clk_sync_rst : out STD_LOGIC;
    c0_ddr4_aresetn : in STD_LOGIC;
    c0_ddr4_s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    c0_ddr4_s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_awvalid : in STD_LOGIC;
    c0_ddr4_s_axi_awready : out STD_LOGIC;
    c0_ddr4_s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    c0_ddr4_s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    c0_ddr4_s_axi_wlast : in STD_LOGIC;
    c0_ddr4_s_axi_wvalid : in STD_LOGIC;
    c0_ddr4_s_axi_wready : out STD_LOGIC;
    c0_ddr4_s_axi_bready : in STD_LOGIC;
    c0_ddr4_s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_bvalid : out STD_LOGIC;
    c0_ddr4_s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    c0_ddr4_s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    c0_ddr4_s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    c0_ddr4_s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    c0_ddr4_s_axi_arvalid : in STD_LOGIC;
    c0_ddr4_s_axi_arready : out STD_LOGIC;
    c0_ddr4_s_axi_rready : in STD_LOGIC;
    c0_ddr4_s_axi_rlast : out STD_LOGIC;
    c0_ddr4_s_axi_rvalid : out STD_LOGIC;
    c0_ddr4_s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_ddr4_s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    c0_ddr4_s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    addn_ui_clkout1 : out STD_LOGIC;
    sys_rst : in STD_LOGIC
  );
  end component design_1_ddr4_0_0;
  component design_1_smartconnect_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wvalid : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S01_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_awvalid : in STD_LOGIC;
    S01_AXI_awready : out STD_LOGIC;
    S01_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_wlast : in STD_LOGIC;
    S01_AXI_wvalid : in STD_LOGIC;
    S01_AXI_wready : out STD_LOGIC;
    S01_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_bvalid : out STD_LOGIC;
    S01_AXI_bready : in STD_LOGIC;
    S01_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S01_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S01_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S01_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S01_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S01_AXI_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_arvalid : in STD_LOGIC;
    S01_AXI_arready : out STD_LOGIC;
    S01_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S01_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S01_AXI_rlast : out STD_LOGIC;
    S01_AXI_rvalid : out STD_LOGIC;
    S01_AXI_rready : in STD_LOGIC;
    S02_AXI_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S02_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S02_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S02_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S02_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S02_AXI_arvalid : in STD_LOGIC;
    S02_AXI_arready : out STD_LOGIC;
    S02_AXI_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    S02_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S02_AXI_rlast : out STD_LOGIC;
    S02_AXI_rvalid : out STD_LOGIC;
    S02_AXI_rready : in STD_LOGIC;
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_awvalid : out STD_LOGIC;
    M00_AXI_awready : in STD_LOGIC;
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M00_AXI_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M00_AXI_wlast : out STD_LOGIC;
    M00_AXI_wvalid : out STD_LOGIC;
    M00_AXI_wready : in STD_LOGIC;
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC;
    M00_AXI_bready : out STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M00_AXI_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M00_AXI_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M00_AXI_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    M00_AXI_arvalid : out STD_LOGIC;
    M00_AXI_arready : in STD_LOGIC;
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rlast : in STD_LOGIC;
    M00_AXI_rvalid : in STD_LOGIC;
    M00_AXI_rready : out STD_LOGIC
  );
  end component design_1_smartconnect_0_0;
  component design_1_axi_register_slice_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_axi_register_slice_0_0;
  component design_1_axi_register_slice_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_axi_register_slice_0_1;
  component design_1_axi_register_slice_0_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_axi_register_slice_0_2;
  component design_1_axi_register_slice_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_axi_register_slice_1_0;
  signal HPM0_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal HPM0_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal HPM0_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal HPM0_AXI_1_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HPM0_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HPM0_AXI_1_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HPM0_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal HPM0_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal HPM0_AXI_1_ARREADY : STD_LOGIC;
  signal HPM0_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal HPM0_AXI_1_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HPM0_AXI_1_ARVALID : STD_LOGIC;
  signal HPM0_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal HPM0_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal HPM0_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal HPM0_AXI_1_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HPM0_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HPM0_AXI_1_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal HPM0_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal HPM0_AXI_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal HPM0_AXI_1_AWREADY : STD_LOGIC;
  signal HPM0_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal HPM0_AXI_1_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HPM0_AXI_1_AWVALID : STD_LOGIC;
  signal HPM0_AXI_1_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HPM0_AXI_1_BREADY : STD_LOGIC;
  signal HPM0_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal HPM0_AXI_1_BVALID : STD_LOGIC;
  signal HPM0_AXI_1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal HPM0_AXI_1_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HPM0_AXI_1_RLAST : STD_LOGIC;
  signal HPM0_AXI_1_RREADY : STD_LOGIC;
  signal HPM0_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal HPM0_AXI_1_RVALID : STD_LOGIC;
  signal HPM0_AXI_1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal HPM0_AXI_1_WLAST : STD_LOGIC;
  signal HPM0_AXI_1_WREADY : STD_LOGIC;
  signal HPM0_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal HPM0_AXI_1_WVALID : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S00_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_ARLOCK : STD_LOGIC;
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S00_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_AWLOCK : STD_LOGIC;
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal S00_AXI_1_RID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_RLAST : STD_LOGIC;
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal S00_AXI_1_WLAST : STD_LOGIC;
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal S_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal S_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S_AXI_1_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_1_ARREADY : STD_LOGIC;
  signal S_AXI_1_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S_AXI_1_ARVALID : STD_LOGIC;
  signal S_AXI_1_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal S_AXI_1_RLAST : STD_LOGIC;
  signal S_AXI_1_RREADY : STD_LOGIC;
  signal S_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_1_RVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_register_slice_0_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_0_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_0_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_ARREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_ARVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_register_slice_0_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_0_M_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_0_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_0_M_AXI_AWREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_0_M_AXI_AWVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_BREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_BVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_register_slice_0_M_AXI_RLAST : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_0_M_AXI_RVALID : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_register_slice_0_M_AXI_WLAST : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_WREADY : STD_LOGIC;
  signal axi_register_slice_0_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_register_slice_0_M_AXI_WVALID : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_register_slice_1_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_1_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_1_M_AXI_ARID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_1_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_1_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_1_M_AXI_ARREADY : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_ARVALID : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_register_slice_1_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_1_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_1_M_AXI_AWID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_1_M_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_1_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_1_M_AXI_AWREADY : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_AWVALID : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_BID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_BREADY : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_1_M_AXI_BVALID : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_register_slice_1_M_AXI_RID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_1_M_AXI_RLAST : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_RREADY : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_1_M_AXI_RVALID : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_register_slice_1_M_AXI_WLAST : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_WREADY : STD_LOGIC;
  signal axi_register_slice_1_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_register_slice_1_M_AXI_WVALID : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_register_slice_2_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_2_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_2_M_AXI_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_register_slice_2_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_2_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_2_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_2_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_2_M_AXI_ARREADY : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_2_M_AXI_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_register_slice_2_M_AXI_ARVALID : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_register_slice_2_M_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_2_M_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_2_M_AXI_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_register_slice_2_M_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_2_M_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_2_M_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_2_M_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_2_M_AXI_AWREADY : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_2_M_AXI_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_register_slice_2_M_AXI_AWVALID : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_register_slice_2_M_AXI_BREADY : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_2_M_AXI_BVALID : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_register_slice_2_M_AXI_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_register_slice_2_M_AXI_RLAST : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_RREADY : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_2_M_AXI_RVALID : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_register_slice_2_M_AXI_WLAST : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_WREADY : STD_LOGIC;
  signal axi_register_slice_2_M_AXI_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_register_slice_2_M_AXI_WVALID : STD_LOGIC;
  signal axi_register_slice_3_M_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axi_register_slice_3_M_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_3_M_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_3_M_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_register_slice_3_M_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_register_slice_3_M_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_3_M_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_register_slice_3_M_AXI_ARREADY : STD_LOGIC;
  signal axi_register_slice_3_M_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_register_slice_3_M_AXI_ARVALID : STD_LOGIC;
  signal axi_register_slice_3_M_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axi_register_slice_3_M_AXI_RLAST : STD_LOGIC;
  signal axi_register_slice_3_M_AXI_RREADY : STD_LOGIC;
  signal axi_register_slice_3_M_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_register_slice_3_M_AXI_RVALID : STD_LOGIC;
  signal ddr4_0_C0_DDR4_ACT_N : STD_LOGIC;
  signal ddr4_0_C0_DDR4_ADR : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ddr4_0_C0_DDR4_BA : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr4_0_C0_DDR4_BG : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CKE : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CK_C : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CK_T : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_CS_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_DM_N : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_DQ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr4_0_C0_DDR4_DQS_C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_DQS_T : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_ODT : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ddr4_0_C0_DDR4_RESET_N : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk_sync_rst : STD_LOGIC;
  signal default_sysclk1_300mhz_1_CLK_N : STD_LOGIC;
  signal default_sysclk1_300mhz_1_CLK_P : STD_LOGIC;
  signal reset_1 : STD_LOGIC;
  signal rst_ddr4_0_333M_peripheral_aresetn : STD_LOGIC;
  signal smartconnect_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal smartconnect_0_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal smartconnect_0_M00_AXI_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal smartconnect_0_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_ARREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal smartconnect_0_M00_AXI_ARVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal smartconnect_0_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal smartconnect_0_M00_AXI_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal smartconnect_0_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal smartconnect_0_M00_AXI_AWREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal smartconnect_0_M00_AXI_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal smartconnect_0_M00_AXI_AWVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_BREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_BVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal smartconnect_0_M00_AXI_RLAST : STD_LOGIC;
  signal smartconnect_0_M00_AXI_RREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal smartconnect_0_M00_AXI_RVALID : STD_LOGIC;
  signal smartconnect_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal smartconnect_0_M00_AXI_WLAST : STD_LOGIC;
  signal smartconnect_0_M00_AXI_WREADY : STD_LOGIC;
  signal smartconnect_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal smartconnect_0_M00_AXI_WVALID : STD_LOGIC;
  signal NLW_axi_register_slice_0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_register_slice_0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_axi_register_slice_0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_register_slice_0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_axi_register_slice_1_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_register_slice_1_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_register_slice_2_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_register_slice_2_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_axi_register_slice_3_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ddr4_0_addn_ui_clkout1_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_c0_init_calib_complete_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_dbg_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_ddr4_0_c0_ddr4_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ddr4_0_c0_ddr4_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ddr4_0_dbg_bus_UNCONNECTED : STD_LOGIC_VECTOR ( 511 downto 0 );
begin
  HPM0_AXI_1_ARADDR(39 downto 0) <= HPM0_AXI_araddr(39 downto 0);
  HPM0_AXI_1_ARBURST(1 downto 0) <= HPM0_AXI_arburst(1 downto 0);
  HPM0_AXI_1_ARCACHE(3 downto 0) <= HPM0_AXI_arcache(3 downto 0);
  HPM0_AXI_1_ARID(15 downto 0) <= HPM0_AXI_arid(15 downto 0);
  HPM0_AXI_1_ARLEN(7 downto 0) <= HPM0_AXI_arlen(7 downto 0);
  HPM0_AXI_1_ARLOCK(0) <= HPM0_AXI_arlock(0);
  HPM0_AXI_1_ARPROT(2 downto 0) <= HPM0_AXI_arprot(2 downto 0);
  HPM0_AXI_1_ARQOS(3 downto 0) <= HPM0_AXI_arqos(3 downto 0);
  HPM0_AXI_1_ARSIZE(2 downto 0) <= HPM0_AXI_arsize(2 downto 0);
  HPM0_AXI_1_ARUSER(15 downto 0) <= HPM0_AXI_aruser(15 downto 0);
  HPM0_AXI_1_ARVALID <= HPM0_AXI_arvalid;
  HPM0_AXI_1_AWADDR(39 downto 0) <= HPM0_AXI_awaddr(39 downto 0);
  HPM0_AXI_1_AWBURST(1 downto 0) <= HPM0_AXI_awburst(1 downto 0);
  HPM0_AXI_1_AWCACHE(3 downto 0) <= HPM0_AXI_awcache(3 downto 0);
  HPM0_AXI_1_AWID(15 downto 0) <= HPM0_AXI_awid(15 downto 0);
  HPM0_AXI_1_AWLEN(7 downto 0) <= HPM0_AXI_awlen(7 downto 0);
  HPM0_AXI_1_AWLOCK(0) <= HPM0_AXI_awlock(0);
  HPM0_AXI_1_AWPROT(2 downto 0) <= HPM0_AXI_awprot(2 downto 0);
  HPM0_AXI_1_AWQOS(3 downto 0) <= HPM0_AXI_awqos(3 downto 0);
  HPM0_AXI_1_AWSIZE(2 downto 0) <= HPM0_AXI_awsize(2 downto 0);
  HPM0_AXI_1_AWUSER(15 downto 0) <= HPM0_AXI_awuser(15 downto 0);
  HPM0_AXI_1_AWVALID <= HPM0_AXI_awvalid;
  HPM0_AXI_1_BREADY <= HPM0_AXI_bready;
  HPM0_AXI_1_RREADY <= HPM0_AXI_rready;
  HPM0_AXI_1_WDATA(127 downto 0) <= HPM0_AXI_wdata(127 downto 0);
  HPM0_AXI_1_WLAST <= HPM0_AXI_wlast;
  HPM0_AXI_1_WSTRB(15 downto 0) <= HPM0_AXI_wstrb(15 downto 0);
  HPM0_AXI_1_WVALID <= HPM0_AXI_wvalid;
  HPM0_AXI_arready <= HPM0_AXI_1_ARREADY;
  HPM0_AXI_awready <= HPM0_AXI_1_AWREADY;
  HPM0_AXI_bid(15 downto 0) <= HPM0_AXI_1_BID(15 downto 0);
  HPM0_AXI_bresp(1 downto 0) <= HPM0_AXI_1_BRESP(1 downto 0);
  HPM0_AXI_bvalid <= HPM0_AXI_1_BVALID;
  HPM0_AXI_rdata(127 downto 0) <= HPM0_AXI_1_RDATA(127 downto 0);
  HPM0_AXI_rid(15 downto 0) <= HPM0_AXI_1_RID(15 downto 0);
  HPM0_AXI_rlast <= HPM0_AXI_1_RLAST;
  HPM0_AXI_rresp(1 downto 0) <= HPM0_AXI_1_RRESP(1 downto 0);
  HPM0_AXI_rvalid <= HPM0_AXI_1_RVALID;
  HPM0_AXI_wready <= HPM0_AXI_1_WREADY;
  S00_AXI_1_ARADDR(63 downto 0) <= S00_AXI_araddr(63 downto 0);
  S00_AXI_1_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  S00_AXI_1_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  S00_AXI_1_ARID(2 downto 0) <= S00_AXI_arid(2 downto 0);
  S00_AXI_1_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  S00_AXI_1_ARLOCK <= S00_AXI_arlock;
  S00_AXI_1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  S00_AXI_1_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  S00_AXI_1_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  S00_AXI_1_ARVALID <= S00_AXI_arvalid;
  S00_AXI_1_AWADDR(63 downto 0) <= S00_AXI_awaddr(63 downto 0);
  S00_AXI_1_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  S00_AXI_1_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  S00_AXI_1_AWID(2 downto 0) <= S00_AXI_awid(2 downto 0);
  S00_AXI_1_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  S00_AXI_1_AWLOCK <= S00_AXI_awlock;
  S00_AXI_1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  S00_AXI_1_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  S00_AXI_1_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  S00_AXI_1_AWVALID <= S00_AXI_awvalid;
  S00_AXI_1_BREADY <= S00_AXI_bready;
  S00_AXI_1_RREADY <= S00_AXI_rready;
  S00_AXI_1_WDATA(511 downto 0) <= S00_AXI_wdata(511 downto 0);
  S00_AXI_1_WLAST <= S00_AXI_wlast;
  S00_AXI_1_WSTRB(63 downto 0) <= S00_AXI_wstrb(63 downto 0);
  S00_AXI_1_WVALID <= S00_AXI_wvalid;
  S00_AXI_arready <= S00_AXI_1_ARREADY;
  S00_AXI_awready <= S00_AXI_1_AWREADY;
  S00_AXI_bid(2 downto 0) <= S00_AXI_1_BID(2 downto 0);
  S00_AXI_bresp(1 downto 0) <= S00_AXI_1_BRESP(1 downto 0);
  S00_AXI_bvalid <= S00_AXI_1_BVALID;
  S00_AXI_rdata(511 downto 0) <= S00_AXI_1_RDATA(511 downto 0);
  S00_AXI_rid(2 downto 0) <= S00_AXI_1_RID(2 downto 0);
  S00_AXI_rlast <= S00_AXI_1_RLAST;
  S00_AXI_rresp(1 downto 0) <= S00_AXI_1_RRESP(1 downto 0);
  S00_AXI_rvalid <= S00_AXI_1_RVALID;
  S00_AXI_wready <= S00_AXI_1_WREADY;
  S_AXI_1_ARADDR(63 downto 0) <= S_AXI_araddr(63 downto 0);
  S_AXI_1_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  S_AXI_1_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  S_AXI_1_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  S_AXI_1_ARLOCK(0) <= S_AXI_arlock(0);
  S_AXI_1_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  S_AXI_1_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  S_AXI_1_ARREGION(3 downto 0) <= S_AXI_arregion(3 downto 0);
  S_AXI_1_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  S_AXI_1_ARVALID <= S_AXI_arvalid;
  S_AXI_1_RREADY <= S_AXI_rready;
  S_AXI_arready <= S_AXI_1_ARREADY;
  S_AXI_rdata(511 downto 0) <= S_AXI_1_RDATA(511 downto 0);
  S_AXI_rlast <= S_AXI_1_RLAST;
  S_AXI_rresp(1 downto 0) <= S_AXI_1_RRESP(1 downto 0);
  S_AXI_rvalid <= S_AXI_1_RVALID;
  c0_ddr4_ui_clk <= ddr4_0_c0_ddr4_ui_clk;
  c0_ddr4_ui_clk_sync_rst <= ddr4_0_c0_ddr4_ui_clk_sync_rst;
  ddr4_sdram_act_n <= ddr4_0_C0_DDR4_ACT_N;
  ddr4_sdram_adr(16 downto 0) <= ddr4_0_C0_DDR4_ADR(16 downto 0);
  ddr4_sdram_ba(1 downto 0) <= ddr4_0_C0_DDR4_BA(1 downto 0);
  ddr4_sdram_bg <= ddr4_0_C0_DDR4_BG(0);
  ddr4_sdram_ck_c <= ddr4_0_C0_DDR4_CK_C(0);
  ddr4_sdram_ck_t <= ddr4_0_C0_DDR4_CK_T(0);
  ddr4_sdram_cke <= ddr4_0_C0_DDR4_CKE(0);
  ddr4_sdram_cs_n <= ddr4_0_C0_DDR4_CS_N(0);
  ddr4_sdram_odt <= ddr4_0_C0_DDR4_ODT(0);
  ddr4_sdram_reset_n <= ddr4_0_C0_DDR4_RESET_N;
  default_sysclk1_300mhz_1_CLK_N <= user_si570_sysclk_clk_n;
  default_sysclk1_300mhz_1_CLK_P <= user_si570_sysclk_clk_p;
  reset_1 <= reset;
  rst_ddr4_0_333M_peripheral_aresetn <= ARESETN;
axi_register_slice_0: component design_1_axi_register_slice_0_0
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => rst_ddr4_0_333M_peripheral_aresetn,
      m_axi_araddr(31 downto 0) => axi_register_slice_0_M_AXI_ARADDR(31 downto 0),
      m_axi_arburst(1 downto 0) => axi_register_slice_0_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => axi_register_slice_0_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => axi_register_slice_0_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => axi_register_slice_0_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => axi_register_slice_0_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => axi_register_slice_0_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => axi_register_slice_0_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_axi_register_slice_0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => axi_register_slice_0_M_AXI_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => NLW_axi_register_slice_0_m_axi_aruser_UNCONNECTED(15 downto 0),
      m_axi_arvalid => axi_register_slice_0_M_AXI_ARVALID,
      m_axi_awaddr(31 downto 0) => axi_register_slice_0_M_AXI_AWADDR(31 downto 0),
      m_axi_awburst(1 downto 0) => axi_register_slice_0_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => axi_register_slice_0_M_AXI_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => axi_register_slice_0_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => axi_register_slice_0_M_AXI_AWLOCK(0),
      m_axi_awprot(2 downto 0) => axi_register_slice_0_M_AXI_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => axi_register_slice_0_M_AXI_AWQOS(3 downto 0),
      m_axi_awready => axi_register_slice_0_M_AXI_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_axi_register_slice_0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => axi_register_slice_0_M_AXI_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => NLW_axi_register_slice_0_m_axi_awuser_UNCONNECTED(15 downto 0),
      m_axi_awvalid => axi_register_slice_0_M_AXI_AWVALID,
      m_axi_bready => axi_register_slice_0_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => axi_register_slice_0_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => axi_register_slice_0_M_AXI_BVALID,
      m_axi_rdata(511 downto 0) => axi_register_slice_0_M_AXI_RDATA(511 downto 0),
      m_axi_rlast => axi_register_slice_0_M_AXI_RLAST,
      m_axi_rready => axi_register_slice_0_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => axi_register_slice_0_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => axi_register_slice_0_M_AXI_RVALID,
      m_axi_wdata(511 downto 0) => axi_register_slice_0_M_AXI_WDATA(511 downto 0),
      m_axi_wlast => axi_register_slice_0_M_AXI_WLAST,
      m_axi_wready => axi_register_slice_0_M_AXI_WREADY,
      m_axi_wstrb(63 downto 0) => axi_register_slice_0_M_AXI_WSTRB(63 downto 0),
      m_axi_wvalid => axi_register_slice_0_M_AXI_WVALID,
      s_axi_araddr(31 downto 0) => smartconnect_0_M00_AXI_ARADDR(31 downto 0),
      s_axi_arburst(1 downto 0) => smartconnect_0_M00_AXI_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => smartconnect_0_M00_AXI_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => smartconnect_0_M00_AXI_ARLEN(7 downto 0),
      s_axi_arlock(0) => smartconnect_0_M00_AXI_ARLOCK(0),
      s_axi_arprot(2 downto 0) => smartconnect_0_M00_AXI_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => smartconnect_0_M00_AXI_ARQOS(3 downto 0),
      s_axi_arready => smartconnect_0_M00_AXI_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => smartconnect_0_M00_AXI_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => smartconnect_0_M00_AXI_ARUSER(15 downto 0),
      s_axi_arvalid => smartconnect_0_M00_AXI_ARVALID,
      s_axi_awaddr(31 downto 0) => smartconnect_0_M00_AXI_AWADDR(31 downto 0),
      s_axi_awburst(1 downto 0) => smartconnect_0_M00_AXI_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => smartconnect_0_M00_AXI_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => smartconnect_0_M00_AXI_AWLEN(7 downto 0),
      s_axi_awlock(0) => smartconnect_0_M00_AXI_AWLOCK(0),
      s_axi_awprot(2 downto 0) => smartconnect_0_M00_AXI_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => smartconnect_0_M00_AXI_AWQOS(3 downto 0),
      s_axi_awready => smartconnect_0_M00_AXI_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => smartconnect_0_M00_AXI_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => smartconnect_0_M00_AXI_AWUSER(15 downto 0),
      s_axi_awvalid => smartconnect_0_M00_AXI_AWVALID,
      s_axi_bready => smartconnect_0_M00_AXI_BREADY,
      s_axi_bresp(1 downto 0) => smartconnect_0_M00_AXI_BRESP(1 downto 0),
      s_axi_bvalid => smartconnect_0_M00_AXI_BVALID,
      s_axi_rdata(511 downto 0) => smartconnect_0_M00_AXI_RDATA(511 downto 0),
      s_axi_rlast => smartconnect_0_M00_AXI_RLAST,
      s_axi_rready => smartconnect_0_M00_AXI_RREADY,
      s_axi_rresp(1 downto 0) => smartconnect_0_M00_AXI_RRESP(1 downto 0),
      s_axi_rvalid => smartconnect_0_M00_AXI_RVALID,
      s_axi_wdata(511 downto 0) => smartconnect_0_M00_AXI_WDATA(511 downto 0),
      s_axi_wlast => smartconnect_0_M00_AXI_WLAST,
      s_axi_wready => smartconnect_0_M00_AXI_WREADY,
      s_axi_wstrb(63 downto 0) => smartconnect_0_M00_AXI_WSTRB(63 downto 0),
      s_axi_wvalid => smartconnect_0_M00_AXI_WVALID
    );
axi_register_slice_1: component design_1_axi_register_slice_0_1
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => rst_ddr4_0_333M_peripheral_aresetn,
      m_axi_araddr(63 downto 0) => axi_register_slice_1_M_AXI_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => axi_register_slice_1_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => axi_register_slice_1_M_AXI_ARCACHE(3 downto 0),
      m_axi_arid(2 downto 0) => axi_register_slice_1_M_AXI_ARID(2 downto 0),
      m_axi_arlen(7 downto 0) => axi_register_slice_1_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => axi_register_slice_1_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => axi_register_slice_1_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => axi_register_slice_1_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => axi_register_slice_1_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_axi_register_slice_1_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => axi_register_slice_1_M_AXI_ARSIZE(2 downto 0),
      m_axi_arvalid => axi_register_slice_1_M_AXI_ARVALID,
      m_axi_awaddr(63 downto 0) => axi_register_slice_1_M_AXI_AWADDR(63 downto 0),
      m_axi_awburst(1 downto 0) => axi_register_slice_1_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => axi_register_slice_1_M_AXI_AWCACHE(3 downto 0),
      m_axi_awid(2 downto 0) => axi_register_slice_1_M_AXI_AWID(2 downto 0),
      m_axi_awlen(7 downto 0) => axi_register_slice_1_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => axi_register_slice_1_M_AXI_AWLOCK(0),
      m_axi_awprot(2 downto 0) => axi_register_slice_1_M_AXI_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => axi_register_slice_1_M_AXI_AWQOS(3 downto 0),
      m_axi_awready => axi_register_slice_1_M_AXI_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_axi_register_slice_1_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => axi_register_slice_1_M_AXI_AWSIZE(2 downto 0),
      m_axi_awvalid => axi_register_slice_1_M_AXI_AWVALID,
      m_axi_bid(2 downto 0) => axi_register_slice_1_M_AXI_BID(2 downto 0),
      m_axi_bready => axi_register_slice_1_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => axi_register_slice_1_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => axi_register_slice_1_M_AXI_BVALID,
      m_axi_rdata(511 downto 0) => axi_register_slice_1_M_AXI_RDATA(511 downto 0),
      m_axi_rid(2 downto 0) => axi_register_slice_1_M_AXI_RID(2 downto 0),
      m_axi_rlast => axi_register_slice_1_M_AXI_RLAST,
      m_axi_rready => axi_register_slice_1_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => axi_register_slice_1_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => axi_register_slice_1_M_AXI_RVALID,
      m_axi_wdata(511 downto 0) => axi_register_slice_1_M_AXI_WDATA(511 downto 0),
      m_axi_wlast => axi_register_slice_1_M_AXI_WLAST,
      m_axi_wready => axi_register_slice_1_M_AXI_WREADY,
      m_axi_wstrb(63 downto 0) => axi_register_slice_1_M_AXI_WSTRB(63 downto 0),
      m_axi_wvalid => axi_register_slice_1_M_AXI_WVALID,
      s_axi_araddr(63 downto 0) => S00_AXI_1_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      s_axi_arid(2 downto 0) => S00_AXI_1_ARID(2 downto 0),
      s_axi_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => S00_AXI_1_ARLOCK,
      s_axi_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      s_axi_arready => S00_AXI_1_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      s_axi_arvalid => S00_AXI_1_ARVALID,
      s_axi_awaddr(63 downto 0) => S00_AXI_1_AWADDR(63 downto 0),
      s_axi_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      s_axi_awid(2 downto 0) => S00_AXI_1_AWID(2 downto 0),
      s_axi_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      s_axi_awlock(0) => S00_AXI_1_AWLOCK,
      s_axi_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      s_axi_awready => S00_AXI_1_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      s_axi_awvalid => S00_AXI_1_AWVALID,
      s_axi_bid(2 downto 0) => S00_AXI_1_BID(2 downto 0),
      s_axi_bready => S00_AXI_1_BREADY,
      s_axi_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      s_axi_bvalid => S00_AXI_1_BVALID,
      s_axi_rdata(511 downto 0) => S00_AXI_1_RDATA(511 downto 0),
      s_axi_rid(2 downto 0) => S00_AXI_1_RID(2 downto 0),
      s_axi_rlast => S00_AXI_1_RLAST,
      s_axi_rready => S00_AXI_1_RREADY,
      s_axi_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      s_axi_rvalid => S00_AXI_1_RVALID,
      s_axi_wdata(511 downto 0) => S00_AXI_1_WDATA(511 downto 0),
      s_axi_wlast => S00_AXI_1_WLAST,
      s_axi_wready => S00_AXI_1_WREADY,
      s_axi_wstrb(63 downto 0) => S00_AXI_1_WSTRB(63 downto 0),
      s_axi_wvalid => S00_AXI_1_WVALID
    );
axi_register_slice_2: component design_1_axi_register_slice_0_2
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => rst_ddr4_0_333M_peripheral_aresetn,
      m_axi_araddr(39 downto 0) => axi_register_slice_2_M_AXI_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => axi_register_slice_2_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => axi_register_slice_2_M_AXI_ARCACHE(3 downto 0),
      m_axi_arid(15 downto 0) => axi_register_slice_2_M_AXI_ARID(15 downto 0),
      m_axi_arlen(7 downto 0) => axi_register_slice_2_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => axi_register_slice_2_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => axi_register_slice_2_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => axi_register_slice_2_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => axi_register_slice_2_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_axi_register_slice_2_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => axi_register_slice_2_M_AXI_ARSIZE(2 downto 0),
      m_axi_aruser(15 downto 0) => axi_register_slice_2_M_AXI_ARUSER(15 downto 0),
      m_axi_arvalid => axi_register_slice_2_M_AXI_ARVALID,
      m_axi_awaddr(39 downto 0) => axi_register_slice_2_M_AXI_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => axi_register_slice_2_M_AXI_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => axi_register_slice_2_M_AXI_AWCACHE(3 downto 0),
      m_axi_awid(15 downto 0) => axi_register_slice_2_M_AXI_AWID(15 downto 0),
      m_axi_awlen(7 downto 0) => axi_register_slice_2_M_AXI_AWLEN(7 downto 0),
      m_axi_awlock(0) => axi_register_slice_2_M_AXI_AWLOCK(0),
      m_axi_awprot(2 downto 0) => axi_register_slice_2_M_AXI_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => axi_register_slice_2_M_AXI_AWQOS(3 downto 0),
      m_axi_awready => axi_register_slice_2_M_AXI_AWREADY,
      m_axi_awregion(3 downto 0) => NLW_axi_register_slice_2_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => axi_register_slice_2_M_AXI_AWSIZE(2 downto 0),
      m_axi_awuser(15 downto 0) => axi_register_slice_2_M_AXI_AWUSER(15 downto 0),
      m_axi_awvalid => axi_register_slice_2_M_AXI_AWVALID,
      m_axi_bid(15 downto 0) => axi_register_slice_2_M_AXI_BID(15 downto 0),
      m_axi_bready => axi_register_slice_2_M_AXI_BREADY,
      m_axi_bresp(1 downto 0) => axi_register_slice_2_M_AXI_BRESP(1 downto 0),
      m_axi_bvalid => axi_register_slice_2_M_AXI_BVALID,
      m_axi_rdata(127 downto 0) => axi_register_slice_2_M_AXI_RDATA(127 downto 0),
      m_axi_rid(15 downto 0) => axi_register_slice_2_M_AXI_RID(15 downto 0),
      m_axi_rlast => axi_register_slice_2_M_AXI_RLAST,
      m_axi_rready => axi_register_slice_2_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => axi_register_slice_2_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => axi_register_slice_2_M_AXI_RVALID,
      m_axi_wdata(127 downto 0) => axi_register_slice_2_M_AXI_WDATA(127 downto 0),
      m_axi_wlast => axi_register_slice_2_M_AXI_WLAST,
      m_axi_wready => axi_register_slice_2_M_AXI_WREADY,
      m_axi_wstrb(15 downto 0) => axi_register_slice_2_M_AXI_WSTRB(15 downto 0),
      m_axi_wvalid => axi_register_slice_2_M_AXI_WVALID,
      s_axi_araddr(39 downto 0) => HPM0_AXI_1_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => HPM0_AXI_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => HPM0_AXI_1_ARCACHE(3 downto 0),
      s_axi_arid(15 downto 0) => HPM0_AXI_1_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => HPM0_AXI_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => HPM0_AXI_1_ARLOCK(0),
      s_axi_arprot(2 downto 0) => HPM0_AXI_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => HPM0_AXI_1_ARQOS(3 downto 0),
      s_axi_arready => HPM0_AXI_1_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => HPM0_AXI_1_ARSIZE(2 downto 0),
      s_axi_aruser(15 downto 0) => HPM0_AXI_1_ARUSER(15 downto 0),
      s_axi_arvalid => HPM0_AXI_1_ARVALID,
      s_axi_awaddr(39 downto 0) => HPM0_AXI_1_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => HPM0_AXI_1_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => HPM0_AXI_1_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => HPM0_AXI_1_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => HPM0_AXI_1_AWLEN(7 downto 0),
      s_axi_awlock(0) => HPM0_AXI_1_AWLOCK(0),
      s_axi_awprot(2 downto 0) => HPM0_AXI_1_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => HPM0_AXI_1_AWQOS(3 downto 0),
      s_axi_awready => HPM0_AXI_1_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => HPM0_AXI_1_AWSIZE(2 downto 0),
      s_axi_awuser(15 downto 0) => HPM0_AXI_1_AWUSER(15 downto 0),
      s_axi_awvalid => HPM0_AXI_1_AWVALID,
      s_axi_bid(15 downto 0) => HPM0_AXI_1_BID(15 downto 0),
      s_axi_bready => HPM0_AXI_1_BREADY,
      s_axi_bresp(1 downto 0) => HPM0_AXI_1_BRESP(1 downto 0),
      s_axi_bvalid => HPM0_AXI_1_BVALID,
      s_axi_rdata(127 downto 0) => HPM0_AXI_1_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => HPM0_AXI_1_RID(15 downto 0),
      s_axi_rlast => HPM0_AXI_1_RLAST,
      s_axi_rready => HPM0_AXI_1_RREADY,
      s_axi_rresp(1 downto 0) => HPM0_AXI_1_RRESP(1 downto 0),
      s_axi_rvalid => HPM0_AXI_1_RVALID,
      s_axi_wdata(127 downto 0) => HPM0_AXI_1_WDATA(127 downto 0),
      s_axi_wlast => HPM0_AXI_1_WLAST,
      s_axi_wready => HPM0_AXI_1_WREADY,
      s_axi_wstrb(15 downto 0) => HPM0_AXI_1_WSTRB(15 downto 0),
      s_axi_wvalid => HPM0_AXI_1_WVALID
    );
axi_register_slice_3: component design_1_axi_register_slice_1_0
     port map (
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => rst_ddr4_0_333M_peripheral_aresetn,
      m_axi_araddr(63 downto 0) => axi_register_slice_3_M_AXI_ARADDR(63 downto 0),
      m_axi_arburst(1 downto 0) => axi_register_slice_3_M_AXI_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => axi_register_slice_3_M_AXI_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => axi_register_slice_3_M_AXI_ARLEN(7 downto 0),
      m_axi_arlock(0) => axi_register_slice_3_M_AXI_ARLOCK(0),
      m_axi_arprot(2 downto 0) => axi_register_slice_3_M_AXI_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => axi_register_slice_3_M_AXI_ARQOS(3 downto 0),
      m_axi_arready => axi_register_slice_3_M_AXI_ARREADY,
      m_axi_arregion(3 downto 0) => NLW_axi_register_slice_3_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => axi_register_slice_3_M_AXI_ARSIZE(2 downto 0),
      m_axi_arvalid => axi_register_slice_3_M_AXI_ARVALID,
      m_axi_rdata(511 downto 0) => axi_register_slice_3_M_AXI_RDATA(511 downto 0),
      m_axi_rlast => axi_register_slice_3_M_AXI_RLAST,
      m_axi_rready => axi_register_slice_3_M_AXI_RREADY,
      m_axi_rresp(1 downto 0) => axi_register_slice_3_M_AXI_RRESP(1 downto 0),
      m_axi_rvalid => axi_register_slice_3_M_AXI_RVALID,
      s_axi_araddr(63 downto 0) => S_AXI_1_ARADDR(63 downto 0),
      s_axi_arburst(1 downto 0) => S_AXI_1_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => S_AXI_1_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => S_AXI_1_ARLEN(7 downto 0),
      s_axi_arlock(0) => S_AXI_1_ARLOCK(0),
      s_axi_arprot(2 downto 0) => S_AXI_1_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => S_AXI_1_ARQOS(3 downto 0),
      s_axi_arready => S_AXI_1_ARREADY,
      s_axi_arregion(3 downto 0) => S_AXI_1_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => S_AXI_1_ARSIZE(2 downto 0),
      s_axi_arvalid => S_AXI_1_ARVALID,
      s_axi_rdata(511 downto 0) => S_AXI_1_RDATA(511 downto 0),
      s_axi_rlast => S_AXI_1_RLAST,
      s_axi_rready => S_AXI_1_RREADY,
      s_axi_rresp(1 downto 0) => S_AXI_1_RRESP(1 downto 0),
      s_axi_rvalid => S_AXI_1_RVALID
    );
ddr4_0: component design_1_ddr4_0_0
     port map (
      addn_ui_clkout1 => NLW_ddr4_0_addn_ui_clkout1_UNCONNECTED,
      c0_ddr4_act_n => ddr4_0_C0_DDR4_ACT_N,
      c0_ddr4_adr(16 downto 0) => ddr4_0_C0_DDR4_ADR(16 downto 0),
      c0_ddr4_aresetn => rst_ddr4_0_333M_peripheral_aresetn,
      c0_ddr4_ba(1 downto 0) => ddr4_0_C0_DDR4_BA(1 downto 0),
      c0_ddr4_bg(0) => ddr4_0_C0_DDR4_BG(0),
      c0_ddr4_ck_c(0) => ddr4_0_C0_DDR4_CK_C(0),
      c0_ddr4_ck_t(0) => ddr4_0_C0_DDR4_CK_T(0),
      c0_ddr4_cke(0) => ddr4_0_C0_DDR4_CKE(0),
      c0_ddr4_cs_n(0) => ddr4_0_C0_DDR4_CS_N(0),
      c0_ddr4_dm_dbi_n(7 downto 0) => ddr4_sdram_dm_n(7 downto 0),
      c0_ddr4_dq(63 downto 0) => ddr4_sdram_dq(63 downto 0),
      c0_ddr4_dqs_c(7 downto 0) => ddr4_sdram_dqs_c(7 downto 0),
      c0_ddr4_dqs_t(7 downto 0) => ddr4_sdram_dqs_t(7 downto 0),
      c0_ddr4_odt(0) => ddr4_0_C0_DDR4_ODT(0),
      c0_ddr4_reset_n => ddr4_0_C0_DDR4_RESET_N,
      c0_ddr4_s_axi_araddr(31 downto 0) => axi_register_slice_0_M_AXI_ARADDR(31 downto 0),
      c0_ddr4_s_axi_arburst(1 downto 0) => axi_register_slice_0_M_AXI_ARBURST(1 downto 0),
      c0_ddr4_s_axi_arcache(3 downto 0) => axi_register_slice_0_M_AXI_ARCACHE(3 downto 0),
      c0_ddr4_s_axi_arid(0) => '0',
      c0_ddr4_s_axi_arlen(7 downto 0) => axi_register_slice_0_M_AXI_ARLEN(7 downto 0),
      c0_ddr4_s_axi_arlock(0) => axi_register_slice_0_M_AXI_ARLOCK(0),
      c0_ddr4_s_axi_arprot(2 downto 0) => axi_register_slice_0_M_AXI_ARPROT(2 downto 0),
      c0_ddr4_s_axi_arqos(3 downto 0) => axi_register_slice_0_M_AXI_ARQOS(3 downto 0),
      c0_ddr4_s_axi_arready => axi_register_slice_0_M_AXI_ARREADY,
      c0_ddr4_s_axi_arsize(2 downto 0) => axi_register_slice_0_M_AXI_ARSIZE(2 downto 0),
      c0_ddr4_s_axi_arvalid => axi_register_slice_0_M_AXI_ARVALID,
      c0_ddr4_s_axi_awaddr(31 downto 0) => axi_register_slice_0_M_AXI_AWADDR(31 downto 0),
      c0_ddr4_s_axi_awburst(1 downto 0) => axi_register_slice_0_M_AXI_AWBURST(1 downto 0),
      c0_ddr4_s_axi_awcache(3 downto 0) => axi_register_slice_0_M_AXI_AWCACHE(3 downto 0),
      c0_ddr4_s_axi_awid(0) => '0',
      c0_ddr4_s_axi_awlen(7 downto 0) => axi_register_slice_0_M_AXI_AWLEN(7 downto 0),
      c0_ddr4_s_axi_awlock(0) => axi_register_slice_0_M_AXI_AWLOCK(0),
      c0_ddr4_s_axi_awprot(2 downto 0) => axi_register_slice_0_M_AXI_AWPROT(2 downto 0),
      c0_ddr4_s_axi_awqos(3 downto 0) => axi_register_slice_0_M_AXI_AWQOS(3 downto 0),
      c0_ddr4_s_axi_awready => axi_register_slice_0_M_AXI_AWREADY,
      c0_ddr4_s_axi_awsize(2 downto 0) => axi_register_slice_0_M_AXI_AWSIZE(2 downto 0),
      c0_ddr4_s_axi_awvalid => axi_register_slice_0_M_AXI_AWVALID,
      c0_ddr4_s_axi_bid(0) => NLW_ddr4_0_c0_ddr4_s_axi_bid_UNCONNECTED(0),
      c0_ddr4_s_axi_bready => axi_register_slice_0_M_AXI_BREADY,
      c0_ddr4_s_axi_bresp(1 downto 0) => axi_register_slice_0_M_AXI_BRESP(1 downto 0),
      c0_ddr4_s_axi_bvalid => axi_register_slice_0_M_AXI_BVALID,
      c0_ddr4_s_axi_rdata(511 downto 0) => axi_register_slice_0_M_AXI_RDATA(511 downto 0),
      c0_ddr4_s_axi_rid(0) => NLW_ddr4_0_c0_ddr4_s_axi_rid_UNCONNECTED(0),
      c0_ddr4_s_axi_rlast => axi_register_slice_0_M_AXI_RLAST,
      c0_ddr4_s_axi_rready => axi_register_slice_0_M_AXI_RREADY,
      c0_ddr4_s_axi_rresp(1 downto 0) => axi_register_slice_0_M_AXI_RRESP(1 downto 0),
      c0_ddr4_s_axi_rvalid => axi_register_slice_0_M_AXI_RVALID,
      c0_ddr4_s_axi_wdata(511 downto 0) => axi_register_slice_0_M_AXI_WDATA(511 downto 0),
      c0_ddr4_s_axi_wlast => axi_register_slice_0_M_AXI_WLAST,
      c0_ddr4_s_axi_wready => axi_register_slice_0_M_AXI_WREADY,
      c0_ddr4_s_axi_wstrb(63 downto 0) => axi_register_slice_0_M_AXI_WSTRB(63 downto 0),
      c0_ddr4_s_axi_wvalid => axi_register_slice_0_M_AXI_WVALID,
      c0_ddr4_ui_clk => ddr4_0_c0_ddr4_ui_clk,
      c0_ddr4_ui_clk_sync_rst => ddr4_0_c0_ddr4_ui_clk_sync_rst,
      c0_init_calib_complete => NLW_ddr4_0_c0_init_calib_complete_UNCONNECTED,
      c0_sys_clk_n => default_sysclk1_300mhz_1_CLK_N,
      c0_sys_clk_p => default_sysclk1_300mhz_1_CLK_P,
      dbg_bus(511 downto 0) => NLW_ddr4_0_dbg_bus_UNCONNECTED(511 downto 0),
      dbg_clk => NLW_ddr4_0_dbg_clk_UNCONNECTED,
      sys_rst => reset_1
    );
smartconnect_0: component design_1_smartconnect_0_0
     port map (
      M00_AXI_araddr(31 downto 0) => smartconnect_0_M00_AXI_ARADDR(31 downto 0),
      M00_AXI_arburst(1 downto 0) => smartconnect_0_M00_AXI_ARBURST(1 downto 0),
      M00_AXI_arcache(3 downto 0) => smartconnect_0_M00_AXI_ARCACHE(3 downto 0),
      M00_AXI_arlen(7 downto 0) => smartconnect_0_M00_AXI_ARLEN(7 downto 0),
      M00_AXI_arlock(0) => smartconnect_0_M00_AXI_ARLOCK(0),
      M00_AXI_arprot(2 downto 0) => smartconnect_0_M00_AXI_ARPROT(2 downto 0),
      M00_AXI_arqos(3 downto 0) => smartconnect_0_M00_AXI_ARQOS(3 downto 0),
      M00_AXI_arready => smartconnect_0_M00_AXI_ARREADY,
      M00_AXI_arsize(2 downto 0) => smartconnect_0_M00_AXI_ARSIZE(2 downto 0),
      M00_AXI_aruser(15 downto 0) => smartconnect_0_M00_AXI_ARUSER(15 downto 0),
      M00_AXI_arvalid => smartconnect_0_M00_AXI_ARVALID,
      M00_AXI_awaddr(31 downto 0) => smartconnect_0_M00_AXI_AWADDR(31 downto 0),
      M00_AXI_awburst(1 downto 0) => smartconnect_0_M00_AXI_AWBURST(1 downto 0),
      M00_AXI_awcache(3 downto 0) => smartconnect_0_M00_AXI_AWCACHE(3 downto 0),
      M00_AXI_awlen(7 downto 0) => smartconnect_0_M00_AXI_AWLEN(7 downto 0),
      M00_AXI_awlock(0) => smartconnect_0_M00_AXI_AWLOCK(0),
      M00_AXI_awprot(2 downto 0) => smartconnect_0_M00_AXI_AWPROT(2 downto 0),
      M00_AXI_awqos(3 downto 0) => smartconnect_0_M00_AXI_AWQOS(3 downto 0),
      M00_AXI_awready => smartconnect_0_M00_AXI_AWREADY,
      M00_AXI_awsize(2 downto 0) => smartconnect_0_M00_AXI_AWSIZE(2 downto 0),
      M00_AXI_awuser(15 downto 0) => smartconnect_0_M00_AXI_AWUSER(15 downto 0),
      M00_AXI_awvalid => smartconnect_0_M00_AXI_AWVALID,
      M00_AXI_bready => smartconnect_0_M00_AXI_BREADY,
      M00_AXI_bresp(1 downto 0) => smartconnect_0_M00_AXI_BRESP(1 downto 0),
      M00_AXI_bvalid => smartconnect_0_M00_AXI_BVALID,
      M00_AXI_rdata(511 downto 0) => smartconnect_0_M00_AXI_RDATA(511 downto 0),
      M00_AXI_rlast => smartconnect_0_M00_AXI_RLAST,
      M00_AXI_rready => smartconnect_0_M00_AXI_RREADY,
      M00_AXI_rresp(1 downto 0) => smartconnect_0_M00_AXI_RRESP(1 downto 0),
      M00_AXI_rvalid => smartconnect_0_M00_AXI_RVALID,
      M00_AXI_wdata(511 downto 0) => smartconnect_0_M00_AXI_WDATA(511 downto 0),
      M00_AXI_wlast => smartconnect_0_M00_AXI_WLAST,
      M00_AXI_wready => smartconnect_0_M00_AXI_WREADY,
      M00_AXI_wstrb(63 downto 0) => smartconnect_0_M00_AXI_WSTRB(63 downto 0),
      M00_AXI_wvalid => smartconnect_0_M00_AXI_WVALID,
      S00_AXI_araddr(63 downto 0) => axi_register_slice_1_M_AXI_ARADDR(63 downto 0),
      S00_AXI_arburst(1 downto 0) => axi_register_slice_1_M_AXI_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => axi_register_slice_1_M_AXI_ARCACHE(3 downto 0),
      S00_AXI_arid(2 downto 0) => axi_register_slice_1_M_AXI_ARID(2 downto 0),
      S00_AXI_arlen(7 downto 0) => axi_register_slice_1_M_AXI_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => axi_register_slice_1_M_AXI_ARLOCK(0),
      S00_AXI_arprot(2 downto 0) => axi_register_slice_1_M_AXI_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => axi_register_slice_1_M_AXI_ARQOS(3 downto 0),
      S00_AXI_arready => axi_register_slice_1_M_AXI_ARREADY,
      S00_AXI_arsize(2 downto 0) => axi_register_slice_1_M_AXI_ARSIZE(2 downto 0),
      S00_AXI_arvalid => axi_register_slice_1_M_AXI_ARVALID,
      S00_AXI_awaddr(63 downto 0) => axi_register_slice_1_M_AXI_AWADDR(63 downto 0),
      S00_AXI_awburst(1 downto 0) => axi_register_slice_1_M_AXI_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => axi_register_slice_1_M_AXI_AWCACHE(3 downto 0),
      S00_AXI_awid(2 downto 0) => axi_register_slice_1_M_AXI_AWID(2 downto 0),
      S00_AXI_awlen(7 downto 0) => axi_register_slice_1_M_AXI_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => axi_register_slice_1_M_AXI_AWLOCK(0),
      S00_AXI_awprot(2 downto 0) => axi_register_slice_1_M_AXI_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => axi_register_slice_1_M_AXI_AWQOS(3 downto 0),
      S00_AXI_awready => axi_register_slice_1_M_AXI_AWREADY,
      S00_AXI_awsize(2 downto 0) => axi_register_slice_1_M_AXI_AWSIZE(2 downto 0),
      S00_AXI_awvalid => axi_register_slice_1_M_AXI_AWVALID,
      S00_AXI_bid(2 downto 0) => axi_register_slice_1_M_AXI_BID(2 downto 0),
      S00_AXI_bready => axi_register_slice_1_M_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_register_slice_1_M_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_register_slice_1_M_AXI_BVALID,
      S00_AXI_rdata(511 downto 0) => axi_register_slice_1_M_AXI_RDATA(511 downto 0),
      S00_AXI_rid(2 downto 0) => axi_register_slice_1_M_AXI_RID(2 downto 0),
      S00_AXI_rlast => axi_register_slice_1_M_AXI_RLAST,
      S00_AXI_rready => axi_register_slice_1_M_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_register_slice_1_M_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_register_slice_1_M_AXI_RVALID,
      S00_AXI_wdata(511 downto 0) => axi_register_slice_1_M_AXI_WDATA(511 downto 0),
      S00_AXI_wlast => axi_register_slice_1_M_AXI_WLAST,
      S00_AXI_wready => axi_register_slice_1_M_AXI_WREADY,
      S00_AXI_wstrb(63 downto 0) => axi_register_slice_1_M_AXI_WSTRB(63 downto 0),
      S00_AXI_wvalid => axi_register_slice_1_M_AXI_WVALID,
      S01_AXI_araddr(39 downto 0) => axi_register_slice_2_M_AXI_ARADDR(39 downto 0),
      S01_AXI_arburst(1 downto 0) => axi_register_slice_2_M_AXI_ARBURST(1 downto 0),
      S01_AXI_arcache(3 downto 0) => axi_register_slice_2_M_AXI_ARCACHE(3 downto 0),
      S01_AXI_arid(15 downto 0) => axi_register_slice_2_M_AXI_ARID(15 downto 0),
      S01_AXI_arlen(7 downto 0) => axi_register_slice_2_M_AXI_ARLEN(7 downto 0),
      S01_AXI_arlock(0) => axi_register_slice_2_M_AXI_ARLOCK(0),
      S01_AXI_arprot(2 downto 0) => axi_register_slice_2_M_AXI_ARPROT(2 downto 0),
      S01_AXI_arqos(3 downto 0) => axi_register_slice_2_M_AXI_ARQOS(3 downto 0),
      S01_AXI_arready => axi_register_slice_2_M_AXI_ARREADY,
      S01_AXI_arsize(2 downto 0) => axi_register_slice_2_M_AXI_ARSIZE(2 downto 0),
      S01_AXI_aruser(15 downto 0) => axi_register_slice_2_M_AXI_ARUSER(15 downto 0),
      S01_AXI_arvalid => axi_register_slice_2_M_AXI_ARVALID,
      S01_AXI_awaddr(39 downto 0) => axi_register_slice_2_M_AXI_AWADDR(39 downto 0),
      S01_AXI_awburst(1 downto 0) => axi_register_slice_2_M_AXI_AWBURST(1 downto 0),
      S01_AXI_awcache(3 downto 0) => axi_register_slice_2_M_AXI_AWCACHE(3 downto 0),
      S01_AXI_awid(15 downto 0) => axi_register_slice_2_M_AXI_AWID(15 downto 0),
      S01_AXI_awlen(7 downto 0) => axi_register_slice_2_M_AXI_AWLEN(7 downto 0),
      S01_AXI_awlock(0) => axi_register_slice_2_M_AXI_AWLOCK(0),
      S01_AXI_awprot(2 downto 0) => axi_register_slice_2_M_AXI_AWPROT(2 downto 0),
      S01_AXI_awqos(3 downto 0) => axi_register_slice_2_M_AXI_AWQOS(3 downto 0),
      S01_AXI_awready => axi_register_slice_2_M_AXI_AWREADY,
      S01_AXI_awsize(2 downto 0) => axi_register_slice_2_M_AXI_AWSIZE(2 downto 0),
      S01_AXI_awuser(15 downto 0) => axi_register_slice_2_M_AXI_AWUSER(15 downto 0),
      S01_AXI_awvalid => axi_register_slice_2_M_AXI_AWVALID,
      S01_AXI_bid(15 downto 0) => axi_register_slice_2_M_AXI_BID(15 downto 0),
      S01_AXI_bready => axi_register_slice_2_M_AXI_BREADY,
      S01_AXI_bresp(1 downto 0) => axi_register_slice_2_M_AXI_BRESP(1 downto 0),
      S01_AXI_bvalid => axi_register_slice_2_M_AXI_BVALID,
      S01_AXI_rdata(127 downto 0) => axi_register_slice_2_M_AXI_RDATA(127 downto 0),
      S01_AXI_rid(15 downto 0) => axi_register_slice_2_M_AXI_RID(15 downto 0),
      S01_AXI_rlast => axi_register_slice_2_M_AXI_RLAST,
      S01_AXI_rready => axi_register_slice_2_M_AXI_RREADY,
      S01_AXI_rresp(1 downto 0) => axi_register_slice_2_M_AXI_RRESP(1 downto 0),
      S01_AXI_rvalid => axi_register_slice_2_M_AXI_RVALID,
      S01_AXI_wdata(127 downto 0) => axi_register_slice_2_M_AXI_WDATA(127 downto 0),
      S01_AXI_wlast => axi_register_slice_2_M_AXI_WLAST,
      S01_AXI_wready => axi_register_slice_2_M_AXI_WREADY,
      S01_AXI_wstrb(15 downto 0) => axi_register_slice_2_M_AXI_WSTRB(15 downto 0),
      S01_AXI_wvalid => axi_register_slice_2_M_AXI_WVALID,
      S02_AXI_araddr(63 downto 0) => axi_register_slice_3_M_AXI_ARADDR(63 downto 0),
      S02_AXI_arburst(1 downto 0) => axi_register_slice_3_M_AXI_ARBURST(1 downto 0),
      S02_AXI_arcache(3 downto 0) => axi_register_slice_3_M_AXI_ARCACHE(3 downto 0),
      S02_AXI_arlen(7 downto 0) => axi_register_slice_3_M_AXI_ARLEN(7 downto 0),
      S02_AXI_arlock(0) => axi_register_slice_3_M_AXI_ARLOCK(0),
      S02_AXI_arprot(2 downto 0) => axi_register_slice_3_M_AXI_ARPROT(2 downto 0),
      S02_AXI_arqos(3 downto 0) => axi_register_slice_3_M_AXI_ARQOS(3 downto 0),
      S02_AXI_arready => axi_register_slice_3_M_AXI_ARREADY,
      S02_AXI_arsize(2 downto 0) => axi_register_slice_3_M_AXI_ARSIZE(2 downto 0),
      S02_AXI_arvalid => axi_register_slice_3_M_AXI_ARVALID,
      S02_AXI_rdata(511 downto 0) => axi_register_slice_3_M_AXI_RDATA(511 downto 0),
      S02_AXI_rlast => axi_register_slice_3_M_AXI_RLAST,
      S02_AXI_rready => axi_register_slice_3_M_AXI_RREADY,
      S02_AXI_rresp(1 downto 0) => axi_register_slice_3_M_AXI_RRESP(1 downto 0),
      S02_AXI_rvalid => axi_register_slice_3_M_AXI_RVALID,
      aclk => ddr4_0_c0_ddr4_ui_clk,
      aresetn => rst_ddr4_0_333M_peripheral_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i00_couplers_imp_1LD3TAF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i00_couplers_imp_1LD3TAF;

architecture STRUCTURE of i00_couplers_imp_1LD3TAF is
  signal i00_couplers_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i00_couplers_to_i00_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= i00_couplers_to_i00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i00_couplers_to_i00_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i00_couplers_to_i00_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= i00_couplers_to_i00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i00_couplers_to_i00_couplers_AWVALID(0);
  M_AXI_bready(0) <= i00_couplers_to_i00_couplers_BREADY(0);
  M_AXI_rready(0) <= i00_couplers_to_i00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i00_couplers_to_i00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i00_couplers_to_i00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i00_couplers_to_i00_couplers_WVALID(0);
  S_AXI_arready(0) <= i00_couplers_to_i00_couplers_ARREADY(0);
  S_AXI_awready(0) <= i00_couplers_to_i00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i00_couplers_to_i00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i00_couplers_to_i00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i00_couplers_to_i00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i00_couplers_to_i00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i00_couplers_to_i00_couplers_RVALID(0);
  S_AXI_wready(0) <= i00_couplers_to_i00_couplers_WREADY(0);
  i00_couplers_to_i00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i00_couplers_to_i00_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i00_couplers_to_i00_couplers_ARREADY(0) <= M_AXI_arready(0);
  i00_couplers_to_i00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i00_couplers_to_i00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i00_couplers_to_i00_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i00_couplers_to_i00_couplers_AWREADY(0) <= M_AXI_awready(0);
  i00_couplers_to_i00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i00_couplers_to_i00_couplers_BREADY(0) <= S_AXI_bready(0);
  i00_couplers_to_i00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i00_couplers_to_i00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i00_couplers_to_i00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i00_couplers_to_i00_couplers_RREADY(0) <= S_AXI_rready(0);
  i00_couplers_to_i00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i00_couplers_to_i00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i00_couplers_to_i00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i00_couplers_to_i00_couplers_WREADY(0) <= M_AXI_wready(0);
  i00_couplers_to_i00_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i00_couplers_to_i00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i01_couplers_imp_9EVBOM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i01_couplers_imp_9EVBOM;

architecture STRUCTURE of i01_couplers_imp_9EVBOM is
  signal i01_couplers_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i01_couplers_to_i01_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= i01_couplers_to_i01_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i01_couplers_to_i01_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i01_couplers_to_i01_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= i01_couplers_to_i01_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i01_couplers_to_i01_couplers_AWVALID(0);
  M_AXI_bready(0) <= i01_couplers_to_i01_couplers_BREADY(0);
  M_AXI_rready(0) <= i01_couplers_to_i01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i01_couplers_to_i01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i01_couplers_to_i01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i01_couplers_to_i01_couplers_WVALID(0);
  S_AXI_arready(0) <= i01_couplers_to_i01_couplers_ARREADY(0);
  S_AXI_awready(0) <= i01_couplers_to_i01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i01_couplers_to_i01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i01_couplers_to_i01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i01_couplers_to_i01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i01_couplers_to_i01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i01_couplers_to_i01_couplers_RVALID(0);
  S_AXI_wready(0) <= i01_couplers_to_i01_couplers_WREADY(0);
  i01_couplers_to_i01_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i01_couplers_to_i01_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i01_couplers_to_i01_couplers_ARREADY(0) <= M_AXI_arready(0);
  i01_couplers_to_i01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i01_couplers_to_i01_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i01_couplers_to_i01_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i01_couplers_to_i01_couplers_AWREADY(0) <= M_AXI_awready(0);
  i01_couplers_to_i01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i01_couplers_to_i01_couplers_BREADY(0) <= S_AXI_bready(0);
  i01_couplers_to_i01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i01_couplers_to_i01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i01_couplers_to_i01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i01_couplers_to_i01_couplers_RREADY(0) <= S_AXI_rready(0);
  i01_couplers_to_i01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i01_couplers_to_i01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i01_couplers_to_i01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i01_couplers_to_i01_couplers_WREADY(0) <= M_AXI_wready(0);
  i01_couplers_to_i01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i01_couplers_to_i01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i02_couplers_imp_1KFUHL0 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i02_couplers_imp_1KFUHL0;

architecture STRUCTURE of i02_couplers_imp_1KFUHL0 is
  signal i02_couplers_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i02_couplers_to_i02_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= i02_couplers_to_i02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i02_couplers_to_i02_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i02_couplers_to_i02_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= i02_couplers_to_i02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i02_couplers_to_i02_couplers_AWVALID(0);
  M_AXI_bready(0) <= i02_couplers_to_i02_couplers_BREADY(0);
  M_AXI_rready(0) <= i02_couplers_to_i02_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i02_couplers_to_i02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i02_couplers_to_i02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i02_couplers_to_i02_couplers_WVALID(0);
  S_AXI_arready(0) <= i02_couplers_to_i02_couplers_ARREADY(0);
  S_AXI_awready(0) <= i02_couplers_to_i02_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i02_couplers_to_i02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i02_couplers_to_i02_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i02_couplers_to_i02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i02_couplers_to_i02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i02_couplers_to_i02_couplers_RVALID(0);
  S_AXI_wready(0) <= i02_couplers_to_i02_couplers_WREADY(0);
  i02_couplers_to_i02_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i02_couplers_to_i02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i02_couplers_to_i02_couplers_ARREADY(0) <= M_AXI_arready(0);
  i02_couplers_to_i02_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i02_couplers_to_i02_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i02_couplers_to_i02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i02_couplers_to_i02_couplers_AWREADY(0) <= M_AXI_awready(0);
  i02_couplers_to_i02_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i02_couplers_to_i02_couplers_BREADY(0) <= S_AXI_bready(0);
  i02_couplers_to_i02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i02_couplers_to_i02_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i02_couplers_to_i02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i02_couplers_to_i02_couplers_RREADY(0) <= S_AXI_rready(0);
  i02_couplers_to_i02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i02_couplers_to_i02_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i02_couplers_to_i02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i02_couplers_to_i02_couplers_WREADY(0) <= M_AXI_wready(0);
  i02_couplers_to_i02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i02_couplers_to_i02_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity i03_couplers_imp_A1T1ET is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end i03_couplers_imp_A1T1ET;

architecture STRUCTURE of i03_couplers_imp_A1T1ET is
  signal i03_couplers_to_i03_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_i03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_i03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_i03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_i03_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_i03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_i03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_i03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_i03_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= i03_couplers_to_i03_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= i03_couplers_to_i03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid(0) <= i03_couplers_to_i03_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= i03_couplers_to_i03_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= i03_couplers_to_i03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid(0) <= i03_couplers_to_i03_couplers_AWVALID(0);
  M_AXI_bready(0) <= i03_couplers_to_i03_couplers_BREADY(0);
  M_AXI_rready(0) <= i03_couplers_to_i03_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= i03_couplers_to_i03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= i03_couplers_to_i03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= i03_couplers_to_i03_couplers_WVALID(0);
  S_AXI_arready(0) <= i03_couplers_to_i03_couplers_ARREADY(0);
  S_AXI_awready(0) <= i03_couplers_to_i03_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= i03_couplers_to_i03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= i03_couplers_to_i03_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= i03_couplers_to_i03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= i03_couplers_to_i03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= i03_couplers_to_i03_couplers_RVALID(0);
  S_AXI_wready(0) <= i03_couplers_to_i03_couplers_WREADY(0);
  i03_couplers_to_i03_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  i03_couplers_to_i03_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  i03_couplers_to_i03_couplers_ARREADY(0) <= M_AXI_arready(0);
  i03_couplers_to_i03_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  i03_couplers_to_i03_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  i03_couplers_to_i03_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  i03_couplers_to_i03_couplers_AWREADY(0) <= M_AXI_awready(0);
  i03_couplers_to_i03_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  i03_couplers_to_i03_couplers_BREADY(0) <= S_AXI_bready(0);
  i03_couplers_to_i03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  i03_couplers_to_i03_couplers_BVALID(0) <= M_AXI_bvalid(0);
  i03_couplers_to_i03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  i03_couplers_to_i03_couplers_RREADY(0) <= S_AXI_rready(0);
  i03_couplers_to_i03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  i03_couplers_to_i03_couplers_RVALID(0) <= M_AXI_rvalid(0);
  i03_couplers_to_i03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  i03_couplers_to_i03_couplers_WREADY(0) <= M_AXI_wready(0);
  i03_couplers_to_i03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  i03_couplers_to_i03_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m00_couplers_imp_ZLTC2M is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m00_couplers_imp_ZLTC2M;

architecture STRUCTURE of m00_couplers_imp_ZLTC2M is
  signal m00_couplers_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= m00_couplers_to_m00_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid(0) <= m00_couplers_to_m00_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= m00_couplers_to_m00_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid(0) <= m00_couplers_to_m00_couplers_AWVALID(0);
  M_AXI_bready(0) <= m00_couplers_to_m00_couplers_BREADY(0);
  M_AXI_rready(0) <= m00_couplers_to_m00_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m00_couplers_to_m00_couplers_WDATA(31 downto 0);
  M_AXI_wvalid(0) <= m00_couplers_to_m00_couplers_WVALID(0);
  S_AXI_arready(0) <= m00_couplers_to_m00_couplers_ARREADY(0);
  S_AXI_awready(0) <= m00_couplers_to_m00_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m00_couplers_to_m00_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m00_couplers_to_m00_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m00_couplers_to_m00_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m00_couplers_to_m00_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m00_couplers_to_m00_couplers_RVALID(0);
  S_AXI_wready(0) <= m00_couplers_to_m00_couplers_WREADY(0);
  m00_couplers_to_m00_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m00_couplers_to_m00_couplers_ARREADY(0) <= M_AXI_arready(0);
  m00_couplers_to_m00_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m00_couplers_to_m00_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m00_couplers_to_m00_couplers_AWREADY(0) <= M_AXI_awready(0);
  m00_couplers_to_m00_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m00_couplers_to_m00_couplers_BREADY(0) <= S_AXI_bready(0);
  m00_couplers_to_m00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m00_couplers_to_m00_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m00_couplers_to_m00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m00_couplers_to_m00_couplers_RREADY(0) <= S_AXI_rready(0);
  m00_couplers_to_m00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m00_couplers_to_m00_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m00_couplers_to_m00_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m00_couplers_to_m00_couplers_WREADY(0) <= M_AXI_wready(0);
  m00_couplers_to_m00_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m01_couplers_imp_USSMNZ is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end m01_couplers_imp_USSMNZ;

architecture STRUCTURE of m01_couplers_imp_USSMNZ is
  signal m01_couplers_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  M_AXI_araddr(39 downto 0) <= m01_couplers_to_m01_couplers_ARADDR(39 downto 0);
  M_AXI_arvalid(0) <= m01_couplers_to_m01_couplers_ARVALID(0);
  M_AXI_awaddr(39 downto 0) <= m01_couplers_to_m01_couplers_AWADDR(39 downto 0);
  M_AXI_awvalid(0) <= m01_couplers_to_m01_couplers_AWVALID(0);
  M_AXI_bready(0) <= m01_couplers_to_m01_couplers_BREADY(0);
  M_AXI_rready(0) <= m01_couplers_to_m01_couplers_RREADY(0);
  M_AXI_wdata(31 downto 0) <= m01_couplers_to_m01_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m01_couplers_to_m01_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid(0) <= m01_couplers_to_m01_couplers_WVALID(0);
  S_AXI_arready(0) <= m01_couplers_to_m01_couplers_ARREADY(0);
  S_AXI_awready(0) <= m01_couplers_to_m01_couplers_AWREADY(0);
  S_AXI_bresp(1 downto 0) <= m01_couplers_to_m01_couplers_BRESP(1 downto 0);
  S_AXI_bvalid(0) <= m01_couplers_to_m01_couplers_BVALID(0);
  S_AXI_rdata(31 downto 0) <= m01_couplers_to_m01_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m01_couplers_to_m01_couplers_RRESP(1 downto 0);
  S_AXI_rvalid(0) <= m01_couplers_to_m01_couplers_RVALID(0);
  S_AXI_wready(0) <= m01_couplers_to_m01_couplers_WREADY(0);
  m01_couplers_to_m01_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m01_couplers_to_m01_couplers_ARREADY(0) <= M_AXI_arready(0);
  m01_couplers_to_m01_couplers_ARVALID(0) <= S_AXI_arvalid(0);
  m01_couplers_to_m01_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m01_couplers_to_m01_couplers_AWREADY(0) <= M_AXI_awready(0);
  m01_couplers_to_m01_couplers_AWVALID(0) <= S_AXI_awvalid(0);
  m01_couplers_to_m01_couplers_BREADY(0) <= S_AXI_bready(0);
  m01_couplers_to_m01_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m01_couplers_to_m01_couplers_BVALID(0) <= M_AXI_bvalid(0);
  m01_couplers_to_m01_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m01_couplers_to_m01_couplers_RREADY(0) <= S_AXI_rready(0);
  m01_couplers_to_m01_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m01_couplers_to_m01_couplers_RVALID(0) <= M_AXI_rvalid(0);
  m01_couplers_to_m01_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m01_couplers_to_m01_couplers_WREADY(0) <= M_AXI_wready(0);
  m01_couplers_to_m01_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m01_couplers_to_m01_couplers_WVALID(0) <= S_AXI_wvalid(0);
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m02_couplers_imp_111SWKD is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m02_couplers_imp_111SWKD;

architecture STRUCTURE of m02_couplers_imp_111SWKD is
  signal m02_couplers_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_ARREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_ARVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_m02_couplers_AWREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_AWVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_BVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_RREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_m02_couplers_RVALID : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_m02_couplers_WREADY : STD_LOGIC;
  signal m02_couplers_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_m02_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m02_couplers_to_m02_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m02_couplers_to_m02_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m02_couplers_to_m02_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m02_couplers_to_m02_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m02_couplers_to_m02_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m02_couplers_to_m02_couplers_AWVALID;
  M_AXI_bready <= m02_couplers_to_m02_couplers_BREADY;
  M_AXI_rready <= m02_couplers_to_m02_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m02_couplers_to_m02_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m02_couplers_to_m02_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m02_couplers_to_m02_couplers_WVALID;
  S_AXI_arready <= m02_couplers_to_m02_couplers_ARREADY;
  S_AXI_awready <= m02_couplers_to_m02_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m02_couplers_to_m02_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m02_couplers_to_m02_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m02_couplers_to_m02_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m02_couplers_to_m02_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m02_couplers_to_m02_couplers_RVALID;
  S_AXI_wready <= m02_couplers_to_m02_couplers_WREADY;
  m02_couplers_to_m02_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m02_couplers_to_m02_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m02_couplers_to_m02_couplers_ARREADY <= M_AXI_arready;
  m02_couplers_to_m02_couplers_ARVALID <= S_AXI_arvalid;
  m02_couplers_to_m02_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m02_couplers_to_m02_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m02_couplers_to_m02_couplers_AWREADY <= M_AXI_awready;
  m02_couplers_to_m02_couplers_AWVALID <= S_AXI_awvalid;
  m02_couplers_to_m02_couplers_BREADY <= S_AXI_bready;
  m02_couplers_to_m02_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m02_couplers_to_m02_couplers_BVALID <= M_AXI_bvalid;
  m02_couplers_to_m02_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m02_couplers_to_m02_couplers_RREADY <= S_AXI_rready;
  m02_couplers_to_m02_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m02_couplers_to_m02_couplers_RVALID <= M_AXI_rvalid;
  m02_couplers_to_m02_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m02_couplers_to_m02_couplers_WREADY <= M_AXI_wready;
  m02_couplers_to_m02_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m02_couplers_to_m02_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m03_couplers_imp_TN4O58 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m03_couplers_imp_TN4O58;

architecture STRUCTURE of m03_couplers_imp_TN4O58 is
  signal m03_couplers_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_ARREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_ARVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_m03_couplers_AWREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_AWVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_BREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_BVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_RREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_m03_couplers_RVALID : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_m03_couplers_WREADY : STD_LOGIC;
  signal m03_couplers_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_m03_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m03_couplers_to_m03_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m03_couplers_to_m03_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m03_couplers_to_m03_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m03_couplers_to_m03_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m03_couplers_to_m03_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m03_couplers_to_m03_couplers_AWVALID;
  M_AXI_bready <= m03_couplers_to_m03_couplers_BREADY;
  M_AXI_rready <= m03_couplers_to_m03_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m03_couplers_to_m03_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m03_couplers_to_m03_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m03_couplers_to_m03_couplers_WVALID;
  S_AXI_arready <= m03_couplers_to_m03_couplers_ARREADY;
  S_AXI_awready <= m03_couplers_to_m03_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m03_couplers_to_m03_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m03_couplers_to_m03_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m03_couplers_to_m03_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m03_couplers_to_m03_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m03_couplers_to_m03_couplers_RVALID;
  S_AXI_wready <= m03_couplers_to_m03_couplers_WREADY;
  m03_couplers_to_m03_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m03_couplers_to_m03_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m03_couplers_to_m03_couplers_ARREADY <= M_AXI_arready;
  m03_couplers_to_m03_couplers_ARVALID <= S_AXI_arvalid;
  m03_couplers_to_m03_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m03_couplers_to_m03_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m03_couplers_to_m03_couplers_AWREADY <= M_AXI_awready;
  m03_couplers_to_m03_couplers_AWVALID <= S_AXI_awvalid;
  m03_couplers_to_m03_couplers_BREADY <= S_AXI_bready;
  m03_couplers_to_m03_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m03_couplers_to_m03_couplers_BVALID <= M_AXI_bvalid;
  m03_couplers_to_m03_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m03_couplers_to_m03_couplers_RREADY <= S_AXI_rready;
  m03_couplers_to_m03_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m03_couplers_to_m03_couplers_RVALID <= M_AXI_rvalid;
  m03_couplers_to_m03_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m03_couplers_to_m03_couplers_WREADY <= M_AXI_wready;
  m03_couplers_to_m03_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m03_couplers_to_m03_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m04_couplers_imp_12U8LEG is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m04_couplers_imp_12U8LEG;

architecture STRUCTURE of m04_couplers_imp_12U8LEG is
  signal m04_couplers_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_ARREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_ARVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_m04_couplers_AWREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_AWVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_BVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_RREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_m04_couplers_RVALID : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_m04_couplers_WREADY : STD_LOGIC;
  signal m04_couplers_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_m04_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m04_couplers_to_m04_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m04_couplers_to_m04_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m04_couplers_to_m04_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m04_couplers_to_m04_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m04_couplers_to_m04_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m04_couplers_to_m04_couplers_AWVALID;
  M_AXI_bready <= m04_couplers_to_m04_couplers_BREADY;
  M_AXI_rready <= m04_couplers_to_m04_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m04_couplers_to_m04_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m04_couplers_to_m04_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m04_couplers_to_m04_couplers_WVALID;
  S_AXI_arready <= m04_couplers_to_m04_couplers_ARREADY;
  S_AXI_awready <= m04_couplers_to_m04_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m04_couplers_to_m04_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m04_couplers_to_m04_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m04_couplers_to_m04_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m04_couplers_to_m04_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m04_couplers_to_m04_couplers_RVALID;
  S_AXI_wready <= m04_couplers_to_m04_couplers_WREADY;
  m04_couplers_to_m04_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m04_couplers_to_m04_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m04_couplers_to_m04_couplers_ARREADY <= M_AXI_arready;
  m04_couplers_to_m04_couplers_ARVALID <= S_AXI_arvalid;
  m04_couplers_to_m04_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m04_couplers_to_m04_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m04_couplers_to_m04_couplers_AWREADY <= M_AXI_awready;
  m04_couplers_to_m04_couplers_AWVALID <= S_AXI_awvalid;
  m04_couplers_to_m04_couplers_BREADY <= S_AXI_bready;
  m04_couplers_to_m04_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m04_couplers_to_m04_couplers_BVALID <= M_AXI_bvalid;
  m04_couplers_to_m04_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m04_couplers_to_m04_couplers_RREADY <= S_AXI_rready;
  m04_couplers_to_m04_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m04_couplers_to_m04_couplers_RVALID <= M_AXI_rvalid;
  m04_couplers_to_m04_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m04_couplers_to_m04_couplers_WREADY <= M_AXI_wready;
  m04_couplers_to_m04_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m04_couplers_to_m04_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m05_couplers_imp_RXI115 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m05_couplers_imp_RXI115;

architecture STRUCTURE of m05_couplers_imp_RXI115 is
  signal m05_couplers_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_ARREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_ARVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_m05_couplers_AWREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_AWVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_BVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_RREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_m05_couplers_RVALID : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_m05_couplers_WREADY : STD_LOGIC;
  signal m05_couplers_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_m05_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m05_couplers_to_m05_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m05_couplers_to_m05_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m05_couplers_to_m05_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m05_couplers_to_m05_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m05_couplers_to_m05_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m05_couplers_to_m05_couplers_AWVALID;
  M_AXI_bready <= m05_couplers_to_m05_couplers_BREADY;
  M_AXI_rready <= m05_couplers_to_m05_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m05_couplers_to_m05_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m05_couplers_to_m05_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m05_couplers_to_m05_couplers_WVALID;
  S_AXI_arready <= m05_couplers_to_m05_couplers_ARREADY;
  S_AXI_awready <= m05_couplers_to_m05_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m05_couplers_to_m05_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m05_couplers_to_m05_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m05_couplers_to_m05_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m05_couplers_to_m05_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m05_couplers_to_m05_couplers_RVALID;
  S_AXI_wready <= m05_couplers_to_m05_couplers_WREADY;
  m05_couplers_to_m05_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m05_couplers_to_m05_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m05_couplers_to_m05_couplers_ARREADY <= M_AXI_arready;
  m05_couplers_to_m05_couplers_ARVALID <= S_AXI_arvalid;
  m05_couplers_to_m05_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m05_couplers_to_m05_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m05_couplers_to_m05_couplers_AWREADY <= M_AXI_awready;
  m05_couplers_to_m05_couplers_AWVALID <= S_AXI_awvalid;
  m05_couplers_to_m05_couplers_BREADY <= S_AXI_bready;
  m05_couplers_to_m05_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m05_couplers_to_m05_couplers_BVALID <= M_AXI_bvalid;
  m05_couplers_to_m05_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m05_couplers_to_m05_couplers_RREADY <= S_AXI_rready;
  m05_couplers_to_m05_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m05_couplers_to_m05_couplers_RVALID <= M_AXI_rvalid;
  m05_couplers_to_m05_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m05_couplers_to_m05_couplers_WREADY <= M_AXI_wready;
  m05_couplers_to_m05_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m05_couplers_to_m05_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m06_couplers_imp_13G8PNF is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m06_couplers_imp_13G8PNF;

architecture STRUCTURE of m06_couplers_imp_13G8PNF is
  signal m06_couplers_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_m06_couplers_ARREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_ARVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_m06_couplers_AWREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_AWVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_BREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_BVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_RREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_m06_couplers_RVALID : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_m06_couplers_WREADY : STD_LOGIC;
  signal m06_couplers_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_m06_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m06_couplers_to_m06_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m06_couplers_to_m06_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m06_couplers_to_m06_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m06_couplers_to_m06_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m06_couplers_to_m06_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m06_couplers_to_m06_couplers_AWVALID;
  M_AXI_bready <= m06_couplers_to_m06_couplers_BREADY;
  M_AXI_rready <= m06_couplers_to_m06_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m06_couplers_to_m06_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m06_couplers_to_m06_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m06_couplers_to_m06_couplers_WVALID;
  S_AXI_arready <= m06_couplers_to_m06_couplers_ARREADY;
  S_AXI_awready <= m06_couplers_to_m06_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m06_couplers_to_m06_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m06_couplers_to_m06_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m06_couplers_to_m06_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m06_couplers_to_m06_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m06_couplers_to_m06_couplers_RVALID;
  S_AXI_wready <= m06_couplers_to_m06_couplers_WREADY;
  m06_couplers_to_m06_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m06_couplers_to_m06_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m06_couplers_to_m06_couplers_ARREADY <= M_AXI_arready;
  m06_couplers_to_m06_couplers_ARVALID <= S_AXI_arvalid;
  m06_couplers_to_m06_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m06_couplers_to_m06_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m06_couplers_to_m06_couplers_AWREADY <= M_AXI_awready;
  m06_couplers_to_m06_couplers_AWVALID <= S_AXI_awvalid;
  m06_couplers_to_m06_couplers_BREADY <= S_AXI_bready;
  m06_couplers_to_m06_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m06_couplers_to_m06_couplers_BVALID <= M_AXI_bvalid;
  m06_couplers_to_m06_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m06_couplers_to_m06_couplers_RREADY <= S_AXI_rready;
  m06_couplers_to_m06_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m06_couplers_to_m06_couplers_RVALID <= M_AXI_rvalid;
  m06_couplers_to_m06_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m06_couplers_to_m06_couplers_WREADY <= M_AXI_wready;
  m06_couplers_to_m06_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m06_couplers_to_m06_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m07_couplers_imp_R1SY7U is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m07_couplers_imp_R1SY7U;

architecture STRUCTURE of m07_couplers_imp_R1SY7U is
  signal m07_couplers_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_ARREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_ARVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_m07_couplers_AWREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_AWVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_BREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_BVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_RREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_m07_couplers_RVALID : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_m07_couplers_WREADY : STD_LOGIC;
  signal m07_couplers_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_m07_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m07_couplers_to_m07_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m07_couplers_to_m07_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m07_couplers_to_m07_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m07_couplers_to_m07_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m07_couplers_to_m07_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m07_couplers_to_m07_couplers_AWVALID;
  M_AXI_bready <= m07_couplers_to_m07_couplers_BREADY;
  M_AXI_rready <= m07_couplers_to_m07_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m07_couplers_to_m07_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m07_couplers_to_m07_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m07_couplers_to_m07_couplers_WVALID;
  S_AXI_arready <= m07_couplers_to_m07_couplers_ARREADY;
  S_AXI_awready <= m07_couplers_to_m07_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m07_couplers_to_m07_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m07_couplers_to_m07_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m07_couplers_to_m07_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m07_couplers_to_m07_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m07_couplers_to_m07_couplers_RVALID;
  S_AXI_wready <= m07_couplers_to_m07_couplers_WREADY;
  m07_couplers_to_m07_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m07_couplers_to_m07_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m07_couplers_to_m07_couplers_ARREADY <= M_AXI_arready;
  m07_couplers_to_m07_couplers_ARVALID <= S_AXI_arvalid;
  m07_couplers_to_m07_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m07_couplers_to_m07_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m07_couplers_to_m07_couplers_AWREADY <= M_AXI_awready;
  m07_couplers_to_m07_couplers_AWVALID <= S_AXI_awvalid;
  m07_couplers_to_m07_couplers_BREADY <= S_AXI_bready;
  m07_couplers_to_m07_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m07_couplers_to_m07_couplers_BVALID <= M_AXI_bvalid;
  m07_couplers_to_m07_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m07_couplers_to_m07_couplers_RREADY <= S_AXI_rready;
  m07_couplers_to_m07_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m07_couplers_to_m07_couplers_RVALID <= M_AXI_rvalid;
  m07_couplers_to_m07_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m07_couplers_to_m07_couplers_WREADY <= M_AXI_wready;
  m07_couplers_to_m07_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m07_couplers_to_m07_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m08_couplers_imp_15WDQVM is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m08_couplers_imp_15WDQVM;

architecture STRUCTURE of m08_couplers_imp_15WDQVM is
  signal m08_couplers_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_m08_couplers_ARREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_ARVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_m08_couplers_AWREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_AWVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_BREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_BVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_RREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_m08_couplers_RVALID : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_m08_couplers_WREADY : STD_LOGIC;
  signal m08_couplers_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_m08_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m08_couplers_to_m08_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m08_couplers_to_m08_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m08_couplers_to_m08_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m08_couplers_to_m08_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m08_couplers_to_m08_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m08_couplers_to_m08_couplers_AWVALID;
  M_AXI_bready <= m08_couplers_to_m08_couplers_BREADY;
  M_AXI_rready <= m08_couplers_to_m08_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m08_couplers_to_m08_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m08_couplers_to_m08_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m08_couplers_to_m08_couplers_WVALID;
  S_AXI_arready <= m08_couplers_to_m08_couplers_ARREADY;
  S_AXI_awready <= m08_couplers_to_m08_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m08_couplers_to_m08_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m08_couplers_to_m08_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m08_couplers_to_m08_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m08_couplers_to_m08_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m08_couplers_to_m08_couplers_RVALID;
  S_AXI_wready <= m08_couplers_to_m08_couplers_WREADY;
  m08_couplers_to_m08_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m08_couplers_to_m08_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m08_couplers_to_m08_couplers_ARREADY <= M_AXI_arready;
  m08_couplers_to_m08_couplers_ARVALID <= S_AXI_arvalid;
  m08_couplers_to_m08_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m08_couplers_to_m08_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m08_couplers_to_m08_couplers_AWREADY <= M_AXI_awready;
  m08_couplers_to_m08_couplers_AWVALID <= S_AXI_awvalid;
  m08_couplers_to_m08_couplers_BREADY <= S_AXI_bready;
  m08_couplers_to_m08_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m08_couplers_to_m08_couplers_BVALID <= M_AXI_bvalid;
  m08_couplers_to_m08_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m08_couplers_to_m08_couplers_RREADY <= S_AXI_rready;
  m08_couplers_to_m08_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m08_couplers_to_m08_couplers_RVALID <= M_AXI_rvalid;
  m08_couplers_to_m08_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m08_couplers_to_m08_couplers_WREADY <= M_AXI_wready;
  m08_couplers_to_m08_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m08_couplers_to_m08_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m09_couplers_imp_XDSI43 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m09_couplers_imp_XDSI43;

architecture STRUCTURE of m09_couplers_imp_XDSI43 is
  signal m09_couplers_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_m09_couplers_ARREADY : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_ARVALID : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_m09_couplers_AWREADY : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_AWVALID : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_BREADY : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_BVALID : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_RREADY : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_m09_couplers_RVALID : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_m09_couplers_WREADY : STD_LOGIC;
  signal m09_couplers_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_m09_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m09_couplers_to_m09_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m09_couplers_to_m09_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m09_couplers_to_m09_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m09_couplers_to_m09_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m09_couplers_to_m09_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m09_couplers_to_m09_couplers_AWVALID;
  M_AXI_bready <= m09_couplers_to_m09_couplers_BREADY;
  M_AXI_rready <= m09_couplers_to_m09_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m09_couplers_to_m09_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m09_couplers_to_m09_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m09_couplers_to_m09_couplers_WVALID;
  S_AXI_arready <= m09_couplers_to_m09_couplers_ARREADY;
  S_AXI_awready <= m09_couplers_to_m09_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m09_couplers_to_m09_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m09_couplers_to_m09_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m09_couplers_to_m09_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m09_couplers_to_m09_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m09_couplers_to_m09_couplers_RVALID;
  S_AXI_wready <= m09_couplers_to_m09_couplers_WREADY;
  m09_couplers_to_m09_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m09_couplers_to_m09_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m09_couplers_to_m09_couplers_ARREADY <= M_AXI_arready;
  m09_couplers_to_m09_couplers_ARVALID <= S_AXI_arvalid;
  m09_couplers_to_m09_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m09_couplers_to_m09_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m09_couplers_to_m09_couplers_AWREADY <= M_AXI_awready;
  m09_couplers_to_m09_couplers_AWVALID <= S_AXI_awvalid;
  m09_couplers_to_m09_couplers_BREADY <= S_AXI_bready;
  m09_couplers_to_m09_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m09_couplers_to_m09_couplers_BVALID <= M_AXI_bvalid;
  m09_couplers_to_m09_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m09_couplers_to_m09_couplers_RREADY <= S_AXI_rready;
  m09_couplers_to_m09_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m09_couplers_to_m09_couplers_RVALID <= M_AXI_rvalid;
  m09_couplers_to_m09_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m09_couplers_to_m09_couplers_WREADY <= M_AXI_wready;
  m09_couplers_to_m09_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m09_couplers_to_m09_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m10_couplers_imp_OBXBEU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m10_couplers_imp_OBXBEU;

architecture STRUCTURE of m10_couplers_imp_OBXBEU is
  signal m10_couplers_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_m10_couplers_ARREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_ARVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_m10_couplers_AWREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_AWVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_BVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_RREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_m10_couplers_RVALID : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_m10_couplers_WREADY : STD_LOGIC;
  signal m10_couplers_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_m10_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m10_couplers_to_m10_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m10_couplers_to_m10_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m10_couplers_to_m10_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m10_couplers_to_m10_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m10_couplers_to_m10_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m10_couplers_to_m10_couplers_AWVALID;
  M_AXI_bready <= m10_couplers_to_m10_couplers_BREADY;
  M_AXI_rready <= m10_couplers_to_m10_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m10_couplers_to_m10_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m10_couplers_to_m10_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m10_couplers_to_m10_couplers_WVALID;
  S_AXI_arready <= m10_couplers_to_m10_couplers_ARREADY;
  S_AXI_awready <= m10_couplers_to_m10_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m10_couplers_to_m10_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m10_couplers_to_m10_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m10_couplers_to_m10_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m10_couplers_to_m10_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m10_couplers_to_m10_couplers_RVALID;
  S_AXI_wready <= m10_couplers_to_m10_couplers_WREADY;
  m10_couplers_to_m10_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m10_couplers_to_m10_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m10_couplers_to_m10_couplers_ARREADY <= M_AXI_arready;
  m10_couplers_to_m10_couplers_ARVALID <= S_AXI_arvalid;
  m10_couplers_to_m10_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m10_couplers_to_m10_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m10_couplers_to_m10_couplers_AWREADY <= M_AXI_awready;
  m10_couplers_to_m10_couplers_AWVALID <= S_AXI_awvalid;
  m10_couplers_to_m10_couplers_BREADY <= S_AXI_bready;
  m10_couplers_to_m10_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m10_couplers_to_m10_couplers_BVALID <= M_AXI_bvalid;
  m10_couplers_to_m10_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m10_couplers_to_m10_couplers_RREADY <= S_AXI_rready;
  m10_couplers_to_m10_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m10_couplers_to_m10_couplers_RVALID <= M_AXI_rvalid;
  m10_couplers_to_m10_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m10_couplers_to_m10_couplers_WREADY <= M_AXI_wready;
  m10_couplers_to_m10_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m10_couplers_to_m10_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m11_couplers_imp_1FAT59J is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m11_couplers_imp_1FAT59J;

architecture STRUCTURE of m11_couplers_imp_1FAT59J is
  signal m11_couplers_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_m11_couplers_ARREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_ARVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_m11_couplers_AWREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_AWVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_BREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_BVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_RREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_m11_couplers_RVALID : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_m11_couplers_WREADY : STD_LOGIC;
  signal m11_couplers_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_m11_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m11_couplers_to_m11_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m11_couplers_to_m11_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m11_couplers_to_m11_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m11_couplers_to_m11_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m11_couplers_to_m11_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m11_couplers_to_m11_couplers_AWVALID;
  M_AXI_bready <= m11_couplers_to_m11_couplers_BREADY;
  M_AXI_rready <= m11_couplers_to_m11_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m11_couplers_to_m11_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m11_couplers_to_m11_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m11_couplers_to_m11_couplers_WVALID;
  S_AXI_arready <= m11_couplers_to_m11_couplers_ARREADY;
  S_AXI_awready <= m11_couplers_to_m11_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m11_couplers_to_m11_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m11_couplers_to_m11_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m11_couplers_to_m11_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m11_couplers_to_m11_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m11_couplers_to_m11_couplers_RVALID;
  S_AXI_wready <= m11_couplers_to_m11_couplers_WREADY;
  m11_couplers_to_m11_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m11_couplers_to_m11_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m11_couplers_to_m11_couplers_ARREADY <= M_AXI_arready;
  m11_couplers_to_m11_couplers_ARVALID <= S_AXI_arvalid;
  m11_couplers_to_m11_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m11_couplers_to_m11_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m11_couplers_to_m11_couplers_AWREADY <= M_AXI_awready;
  m11_couplers_to_m11_couplers_AWVALID <= S_AXI_awvalid;
  m11_couplers_to_m11_couplers_BREADY <= S_AXI_bready;
  m11_couplers_to_m11_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m11_couplers_to_m11_couplers_BVALID <= M_AXI_bvalid;
  m11_couplers_to_m11_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m11_couplers_to_m11_couplers_RREADY <= S_AXI_rready;
  m11_couplers_to_m11_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m11_couplers_to_m11_couplers_RVALID <= M_AXI_rvalid;
  m11_couplers_to_m11_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m11_couplers_to_m11_couplers_WREADY <= M_AXI_wready;
  m11_couplers_to_m11_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m11_couplers_to_m11_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m12_couplers_imp_MV15DX is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m12_couplers_imp_MV15DX;

architecture STRUCTURE of m12_couplers_imp_MV15DX is
  signal m12_couplers_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_m12_couplers_ARREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_ARVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_m12_couplers_AWREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_AWVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_BREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_BVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_RREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_m12_couplers_RVALID : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_m12_couplers_WREADY : STD_LOGIC;
  signal m12_couplers_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_m12_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m12_couplers_to_m12_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m12_couplers_to_m12_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m12_couplers_to_m12_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m12_couplers_to_m12_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m12_couplers_to_m12_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m12_couplers_to_m12_couplers_AWVALID;
  M_AXI_bready <= m12_couplers_to_m12_couplers_BREADY;
  M_AXI_rready <= m12_couplers_to_m12_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m12_couplers_to_m12_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m12_couplers_to_m12_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m12_couplers_to_m12_couplers_WVALID;
  S_AXI_arready <= m12_couplers_to_m12_couplers_ARREADY;
  S_AXI_awready <= m12_couplers_to_m12_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m12_couplers_to_m12_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m12_couplers_to_m12_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m12_couplers_to_m12_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m12_couplers_to_m12_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m12_couplers_to_m12_couplers_RVALID;
  S_AXI_wready <= m12_couplers_to_m12_couplers_WREADY;
  m12_couplers_to_m12_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m12_couplers_to_m12_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m12_couplers_to_m12_couplers_ARREADY <= M_AXI_arready;
  m12_couplers_to_m12_couplers_ARVALID <= S_AXI_arvalid;
  m12_couplers_to_m12_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m12_couplers_to_m12_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m12_couplers_to_m12_couplers_AWREADY <= M_AXI_awready;
  m12_couplers_to_m12_couplers_AWVALID <= S_AXI_awvalid;
  m12_couplers_to_m12_couplers_BREADY <= S_AXI_bready;
  m12_couplers_to_m12_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m12_couplers_to_m12_couplers_BVALID <= M_AXI_bvalid;
  m12_couplers_to_m12_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m12_couplers_to_m12_couplers_RREADY <= S_AXI_rready;
  m12_couplers_to_m12_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m12_couplers_to_m12_couplers_RVALID <= M_AXI_rvalid;
  m12_couplers_to_m12_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m12_couplers_to_m12_couplers_WREADY <= M_AXI_wready;
  m12_couplers_to_m12_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m12_couplers_to_m12_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m13_couplers_imp_1GI1QHW is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m13_couplers_imp_1GI1QHW;

architecture STRUCTURE of m13_couplers_imp_1GI1QHW is
  signal m13_couplers_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_m13_couplers_ARREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_ARVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_m13_couplers_AWREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_AWVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_BREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_BVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_RREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_m13_couplers_RVALID : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_m13_couplers_WREADY : STD_LOGIC;
  signal m13_couplers_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_m13_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m13_couplers_to_m13_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m13_couplers_to_m13_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m13_couplers_to_m13_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m13_couplers_to_m13_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m13_couplers_to_m13_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m13_couplers_to_m13_couplers_AWVALID;
  M_AXI_bready <= m13_couplers_to_m13_couplers_BREADY;
  M_AXI_rready <= m13_couplers_to_m13_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m13_couplers_to_m13_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m13_couplers_to_m13_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m13_couplers_to_m13_couplers_WVALID;
  S_AXI_arready <= m13_couplers_to_m13_couplers_ARREADY;
  S_AXI_awready <= m13_couplers_to_m13_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m13_couplers_to_m13_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m13_couplers_to_m13_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m13_couplers_to_m13_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m13_couplers_to_m13_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m13_couplers_to_m13_couplers_RVALID;
  S_AXI_wready <= m13_couplers_to_m13_couplers_WREADY;
  m13_couplers_to_m13_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m13_couplers_to_m13_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m13_couplers_to_m13_couplers_ARREADY <= M_AXI_arready;
  m13_couplers_to_m13_couplers_ARVALID <= S_AXI_arvalid;
  m13_couplers_to_m13_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m13_couplers_to_m13_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m13_couplers_to_m13_couplers_AWREADY <= M_AXI_awready;
  m13_couplers_to_m13_couplers_AWVALID <= S_AXI_awvalid;
  m13_couplers_to_m13_couplers_BREADY <= S_AXI_bready;
  m13_couplers_to_m13_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m13_couplers_to_m13_couplers_BVALID <= M_AXI_bvalid;
  m13_couplers_to_m13_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m13_couplers_to_m13_couplers_RREADY <= S_AXI_rready;
  m13_couplers_to_m13_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m13_couplers_to_m13_couplers_RVALID <= M_AXI_rvalid;
  m13_couplers_to_m13_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m13_couplers_to_m13_couplers_WREADY <= M_AXI_wready;
  m13_couplers_to_m13_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m13_couplers_to_m13_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m14_couplers_imp_PJYXA8 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m14_couplers_imp_PJYXA8;

architecture STRUCTURE of m14_couplers_imp_PJYXA8 is
  signal m14_couplers_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_m14_couplers_ARREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_ARVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_m14_couplers_AWREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_AWVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_BREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_BVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_RREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_m14_couplers_RVALID : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_m14_couplers_WREADY : STD_LOGIC;
  signal m14_couplers_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_m14_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m14_couplers_to_m14_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m14_couplers_to_m14_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m14_couplers_to_m14_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m14_couplers_to_m14_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m14_couplers_to_m14_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m14_couplers_to_m14_couplers_AWVALID;
  M_AXI_bready <= m14_couplers_to_m14_couplers_BREADY;
  M_AXI_rready <= m14_couplers_to_m14_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m14_couplers_to_m14_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m14_couplers_to_m14_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m14_couplers_to_m14_couplers_WVALID;
  S_AXI_arready <= m14_couplers_to_m14_couplers_ARREADY;
  S_AXI_awready <= m14_couplers_to_m14_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m14_couplers_to_m14_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m14_couplers_to_m14_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m14_couplers_to_m14_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m14_couplers_to_m14_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m14_couplers_to_m14_couplers_RVALID;
  S_AXI_wready <= m14_couplers_to_m14_couplers_WREADY;
  m14_couplers_to_m14_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m14_couplers_to_m14_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m14_couplers_to_m14_couplers_ARREADY <= M_AXI_arready;
  m14_couplers_to_m14_couplers_ARVALID <= S_AXI_arvalid;
  m14_couplers_to_m14_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m14_couplers_to_m14_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m14_couplers_to_m14_couplers_AWREADY <= M_AXI_awready;
  m14_couplers_to_m14_couplers_AWVALID <= S_AXI_awvalid;
  m14_couplers_to_m14_couplers_BREADY <= S_AXI_bready;
  m14_couplers_to_m14_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m14_couplers_to_m14_couplers_BVALID <= M_AXI_bvalid;
  m14_couplers_to_m14_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m14_couplers_to_m14_couplers_RREADY <= S_AXI_rready;
  m14_couplers_to_m14_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m14_couplers_to_m14_couplers_RVALID <= M_AXI_rvalid;
  m14_couplers_to_m14_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m14_couplers_to_m14_couplers_WREADY <= M_AXI_wready;
  m14_couplers_to_m14_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m14_couplers_to_m14_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m15_couplers_imp_1DQX7MP is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m15_couplers_imp_1DQX7MP;

architecture STRUCTURE of m15_couplers_imp_1DQX7MP is
  signal m15_couplers_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_m15_couplers_ARREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_ARVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_m15_couplers_AWREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_AWVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_BREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_BVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_RREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_m15_couplers_RVALID : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_m15_couplers_WREADY : STD_LOGIC;
  signal m15_couplers_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_m15_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m15_couplers_to_m15_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m15_couplers_to_m15_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m15_couplers_to_m15_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m15_couplers_to_m15_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m15_couplers_to_m15_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m15_couplers_to_m15_couplers_AWVALID;
  M_AXI_bready <= m15_couplers_to_m15_couplers_BREADY;
  M_AXI_rready <= m15_couplers_to_m15_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m15_couplers_to_m15_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m15_couplers_to_m15_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m15_couplers_to_m15_couplers_WVALID;
  S_AXI_arready <= m15_couplers_to_m15_couplers_ARREADY;
  S_AXI_awready <= m15_couplers_to_m15_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m15_couplers_to_m15_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m15_couplers_to_m15_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m15_couplers_to_m15_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m15_couplers_to_m15_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m15_couplers_to_m15_couplers_RVALID;
  S_AXI_wready <= m15_couplers_to_m15_couplers_WREADY;
  m15_couplers_to_m15_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m15_couplers_to_m15_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m15_couplers_to_m15_couplers_ARREADY <= M_AXI_arready;
  m15_couplers_to_m15_couplers_ARVALID <= S_AXI_arvalid;
  m15_couplers_to_m15_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m15_couplers_to_m15_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m15_couplers_to_m15_couplers_AWREADY <= M_AXI_awready;
  m15_couplers_to_m15_couplers_AWVALID <= S_AXI_awvalid;
  m15_couplers_to_m15_couplers_BREADY <= S_AXI_bready;
  m15_couplers_to_m15_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m15_couplers_to_m15_couplers_BVALID <= M_AXI_bvalid;
  m15_couplers_to_m15_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m15_couplers_to_m15_couplers_RREADY <= S_AXI_rready;
  m15_couplers_to_m15_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m15_couplers_to_m15_couplers_RVALID <= M_AXI_rvalid;
  m15_couplers_to_m15_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m15_couplers_to_m15_couplers_WREADY <= M_AXI_wready;
  m15_couplers_to_m15_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m15_couplers_to_m15_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m16_couplers_imp_OX0VB7 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m16_couplers_imp_OX0VB7;

architecture STRUCTURE of m16_couplers_imp_OX0VB7 is
  signal m16_couplers_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_ARREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_ARVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_m16_couplers_AWREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_AWVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_BREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_BVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_RREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_m16_couplers_RVALID : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_m16_couplers_WREADY : STD_LOGIC;
  signal m16_couplers_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_m16_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m16_couplers_to_m16_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m16_couplers_to_m16_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m16_couplers_to_m16_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m16_couplers_to_m16_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m16_couplers_to_m16_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m16_couplers_to_m16_couplers_AWVALID;
  M_AXI_bready <= m16_couplers_to_m16_couplers_BREADY;
  M_AXI_rready <= m16_couplers_to_m16_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m16_couplers_to_m16_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m16_couplers_to_m16_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m16_couplers_to_m16_couplers_WVALID;
  S_AXI_arready <= m16_couplers_to_m16_couplers_ARREADY;
  S_AXI_awready <= m16_couplers_to_m16_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m16_couplers_to_m16_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m16_couplers_to_m16_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m16_couplers_to_m16_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m16_couplers_to_m16_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m16_couplers_to_m16_couplers_RVALID;
  S_AXI_wready <= m16_couplers_to_m16_couplers_WREADY;
  m16_couplers_to_m16_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m16_couplers_to_m16_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m16_couplers_to_m16_couplers_ARREADY <= M_AXI_arready;
  m16_couplers_to_m16_couplers_ARVALID <= S_AXI_arvalid;
  m16_couplers_to_m16_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m16_couplers_to_m16_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m16_couplers_to_m16_couplers_AWREADY <= M_AXI_awready;
  m16_couplers_to_m16_couplers_AWVALID <= S_AXI_awvalid;
  m16_couplers_to_m16_couplers_BREADY <= S_AXI_bready;
  m16_couplers_to_m16_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m16_couplers_to_m16_couplers_BVALID <= M_AXI_bvalid;
  m16_couplers_to_m16_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m16_couplers_to_m16_couplers_RREADY <= S_AXI_rready;
  m16_couplers_to_m16_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m16_couplers_to_m16_couplers_RVALID <= M_AXI_rvalid;
  m16_couplers_to_m16_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m16_couplers_to_m16_couplers_WREADY <= M_AXI_wready;
  m16_couplers_to_m16_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m16_couplers_to_m16_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m17_couplers_imp_1EO5HSY is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m17_couplers_imp_1EO5HSY;

architecture STRUCTURE of m17_couplers_imp_1EO5HSY is
  signal m17_couplers_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_ARREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_ARVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_m17_couplers_AWREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_AWVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_BREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_BVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_RREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_m17_couplers_RVALID : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_m17_couplers_WREADY : STD_LOGIC;
  signal m17_couplers_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_m17_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m17_couplers_to_m17_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m17_couplers_to_m17_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m17_couplers_to_m17_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m17_couplers_to_m17_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m17_couplers_to_m17_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m17_couplers_to_m17_couplers_AWVALID;
  M_AXI_bready <= m17_couplers_to_m17_couplers_BREADY;
  M_AXI_rready <= m17_couplers_to_m17_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m17_couplers_to_m17_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m17_couplers_to_m17_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m17_couplers_to_m17_couplers_WVALID;
  S_AXI_arready <= m17_couplers_to_m17_couplers_ARREADY;
  S_AXI_awready <= m17_couplers_to_m17_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m17_couplers_to_m17_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m17_couplers_to_m17_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m17_couplers_to_m17_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m17_couplers_to_m17_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m17_couplers_to_m17_couplers_RVALID;
  S_AXI_wready <= m17_couplers_to_m17_couplers_WREADY;
  m17_couplers_to_m17_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m17_couplers_to_m17_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m17_couplers_to_m17_couplers_ARREADY <= M_AXI_arready;
  m17_couplers_to_m17_couplers_ARVALID <= S_AXI_arvalid;
  m17_couplers_to_m17_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m17_couplers_to_m17_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m17_couplers_to_m17_couplers_AWREADY <= M_AXI_awready;
  m17_couplers_to_m17_couplers_AWVALID <= S_AXI_awvalid;
  m17_couplers_to_m17_couplers_BREADY <= S_AXI_bready;
  m17_couplers_to_m17_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m17_couplers_to_m17_couplers_BVALID <= M_AXI_bvalid;
  m17_couplers_to_m17_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m17_couplers_to_m17_couplers_RREADY <= S_AXI_rready;
  m17_couplers_to_m17_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m17_couplers_to_m17_couplers_RVALID <= M_AXI_rvalid;
  m17_couplers_to_m17_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m17_couplers_to_m17_couplers_WREADY <= M_AXI_wready;
  m17_couplers_to_m17_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m17_couplers_to_m17_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m18_couplers_imp_I01LVU is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m18_couplers_imp_I01LVU;

architecture STRUCTURE of m18_couplers_imp_I01LVU is
  signal m18_couplers_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_ARREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_ARVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_m18_couplers_AWREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_AWVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_BREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_BVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_RREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_m18_couplers_RVALID : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_m18_couplers_WREADY : STD_LOGIC;
  signal m18_couplers_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_m18_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m18_couplers_to_m18_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m18_couplers_to_m18_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m18_couplers_to_m18_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m18_couplers_to_m18_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m18_couplers_to_m18_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m18_couplers_to_m18_couplers_AWVALID;
  M_AXI_bready <= m18_couplers_to_m18_couplers_BREADY;
  M_AXI_rready <= m18_couplers_to_m18_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m18_couplers_to_m18_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m18_couplers_to_m18_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m18_couplers_to_m18_couplers_WVALID;
  S_AXI_arready <= m18_couplers_to_m18_couplers_ARREADY;
  S_AXI_awready <= m18_couplers_to_m18_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m18_couplers_to_m18_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m18_couplers_to_m18_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m18_couplers_to_m18_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m18_couplers_to_m18_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m18_couplers_to_m18_couplers_RVALID;
  S_AXI_wready <= m18_couplers_to_m18_couplers_WREADY;
  m18_couplers_to_m18_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m18_couplers_to_m18_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m18_couplers_to_m18_couplers_ARREADY <= M_AXI_arready;
  m18_couplers_to_m18_couplers_ARVALID <= S_AXI_arvalid;
  m18_couplers_to_m18_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m18_couplers_to_m18_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m18_couplers_to_m18_couplers_AWREADY <= M_AXI_awready;
  m18_couplers_to_m18_couplers_AWVALID <= S_AXI_awvalid;
  m18_couplers_to_m18_couplers_BREADY <= S_AXI_bready;
  m18_couplers_to_m18_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m18_couplers_to_m18_couplers_BVALID <= M_AXI_bvalid;
  m18_couplers_to_m18_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m18_couplers_to_m18_couplers_RREADY <= S_AXI_rready;
  m18_couplers_to_m18_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m18_couplers_to_m18_couplers_RVALID <= M_AXI_rvalid;
  m18_couplers_to_m18_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m18_couplers_to_m18_couplers_WREADY <= M_AXI_wready;
  m18_couplers_to_m18_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m18_couplers_to_m18_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m19_couplers_imp_1CQZ4KR is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m19_couplers_imp_1CQZ4KR;

architecture STRUCTURE of m19_couplers_imp_1CQZ4KR is
  signal m19_couplers_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_ARREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_ARVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_m19_couplers_AWREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_AWVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_BREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_BVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_RREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_m19_couplers_RVALID : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_m19_couplers_WREADY : STD_LOGIC;
  signal m19_couplers_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_m19_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m19_couplers_to_m19_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m19_couplers_to_m19_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m19_couplers_to_m19_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m19_couplers_to_m19_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m19_couplers_to_m19_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m19_couplers_to_m19_couplers_AWVALID;
  M_AXI_bready <= m19_couplers_to_m19_couplers_BREADY;
  M_AXI_rready <= m19_couplers_to_m19_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m19_couplers_to_m19_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m19_couplers_to_m19_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m19_couplers_to_m19_couplers_WVALID;
  S_AXI_arready <= m19_couplers_to_m19_couplers_ARREADY;
  S_AXI_awready <= m19_couplers_to_m19_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m19_couplers_to_m19_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m19_couplers_to_m19_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m19_couplers_to_m19_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m19_couplers_to_m19_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m19_couplers_to_m19_couplers_RVALID;
  S_AXI_wready <= m19_couplers_to_m19_couplers_WREADY;
  m19_couplers_to_m19_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m19_couplers_to_m19_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m19_couplers_to_m19_couplers_ARREADY <= M_AXI_arready;
  m19_couplers_to_m19_couplers_ARVALID <= S_AXI_arvalid;
  m19_couplers_to_m19_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m19_couplers_to_m19_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m19_couplers_to_m19_couplers_AWREADY <= M_AXI_awready;
  m19_couplers_to_m19_couplers_AWVALID <= S_AXI_awvalid;
  m19_couplers_to_m19_couplers_BREADY <= S_AXI_bready;
  m19_couplers_to_m19_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m19_couplers_to_m19_couplers_BVALID <= M_AXI_bvalid;
  m19_couplers_to_m19_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m19_couplers_to_m19_couplers_RREADY <= S_AXI_rready;
  m19_couplers_to_m19_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m19_couplers_to_m19_couplers_RVALID <= M_AXI_rvalid;
  m19_couplers_to_m19_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m19_couplers_to_m19_couplers_WREADY <= M_AXI_wready;
  m19_couplers_to_m19_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m19_couplers_to_m19_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m20_couplers_imp_1VYA4Z3 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m20_couplers_imp_1VYA4Z3;

architecture STRUCTURE of m20_couplers_imp_1VYA4Z3 is
  signal m20_couplers_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_ARREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_ARVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_m20_couplers_AWREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_AWVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_BREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_BVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_RREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_m20_couplers_RVALID : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_m20_couplers_WREADY : STD_LOGIC;
  signal m20_couplers_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_m20_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m20_couplers_to_m20_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m20_couplers_to_m20_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m20_couplers_to_m20_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m20_couplers_to_m20_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m20_couplers_to_m20_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m20_couplers_to_m20_couplers_AWVALID;
  M_AXI_bready <= m20_couplers_to_m20_couplers_BREADY;
  M_AXI_rready <= m20_couplers_to_m20_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m20_couplers_to_m20_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m20_couplers_to_m20_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m20_couplers_to_m20_couplers_WVALID;
  S_AXI_arready <= m20_couplers_to_m20_couplers_ARREADY;
  S_AXI_awready <= m20_couplers_to_m20_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m20_couplers_to_m20_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m20_couplers_to_m20_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m20_couplers_to_m20_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m20_couplers_to_m20_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m20_couplers_to_m20_couplers_RVALID;
  S_AXI_wready <= m20_couplers_to_m20_couplers_WREADY;
  m20_couplers_to_m20_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m20_couplers_to_m20_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m20_couplers_to_m20_couplers_ARREADY <= M_AXI_arready;
  m20_couplers_to_m20_couplers_ARVALID <= S_AXI_arvalid;
  m20_couplers_to_m20_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m20_couplers_to_m20_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m20_couplers_to_m20_couplers_AWREADY <= M_AXI_awready;
  m20_couplers_to_m20_couplers_AWVALID <= S_AXI_awvalid;
  m20_couplers_to_m20_couplers_BREADY <= S_AXI_bready;
  m20_couplers_to_m20_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m20_couplers_to_m20_couplers_BVALID <= M_AXI_bvalid;
  m20_couplers_to_m20_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m20_couplers_to_m20_couplers_RREADY <= S_AXI_rready;
  m20_couplers_to_m20_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m20_couplers_to_m20_couplers_RVALID <= M_AXI_rvalid;
  m20_couplers_to_m20_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m20_couplers_to_m20_couplers_WREADY <= M_AXI_wready;
  m20_couplers_to_m20_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m20_couplers_to_m20_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m21_couplers_imp_7ORK9A is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m21_couplers_imp_7ORK9A;

architecture STRUCTURE of m21_couplers_imp_7ORK9A is
  signal m21_couplers_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_ARREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_ARVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_m21_couplers_AWREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_AWVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_BREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_BVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_RREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_m21_couplers_RVALID : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_m21_couplers_WREADY : STD_LOGIC;
  signal m21_couplers_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_m21_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m21_couplers_to_m21_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m21_couplers_to_m21_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m21_couplers_to_m21_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m21_couplers_to_m21_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m21_couplers_to_m21_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m21_couplers_to_m21_couplers_AWVALID;
  M_AXI_bready <= m21_couplers_to_m21_couplers_BREADY;
  M_AXI_rready <= m21_couplers_to_m21_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m21_couplers_to_m21_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m21_couplers_to_m21_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m21_couplers_to_m21_couplers_WVALID;
  S_AXI_arready <= m21_couplers_to_m21_couplers_ARREADY;
  S_AXI_awready <= m21_couplers_to_m21_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m21_couplers_to_m21_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m21_couplers_to_m21_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m21_couplers_to_m21_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m21_couplers_to_m21_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m21_couplers_to_m21_couplers_RVALID;
  S_AXI_wready <= m21_couplers_to_m21_couplers_WREADY;
  m21_couplers_to_m21_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m21_couplers_to_m21_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m21_couplers_to_m21_couplers_ARREADY <= M_AXI_arready;
  m21_couplers_to_m21_couplers_ARVALID <= S_AXI_arvalid;
  m21_couplers_to_m21_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m21_couplers_to_m21_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m21_couplers_to_m21_couplers_AWREADY <= M_AXI_awready;
  m21_couplers_to_m21_couplers_AWVALID <= S_AXI_awvalid;
  m21_couplers_to_m21_couplers_BREADY <= S_AXI_bready;
  m21_couplers_to_m21_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m21_couplers_to_m21_couplers_BVALID <= M_AXI_bvalid;
  m21_couplers_to_m21_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m21_couplers_to_m21_couplers_RREADY <= S_AXI_rready;
  m21_couplers_to_m21_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m21_couplers_to_m21_couplers_RVALID <= M_AXI_rvalid;
  m21_couplers_to_m21_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m21_couplers_to_m21_couplers_WREADY <= M_AXI_wready;
  m21_couplers_to_m21_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m21_couplers_to_m21_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m22_couplers_imp_1UXB38S is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m22_couplers_imp_1UXB38S;

architecture STRUCTURE of m22_couplers_imp_1UXB38S is
  signal m22_couplers_to_m22_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m22_couplers_to_m22_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_m22_couplers_ARREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_ARVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m22_couplers_to_m22_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_m22_couplers_AWREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_AWVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_BREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_m22_couplers_BVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_RREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_m22_couplers_RVALID : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_m22_couplers_WREADY : STD_LOGIC;
  signal m22_couplers_to_m22_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m22_couplers_to_m22_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m22_couplers_to_m22_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m22_couplers_to_m22_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m22_couplers_to_m22_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m22_couplers_to_m22_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m22_couplers_to_m22_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m22_couplers_to_m22_couplers_AWVALID;
  M_AXI_bready <= m22_couplers_to_m22_couplers_BREADY;
  M_AXI_rready <= m22_couplers_to_m22_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m22_couplers_to_m22_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m22_couplers_to_m22_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m22_couplers_to_m22_couplers_WVALID;
  S_AXI_arready <= m22_couplers_to_m22_couplers_ARREADY;
  S_AXI_awready <= m22_couplers_to_m22_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m22_couplers_to_m22_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m22_couplers_to_m22_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m22_couplers_to_m22_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m22_couplers_to_m22_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m22_couplers_to_m22_couplers_RVALID;
  S_AXI_wready <= m22_couplers_to_m22_couplers_WREADY;
  m22_couplers_to_m22_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m22_couplers_to_m22_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m22_couplers_to_m22_couplers_ARREADY <= M_AXI_arready;
  m22_couplers_to_m22_couplers_ARVALID <= S_AXI_arvalid;
  m22_couplers_to_m22_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m22_couplers_to_m22_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m22_couplers_to_m22_couplers_AWREADY <= M_AXI_awready;
  m22_couplers_to_m22_couplers_AWVALID <= S_AXI_awvalid;
  m22_couplers_to_m22_couplers_BREADY <= S_AXI_bready;
  m22_couplers_to_m22_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m22_couplers_to_m22_couplers_BVALID <= M_AXI_bvalid;
  m22_couplers_to_m22_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m22_couplers_to_m22_couplers_RREADY <= S_AXI_rready;
  m22_couplers_to_m22_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m22_couplers_to_m22_couplers_RVALID <= M_AXI_rvalid;
  m22_couplers_to_m22_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m22_couplers_to_m22_couplers_WREADY <= M_AXI_wready;
  m22_couplers_to_m22_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m22_couplers_to_m22_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m23_couplers_imp_8FGK3X is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m23_couplers_imp_8FGK3X;

architecture STRUCTURE of m23_couplers_imp_8FGK3X is
  signal m23_couplers_to_m23_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m23_couplers_to_m23_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_m23_couplers_ARREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_ARVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m23_couplers_to_m23_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_m23_couplers_AWREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_AWVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_BREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_m23_couplers_BVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_RREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_m23_couplers_RVALID : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_m23_couplers_WREADY : STD_LOGIC;
  signal m23_couplers_to_m23_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m23_couplers_to_m23_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m23_couplers_to_m23_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m23_couplers_to_m23_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m23_couplers_to_m23_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m23_couplers_to_m23_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m23_couplers_to_m23_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m23_couplers_to_m23_couplers_AWVALID;
  M_AXI_bready <= m23_couplers_to_m23_couplers_BREADY;
  M_AXI_rready <= m23_couplers_to_m23_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m23_couplers_to_m23_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m23_couplers_to_m23_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m23_couplers_to_m23_couplers_WVALID;
  S_AXI_arready <= m23_couplers_to_m23_couplers_ARREADY;
  S_AXI_awready <= m23_couplers_to_m23_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m23_couplers_to_m23_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m23_couplers_to_m23_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m23_couplers_to_m23_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m23_couplers_to_m23_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m23_couplers_to_m23_couplers_RVALID;
  S_AXI_wready <= m23_couplers_to_m23_couplers_WREADY;
  m23_couplers_to_m23_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m23_couplers_to_m23_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m23_couplers_to_m23_couplers_ARREADY <= M_AXI_arready;
  m23_couplers_to_m23_couplers_ARVALID <= S_AXI_arvalid;
  m23_couplers_to_m23_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m23_couplers_to_m23_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m23_couplers_to_m23_couplers_AWREADY <= M_AXI_awready;
  m23_couplers_to_m23_couplers_AWVALID <= S_AXI_awvalid;
  m23_couplers_to_m23_couplers_BREADY <= S_AXI_bready;
  m23_couplers_to_m23_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m23_couplers_to_m23_couplers_BVALID <= M_AXI_bvalid;
  m23_couplers_to_m23_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m23_couplers_to_m23_couplers_RREADY <= S_AXI_rready;
  m23_couplers_to_m23_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m23_couplers_to_m23_couplers_RVALID <= M_AXI_rvalid;
  m23_couplers_to_m23_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m23_couplers_to_m23_couplers_WREADY <= M_AXI_wready;
  m23_couplers_to_m23_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m23_couplers_to_m23_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity m24_couplers_imp_1YU7VS9 is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end m24_couplers_imp_1YU7VS9;

architecture STRUCTURE of m24_couplers_imp_1YU7VS9 is
  signal m24_couplers_to_m24_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m24_couplers_to_m24_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_m24_couplers_ARREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_ARVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m24_couplers_to_m24_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_m24_couplers_AWREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_AWVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_BREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_m24_couplers_BVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_m24_couplers_RREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_m24_couplers_RVALID : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_m24_couplers_WREADY : STD_LOGIC;
  signal m24_couplers_to_m24_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m24_couplers_to_m24_couplers_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= m24_couplers_to_m24_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= m24_couplers_to_m24_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= m24_couplers_to_m24_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= m24_couplers_to_m24_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= m24_couplers_to_m24_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= m24_couplers_to_m24_couplers_AWVALID;
  M_AXI_bready <= m24_couplers_to_m24_couplers_BREADY;
  M_AXI_rready <= m24_couplers_to_m24_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= m24_couplers_to_m24_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= m24_couplers_to_m24_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= m24_couplers_to_m24_couplers_WVALID;
  S_AXI_arready <= m24_couplers_to_m24_couplers_ARREADY;
  S_AXI_awready <= m24_couplers_to_m24_couplers_AWREADY;
  S_AXI_bresp(1 downto 0) <= m24_couplers_to_m24_couplers_BRESP(1 downto 0);
  S_AXI_bvalid <= m24_couplers_to_m24_couplers_BVALID;
  S_AXI_rdata(31 downto 0) <= m24_couplers_to_m24_couplers_RDATA(31 downto 0);
  S_AXI_rresp(1 downto 0) <= m24_couplers_to_m24_couplers_RRESP(1 downto 0);
  S_AXI_rvalid <= m24_couplers_to_m24_couplers_RVALID;
  S_AXI_wready <= m24_couplers_to_m24_couplers_WREADY;
  m24_couplers_to_m24_couplers_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  m24_couplers_to_m24_couplers_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  m24_couplers_to_m24_couplers_ARREADY <= M_AXI_arready;
  m24_couplers_to_m24_couplers_ARVALID <= S_AXI_arvalid;
  m24_couplers_to_m24_couplers_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  m24_couplers_to_m24_couplers_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  m24_couplers_to_m24_couplers_AWREADY <= M_AXI_awready;
  m24_couplers_to_m24_couplers_AWVALID <= S_AXI_awvalid;
  m24_couplers_to_m24_couplers_BREADY <= S_AXI_bready;
  m24_couplers_to_m24_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  m24_couplers_to_m24_couplers_BVALID <= M_AXI_bvalid;
  m24_couplers_to_m24_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  m24_couplers_to_m24_couplers_RREADY <= S_AXI_rready;
  m24_couplers_to_m24_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  m24_couplers_to_m24_couplers_RVALID <= M_AXI_rvalid;
  m24_couplers_to_m24_couplers_WDATA(31 downto 0) <= S_AXI_wdata(31 downto 0);
  m24_couplers_to_m24_couplers_WREADY <= M_AXI_wready;
  m24_couplers_to_m24_couplers_WSTRB(3 downto 0) <= S_AXI_wstrb(3 downto 0);
  m24_couplers_to_m24_couplers_WVALID <= S_AXI_wvalid;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_0_imp_197BGP2 is
  port (
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tlast : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arready : out STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awready : out STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rready : in STD_LOGIC;
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wready : out STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    tlast : out STD_LOGIC;
    trdy : in STD_LOGIC
  );
end macro_channel_0_imp_197BGP2;

architecture STRUCTURE of macro_channel_0_imp_197BGP2 is
  component design_1_tlast_gen_v1_0_3_0 is
  port (
    trdy : in STD_LOGIC;
    tvalid : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    tlast : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component design_1_tlast_gen_v1_0_3_0;
  component design_1_axis_data_fifo_3_0 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_data_fifo_3_0;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn2_TLAST : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC;
  signal adc_clk_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal axis_data_fifo_0_m_axis_tvalid : STD_LOGIC;
  signal rstn_1 : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s_axis_aclk_1 : STD_LOGIC;
  signal tlast_gen_v1_0_0_tlast : STD_LOGIC;
  signal trdy_1 : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= s00_axi_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= s00_axi_arprot(2 downto 0);
  Conn1_ARVALID <= s00_axi_arvalid;
  Conn1_AWADDR(39 downto 0) <= s00_axi_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= s00_axi_awprot(2 downto 0);
  Conn1_AWVALID <= s00_axi_awvalid;
  Conn1_BREADY <= s00_axi_bready;
  Conn1_RREADY <= s00_axi_rready;
  Conn1_WDATA(31 downto 0) <= s00_axi_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= s00_axi_wstrb(3 downto 0);
  Conn1_WVALID <= s00_axi_wvalid;
  Conn3_TDATA(511 downto 0) <= S_AXIS_tdata(511 downto 0);
  Conn3_TKEEP(63 downto 0) <= S_AXIS_tkeep(63 downto 0);
  Conn3_TLAST <= S_AXIS_tlast;
  Conn3_TVALID <= S_AXIS_tvalid;
  M_AXIS_tdata(511 downto 0) <= Conn2_TDATA(511 downto 0);
  M_AXIS_tkeep(63 downto 0) <= Conn2_TKEEP(63 downto 0);
  M_AXIS_tlast <= Conn2_TLAST;
  S_AXIS_tready <= Conn3_TREADY;
  adc_clk_1 <= adc_clk;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  m_axis_tvalid <= axis_data_fifo_0_m_axis_tvalid;
  rstn_1 <= rstn;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axi_arready <= Conn1_ARREADY;
  s00_axi_awready <= Conn1_AWREADY;
  s00_axi_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  s00_axi_bvalid <= Conn1_BVALID;
  s00_axi_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  s00_axi_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  s00_axi_rvalid <= Conn1_RVALID;
  s00_axi_wready <= Conn1_WREADY;
  s_axis_aclk_1 <= s_axis_aclk;
  tlast <= tlast_gen_v1_0_0_tlast;
  trdy_1 <= trdy;
axis_data_fifo_0: component design_1_axis_data_fifo_3_0
     port map (
      m_axis_aclk => s_axis_aclk_1,
      m_axis_tdata(511 downto 0) => Conn2_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn2_TKEEP(63 downto 0),
      m_axis_tlast => Conn2_TLAST,
      m_axis_tready => trdy_1,
      m_axis_tvalid => axis_data_fifo_0_m_axis_tvalid,
      s_axis_aclk => adc_clk_1,
      s_axis_aresetn => adc_clk_soft_aresetn_1,
      s_axis_tdata(511 downto 0) => Conn3_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => Conn3_TKEEP(63 downto 0),
      s_axis_tlast => Conn3_TLAST,
      s_axis_tready => Conn3_TREADY,
      s_axis_tvalid => Conn3_TVALID
    );
tlast_gen_v1_0_0: component design_1_tlast_gen_v1_0_3_0
     port map (
      axis_clk => s_axis_aclk_1,
      rstn => rstn_1,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      tlast => tlast_gen_v1_0_0_tlast,
      trdy => trdy_1,
      tvalid => axis_data_fifo_0_m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_1_imp_1EDMSQT is
  port (
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tlast : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi1_arready : out STD_LOGIC;
    s00_axi1_arvalid : in STD_LOGIC;
    s00_axi1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi1_awready : out STD_LOGIC;
    s00_axi1_awvalid : in STD_LOGIC;
    s00_axi1_bready : in STD_LOGIC;
    s00_axi1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi1_bvalid : out STD_LOGIC;
    s00_axi1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi1_rready : in STD_LOGIC;
    s00_axi1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi1_rvalid : out STD_LOGIC;
    s00_axi1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi1_wready : out STD_LOGIC;
    s00_axi1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi1_wvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    tlast : out STD_LOGIC
  );
end macro_channel_1_imp_1EDMSQT;

architecture STRUCTURE of macro_channel_1_imp_1EDMSQT is
  component design_1_axis_data_fifo_0_13 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_data_fifo_0_13;
  component design_1_tlast_gen_v1_0_0_9 is
  port (
    trdy : in STD_LOGIC;
    tvalid : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    tlast : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component design_1_tlast_gen_v1_0_0_9;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn1_TLAST : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn2_TLAST : STD_LOGIC;
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal adc_clk_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal axis_data_fifo_1_m_axis_tvalid : STD_LOGIC;
  signal m_axis_tready_1 : STD_LOGIC;
  signal rstn_1 : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s_axis_aclk_1 : STD_LOGIC;
  signal tlast_gen_v1_0_1_tlast : STD_LOGIC;
begin
  Conn2_TDATA(511 downto 0) <= S_AXIS_tdata(511 downto 0);
  Conn2_TKEEP(63 downto 0) <= S_AXIS_tkeep(63 downto 0);
  Conn2_TLAST <= S_AXIS_tlast;
  Conn2_TVALID <= S_AXIS_tvalid;
  Conn3_ARADDR(39 downto 0) <= s00_axi1_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= s00_axi1_arprot(2 downto 0);
  Conn3_ARVALID <= s00_axi1_arvalid;
  Conn3_AWADDR(39 downto 0) <= s00_axi1_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= s00_axi1_awprot(2 downto 0);
  Conn3_AWVALID <= s00_axi1_awvalid;
  Conn3_BREADY <= s00_axi1_bready;
  Conn3_RREADY <= s00_axi1_rready;
  Conn3_WDATA(31 downto 0) <= s00_axi1_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= s00_axi1_wstrb(3 downto 0);
  Conn3_WVALID <= s00_axi1_wvalid;
  M_AXIS_tdata(511 downto 0) <= Conn1_TDATA(511 downto 0);
  M_AXIS_tkeep(63 downto 0) <= Conn1_TKEEP(63 downto 0);
  M_AXIS_tlast <= Conn1_TLAST;
  S_AXIS_tready <= Conn2_TREADY;
  adc_clk_1 <= adc_clk;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  m_axis_tready_1 <= m_axis_tready;
  m_axis_tvalid <= axis_data_fifo_1_m_axis_tvalid;
  rstn_1 <= rstn;
  s00_axi1_arready <= Conn3_ARREADY;
  s00_axi1_awready <= Conn3_AWREADY;
  s00_axi1_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  s00_axi1_bvalid <= Conn3_BVALID;
  s00_axi1_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  s00_axi1_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  s00_axi1_rvalid <= Conn3_RVALID;
  s00_axi1_wready <= Conn3_WREADY;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s_axis_aclk_1 <= s_axis_aclk;
  tlast <= tlast_gen_v1_0_1_tlast;
axis_data_fifo_1: component design_1_axis_data_fifo_0_13
     port map (
      m_axis_aclk => s_axis_aclk_1,
      m_axis_tdata(511 downto 0) => Conn1_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn1_TKEEP(63 downto 0),
      m_axis_tlast => Conn1_TLAST,
      m_axis_tready => m_axis_tready_1,
      m_axis_tvalid => axis_data_fifo_1_m_axis_tvalid,
      s_axis_aclk => adc_clk_1,
      s_axis_aresetn => adc_clk_soft_aresetn_1,
      s_axis_tdata(511 downto 0) => Conn2_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => Conn2_TKEEP(63 downto 0),
      s_axis_tlast => Conn2_TLAST,
      s_axis_tready => Conn2_TREADY,
      s_axis_tvalid => Conn2_TVALID
    );
tlast_gen_v1_0_0: component design_1_tlast_gen_v1_0_0_9
     port map (
      axis_clk => s_axis_aclk_1,
      rstn => rstn_1,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn3_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      s00_axi_arready => Conn3_ARREADY,
      s00_axi_arvalid => Conn3_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn3_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      s00_axi_awready => Conn3_AWREADY,
      s00_axi_awvalid => Conn3_AWVALID,
      s00_axi_bready => Conn3_BREADY,
      s00_axi_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      s00_axi_bvalid => Conn3_BVALID,
      s00_axi_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      s00_axi_rready => Conn3_RREADY,
      s00_axi_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      s00_axi_rvalid => Conn3_RVALID,
      s00_axi_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      s00_axi_wready => Conn3_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn3_WVALID,
      tlast => tlast_gen_v1_0_1_tlast,
      trdy => m_axis_tready_1,
      tvalid => axis_data_fifo_1_m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_2_imp_12VIWN4 is
  port (
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tlast : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi3_arready : out STD_LOGIC;
    s00_axi3_arvalid : in STD_LOGIC;
    s00_axi3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi3_awready : out STD_LOGIC;
    s00_axi3_awvalid : in STD_LOGIC;
    s00_axi3_bready : in STD_LOGIC;
    s00_axi3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi3_bvalid : out STD_LOGIC;
    s00_axi3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi3_rready : in STD_LOGIC;
    s00_axi3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi3_rvalid : out STD_LOGIC;
    s00_axi3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi3_wready : out STD_LOGIC;
    s00_axi3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi3_wvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    tlast : out STD_LOGIC;
    trdy : in STD_LOGIC
  );
end macro_channel_2_imp_12VIWN4;

architecture STRUCTURE of macro_channel_2_imp_12VIWN4 is
  component design_1_tlast_gen_v1_0_1_0 is
  port (
    trdy : in STD_LOGIC;
    tvalid : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    tlast : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component design_1_tlast_gen_v1_0_1_0;
  component design_1_axis_data_fifo_1_10 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_data_fifo_1_10;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn2_TLAST : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC;
  signal adc_clk_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal rstn_1 : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s_axis_aclk_1 : STD_LOGIC;
  signal tlast_gen_v1_0_2_tlast : STD_LOGIC;
  signal trdy_1 : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= s00_axi3_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= s00_axi3_arprot(2 downto 0);
  Conn1_ARVALID <= s00_axi3_arvalid;
  Conn1_AWADDR(39 downto 0) <= s00_axi3_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= s00_axi3_awprot(2 downto 0);
  Conn1_AWVALID <= s00_axi3_awvalid;
  Conn1_BREADY <= s00_axi3_bready;
  Conn1_RREADY <= s00_axi3_rready;
  Conn1_WDATA(31 downto 0) <= s00_axi3_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= s00_axi3_wstrb(3 downto 0);
  Conn1_WVALID <= s00_axi3_wvalid;
  Conn3_TDATA(511 downto 0) <= S_AXIS_tdata(511 downto 0);
  Conn3_TKEEP(63 downto 0) <= S_AXIS_tkeep(63 downto 0);
  Conn3_TLAST <= S_AXIS_tlast;
  Conn3_TVALID <= S_AXIS_tvalid;
  M_AXIS_tdata(511 downto 0) <= Conn2_TDATA(511 downto 0);
  M_AXIS_tkeep(63 downto 0) <= Conn2_TKEEP(63 downto 0);
  M_AXIS_tlast <= Conn2_TLAST;
  S_AXIS_tready <= Conn3_TREADY;
  adc_clk_1 <= adc_clk;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  m_axis_tvalid <= axis_data_fifo_2_m_axis_tvalid;
  rstn_1 <= rstn;
  s00_axi3_arready <= Conn1_ARREADY;
  s00_axi3_awready <= Conn1_AWREADY;
  s00_axi3_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  s00_axi3_bvalid <= Conn1_BVALID;
  s00_axi3_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  s00_axi3_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  s00_axi3_rvalid <= Conn1_RVALID;
  s00_axi3_wready <= Conn1_WREADY;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s_axis_aclk_1 <= s_axis_aclk;
  tlast <= tlast_gen_v1_0_2_tlast;
  trdy_1 <= trdy;
axis_data_fifo_2: component design_1_axis_data_fifo_1_10
     port map (
      m_axis_aclk => s_axis_aclk_1,
      m_axis_tdata(511 downto 0) => Conn2_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn2_TKEEP(63 downto 0),
      m_axis_tlast => Conn2_TLAST,
      m_axis_tready => trdy_1,
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s_axis_aclk => adc_clk_1,
      s_axis_aresetn => adc_clk_soft_aresetn_1,
      s_axis_tdata(511 downto 0) => Conn3_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => Conn3_TKEEP(63 downto 0),
      s_axis_tlast => Conn3_TLAST,
      s_axis_tready => Conn3_TREADY,
      s_axis_tvalid => Conn3_TVALID
    );
tlast_gen_v1_0_0: component design_1_tlast_gen_v1_0_1_0
     port map (
      axis_clk => s_axis_aclk_1,
      rstn => rstn_1,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      tlast => tlast_gen_v1_0_2_tlast,
      trdy => trdy_1,
      tvalid => axis_data_fifo_2_m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity macro_channel_3_imp_174A8AR is
  port (
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tlast : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi2_arready : out STD_LOGIC;
    s00_axi2_arvalid : in STD_LOGIC;
    s00_axi2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi2_awready : out STD_LOGIC;
    s00_axi2_awvalid : in STD_LOGIC;
    s00_axi2_bready : in STD_LOGIC;
    s00_axi2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi2_bvalid : out STD_LOGIC;
    s00_axi2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi2_rready : in STD_LOGIC;
    s00_axi2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi2_rvalid : out STD_LOGIC;
    s00_axi2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi2_wready : out STD_LOGIC;
    s00_axi2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi2_wvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    tlast : out STD_LOGIC;
    trdy : in STD_LOGIC
  );
end macro_channel_3_imp_174A8AR;

architecture STRUCTURE of macro_channel_3_imp_174A8AR is
  component design_1_tlast_gen_v1_0_0_8 is
  port (
    trdy : in STD_LOGIC;
    tvalid : in STD_LOGIC;
    axis_clk : in STD_LOGIC;
    tlast : out STD_LOGIC;
    rstn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  end component design_1_tlast_gen_v1_0_0_8;
  component design_1_axis_data_fifo_0_6 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_data_fifo_0_6;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn2_TLAST : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC;
  signal adc_clk_1 : STD_LOGIC;
  signal adc_clk_soft_aresetn_1 : STD_LOGIC;
  signal axis_data_fifo_3_m_axis_tvalid : STD_LOGIC;
  signal rstn_1 : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s_axis_aclk_1 : STD_LOGIC;
  signal tlast_gen_v1_0_3_tlast : STD_LOGIC;
  signal trdy_1 : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= s00_axi2_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= s00_axi2_arprot(2 downto 0);
  Conn1_ARVALID <= s00_axi2_arvalid;
  Conn1_AWADDR(39 downto 0) <= s00_axi2_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= s00_axi2_awprot(2 downto 0);
  Conn1_AWVALID <= s00_axi2_awvalid;
  Conn1_BREADY <= s00_axi2_bready;
  Conn1_RREADY <= s00_axi2_rready;
  Conn1_WDATA(31 downto 0) <= s00_axi2_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= s00_axi2_wstrb(3 downto 0);
  Conn1_WVALID <= s00_axi2_wvalid;
  Conn3_TDATA(511 downto 0) <= S_AXIS_tdata(511 downto 0);
  Conn3_TKEEP(63 downto 0) <= S_AXIS_tkeep(63 downto 0);
  Conn3_TLAST <= S_AXIS_tlast;
  Conn3_TVALID <= S_AXIS_tvalid;
  M_AXIS_tdata(511 downto 0) <= Conn2_TDATA(511 downto 0);
  M_AXIS_tkeep(63 downto 0) <= Conn2_TKEEP(63 downto 0);
  M_AXIS_tlast <= Conn2_TLAST;
  S_AXIS_tready <= Conn3_TREADY;
  adc_clk_1 <= adc_clk;
  adc_clk_soft_aresetn_1 <= adc_clk_soft_aresetn;
  m_axis_tvalid <= axis_data_fifo_3_m_axis_tvalid;
  rstn_1 <= rstn;
  s00_axi2_arready <= Conn1_ARREADY;
  s00_axi2_awready <= Conn1_AWREADY;
  s00_axi2_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  s00_axi2_bvalid <= Conn1_BVALID;
  s00_axi2_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  s00_axi2_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  s00_axi2_rvalid <= Conn1_RVALID;
  s00_axi2_wready <= Conn1_WREADY;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s_axis_aclk_1 <= s_axis_aclk;
  tlast <= tlast_gen_v1_0_3_tlast;
  trdy_1 <= trdy;
axis_data_fifo_3: component design_1_axis_data_fifo_0_6
     port map (
      m_axis_aclk => s_axis_aclk_1,
      m_axis_tdata(511 downto 0) => Conn2_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn2_TKEEP(63 downto 0),
      m_axis_tlast => Conn2_TLAST,
      m_axis_tready => trdy_1,
      m_axis_tvalid => axis_data_fifo_3_m_axis_tvalid,
      s_axis_aclk => adc_clk_1,
      s_axis_aresetn => adc_clk_soft_aresetn_1,
      s_axis_tdata(511 downto 0) => Conn3_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => Conn3_TKEEP(63 downto 0),
      s_axis_tlast => Conn3_TLAST,
      s_axis_tready => Conn3_TREADY,
      s_axis_tvalid => Conn3_TVALID
    );
tlast_gen_v1_0_0: component design_1_tlast_gen_v1_0_0_8
     port map (
      axis_clk => s_axis_aclk_1,
      rstn => rstn_1,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      tlast => tlast_gen_v1_0_3_tlast,
      trdy => trdy_1,
      tvalid => axis_data_fifo_3_m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity reset_block_imp_163H2QK is
  port (
    ext_reset_in : in STD_LOGIC;
    ext_reset_in1 : in STD_LOGIC;
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    slowest_sync_clk : in STD_LOGIC;
    slowest_sync_clk1 : in STD_LOGIC;
    slowest_sync_clk2 : in STD_LOGIC;
    slowest_sync_clk3 : in STD_LOGIC
  );
end reset_block_imp_163H2QK;

architecture STRUCTURE of reset_block_imp_163H2QK is
  component design_1_rst_ps8_0_96M_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M_0;
  component design_1_rst_ps8_0_96M_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M_1;
  component design_1_rst_ddr4_0_333M_1 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ddr4_0_333M_1;
  component design_1_rst_ps8_0_96M1_0 is
  port (
    slowest_sync_clk : in STD_LOGIC;
    ext_reset_in : in STD_LOGIC;
    aux_reset_in : in STD_LOGIC;
    mb_debug_sys_rst : in STD_LOGIC;
    dcm_locked : in STD_LOGIC;
    mb_reset : out STD_LOGIC;
    bus_struct_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_reset : out STD_LOGIC_VECTOR ( 0 to 0 );
    interconnect_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_rst_ps8_0_96M1_0;
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal ext_reset_in1_1 : STD_LOGIC;
  signal rst_ddr4_0_333M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M1_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M2_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal slowest_sync_clk2_1 : STD_LOGIC;
  signal slowest_sync_clk3_1 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_resetn0 : STD_LOGIC;
  signal NLW_rst_ddr4_0_333M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ddr4_0_333M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ddr4_0_333M_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ddr4_0_333M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M1_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M1_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_mb_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_rst_ps8_0_96M2_bus_struct_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_interconnect_aresetn_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_rst_ps8_0_96M2_peripheral_reset_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  MTS_Block_dac_clk <= slowest_sync_clk1;
  ext_reset_in1_1 <= ext_reset_in1;
  peripheral_aresetn(0) <= rst_ps8_0_96M_peripheral_aresetn(0);
  peripheral_aresetn1(0) <= rst_ps8_0_96M1_peripheral_aresetn(0);
  peripheral_aresetn2(0) <= rst_ddr4_0_333M_peripheral_aresetn(0);
  peripheral_aresetn3(0) <= rst_ps8_0_96M2_peripheral_aresetn(0);
  slowest_sync_clk2_1 <= slowest_sync_clk2;
  slowest_sync_clk3_1 <= slowest_sync_clk3;
  zynq_ultra_ps_e_0_pl_clk0 <= slowest_sync_clk;
  zynq_ultra_ps_e_0_pl_resetn0 <= ext_reset_in;
rst_ddr4_0_333M: component design_1_rst_ddr4_0_333M_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ddr4_0_333M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => ext_reset_in1_1,
      interconnect_aresetn(0) => NLW_rst_ddr4_0_333M_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ddr4_0_333M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ddr4_0_333M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ddr4_0_333M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => slowest_sync_clk2_1
    );
rst_ps8_0_96M: component design_1_rst_ps8_0_96M_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => zynq_ultra_ps_e_0_pl_clk0
    );
rst_ps8_0_96M1: component design_1_rst_ps8_0_96M_1
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M1_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M1_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M1_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M1_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M1_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => MTS_Block_dac_clk
    );
rst_ps8_0_96M2: component design_1_rst_ps8_0_96M1_0
     port map (
      aux_reset_in => '1',
      bus_struct_reset(0) => NLW_rst_ps8_0_96M2_bus_struct_reset_UNCONNECTED(0),
      dcm_locked => '1',
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      interconnect_aresetn(0) => NLW_rst_ps8_0_96M2_interconnect_aresetn_UNCONNECTED(0),
      mb_debug_sys_rst => '0',
      mb_reset => NLW_rst_ps8_0_96M2_mb_reset_UNCONNECTED,
      peripheral_aresetn(0) => rst_ps8_0_96M2_peripheral_aresetn(0),
      peripheral_reset(0) => NLW_rst_ps8_0_96M2_peripheral_reset_UNCONNECTED(0),
      slowest_sync_clk => slowest_sync_clk3_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rx_channelizer_imp_1TVGQUG is
  port (
    M_AXIS1_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS1_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS1_tlast : out STD_LOGIC;
    M_AXIS1_tready : in STD_LOGIC;
    M_AXIS1_tvalid : out STD_LOGIC;
    M_AXIS2_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS2_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS2_tlast : out STD_LOGIC;
    M_AXIS2_tready : in STD_LOGIC;
    M_AXIS2_tvalid : out STD_LOGIC;
    M_AXIS4_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS4_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS4_tlast : out STD_LOGIC;
    M_AXIS4_tready : in STD_LOGIC;
    M_AXIS4_tvalid : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    M_AXIS_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tlast : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tvalid : out STD_LOGIC;
    S_AXIS0_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS0_tlast : in STD_LOGIC;
    S_AXIS0_tready : out STD_LOGIC;
    S_AXIS0_tvalid : in STD_LOGIC;
    S_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS1_tlast : in STD_LOGIC;
    S_AXIS1_tready : out STD_LOGIC;
    S_AXIS1_tvalid : in STD_LOGIC;
    S_AXIS2_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS2_tlast : in STD_LOGIC;
    S_AXIS2_tready : out STD_LOGIC;
    S_AXIS2_tvalid : in STD_LOGIC;
    S_AXIS3_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS3_tlast : in STD_LOGIC;
    S_AXIS3_tready : out STD_LOGIC;
    S_AXIS3_tvalid : in STD_LOGIC;
    S_AXIS4_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS4_tlast : in STD_LOGIC;
    S_AXIS4_tready : out STD_LOGIC;
    S_AXIS4_tvalid : in STD_LOGIC;
    S_AXIS5_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS5_tlast : in STD_LOGIC;
    S_AXIS5_tready : out STD_LOGIC;
    S_AXIS5_tvalid : in STD_LOGIC;
    S_AXIS6_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS6_tlast : in STD_LOGIC;
    S_AXIS6_tready : out STD_LOGIC;
    S_AXIS6_tvalid : in STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC
  );
end rx_channelizer_imp_1TVGQUG;

architecture STRUCTURE of rx_channelizer_imp_1TVGQUG is
  component design_1_axis_dwidth_converter_0_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_0_5;
  component design_1_axis_dwidth_converter_0_6 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_0_6;
  component design_1_axis_dwidth_converter_1_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_1_3;
  component design_1_axis_dwidth_converter_2_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_2_0;
  component design_1_axis_dwidth_converter_3_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_3_0;
  component design_1_axis_dwidth_converter_3_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_3_1;
  component design_1_axis_dwidth_converter_3_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_3_2;
  component design_1_axis_dwidth_converter_3_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_dwidth_converter_3_3;
  component design_1_axis_combiner_3_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_combiner_3_0;
  component design_1_axis_combiner_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_combiner_1_0;
  component design_1_axis_combiner_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_combiner_0_1;
  component design_1_axis_combiner_0_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_combiner_0_4;
  signal Conn10_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn10_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn10_TLAST : STD_LOGIC;
  signal Conn10_TREADY : STD_LOGIC;
  signal Conn10_TVALID : STD_LOGIC;
  signal Conn11_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn11_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn11_TLAST : STD_LOGIC;
  signal Conn11_TREADY : STD_LOGIC;
  signal Conn11_TVALID : STD_LOGIC;
  signal Conn13_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn13_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn13_TLAST : STD_LOGIC;
  signal Conn13_TREADY : STD_LOGIC;
  signal Conn13_TVALID : STD_LOGIC;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn1_TLAST : STD_LOGIC;
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn1_TVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn2_TLAST : STD_LOGIC;
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC;
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn4_TLAST : STD_LOGIC;
  signal Conn4_TREADY : STD_LOGIC;
  signal Conn4_TVALID : STD_LOGIC;
  signal Conn5_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn5_TLAST : STD_LOGIC;
  signal Conn5_TREADY : STD_LOGIC;
  signal Conn5_TVALID : STD_LOGIC;
  signal Conn6_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn6_TLAST : STD_LOGIC;
  signal Conn6_TREADY : STD_LOGIC;
  signal Conn6_TVALID : STD_LOGIC;
  signal Conn7_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn7_TLAST : STD_LOGIC;
  signal Conn7_TREADY : STD_LOGIC;
  signal Conn7_TVALID : STD_LOGIC;
  signal Conn8_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn8_TLAST : STD_LOGIC;
  signal Conn8_TREADY : STD_LOGIC;
  signal Conn8_TVALID : STD_LOGIC;
  signal Conn9_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn9_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal Conn9_TLAST : STD_LOGIC;
  signal Conn9_TREADY : STD_LOGIC;
  signal Conn9_TVALID : STD_LOGIC;
  signal adc_clk_1 : STD_LOGIC;
  signal axis_dwidth_converter_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_0_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_dwidth_converter_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_1_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_dwidth_converter_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_2_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_dwidth_converter_2_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_3_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_3_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_3_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_3_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_dwidth_converter_3_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_4_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_4_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_4_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_4_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_dwidth_converter_4_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_5_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_5_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_5_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_5_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_dwidth_converter_5_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_6_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_6_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_6_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_6_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_dwidth_converter_6_M_AXIS_TVALID : STD_LOGIC;
  signal axis_dwidth_converter_7_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_dwidth_converter_7_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_dwidth_converter_7_M_AXIS_TLAST : STD_LOGIC;
  signal axis_dwidth_converter_7_M_AXIS_TREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_dwidth_converter_7_M_AXIS_TVALID : STD_LOGIC;
  signal dac_clk_soft_aresetn2_1 : STD_LOGIC;
begin
  Conn10_TREADY <= M_AXIS1_tready;
  Conn11_TREADY <= M_AXIS2_tready;
  Conn13_TREADY <= M_AXIS4_tready;
  Conn1_TDATA(127 downto 0) <= S_AXIS0_tdata(127 downto 0);
  Conn1_TLAST <= S_AXIS0_tlast;
  Conn1_TVALID <= S_AXIS0_tvalid;
  Conn2_TDATA(127 downto 0) <= S_AXIS1_tdata(127 downto 0);
  Conn2_TLAST <= S_AXIS1_tlast;
  Conn2_TVALID <= S_AXIS1_tvalid;
  Conn3_TDATA(127 downto 0) <= S_AXIS_tdata(127 downto 0);
  Conn3_TLAST <= S_AXIS_tlast;
  Conn3_TVALID <= S_AXIS_tvalid;
  Conn4_TDATA(127 downto 0) <= S_AXIS2_tdata(127 downto 0);
  Conn4_TLAST <= S_AXIS2_tlast;
  Conn4_TVALID <= S_AXIS2_tvalid;
  Conn5_TDATA(127 downto 0) <= S_AXIS3_tdata(127 downto 0);
  Conn5_TLAST <= S_AXIS3_tlast;
  Conn5_TVALID <= S_AXIS3_tvalid;
  Conn6_TDATA(127 downto 0) <= S_AXIS4_tdata(127 downto 0);
  Conn6_TLAST <= S_AXIS4_tlast;
  Conn6_TVALID <= S_AXIS4_tvalid;
  Conn7_TDATA(127 downto 0) <= S_AXIS5_tdata(127 downto 0);
  Conn7_TLAST <= S_AXIS5_tlast;
  Conn7_TVALID <= S_AXIS5_tvalid;
  Conn8_TDATA(127 downto 0) <= S_AXIS6_tdata(127 downto 0);
  Conn8_TLAST <= S_AXIS6_tlast;
  Conn8_TVALID <= S_AXIS6_tvalid;
  Conn9_TREADY <= M_AXIS_tready;
  M_AXIS1_tdata(511 downto 0) <= Conn10_TDATA(511 downto 0);
  M_AXIS1_tkeep(63 downto 0) <= Conn10_TKEEP(63 downto 0);
  M_AXIS1_tlast <= Conn10_TLAST;
  M_AXIS1_tvalid <= Conn10_TVALID;
  M_AXIS2_tdata(511 downto 0) <= Conn11_TDATA(511 downto 0);
  M_AXIS2_tkeep(63 downto 0) <= Conn11_TKEEP(63 downto 0);
  M_AXIS2_tlast <= Conn11_TLAST;
  M_AXIS2_tvalid <= Conn11_TVALID;
  M_AXIS4_tdata(511 downto 0) <= Conn13_TDATA(511 downto 0);
  M_AXIS4_tkeep(63 downto 0) <= Conn13_TKEEP(63 downto 0);
  M_AXIS4_tlast <= Conn13_TLAST;
  M_AXIS4_tvalid <= Conn13_TVALID;
  M_AXIS_tdata(511 downto 0) <= Conn9_TDATA(511 downto 0);
  M_AXIS_tkeep(63 downto 0) <= Conn9_TKEEP(63 downto 0);
  M_AXIS_tlast <= Conn9_TLAST;
  M_AXIS_tvalid <= Conn9_TVALID;
  S_AXIS0_tready <= Conn1_TREADY;
  S_AXIS1_tready <= Conn2_TREADY;
  S_AXIS2_tready <= Conn4_TREADY;
  S_AXIS3_tready <= Conn5_TREADY;
  S_AXIS4_tready <= Conn6_TREADY;
  S_AXIS5_tready <= Conn7_TREADY;
  S_AXIS6_tready <= Conn8_TREADY;
  S_AXIS_tready <= Conn3_TREADY;
  adc_clk_1 <= adc_clk;
  dac_clk_soft_aresetn2_1 <= adc_clk_soft_aresetn;
axis_combiner_0: component design_1_axis_combiner_3_0
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(511 downto 0) => Conn9_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn9_TKEEP(63 downto 0),
      m_axis_tlast => Conn9_TLAST,
      m_axis_tready => Conn9_TREADY,
      m_axis_tvalid => Conn9_TVALID,
      s_axis_tdata(511 downto 256) => axis_dwidth_converter_1_M_AXIS_TDATA(255 downto 0),
      s_axis_tdata(255 downto 0) => axis_dwidth_converter_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(63 downto 32) => axis_dwidth_converter_1_M_AXIS_TKEEP(31 downto 0),
      s_axis_tkeep(31 downto 0) => axis_dwidth_converter_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast(1) => axis_dwidth_converter_1_M_AXIS_TLAST,
      s_axis_tlast(0) => axis_dwidth_converter_0_M_AXIS_TLAST,
      s_axis_tready(1) => axis_dwidth_converter_1_M_AXIS_TREADY(1),
      s_axis_tready(0) => axis_dwidth_converter_0_M_AXIS_TREADY(0),
      s_axis_tvalid(1) => axis_dwidth_converter_1_M_AXIS_TVALID,
      s_axis_tvalid(0) => axis_dwidth_converter_0_M_AXIS_TVALID
    );
axis_combiner_1: component design_1_axis_combiner_0_4
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(511 downto 0) => Conn11_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn11_TKEEP(63 downto 0),
      m_axis_tlast => Conn11_TLAST,
      m_axis_tready => Conn11_TREADY,
      m_axis_tvalid => Conn11_TVALID,
      s_axis_tdata(511 downto 256) => axis_dwidth_converter_3_M_AXIS_TDATA(255 downto 0),
      s_axis_tdata(255 downto 0) => axis_dwidth_converter_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(63 downto 32) => axis_dwidth_converter_3_M_AXIS_TKEEP(31 downto 0),
      s_axis_tkeep(31 downto 0) => axis_dwidth_converter_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast(1) => axis_dwidth_converter_3_M_AXIS_TLAST,
      s_axis_tlast(0) => axis_dwidth_converter_2_M_AXIS_TLAST,
      s_axis_tready(1) => axis_dwidth_converter_3_M_AXIS_TREADY(1),
      s_axis_tready(0) => axis_dwidth_converter_2_M_AXIS_TREADY(0),
      s_axis_tvalid(1) => axis_dwidth_converter_3_M_AXIS_TVALID,
      s_axis_tvalid(0) => axis_dwidth_converter_2_M_AXIS_TVALID
    );
axis_combiner_2: component design_1_axis_combiner_1_0
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(511 downto 0) => Conn10_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn10_TKEEP(63 downto 0),
      m_axis_tlast => Conn10_TLAST,
      m_axis_tready => Conn10_TREADY,
      m_axis_tvalid => Conn10_TVALID,
      s_axis_tdata(511 downto 256) => axis_dwidth_converter_5_M_AXIS_TDATA(255 downto 0),
      s_axis_tdata(255 downto 0) => axis_dwidth_converter_4_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(63 downto 32) => axis_dwidth_converter_5_M_AXIS_TKEEP(31 downto 0),
      s_axis_tkeep(31 downto 0) => axis_dwidth_converter_4_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast(1) => axis_dwidth_converter_5_M_AXIS_TLAST,
      s_axis_tlast(0) => axis_dwidth_converter_4_M_AXIS_TLAST,
      s_axis_tready(1) => axis_dwidth_converter_5_M_AXIS_TREADY(1),
      s_axis_tready(0) => axis_dwidth_converter_4_M_AXIS_TREADY(0),
      s_axis_tvalid(1) => axis_dwidth_converter_5_M_AXIS_TVALID,
      s_axis_tvalid(0) => axis_dwidth_converter_4_M_AXIS_TVALID
    );
axis_combiner_3: component design_1_axis_combiner_0_1
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(511 downto 0) => Conn13_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => Conn13_TKEEP(63 downto 0),
      m_axis_tlast => Conn13_TLAST,
      m_axis_tready => Conn13_TREADY,
      m_axis_tvalid => Conn13_TVALID,
      s_axis_tdata(511 downto 256) => axis_dwidth_converter_7_M_AXIS_TDATA(255 downto 0),
      s_axis_tdata(255 downto 0) => axis_dwidth_converter_6_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(63 downto 32) => axis_dwidth_converter_7_M_AXIS_TKEEP(31 downto 0),
      s_axis_tkeep(31 downto 0) => axis_dwidth_converter_6_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast(1) => axis_dwidth_converter_7_M_AXIS_TLAST,
      s_axis_tlast(0) => axis_dwidth_converter_6_M_AXIS_TLAST,
      s_axis_tready(1) => axis_dwidth_converter_7_M_AXIS_TREADY(1),
      s_axis_tready(0) => axis_dwidth_converter_6_M_AXIS_TREADY(0),
      s_axis_tvalid(1) => axis_dwidth_converter_7_M_AXIS_TVALID,
      s_axis_tvalid(0) => axis_dwidth_converter_6_M_AXIS_TVALID
    );
axis_dwidth_converter_0: component design_1_axis_dwidth_converter_0_5
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_0_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_0_M_AXIS_TREADY(0),
      m_axis_tvalid => axis_dwidth_converter_0_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn1_TDATA(127 downto 0),
      s_axis_tlast => Conn1_TLAST,
      s_axis_tready => Conn1_TREADY,
      s_axis_tvalid => Conn1_TVALID
    );
axis_dwidth_converter_1: component design_1_axis_dwidth_converter_0_6
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_1_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_1_M_AXIS_TREADY(1),
      m_axis_tvalid => axis_dwidth_converter_1_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn2_TDATA(127 downto 0),
      s_axis_tlast => Conn2_TLAST,
      s_axis_tready => Conn2_TREADY,
      s_axis_tvalid => Conn2_TVALID
    );
axis_dwidth_converter_2: component design_1_axis_dwidth_converter_1_3
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_2_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_2_M_AXIS_TREADY(0),
      m_axis_tvalid => axis_dwidth_converter_2_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn3_TDATA(127 downto 0),
      s_axis_tlast => Conn3_TLAST,
      s_axis_tready => Conn3_TREADY,
      s_axis_tvalid => Conn3_TVALID
    );
axis_dwidth_converter_3: component design_1_axis_dwidth_converter_2_0
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_3_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_3_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_3_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_3_M_AXIS_TREADY(1),
      m_axis_tvalid => axis_dwidth_converter_3_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn4_TDATA(127 downto 0),
      s_axis_tlast => Conn4_TLAST,
      s_axis_tready => Conn4_TREADY,
      s_axis_tvalid => Conn4_TVALID
    );
axis_dwidth_converter_4: component design_1_axis_dwidth_converter_3_0
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_4_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_4_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_4_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_4_M_AXIS_TREADY(0),
      m_axis_tvalid => axis_dwidth_converter_4_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn5_TDATA(127 downto 0),
      s_axis_tlast => Conn5_TLAST,
      s_axis_tready => Conn5_TREADY,
      s_axis_tvalid => Conn5_TVALID
    );
axis_dwidth_converter_5: component design_1_axis_dwidth_converter_3_1
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_5_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_5_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_5_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_5_M_AXIS_TREADY(1),
      m_axis_tvalid => axis_dwidth_converter_5_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn6_TDATA(127 downto 0),
      s_axis_tlast => Conn6_TLAST,
      s_axis_tready => Conn6_TREADY,
      s_axis_tvalid => Conn6_TVALID
    );
axis_dwidth_converter_6: component design_1_axis_dwidth_converter_3_2
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_6_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_6_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_6_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_6_M_AXIS_TREADY(0),
      m_axis_tvalid => axis_dwidth_converter_6_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn7_TDATA(127 downto 0),
      s_axis_tlast => Conn7_TLAST,
      s_axis_tready => Conn7_TREADY,
      s_axis_tvalid => Conn7_TVALID
    );
axis_dwidth_converter_7: component design_1_axis_dwidth_converter_3_3
     port map (
      aclk => adc_clk_1,
      aresetn => dac_clk_soft_aresetn2_1,
      m_axis_tdata(255 downto 0) => axis_dwidth_converter_7_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_dwidth_converter_7_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_dwidth_converter_7_M_AXIS_TLAST,
      m_axis_tready => axis_dwidth_converter_7_M_AXIS_TREADY(1),
      m_axis_tvalid => axis_dwidth_converter_7_M_AXIS_TVALID,
      s_axis_tdata(127 downto 0) => Conn8_TDATA(127 downto 0),
      s_axis_tlast => Conn8_TLAST,
      s_axis_tready => Conn8_TREADY,
      s_axis_tvalid => Conn8_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity s00_couplers_imp_XOWISC is
  port (
    M_ACLK : in STD_LOGIC;
    M_ARESETN : in STD_LOGIC;
    M_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_arready : in STD_LOGIC;
    M_AXI_arvalid : out STD_LOGIC;
    M_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M_AXI_awready : in STD_LOGIC;
    M_AXI_awvalid : out STD_LOGIC;
    M_AXI_bready : out STD_LOGIC;
    M_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_bvalid : in STD_LOGIC;
    M_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_rready : out STD_LOGIC;
    M_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXI_rvalid : in STD_LOGIC;
    M_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXI_wready : in STD_LOGIC;
    M_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXI_wvalid : out STD_LOGIC;
    S_ACLK : in STD_LOGIC;
    S_ARESETN : in STD_LOGIC;
    S_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_arready : out STD_LOGIC;
    S_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_arvalid : in STD_LOGIC;
    S_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXI_awready : out STD_LOGIC;
    S_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_awvalid : in STD_LOGIC;
    S_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_bready : in STD_LOGIC;
    S_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_bvalid : out STD_LOGIC;
    S_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_rlast : out STD_LOGIC;
    S_AXI_rready : in STD_LOGIC;
    S_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_rvalid : out STD_LOGIC;
    S_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXI_wlast : in STD_LOGIC;
    S_AXI_wready : out STD_LOGIC;
    S_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S_AXI_wvalid : in STD_LOGIC
  );
end s00_couplers_imp_XOWISC;

architecture STRUCTURE of s00_couplers_imp_XOWISC is
  component design_1_auto_ds_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_ds_0;
  component design_1_auto_pc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC
  );
  end component design_1_auto_pc_0;
  signal S_ACLK_1 : STD_LOGIC;
  signal S_ARESETN_1 : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_ARVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_ds_to_auto_pc_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal auto_ds_to_auto_pc_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal auto_ds_to_auto_pc_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_AWREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_ds_to_auto_pc_AWVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_BREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_BVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_RLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_RREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_ds_to_auto_pc_RVALID : STD_LOGIC;
  signal auto_ds_to_auto_pc_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_ds_to_auto_pc_WLAST : STD_LOGIC;
  signal auto_ds_to_auto_pc_WREADY : STD_LOGIC;
  signal auto_ds_to_auto_pc_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_ds_to_auto_pc_WVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s00_couplers_ARREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_ARVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal auto_pc_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal auto_pc_to_s00_couplers_AWREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_AWVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_BREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s00_couplers_BVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_RREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal auto_pc_to_s00_couplers_RVALID : STD_LOGIC;
  signal auto_pc_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal auto_pc_to_s00_couplers_WREADY : STD_LOGIC;
  signal auto_pc_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal auto_pc_to_s00_couplers_WVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_auto_ds_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_ds_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_ds_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_ds_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_auto_ds_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_ds_ARREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_ARVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_auto_ds_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_ds_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_ds_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s00_couplers_to_auto_ds_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_auto_ds_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_auto_ds_AWREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_auto_ds_AWVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_ds_BREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_BVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_auto_ds_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_ds_RLAST : STD_LOGIC;
  signal s00_couplers_to_auto_ds_RREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_auto_ds_RVALID : STD_LOGIC;
  signal s00_couplers_to_auto_ds_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal s00_couplers_to_auto_ds_WLAST : STD_LOGIC;
  signal s00_couplers_to_auto_ds_WREADY : STD_LOGIC;
  signal s00_couplers_to_auto_ds_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s00_couplers_to_auto_ds_WVALID : STD_LOGIC;
begin
  M_AXI_araddr(39 downto 0) <= auto_pc_to_s00_couplers_ARADDR(39 downto 0);
  M_AXI_arprot(2 downto 0) <= auto_pc_to_s00_couplers_ARPROT(2 downto 0);
  M_AXI_arvalid <= auto_pc_to_s00_couplers_ARVALID;
  M_AXI_awaddr(39 downto 0) <= auto_pc_to_s00_couplers_AWADDR(39 downto 0);
  M_AXI_awprot(2 downto 0) <= auto_pc_to_s00_couplers_AWPROT(2 downto 0);
  M_AXI_awvalid <= auto_pc_to_s00_couplers_AWVALID;
  M_AXI_bready <= auto_pc_to_s00_couplers_BREADY;
  M_AXI_rready <= auto_pc_to_s00_couplers_RREADY;
  M_AXI_wdata(31 downto 0) <= auto_pc_to_s00_couplers_WDATA(31 downto 0);
  M_AXI_wstrb(3 downto 0) <= auto_pc_to_s00_couplers_WSTRB(3 downto 0);
  M_AXI_wvalid <= auto_pc_to_s00_couplers_WVALID;
  S_ACLK_1 <= S_ACLK;
  S_ARESETN_1 <= S_ARESETN;
  S_AXI_arready <= s00_couplers_to_auto_ds_ARREADY;
  S_AXI_awready <= s00_couplers_to_auto_ds_AWREADY;
  S_AXI_bid(15 downto 0) <= s00_couplers_to_auto_ds_BID(15 downto 0);
  S_AXI_bresp(1 downto 0) <= s00_couplers_to_auto_ds_BRESP(1 downto 0);
  S_AXI_bvalid <= s00_couplers_to_auto_ds_BVALID;
  S_AXI_rdata(127 downto 0) <= s00_couplers_to_auto_ds_RDATA(127 downto 0);
  S_AXI_rid(15 downto 0) <= s00_couplers_to_auto_ds_RID(15 downto 0);
  S_AXI_rlast <= s00_couplers_to_auto_ds_RLAST;
  S_AXI_rresp(1 downto 0) <= s00_couplers_to_auto_ds_RRESP(1 downto 0);
  S_AXI_rvalid <= s00_couplers_to_auto_ds_RVALID;
  S_AXI_wready <= s00_couplers_to_auto_ds_WREADY;
  auto_pc_to_s00_couplers_ARREADY <= M_AXI_arready;
  auto_pc_to_s00_couplers_AWREADY <= M_AXI_awready;
  auto_pc_to_s00_couplers_BRESP(1 downto 0) <= M_AXI_bresp(1 downto 0);
  auto_pc_to_s00_couplers_BVALID <= M_AXI_bvalid;
  auto_pc_to_s00_couplers_RDATA(31 downto 0) <= M_AXI_rdata(31 downto 0);
  auto_pc_to_s00_couplers_RRESP(1 downto 0) <= M_AXI_rresp(1 downto 0);
  auto_pc_to_s00_couplers_RVALID <= M_AXI_rvalid;
  auto_pc_to_s00_couplers_WREADY <= M_AXI_wready;
  s00_couplers_to_auto_ds_ARADDR(39 downto 0) <= S_AXI_araddr(39 downto 0);
  s00_couplers_to_auto_ds_ARBURST(1 downto 0) <= S_AXI_arburst(1 downto 0);
  s00_couplers_to_auto_ds_ARCACHE(3 downto 0) <= S_AXI_arcache(3 downto 0);
  s00_couplers_to_auto_ds_ARID(15 downto 0) <= S_AXI_arid(15 downto 0);
  s00_couplers_to_auto_ds_ARLEN(7 downto 0) <= S_AXI_arlen(7 downto 0);
  s00_couplers_to_auto_ds_ARLOCK(0) <= S_AXI_arlock(0);
  s00_couplers_to_auto_ds_ARPROT(2 downto 0) <= S_AXI_arprot(2 downto 0);
  s00_couplers_to_auto_ds_ARQOS(3 downto 0) <= S_AXI_arqos(3 downto 0);
  s00_couplers_to_auto_ds_ARSIZE(2 downto 0) <= S_AXI_arsize(2 downto 0);
  s00_couplers_to_auto_ds_ARVALID <= S_AXI_arvalid;
  s00_couplers_to_auto_ds_AWADDR(39 downto 0) <= S_AXI_awaddr(39 downto 0);
  s00_couplers_to_auto_ds_AWBURST(1 downto 0) <= S_AXI_awburst(1 downto 0);
  s00_couplers_to_auto_ds_AWCACHE(3 downto 0) <= S_AXI_awcache(3 downto 0);
  s00_couplers_to_auto_ds_AWID(15 downto 0) <= S_AXI_awid(15 downto 0);
  s00_couplers_to_auto_ds_AWLEN(7 downto 0) <= S_AXI_awlen(7 downto 0);
  s00_couplers_to_auto_ds_AWLOCK(0) <= S_AXI_awlock(0);
  s00_couplers_to_auto_ds_AWPROT(2 downto 0) <= S_AXI_awprot(2 downto 0);
  s00_couplers_to_auto_ds_AWQOS(3 downto 0) <= S_AXI_awqos(3 downto 0);
  s00_couplers_to_auto_ds_AWSIZE(2 downto 0) <= S_AXI_awsize(2 downto 0);
  s00_couplers_to_auto_ds_AWVALID <= S_AXI_awvalid;
  s00_couplers_to_auto_ds_BREADY <= S_AXI_bready;
  s00_couplers_to_auto_ds_RREADY <= S_AXI_rready;
  s00_couplers_to_auto_ds_WDATA(127 downto 0) <= S_AXI_wdata(127 downto 0);
  s00_couplers_to_auto_ds_WLAST <= S_AXI_wlast;
  s00_couplers_to_auto_ds_WSTRB(15 downto 0) <= S_AXI_wstrb(15 downto 0);
  s00_couplers_to_auto_ds_WVALID <= S_AXI_wvalid;
auto_ds: component design_1_auto_ds_0
     port map (
      m_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      m_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      m_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      m_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      m_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      m_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      m_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      m_axi_arready => auto_ds_to_auto_pc_ARREADY,
      m_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      m_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      m_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      m_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      m_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      m_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      m_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      m_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      m_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      m_axi_awready => auto_ds_to_auto_pc_AWREADY,
      m_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      m_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      m_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      m_axi_bready => auto_ds_to_auto_pc_BREADY,
      m_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      m_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      m_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      m_axi_rlast => auto_ds_to_auto_pc_RLAST,
      m_axi_rready => auto_ds_to_auto_pc_RREADY,
      m_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      m_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      m_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      m_axi_wlast => auto_ds_to_auto_pc_WLAST,
      m_axi_wready => auto_ds_to_auto_pc_WREADY,
      m_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      m_axi_wvalid => auto_ds_to_auto_pc_WVALID,
      s_axi_aclk => S_ACLK_1,
      s_axi_araddr(39 downto 0) => s00_couplers_to_auto_ds_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => s00_couplers_to_auto_ds_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => s00_couplers_to_auto_ds_ARCACHE(3 downto 0),
      s_axi_aresetn => S_ARESETN_1,
      s_axi_arid(15 downto 0) => s00_couplers_to_auto_ds_ARID(15 downto 0),
      s_axi_arlen(7 downto 0) => s00_couplers_to_auto_ds_ARLEN(7 downto 0),
      s_axi_arlock(0) => s00_couplers_to_auto_ds_ARLOCK(0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_auto_ds_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => s00_couplers_to_auto_ds_ARQOS(3 downto 0),
      s_axi_arready => s00_couplers_to_auto_ds_ARREADY,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => s00_couplers_to_auto_ds_ARSIZE(2 downto 0),
      s_axi_arvalid => s00_couplers_to_auto_ds_ARVALID,
      s_axi_awaddr(39 downto 0) => s00_couplers_to_auto_ds_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => s00_couplers_to_auto_ds_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => s00_couplers_to_auto_ds_AWCACHE(3 downto 0),
      s_axi_awid(15 downto 0) => s00_couplers_to_auto_ds_AWID(15 downto 0),
      s_axi_awlen(7 downto 0) => s00_couplers_to_auto_ds_AWLEN(7 downto 0),
      s_axi_awlock(0) => s00_couplers_to_auto_ds_AWLOCK(0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_auto_ds_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => s00_couplers_to_auto_ds_AWQOS(3 downto 0),
      s_axi_awready => s00_couplers_to_auto_ds_AWREADY,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => s00_couplers_to_auto_ds_AWSIZE(2 downto 0),
      s_axi_awvalid => s00_couplers_to_auto_ds_AWVALID,
      s_axi_bid(15 downto 0) => s00_couplers_to_auto_ds_BID(15 downto 0),
      s_axi_bready => s00_couplers_to_auto_ds_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_auto_ds_BRESP(1 downto 0),
      s_axi_bvalid => s00_couplers_to_auto_ds_BVALID,
      s_axi_rdata(127 downto 0) => s00_couplers_to_auto_ds_RDATA(127 downto 0),
      s_axi_rid(15 downto 0) => s00_couplers_to_auto_ds_RID(15 downto 0),
      s_axi_rlast => s00_couplers_to_auto_ds_RLAST,
      s_axi_rready => s00_couplers_to_auto_ds_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_auto_ds_RRESP(1 downto 0),
      s_axi_rvalid => s00_couplers_to_auto_ds_RVALID,
      s_axi_wdata(127 downto 0) => s00_couplers_to_auto_ds_WDATA(127 downto 0),
      s_axi_wlast => s00_couplers_to_auto_ds_WLAST,
      s_axi_wready => s00_couplers_to_auto_ds_WREADY,
      s_axi_wstrb(15 downto 0) => s00_couplers_to_auto_ds_WSTRB(15 downto 0),
      s_axi_wvalid => s00_couplers_to_auto_ds_WVALID
    );
auto_pc: component design_1_auto_pc_0
     port map (
      aclk => S_ACLK_1,
      aresetn => S_ARESETN_1,
      m_axi_araddr(39 downto 0) => auto_pc_to_s00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(2 downto 0) => auto_pc_to_s00_couplers_ARPROT(2 downto 0),
      m_axi_arready => auto_pc_to_s00_couplers_ARREADY,
      m_axi_arvalid => auto_pc_to_s00_couplers_ARVALID,
      m_axi_awaddr(39 downto 0) => auto_pc_to_s00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(2 downto 0) => auto_pc_to_s00_couplers_AWPROT(2 downto 0),
      m_axi_awready => auto_pc_to_s00_couplers_AWREADY,
      m_axi_awvalid => auto_pc_to_s00_couplers_AWVALID,
      m_axi_bready => auto_pc_to_s00_couplers_BREADY,
      m_axi_bresp(1 downto 0) => auto_pc_to_s00_couplers_BRESP(1 downto 0),
      m_axi_bvalid => auto_pc_to_s00_couplers_BVALID,
      m_axi_rdata(31 downto 0) => auto_pc_to_s00_couplers_RDATA(31 downto 0),
      m_axi_rready => auto_pc_to_s00_couplers_RREADY,
      m_axi_rresp(1 downto 0) => auto_pc_to_s00_couplers_RRESP(1 downto 0),
      m_axi_rvalid => auto_pc_to_s00_couplers_RVALID,
      m_axi_wdata(31 downto 0) => auto_pc_to_s00_couplers_WDATA(31 downto 0),
      m_axi_wready => auto_pc_to_s00_couplers_WREADY,
      m_axi_wstrb(3 downto 0) => auto_pc_to_s00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid => auto_pc_to_s00_couplers_WVALID,
      s_axi_araddr(39 downto 0) => auto_ds_to_auto_pc_ARADDR(39 downto 0),
      s_axi_arburst(1 downto 0) => auto_ds_to_auto_pc_ARBURST(1 downto 0),
      s_axi_arcache(3 downto 0) => auto_ds_to_auto_pc_ARCACHE(3 downto 0),
      s_axi_arlen(7 downto 0) => auto_ds_to_auto_pc_ARLEN(7 downto 0),
      s_axi_arlock(0) => auto_ds_to_auto_pc_ARLOCK(0),
      s_axi_arprot(2 downto 0) => auto_ds_to_auto_pc_ARPROT(2 downto 0),
      s_axi_arqos(3 downto 0) => auto_ds_to_auto_pc_ARQOS(3 downto 0),
      s_axi_arready => auto_ds_to_auto_pc_ARREADY,
      s_axi_arregion(3 downto 0) => auto_ds_to_auto_pc_ARREGION(3 downto 0),
      s_axi_arsize(2 downto 0) => auto_ds_to_auto_pc_ARSIZE(2 downto 0),
      s_axi_arvalid => auto_ds_to_auto_pc_ARVALID,
      s_axi_awaddr(39 downto 0) => auto_ds_to_auto_pc_AWADDR(39 downto 0),
      s_axi_awburst(1 downto 0) => auto_ds_to_auto_pc_AWBURST(1 downto 0),
      s_axi_awcache(3 downto 0) => auto_ds_to_auto_pc_AWCACHE(3 downto 0),
      s_axi_awlen(7 downto 0) => auto_ds_to_auto_pc_AWLEN(7 downto 0),
      s_axi_awlock(0) => auto_ds_to_auto_pc_AWLOCK(0),
      s_axi_awprot(2 downto 0) => auto_ds_to_auto_pc_AWPROT(2 downto 0),
      s_axi_awqos(3 downto 0) => auto_ds_to_auto_pc_AWQOS(3 downto 0),
      s_axi_awready => auto_ds_to_auto_pc_AWREADY,
      s_axi_awregion(3 downto 0) => auto_ds_to_auto_pc_AWREGION(3 downto 0),
      s_axi_awsize(2 downto 0) => auto_ds_to_auto_pc_AWSIZE(2 downto 0),
      s_axi_awvalid => auto_ds_to_auto_pc_AWVALID,
      s_axi_bready => auto_ds_to_auto_pc_BREADY,
      s_axi_bresp(1 downto 0) => auto_ds_to_auto_pc_BRESP(1 downto 0),
      s_axi_bvalid => auto_ds_to_auto_pc_BVALID,
      s_axi_rdata(31 downto 0) => auto_ds_to_auto_pc_RDATA(31 downto 0),
      s_axi_rlast => auto_ds_to_auto_pc_RLAST,
      s_axi_rready => auto_ds_to_auto_pc_RREADY,
      s_axi_rresp(1 downto 0) => auto_ds_to_auto_pc_RRESP(1 downto 0),
      s_axi_rvalid => auto_ds_to_auto_pc_RVALID,
      s_axi_wdata(31 downto 0) => auto_ds_to_auto_pc_WDATA(31 downto 0),
      s_axi_wlast => auto_ds_to_auto_pc_WLAST,
      s_axi_wready => auto_ds_to_auto_pc_WREADY,
      s_axi_wstrb(3 downto 0) => auto_ds_to_auto_pc_WSTRB(3 downto 0),
      s_axi_wvalid => auto_ds_to_auto_pc_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_10HZZ3I is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    chn_mux_clk : in STD_LOGIC;
    chn_mux_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    chn_mux_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
end soft_reset_imp_10HZZ3I;

architecture STRUCTURE of soft_reset_imp_10HZZ3I is
  component design_1_xlslice_0_16 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_16;
  component design_1_sync_0_19 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_19;
  component design_1_xlconstant_0_13 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_13;
  component design_1_util_vector_logic_2_6 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_6;
  component design_1_util_vector_logic_0_23 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_23;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  chn_mux_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dac_clk_aresetn_1(0) <= chn_mux_clk_aresetn(0);
  dest_clk_0_1 <= chn_mux_clk;
sync_0: component design_1_sync_0_19
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_23
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_6
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_13
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_16
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_11CAAXX is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_11CAAXX;

architecture STRUCTURE of soft_reset_imp_11CAAXX is
  component design_1_xlslice_0_20 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_20;
  component design_1_sync_0_26 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_26;
  component design_1_sync_1_8 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_8;
  component design_1_xlconstant_0_21 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_21;
  component design_1_util_vector_logic_2_10 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_10;
  component design_1_util_vector_logic_0_34 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_34;
  component design_1_util_vector_logic_1_33 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_33;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_26
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_8
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_34
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_33
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_10
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_21
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_20
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_1511DAI is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_1511DAI;

architecture STRUCTURE of soft_reset_imp_1511DAI is
  component design_1_xlslice_0_17 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_17;
  component design_1_sync_0_20 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_20;
  component design_1_sync_1_5 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_5;
  component design_1_xlconstant_0_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_15;
  component design_1_util_vector_logic_2_7 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_7;
  component design_1_util_vector_logic_0_28 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_28;
  component design_1_util_vector_logic_1_24 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_24;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_20
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_5
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_28
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_24
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_7
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_15
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_17
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_1D8QB8 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_1D8QB8;

architecture STRUCTURE of soft_reset_imp_1D8QB8 is
  component design_1_xlslice_0_10 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_10;
  component design_1_sync_0_14 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_14;
  component design_1_sync_1_2 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_2;
  component design_1_xlconstant_0_8 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_8;
  component design_1_util_vector_logic_2_3 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_3;
  component design_1_util_vector_logic_0_16 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_16;
  component design_1_util_vector_logic_1_9 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_9;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_14
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_2
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_16
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_9
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_3
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_8
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_10
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_1R8Y4DF is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_1R8Y4DF;

architecture STRUCTURE of soft_reset_imp_1R8Y4DF is
  component design_1_xlslice_0_11 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_11;
  component design_1_sync_0_16 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_16;
  component design_1_sync_1_3 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_3;
  component design_1_xlconstant_0_10 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_10;
  component design_1_util_vector_logic_2_4 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_4;
  component design_1_util_vector_logic_0_19 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_19;
  component design_1_util_vector_logic_1_13 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_13;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_16
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_3
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_19
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_13
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_4
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_10
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_11
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_1WGH8LO is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_1WGH8LO;

architecture STRUCTURE of soft_reset_imp_1WGH8LO is
  component design_1_xlslice_0_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_2;
  component design_1_sync_0_0 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_0;
  component design_1_sync_0_1 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_1;
  component design_1_xlconstant_0_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_0;
  component design_1_util_vector_logic_2_0 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_0;
  component design_1_util_vector_logic_0_7 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_7;
  component design_1_util_vector_logic_0_8 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_8;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_0
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_0_1
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_7
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_0_8
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_0
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_0
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_2
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_4W7TY3 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_4W7TY3;

architecture STRUCTURE of soft_reset_imp_4W7TY3 is
  component design_1_xlslice_0_7 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_7;
  component design_1_sync_0_6 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_6;
  component design_1_sync_1_0 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_0;
  component design_1_xlconstant_0_4 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_4;
  component design_1_util_vector_logic_2_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_1;
  component design_1_util_vector_logic_0_10 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_10;
  component design_1_util_vector_logic_1_1 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_1;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_6
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_0
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_10
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_1
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_1
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_4
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_7
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_97JSJ6 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    adc_clk : in STD_LOGIC;
    adc_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_97JSJ6;

architecture STRUCTURE of soft_reset_imp_97JSJ6 is
  component design_1_xlslice_0_13 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_13;
  component design_1_sync_0_18 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_18;
  component design_1_sync_1_4 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_4;
  component design_1_xlconstant_0_12 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_12;
  component design_1_util_vector_logic_2_5 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_5;
  component design_1_util_vector_logic_0_20 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_20;
  component design_1_util_vector_logic_1_15 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_15;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  adc_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= adc_clk_aresetn(0);
  dest_clk_0_1 <= adc_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_18
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_4
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_20
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_15
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_5
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_12
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_13
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_R29C36 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_R29C36;

architecture STRUCTURE of soft_reset_imp_R29C36 is
  component design_1_xlslice_0_19 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_19;
  component design_1_sync_0_24 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_24;
  component design_1_sync_1_7 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_7;
  component design_1_xlconstant_0_19 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_19;
  component design_1_util_vector_logic_2_9 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_9;
  component design_1_util_vector_logic_0_32 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_32;
  component design_1_util_vector_logic_1_30 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_30;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_24
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_7
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_32
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_30
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_9
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_19
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_19
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity soft_reset_imp_WEBGV1 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_soft_resetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk : in STD_LOGIC;
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_aclk_300 : in STD_LOGIC
  );
end soft_reset_imp_WEBGV1;

architecture STRUCTURE of soft_reset_imp_WEBGV1 is
  component design_1_xlslice_0_18 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_18;
  component design_1_sync_0_22 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_0_22;
  component design_1_sync_1_6 is
  port (
    src_in : in STD_LOGIC;
    dest_out : out STD_LOGIC;
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC
  );
  end component design_1_sync_1_6;
  component design_1_xlconstant_0_17 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_17;
  component design_1_util_vector_logic_2_8 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_2_8;
  component design_1_util_vector_logic_0_30 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_0_30;
  component design_1_util_vector_logic_1_27 is
  port (
    Op1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Op2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Res : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_util_vector_logic_1_27;
  signal Din_1_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_clk_0_1 : STD_LOGIC;
  signal dest_clk_1_1 : STD_LOGIC;
  signal sync_0_dest_out : STD_LOGIC;
  signal sync_1_dest_out : STD_LOGIC;
  signal util_vector_logic_0_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_2_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Din_1_1(94 downto 0) <= Din_0(94 downto 0);
  axi_resetn_1(0) <= axi_resetn(0);
  axi_soft_resetn(0) <= util_vector_logic_1_Res(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= util_vector_logic_0_Res(0);
  dest_clk_0_1 <= dac_clk;
  dest_clk_1_1 <= s_axis_aclk_300;
sync_0: component design_1_sync_0_22
     port map (
      dest_clk => dest_clk_0_1,
      dest_out => sync_0_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
sync_1: component design_1_sync_1_6
     port map (
      dest_clk => dest_clk_1_1,
      dest_out => sync_1_dest_out,
      src_clk => xlconstant_0_dout(0),
      src_in => util_vector_logic_2_Res(0)
    );
util_vector_logic_0: component design_1_util_vector_logic_0_30
     port map (
      Op1(0) => dac_clk_aresetn_1(0),
      Op2(0) => sync_0_dest_out,
      Res(0) => util_vector_logic_0_Res(0)
    );
util_vector_logic_1: component design_1_util_vector_logic_1_27
     port map (
      Op1(0) => sync_1_dest_out,
      Op2(0) => axi_resetn_1(0),
      Res(0) => util_vector_logic_1_Res(0)
    );
util_vector_logic_2: component design_1_util_vector_logic_2_8
     port map (
      Op1(0) => xlslice_0_Dout(0),
      Res(0) => util_vector_logic_2_Res(0)
    );
xlconstant_0: component design_1_xlconstant_0_17
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
xlslice_0: component design_1_xlslice_0_18
     port map (
      Din(94 downto 0) => Din_1_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity tx_channelizer_imp_J142JG is
  port (
    SLOT_0_AXIS1_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS1_tready : in STD_LOGIC;
    SLOT_0_AXIS1_tvalid : out STD_LOGIC;
    SLOT_0_AXIS2_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS2_tready : in STD_LOGIC;
    SLOT_0_AXIS2_tvalid : out STD_LOGIC;
    SLOT_0_AXIS3_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS3_tready : in STD_LOGIC;
    SLOT_0_AXIS3_tvalid : out STD_LOGIC;
    SLOT_0_AXIS4_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS4_tready : in STD_LOGIC;
    SLOT_0_AXIS4_tvalid : out STD_LOGIC;
    SLOT_0_AXIS5_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS5_tready : in STD_LOGIC;
    SLOT_0_AXIS5_tvalid : out STD_LOGIC;
    SLOT_0_AXIS6_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS6_tready : in STD_LOGIC;
    SLOT_0_AXIS6_tvalid : out STD_LOGIC;
    SLOT_0_AXIS7_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS7_tready : in STD_LOGIC;
    SLOT_0_AXIS7_tvalid : out STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS1_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS1_tlast : in STD_LOGIC;
    S_AXIS1_tready : out STD_LOGIC;
    S_AXIS1_tvalid : in STD_LOGIC;
    S_AXIS2_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS2_tlast : in STD_LOGIC;
    S_AXIS2_tready : out STD_LOGIC;
    S_AXIS2_tvalid : in STD_LOGIC;
    S_AXIS3_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS3_tlast : in STD_LOGIC;
    S_AXIS3_tready : out STD_LOGIC;
    S_AXIS3_tvalid : in STD_LOGIC;
    S_AXIS4_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS4_tlast : in STD_LOGIC;
    S_AXIS4_tready : out STD_LOGIC;
    S_AXIS4_tvalid : in STD_LOGIC;
    S_AXIS5_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS5_tlast : in STD_LOGIC;
    S_AXIS5_tready : out STD_LOGIC;
    S_AXIS5_tvalid : in STD_LOGIC;
    S_AXIS6_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS6_tlast : in STD_LOGIC;
    S_AXIS6_tready : out STD_LOGIC;
    S_AXIS6_tvalid : in STD_LOGIC;
    S_AXIS7_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS7_tlast : in STD_LOGIC;
    S_AXIS7_tready : out STD_LOGIC;
    S_AXIS7_tvalid : in STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC
  );
end tx_channelizer_imp_J142JG;

architecture STRUCTURE of tx_channelizer_imp_J142JG is
  component design_1_axis_register_slice_0_23 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_23;
  component design_1_axis_register_slice_0_24 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_24;
  component design_1_axis_register_slice_0_26 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_26;
  component design_1_axis_register_slice_0_27 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_27;
  component design_1_axis_register_slice_0_28 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_28;
  component design_1_axis_register_slice_0_29 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_29;
  component design_1_axis_register_slice_0_30 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_30;
  component design_1_axis_register_slice_0_25 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_25;
  signal Conn10_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn10_TREADY : STD_LOGIC;
  signal Conn10_TVALID : STD_LOGIC;
  signal Conn11_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn11_TLAST : STD_LOGIC;
  signal Conn11_TREADY : STD_LOGIC;
  signal Conn11_TVALID : STD_LOGIC;
  signal Conn12_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn12_TREADY : STD_LOGIC;
  signal Conn12_TVALID : STD_LOGIC;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn1_TLAST : STD_LOGIC;
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn1_TVALID : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn3_TVALID : STD_LOGIC;
  signal Conn4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn4_TREADY : STD_LOGIC;
  signal Conn4_TVALID : STD_LOGIC;
  signal Conn5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn5_TLAST : STD_LOGIC;
  signal Conn5_TREADY : STD_LOGIC;
  signal Conn5_TVALID : STD_LOGIC;
  signal Conn6_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn6_TREADY : STD_LOGIC;
  signal Conn6_TVALID : STD_LOGIC;
  signal Conn7_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn7_TLAST : STD_LOGIC;
  signal Conn7_TREADY : STD_LOGIC;
  signal Conn7_TVALID : STD_LOGIC;
  signal Conn8_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn8_TREADY : STD_LOGIC;
  signal Conn8_TVALID : STD_LOGIC;
  signal Conn9_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn9_TLAST : STD_LOGIC;
  signal Conn9_TREADY : STD_LOGIC;
  signal Conn9_TVALID : STD_LOGIC;
  signal S_AXIS5_1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal S_AXIS5_1_TLAST : STD_LOGIC;
  signal S_AXIS5_1_TREADY : STD_LOGIC;
  signal S_AXIS5_1_TVALID : STD_LOGIC;
  signal S_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal S_AXIS_1_TLAST : STD_LOGIC;
  signal S_AXIS_1_TREADY : STD_LOGIC;
  signal S_AXIS_1_TVALID : STD_LOGIC;
  signal aresetn_1 : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_register_slice_5_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_5_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_5_M_AXIS_TVALID : STD_LOGIC;
  signal s_axis_aclk1_1 : STD_LOGIC;
  signal NLW_axis_register_slice_0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_1_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_2_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_3_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_4_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_5_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_6_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_7_m_axis_tlast_UNCONNECTED : STD_LOGIC;
begin
  Conn10_TREADY <= SLOT_0_AXIS4_tready;
  Conn11_TDATA(255 downto 0) <= S_AXIS7_tdata(255 downto 0);
  Conn11_TLAST <= S_AXIS7_tlast;
  Conn11_TVALID <= S_AXIS7_tvalid;
  Conn12_TREADY <= SLOT_0_AXIS7_tready;
  Conn1_TDATA(255 downto 0) <= S_AXIS1_tdata(255 downto 0);
  Conn1_TLAST <= S_AXIS1_tlast;
  Conn1_TVALID <= S_AXIS1_tvalid;
  Conn2_TREADY <= SLOT_0_AXIS1_tready;
  Conn3_TDATA(255 downto 0) <= S_AXIS2_tdata(255 downto 0);
  Conn3_TLAST <= S_AXIS2_tlast;
  Conn3_TVALID <= S_AXIS2_tvalid;
  Conn4_TREADY <= SLOT_0_AXIS2_tready;
  Conn5_TDATA(255 downto 0) <= S_AXIS3_tdata(255 downto 0);
  Conn5_TLAST <= S_AXIS3_tlast;
  Conn5_TVALID <= S_AXIS3_tvalid;
  Conn6_TREADY <= SLOT_0_AXIS5_tready;
  Conn7_TDATA(255 downto 0) <= S_AXIS4_tdata(255 downto 0);
  Conn7_TLAST <= S_AXIS4_tlast;
  Conn7_TVALID <= S_AXIS4_tvalid;
  Conn8_TREADY <= SLOT_0_AXIS6_tready;
  Conn9_TDATA(255 downto 0) <= S_AXIS6_tdata(255 downto 0);
  Conn9_TLAST <= S_AXIS6_tlast;
  Conn9_TVALID <= S_AXIS6_tvalid;
  SLOT_0_AXIS1_tdata(255 downto 0) <= Conn2_TDATA(255 downto 0);
  SLOT_0_AXIS1_tvalid <= Conn2_TVALID;
  SLOT_0_AXIS2_tdata(255 downto 0) <= Conn4_TDATA(255 downto 0);
  SLOT_0_AXIS2_tvalid <= Conn4_TVALID;
  SLOT_0_AXIS3_tdata(255 downto 0) <= axis_register_slice_5_M_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS3_tvalid <= axis_register_slice_5_M_AXIS_TVALID;
  SLOT_0_AXIS4_tdata(255 downto 0) <= Conn10_TDATA(255 downto 0);
  SLOT_0_AXIS4_tvalid <= Conn10_TVALID;
  SLOT_0_AXIS5_tdata(255 downto 0) <= Conn6_TDATA(255 downto 0);
  SLOT_0_AXIS5_tvalid <= Conn6_TVALID;
  SLOT_0_AXIS6_tdata(255 downto 0) <= Conn8_TDATA(255 downto 0);
  SLOT_0_AXIS6_tvalid <= Conn8_TVALID;
  SLOT_0_AXIS7_tdata(255 downto 0) <= Conn12_TDATA(255 downto 0);
  SLOT_0_AXIS7_tvalid <= Conn12_TVALID;
  SLOT_0_AXIS_tdata(255 downto 0) <= axis_register_slice_0_M_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tvalid <= axis_register_slice_0_M_AXIS_TVALID;
  S_AXIS1_tready <= Conn1_TREADY;
  S_AXIS2_tready <= Conn3_TREADY;
  S_AXIS3_tready <= Conn5_TREADY;
  S_AXIS4_tready <= Conn7_TREADY;
  S_AXIS5_1_TDATA(255 downto 0) <= S_AXIS5_tdata(255 downto 0);
  S_AXIS5_1_TLAST <= S_AXIS5_tlast;
  S_AXIS5_1_TVALID <= S_AXIS5_tvalid;
  S_AXIS5_tready <= S_AXIS5_1_TREADY;
  S_AXIS6_tready <= Conn9_TREADY;
  S_AXIS7_tready <= Conn11_TREADY;
  S_AXIS_1_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  S_AXIS_1_TLAST <= S_AXIS_tlast;
  S_AXIS_1_TVALID <= S_AXIS_tvalid;
  S_AXIS_tready <= S_AXIS_1_TREADY;
  aresetn_1 <= aresetn;
  axis_register_slice_0_M_AXIS_TREADY <= SLOT_0_AXIS_tready;
  axis_register_slice_5_M_AXIS_TREADY <= SLOT_0_AXIS3_tready;
  s_axis_aclk1_1 <= s_axis_aclk1;
axis_register_slice_0: component design_1_axis_register_slice_0_23
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => S_AXIS_1_TDATA(255 downto 0),
      s_axis_tlast => S_AXIS_1_TLAST,
      s_axis_tready => S_AXIS_1_TREADY,
      s_axis_tvalid => S_AXIS_1_TVALID
    );
axis_register_slice_1: component design_1_axis_register_slice_0_24
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => Conn2_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_1_m_axis_tlast_UNCONNECTED,
      m_axis_tready => Conn2_TREADY,
      m_axis_tvalid => Conn2_TVALID,
      s_axis_tdata(255 downto 0) => Conn1_TDATA(255 downto 0),
      s_axis_tlast => Conn1_TLAST,
      s_axis_tready => Conn1_TREADY,
      s_axis_tvalid => Conn1_TVALID
    );
axis_register_slice_2: component design_1_axis_register_slice_0_25
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => Conn4_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_2_m_axis_tlast_UNCONNECTED,
      m_axis_tready => Conn4_TREADY,
      m_axis_tvalid => Conn4_TVALID,
      s_axis_tdata(255 downto 0) => Conn3_TDATA(255 downto 0),
      s_axis_tlast => Conn3_TLAST,
      s_axis_tready => Conn3_TREADY,
      s_axis_tvalid => Conn3_TVALID
    );
axis_register_slice_3: component design_1_axis_register_slice_0_26
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => Conn6_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_3_m_axis_tlast_UNCONNECTED,
      m_axis_tready => Conn6_TREADY,
      m_axis_tvalid => Conn6_TVALID,
      s_axis_tdata(255 downto 0) => Conn5_TDATA(255 downto 0),
      s_axis_tlast => Conn5_TLAST,
      s_axis_tready => Conn5_TREADY,
      s_axis_tvalid => Conn5_TVALID
    );
axis_register_slice_4: component design_1_axis_register_slice_0_27
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => Conn8_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_4_m_axis_tlast_UNCONNECTED,
      m_axis_tready => Conn8_TREADY,
      m_axis_tvalid => Conn8_TVALID,
      s_axis_tdata(255 downto 0) => Conn7_TDATA(255 downto 0),
      s_axis_tlast => Conn7_TLAST,
      s_axis_tready => Conn7_TREADY,
      s_axis_tvalid => Conn7_TVALID
    );
axis_register_slice_5: component design_1_axis_register_slice_0_28
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => axis_register_slice_5_M_AXIS_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_5_m_axis_tlast_UNCONNECTED,
      m_axis_tready => axis_register_slice_5_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_5_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => S_AXIS5_1_TDATA(255 downto 0),
      s_axis_tlast => S_AXIS5_1_TLAST,
      s_axis_tready => S_AXIS5_1_TREADY,
      s_axis_tvalid => S_AXIS5_1_TVALID
    );
axis_register_slice_6: component design_1_axis_register_slice_0_29
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => Conn10_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_6_m_axis_tlast_UNCONNECTED,
      m_axis_tready => Conn10_TREADY,
      m_axis_tvalid => Conn10_TVALID,
      s_axis_tdata(255 downto 0) => Conn9_TDATA(255 downto 0),
      s_axis_tlast => Conn9_TLAST,
      s_axis_tready => Conn9_TREADY,
      s_axis_tvalid => Conn9_TVALID
    );
axis_register_slice_7: component design_1_axis_register_slice_0_30
     port map (
      aclk => s_axis_aclk1_1,
      aresetn => aresetn_1,
      m_axis_tdata(255 downto 0) => Conn12_TDATA(255 downto 0),
      m_axis_tlast => NLW_axis_register_slice_7_m_axis_tlast_UNCONNECTED,
      m_axis_tready => Conn12_TREADY,
      m_axis_tvalid => Conn12_TVALID,
      s_axis_tdata(255 downto 0) => Conn11_TDATA(255 downto 0),
      s_axis_tlast => Conn11_TLAST,
      s_axis_tready => Conn11_TREADY,
      s_axis_tvalid => Conn11_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity SPB_blocks_imp_UQ6IDJ is
  port (
    M00_AXIS1_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXIS1_tlast : out STD_LOGIC;
    M00_AXIS1_tready : in STD_LOGIC;
    M00_AXIS1_tvalid : out STD_LOGIC;
    M00_AXIS2_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXIS2_tlast : out STD_LOGIC;
    M00_AXIS2_tready : in STD_LOGIC;
    M00_AXIS2_tvalid : out STD_LOGIC;
    M00_AXIS3_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXIS3_tlast : out STD_LOGIC;
    M00_AXIS3_tready : in STD_LOGIC;
    M00_AXIS3_tvalid : out STD_LOGIC;
    M00_AXIS_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M00_AXIS_tlast : out STD_LOGIC;
    M00_AXIS_tready : in STD_LOGIC;
    M00_AXIS_tvalid : out STD_LOGIC;
    M01_AXIS1_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M01_AXIS1_tlast : out STD_LOGIC;
    M01_AXIS1_tready : in STD_LOGIC;
    M01_AXIS1_tvalid : out STD_LOGIC;
    M01_AXIS2_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M01_AXIS2_tlast : out STD_LOGIC;
    M01_AXIS2_tready : in STD_LOGIC;
    M01_AXIS2_tvalid : out STD_LOGIC;
    M01_AXIS3_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M01_AXIS3_tlast : out STD_LOGIC;
    M01_AXIS3_tready : in STD_LOGIC;
    M01_AXIS3_tvalid : out STD_LOGIC;
    M01_AXIS_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    M01_AXIS_tlast : out STD_LOGIC;
    M01_AXIS_tready : in STD_LOGIC;
    M01_AXIS_tvalid : out STD_LOGIC;
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_arready : out STD_LOGIC;
    S00_AXI2_arvalid : in STD_LOGIC;
    S00_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_awready : out STD_LOGIC;
    S00_AXI2_awvalid : in STD_LOGIC;
    S00_AXI2_bready : in STD_LOGIC;
    S00_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_bvalid : out STD_LOGIC;
    S00_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_rready : in STD_LOGIC;
    S00_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_rvalid : out STD_LOGIC;
    S00_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_wready : out STD_LOGIC;
    S00_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI2_wvalid : in STD_LOGIC;
    S00_AXI3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_arready : out STD_LOGIC;
    S00_AXI3_arvalid : in STD_LOGIC;
    S00_AXI3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_awready : out STD_LOGIC;
    S00_AXI3_awvalid : in STD_LOGIC;
    S00_AXI3_bready : in STD_LOGIC;
    S00_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_bvalid : out STD_LOGIC;
    S00_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_rready : in STD_LOGIC;
    S00_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_rvalid : out STD_LOGIC;
    S00_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_wready : out STD_LOGIC;
    S00_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI3_wvalid : in STD_LOGIC;
    S00_AXI4_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_arready : out STD_LOGIC;
    S00_AXI4_arvalid : in STD_LOGIC;
    S00_AXI4_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_awready : out STD_LOGIC;
    S00_AXI4_awvalid : in STD_LOGIC;
    S00_AXI4_bready : in STD_LOGIC;
    S00_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_bvalid : out STD_LOGIC;
    S00_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_rready : in STD_LOGIC;
    S00_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_rvalid : out STD_LOGIC;
    S00_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_wready : out STD_LOGIC;
    S00_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI4_wvalid : in STD_LOGIC;
    S00_AXI5_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_arready : out STD_LOGIC;
    S00_AXI5_arvalid : in STD_LOGIC;
    S00_AXI5_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_awready : out STD_LOGIC;
    S00_AXI5_awvalid : in STD_LOGIC;
    S00_AXI5_bready : in STD_LOGIC;
    S00_AXI5_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_bvalid : out STD_LOGIC;
    S00_AXI5_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_rready : in STD_LOGIC;
    S00_AXI5_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_rvalid : out STD_LOGIC;
    S00_AXI5_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_wready : out STD_LOGIC;
    S00_AXI5_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI5_wvalid : in STD_LOGIC;
    S00_AXI6_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_arready : out STD_LOGIC;
    S00_AXI6_arvalid : in STD_LOGIC;
    S00_AXI6_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_awready : out STD_LOGIC;
    S00_AXI6_awvalid : in STD_LOGIC;
    S00_AXI6_bready : in STD_LOGIC;
    S00_AXI6_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_bvalid : out STD_LOGIC;
    S00_AXI6_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_rready : in STD_LOGIC;
    S00_AXI6_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_rvalid : out STD_LOGIC;
    S00_AXI6_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_wready : out STD_LOGIC;
    S00_AXI6_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI6_wvalid : in STD_LOGIC;
    S00_AXI7_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_arready : out STD_LOGIC;
    S00_AXI7_arvalid : in STD_LOGIC;
    S00_AXI7_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_awready : out STD_LOGIC;
    S00_AXI7_awvalid : in STD_LOGIC;
    S00_AXI7_bready : in STD_LOGIC;
    S00_AXI7_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_bvalid : out STD_LOGIC;
    S00_AXI7_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_rready : in STD_LOGIC;
    S00_AXI7_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_rvalid : out STD_LOGIC;
    S00_AXI7_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_wready : out STD_LOGIC;
    S00_AXI7_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI7_wvalid : in STD_LOGIC;
    S00_AXI8_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_arready : out STD_LOGIC;
    S00_AXI8_arvalid : in STD_LOGIC;
    S00_AXI8_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_awready : out STD_LOGIC;
    S00_AXI8_awvalid : in STD_LOGIC;
    S00_AXI8_bready : in STD_LOGIC;
    S00_AXI8_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_bvalid : out STD_LOGIC;
    S00_AXI8_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_rready : in STD_LOGIC;
    S00_AXI8_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_rvalid : out STD_LOGIC;
    S00_AXI8_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_wready : out STD_LOGIC;
    S00_AXI8_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI8_wvalid : in STD_LOGIC;
    S00_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    S01_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S01_AXIS1_tready : out STD_LOGIC;
    S02_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S02_AXIS_tready : out STD_LOGIC;
    S03_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S03_AXIS_tready : out STD_LOGIC;
    S04_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S04_AXIS_tready : out STD_LOGIC;
    S05_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S05_AXIS_tready : out STD_LOGIC;
    S06_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S06_AXIS_tready : out STD_LOGIC;
    S07_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S07_AXIS_tready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    adc_clk_soft_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_INC_BP_0 : out STD_LOGIC;
    o_RST_BP_0 : out STD_LOGIC;
    o_RTN_BP_2 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    tvalid_i : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end SPB_blocks_imp_UQ6IDJ;

architecture STRUCTURE of SPB_blocks_imp_UQ6IDJ is
  component design_1_packet_counter_0_4 is
  port (
    PD_FLAG : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC
  );
  end component design_1_packet_counter_0_4;
  component design_1_packet_counter_0_1 is
  port (
    PD_FLAG : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC
  );
  end component design_1_packet_counter_0_1;
  component design_1_packet_counter_0_2 is
  port (
    PD_FLAG : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC
  );
  end component design_1_packet_counter_0_2;
  component design_1_packet_counter_0_3 is
  port (
    PD_FLAG : in STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC
  );
  end component design_1_packet_counter_0_3;
  component design_1_SIVERS_gpio_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    i_TRIGGER : in STD_LOGIC;
    o_INC_BP : out STD_LOGIC;
    o_RST_BP : out STD_LOGIC;
    o_RTN_BP : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_SIVERS_gpio_0_1;
  component design_1_packet_detector_11AD_0_0 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_0;
  component design_1_packet_detector_11AD_0_1 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_1;
  component design_1_packet_detector_11AD_0_2 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_2;
  component design_1_packet_detector_11AD_0_3 is
  port (
    PD_FLAG : out STD_LOGIC;
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m02_axis_tstrb : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m02_axis_tlast : out STD_LOGIC;
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m01_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m01_axis_tstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m01_axis_tlast : out STD_LOGIC;
    m01_axis_tvalid : out STD_LOGIC;
    m01_axis_tready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s01_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s01_axis_tlast : in STD_LOGIC;
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC
  );
  end component design_1_packet_detector_11AD_0_3;
  signal Conn10_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn10_TREADY : STD_LOGIC;
  signal Conn11_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn11_TREADY : STD_LOGIC;
  signal Conn12_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn12_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn12_ARREADY : STD_LOGIC;
  signal Conn12_ARVALID : STD_LOGIC;
  signal Conn12_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn12_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn12_AWREADY : STD_LOGIC;
  signal Conn12_AWVALID : STD_LOGIC;
  signal Conn12_BREADY : STD_LOGIC;
  signal Conn12_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn12_BVALID : STD_LOGIC;
  signal Conn12_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn12_RREADY : STD_LOGIC;
  signal Conn12_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn12_RVALID : STD_LOGIC;
  signal Conn12_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn12_WREADY : STD_LOGIC;
  signal Conn12_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn12_WVALID : STD_LOGIC;
  signal Conn13_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn13_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn13_ARREADY : STD_LOGIC;
  signal Conn13_ARVALID : STD_LOGIC;
  signal Conn13_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn13_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn13_AWREADY : STD_LOGIC;
  signal Conn13_AWVALID : STD_LOGIC;
  signal Conn13_BREADY : STD_LOGIC;
  signal Conn13_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn13_BVALID : STD_LOGIC;
  signal Conn13_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn13_RREADY : STD_LOGIC;
  signal Conn13_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn13_RVALID : STD_LOGIC;
  signal Conn13_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn13_WREADY : STD_LOGIC;
  signal Conn13_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn13_WVALID : STD_LOGIC;
  signal Conn14_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn14_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn14_ARREADY : STD_LOGIC;
  signal Conn14_ARVALID : STD_LOGIC;
  signal Conn14_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn14_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn14_AWREADY : STD_LOGIC;
  signal Conn14_AWVALID : STD_LOGIC;
  signal Conn14_BREADY : STD_LOGIC;
  signal Conn14_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn14_BVALID : STD_LOGIC;
  signal Conn14_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn14_RREADY : STD_LOGIC;
  signal Conn14_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn14_RVALID : STD_LOGIC;
  signal Conn14_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn14_WREADY : STD_LOGIC;
  signal Conn14_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn14_WVALID : STD_LOGIC;
  signal Conn15_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn15_TREADY : STD_LOGIC;
  signal Conn16_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn16_TREADY : STD_LOGIC;
  signal Conn17_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn17_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn17_ARREADY : STD_LOGIC;
  signal Conn17_ARVALID : STD_LOGIC;
  signal Conn17_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn17_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn17_AWREADY : STD_LOGIC;
  signal Conn17_AWVALID : STD_LOGIC;
  signal Conn17_BREADY : STD_LOGIC;
  signal Conn17_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn17_BVALID : STD_LOGIC;
  signal Conn17_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn17_RREADY : STD_LOGIC;
  signal Conn17_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn17_RVALID : STD_LOGIC;
  signal Conn17_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn17_WREADY : STD_LOGIC;
  signal Conn17_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn17_WVALID : STD_LOGIC;
  signal Conn1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn1_TREADY : STD_LOGIC;
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_ARREADY : STD_LOGIC;
  signal Conn3_ARVALID : STD_LOGIC;
  signal Conn3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn3_AWREADY : STD_LOGIC;
  signal Conn3_AWVALID : STD_LOGIC;
  signal Conn3_BREADY : STD_LOGIC;
  signal Conn3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_BVALID : STD_LOGIC;
  signal Conn3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_RREADY : STD_LOGIC;
  signal Conn3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn3_RVALID : STD_LOGIC;
  signal Conn3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_WREADY : STD_LOGIC;
  signal Conn3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn3_WVALID : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Conn5_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn6_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal Conn6_TREADY : STD_LOGIC;
  signal Conn7_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn7_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn7_ARREADY : STD_LOGIC;
  signal Conn7_ARVALID : STD_LOGIC;
  signal Conn7_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn7_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn7_AWREADY : STD_LOGIC;
  signal Conn7_AWVALID : STD_LOGIC;
  signal Conn7_BREADY : STD_LOGIC;
  signal Conn7_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn7_BVALID : STD_LOGIC;
  signal Conn7_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn7_RREADY : STD_LOGIC;
  signal Conn7_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn7_RVALID : STD_LOGIC;
  signal Conn7_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn7_WREADY : STD_LOGIC;
  signal Conn7_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn7_WVALID : STD_LOGIC;
  signal Conn8_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn8_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn8_ARREADY : STD_LOGIC;
  signal Conn8_ARVALID : STD_LOGIC;
  signal Conn8_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn8_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn8_AWREADY : STD_LOGIC;
  signal Conn8_AWVALID : STD_LOGIC;
  signal Conn8_BREADY : STD_LOGIC;
  signal Conn8_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn8_BVALID : STD_LOGIC;
  signal Conn8_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn8_RREADY : STD_LOGIC;
  signal Conn8_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn8_RVALID : STD_LOGIC;
  signal Conn8_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn8_WREADY : STD_LOGIC;
  signal Conn8_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn8_WVALID : STD_LOGIC;
  signal Conn9_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn9_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn9_ARREADY : STD_LOGIC;
  signal Conn9_ARVALID : STD_LOGIC;
  signal Conn9_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn9_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn9_AWREADY : STD_LOGIC;
  signal Conn9_AWVALID : STD_LOGIC;
  signal Conn9_BREADY : STD_LOGIC;
  signal Conn9_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn9_BVALID : STD_LOGIC;
  signal Conn9_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn9_RREADY : STD_LOGIC;
  signal Conn9_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn9_RVALID : STD_LOGIC;
  signal Conn9_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn9_WREADY : STD_LOGIC;
  signal Conn9_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn9_WVALID : STD_LOGIC;
  signal PD_FLAG1_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SIVERS_gpio_0_o_INC_BP : STD_LOGIC;
  signal SIVERS_gpio_0_o_RST_BP : STD_LOGIC;
  signal SIVERS_gpio_0_o_RTN_BP : STD_LOGIC;
  signal aclk_1 : STD_LOGIC;
  signal aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal boundary_detector_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal boundary_detector_0_M00_AXIS_TLAST : STD_LOGIC;
  signal boundary_detector_0_M00_AXIS_TREADY : STD_LOGIC;
  signal boundary_detector_0_M00_AXIS_TVALID : STD_LOGIC;
  signal boundary_detector_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal boundary_detector_0_M01_AXIS_TLAST : STD_LOGIC;
  signal boundary_detector_0_M01_AXIS_TREADY : STD_LOGIC;
  signal boundary_detector_0_M01_AXIS_TVALID : STD_LOGIC;
  signal boundary_detector_0_o_BD_FLAG : STD_LOGIC;
  signal control_switch0_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal packet_counter_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_0_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_counter_0_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_counter_0_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_counter_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_0_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_counter_0_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_counter_0_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_counter_1_M00_AXIS1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_1_M00_AXIS1_TLAST : STD_LOGIC;
  signal packet_counter_1_M00_AXIS1_TREADY : STD_LOGIC;
  signal packet_counter_1_M00_AXIS1_TVALID : STD_LOGIC;
  signal packet_counter_1_M01_AXIS1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_1_M01_AXIS1_TLAST : STD_LOGIC;
  signal packet_counter_1_M01_AXIS1_TREADY : STD_LOGIC;
  signal packet_counter_1_M01_AXIS1_TVALID : STD_LOGIC;
  signal packet_counter_2_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_2_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_counter_2_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_counter_2_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_counter_2_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_2_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_counter_2_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_counter_2_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_counter_3_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_3_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_counter_3_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_counter_3_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_counter_3_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_counter_3_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_counter_3_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_counter_3_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_0_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_0_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_0_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_0_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_0_PD_FLAG : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_1_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_1_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_1_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_1_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_1_PD_FLAG : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_2_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_2_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_2_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_2_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_2_PD_FLAG : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_3_M00_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_3_M00_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal packet_detector_11AD_3_M01_AXIS_TLAST : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TREADY : STD_LOGIC;
  signal packet_detector_11AD_3_M01_AXIS_TVALID : STD_LOGIC;
  signal packet_detector_11AD_3_PD_FLAG : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal tready_i_1 : STD_LOGIC;
  signal tvalid_i_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_control_switch0_tready_o_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_packet_detector_11AD_0_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_0_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_0_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_0_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_0_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_1_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_1_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_1_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_1_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_2_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_2_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_2_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_2_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_3_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_packet_detector_11AD_3_m00_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_3_m01_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal NLW_packet_detector_11AD_3_m02_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  Conn10_TDATA(127 downto 0) <= S05_AXIS_tdata(127 downto 0);
  Conn11_TDATA(127 downto 0) <= S04_AXIS_tdata(127 downto 0);
  Conn12_ARADDR(39 downto 0) <= S00_AXI5_araddr(39 downto 0);
  Conn12_ARPROT(2 downto 0) <= S00_AXI5_arprot(2 downto 0);
  Conn12_ARVALID <= S00_AXI5_arvalid;
  Conn12_AWADDR(39 downto 0) <= S00_AXI5_awaddr(39 downto 0);
  Conn12_AWPROT(2 downto 0) <= S00_AXI5_awprot(2 downto 0);
  Conn12_AWVALID <= S00_AXI5_awvalid;
  Conn12_BREADY <= S00_AXI5_bready;
  Conn12_RREADY <= S00_AXI5_rready;
  Conn12_WDATA(31 downto 0) <= S00_AXI5_wdata(31 downto 0);
  Conn12_WSTRB(3 downto 0) <= S00_AXI5_wstrb(3 downto 0);
  Conn12_WVALID <= S00_AXI5_wvalid;
  Conn13_ARADDR(39 downto 0) <= S00_AXI6_araddr(39 downto 0);
  Conn13_ARPROT(2 downto 0) <= S00_AXI6_arprot(2 downto 0);
  Conn13_ARVALID <= S00_AXI6_arvalid;
  Conn13_AWADDR(39 downto 0) <= S00_AXI6_awaddr(39 downto 0);
  Conn13_AWPROT(2 downto 0) <= S00_AXI6_awprot(2 downto 0);
  Conn13_AWVALID <= S00_AXI6_awvalid;
  Conn13_BREADY <= S00_AXI6_bready;
  Conn13_RREADY <= S00_AXI6_rready;
  Conn13_WDATA(31 downto 0) <= S00_AXI6_wdata(31 downto 0);
  Conn13_WSTRB(3 downto 0) <= S00_AXI6_wstrb(3 downto 0);
  Conn13_WVALID <= S00_AXI6_wvalid;
  Conn14_ARADDR(39 downto 0) <= S00_AXI7_araddr(39 downto 0);
  Conn14_ARPROT(2 downto 0) <= S00_AXI7_arprot(2 downto 0);
  Conn14_ARVALID <= S00_AXI7_arvalid;
  Conn14_AWADDR(39 downto 0) <= S00_AXI7_awaddr(39 downto 0);
  Conn14_AWPROT(2 downto 0) <= S00_AXI7_awprot(2 downto 0);
  Conn14_AWVALID <= S00_AXI7_awvalid;
  Conn14_BREADY <= S00_AXI7_bready;
  Conn14_RREADY <= S00_AXI7_rready;
  Conn14_WDATA(31 downto 0) <= S00_AXI7_wdata(31 downto 0);
  Conn14_WSTRB(3 downto 0) <= S00_AXI7_wstrb(3 downto 0);
  Conn14_WVALID <= S00_AXI7_wvalid;
  Conn15_TDATA(127 downto 0) <= S03_AXIS_tdata(127 downto 0);
  Conn16_TDATA(127 downto 0) <= S02_AXIS_tdata(127 downto 0);
  Conn17_ARADDR(39 downto 0) <= S00_AXI8_araddr(39 downto 0);
  Conn17_ARPROT(2 downto 0) <= S00_AXI8_arprot(2 downto 0);
  Conn17_ARVALID <= S00_AXI8_arvalid;
  Conn17_AWADDR(39 downto 0) <= S00_AXI8_awaddr(39 downto 0);
  Conn17_AWPROT(2 downto 0) <= S00_AXI8_awprot(2 downto 0);
  Conn17_AWVALID <= S00_AXI8_awvalid;
  Conn17_BREADY <= S00_AXI8_bready;
  Conn17_RREADY <= S00_AXI8_rready;
  Conn17_WDATA(31 downto 0) <= S00_AXI8_wdata(31 downto 0);
  Conn17_WSTRB(3 downto 0) <= S00_AXI8_wstrb(3 downto 0);
  Conn17_WVALID <= S00_AXI8_wvalid;
  Conn1_TDATA(127 downto 0) <= S07_AXIS_tdata(127 downto 0);
  Conn2_TDATA(127 downto 0) <= S06_AXIS_tdata(127 downto 0);
  Conn3_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn3_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn3_ARVALID <= S00_AXI_arvalid;
  Conn3_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn3_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn3_AWVALID <= S00_AXI_awvalid;
  Conn3_BREADY <= S00_AXI_bready;
  Conn3_RREADY <= S00_AXI_rready;
  Conn3_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn3_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn3_WVALID <= S00_AXI_wvalid;
  Conn4_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI1_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI1_awvalid;
  Conn4_BREADY <= S00_AXI1_bready;
  Conn4_RREADY <= S00_AXI1_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI1_wvalid;
  Conn5_TDATA(127 downto 0) <= S00_AXIS1_tdata(127 downto 0);
  Conn6_TDATA(127 downto 0) <= S01_AXIS1_tdata(127 downto 0);
  Conn7_ARADDR(39 downto 0) <= S00_AXI2_araddr(39 downto 0);
  Conn7_ARPROT(2 downto 0) <= S00_AXI2_arprot(2 downto 0);
  Conn7_ARVALID <= S00_AXI2_arvalid;
  Conn7_AWADDR(39 downto 0) <= S00_AXI2_awaddr(39 downto 0);
  Conn7_AWPROT(2 downto 0) <= S00_AXI2_awprot(2 downto 0);
  Conn7_AWVALID <= S00_AXI2_awvalid;
  Conn7_BREADY <= S00_AXI2_bready;
  Conn7_RREADY <= S00_AXI2_rready;
  Conn7_WDATA(31 downto 0) <= S00_AXI2_wdata(31 downto 0);
  Conn7_WSTRB(3 downto 0) <= S00_AXI2_wstrb(3 downto 0);
  Conn7_WVALID <= S00_AXI2_wvalid;
  Conn8_ARADDR(39 downto 0) <= S00_AXI3_araddr(39 downto 0);
  Conn8_ARPROT(2 downto 0) <= S00_AXI3_arprot(2 downto 0);
  Conn8_ARVALID <= S00_AXI3_arvalid;
  Conn8_AWADDR(39 downto 0) <= S00_AXI3_awaddr(39 downto 0);
  Conn8_AWPROT(2 downto 0) <= S00_AXI3_awprot(2 downto 0);
  Conn8_AWVALID <= S00_AXI3_awvalid;
  Conn8_BREADY <= S00_AXI3_bready;
  Conn8_RREADY <= S00_AXI3_rready;
  Conn8_WDATA(31 downto 0) <= S00_AXI3_wdata(31 downto 0);
  Conn8_WSTRB(3 downto 0) <= S00_AXI3_wstrb(3 downto 0);
  Conn8_WVALID <= S00_AXI3_wvalid;
  Conn9_ARADDR(39 downto 0) <= S00_AXI4_araddr(39 downto 0);
  Conn9_ARPROT(2 downto 0) <= S00_AXI4_arprot(2 downto 0);
  Conn9_ARVALID <= S00_AXI4_arvalid;
  Conn9_AWADDR(39 downto 0) <= S00_AXI4_awaddr(39 downto 0);
  Conn9_AWPROT(2 downto 0) <= S00_AXI4_awprot(2 downto 0);
  Conn9_AWVALID <= S00_AXI4_awvalid;
  Conn9_BREADY <= S00_AXI4_bready;
  Conn9_RREADY <= S00_AXI4_rready;
  Conn9_WDATA(31 downto 0) <= S00_AXI4_wdata(31 downto 0);
  Conn9_WSTRB(3 downto 0) <= S00_AXI4_wstrb(3 downto 0);
  Conn9_WVALID <= S00_AXI4_wvalid;
  M00_AXIS1_tdata(127 downto 0) <= packet_counter_2_M00_AXIS_TDATA(127 downto 0);
  M00_AXIS1_tlast <= packet_counter_2_M00_AXIS_TLAST;
  M00_AXIS1_tvalid <= packet_counter_2_M00_AXIS_TVALID;
  M00_AXIS2_tdata(127 downto 0) <= boundary_detector_0_M00_AXIS_TDATA(127 downto 0);
  M00_AXIS2_tlast <= boundary_detector_0_M00_AXIS_TLAST;
  M00_AXIS2_tvalid <= boundary_detector_0_M00_AXIS_TVALID;
  M00_AXIS3_tdata(127 downto 0) <= packet_counter_1_M00_AXIS1_TDATA(127 downto 0);
  M00_AXIS3_tlast <= packet_counter_1_M00_AXIS1_TLAST;
  M00_AXIS3_tvalid <= packet_counter_1_M00_AXIS1_TVALID;
  M00_AXIS_tdata(127 downto 0) <= packet_counter_3_M00_AXIS_TDATA(127 downto 0);
  M00_AXIS_tlast <= packet_counter_3_M00_AXIS_TLAST;
  M00_AXIS_tvalid <= packet_counter_3_M00_AXIS_TVALID;
  M01_AXIS1_tdata(127 downto 0) <= packet_counter_2_M01_AXIS_TDATA(127 downto 0);
  M01_AXIS1_tlast <= packet_counter_2_M01_AXIS_TLAST;
  M01_AXIS1_tvalid <= packet_counter_2_M01_AXIS_TVALID;
  M01_AXIS2_tdata(127 downto 0) <= boundary_detector_0_M01_AXIS_TDATA(127 downto 0);
  M01_AXIS2_tlast <= boundary_detector_0_M01_AXIS_TLAST;
  M01_AXIS2_tvalid <= boundary_detector_0_M01_AXIS_TVALID;
  M01_AXIS3_tdata(127 downto 0) <= packet_counter_1_M01_AXIS1_TDATA(127 downto 0);
  M01_AXIS3_tlast <= packet_counter_1_M01_AXIS1_TLAST;
  M01_AXIS3_tvalid <= packet_counter_1_M01_AXIS1_TVALID;
  M01_AXIS_tdata(127 downto 0) <= packet_counter_3_M01_AXIS_TDATA(127 downto 0);
  M01_AXIS_tlast <= packet_counter_3_M01_AXIS_TLAST;
  M01_AXIS_tvalid <= packet_counter_3_M01_AXIS_TVALID;
  S00_AXI1_arready <= Conn4_ARREADY;
  S00_AXI1_awready <= Conn4_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn4_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn4_RVALID;
  S00_AXI1_wready <= Conn4_WREADY;
  S00_AXI2_arready <= Conn7_ARREADY;
  S00_AXI2_awready <= Conn7_AWREADY;
  S00_AXI2_bresp(1 downto 0) <= Conn7_BRESP(1 downto 0);
  S00_AXI2_bvalid <= Conn7_BVALID;
  S00_AXI2_rdata(31 downto 0) <= Conn7_RDATA(31 downto 0);
  S00_AXI2_rresp(1 downto 0) <= Conn7_RRESP(1 downto 0);
  S00_AXI2_rvalid <= Conn7_RVALID;
  S00_AXI2_wready <= Conn7_WREADY;
  S00_AXI3_arready <= Conn8_ARREADY;
  S00_AXI3_awready <= Conn8_AWREADY;
  S00_AXI3_bresp(1 downto 0) <= Conn8_BRESP(1 downto 0);
  S00_AXI3_bvalid <= Conn8_BVALID;
  S00_AXI3_rdata(31 downto 0) <= Conn8_RDATA(31 downto 0);
  S00_AXI3_rresp(1 downto 0) <= Conn8_RRESP(1 downto 0);
  S00_AXI3_rvalid <= Conn8_RVALID;
  S00_AXI3_wready <= Conn8_WREADY;
  S00_AXI4_arready <= Conn9_ARREADY;
  S00_AXI4_awready <= Conn9_AWREADY;
  S00_AXI4_bresp(1 downto 0) <= Conn9_BRESP(1 downto 0);
  S00_AXI4_bvalid <= Conn9_BVALID;
  S00_AXI4_rdata(31 downto 0) <= Conn9_RDATA(31 downto 0);
  S00_AXI4_rresp(1 downto 0) <= Conn9_RRESP(1 downto 0);
  S00_AXI4_rvalid <= Conn9_RVALID;
  S00_AXI4_wready <= Conn9_WREADY;
  S00_AXI5_arready <= Conn12_ARREADY;
  S00_AXI5_awready <= Conn12_AWREADY;
  S00_AXI5_bresp(1 downto 0) <= Conn12_BRESP(1 downto 0);
  S00_AXI5_bvalid <= Conn12_BVALID;
  S00_AXI5_rdata(31 downto 0) <= Conn12_RDATA(31 downto 0);
  S00_AXI5_rresp(1 downto 0) <= Conn12_RRESP(1 downto 0);
  S00_AXI5_rvalid <= Conn12_RVALID;
  S00_AXI5_wready <= Conn12_WREADY;
  S00_AXI6_arready <= Conn13_ARREADY;
  S00_AXI6_awready <= Conn13_AWREADY;
  S00_AXI6_bresp(1 downto 0) <= Conn13_BRESP(1 downto 0);
  S00_AXI6_bvalid <= Conn13_BVALID;
  S00_AXI6_rdata(31 downto 0) <= Conn13_RDATA(31 downto 0);
  S00_AXI6_rresp(1 downto 0) <= Conn13_RRESP(1 downto 0);
  S00_AXI6_rvalid <= Conn13_RVALID;
  S00_AXI6_wready <= Conn13_WREADY;
  S00_AXI7_arready <= Conn14_ARREADY;
  S00_AXI7_awready <= Conn14_AWREADY;
  S00_AXI7_bresp(1 downto 0) <= Conn14_BRESP(1 downto 0);
  S00_AXI7_bvalid <= Conn14_BVALID;
  S00_AXI7_rdata(31 downto 0) <= Conn14_RDATA(31 downto 0);
  S00_AXI7_rresp(1 downto 0) <= Conn14_RRESP(1 downto 0);
  S00_AXI7_rvalid <= Conn14_RVALID;
  S00_AXI7_wready <= Conn14_WREADY;
  S00_AXI8_arready <= Conn17_ARREADY;
  S00_AXI8_awready <= Conn17_AWREADY;
  S00_AXI8_bresp(1 downto 0) <= Conn17_BRESP(1 downto 0);
  S00_AXI8_bvalid <= Conn17_BVALID;
  S00_AXI8_rdata(31 downto 0) <= Conn17_RDATA(31 downto 0);
  S00_AXI8_rresp(1 downto 0) <= Conn17_RRESP(1 downto 0);
  S00_AXI8_rvalid <= Conn17_RVALID;
  S00_AXI8_wready <= Conn17_WREADY;
  S00_AXI_arready <= Conn3_ARREADY;
  S00_AXI_awready <= Conn3_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn3_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn3_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn3_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn3_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn3_RVALID;
  S00_AXI_wready <= Conn3_WREADY;
  S01_AXIS1_tready <= Conn6_TREADY;
  S02_AXIS_tready <= Conn16_TREADY;
  S03_AXIS_tready <= Conn15_TREADY;
  S04_AXIS_tready <= Conn11_TREADY;
  S05_AXIS_tready <= Conn10_TREADY;
  S06_AXIS_tready <= Conn2_TREADY;
  S07_AXIS_tready <= Conn1_TREADY;
  aclk_1 <= aclk;
  aresetn_1(0) <= adc_clk_soft_aresetn(0);
  boundary_detector_0_M00_AXIS_TREADY <= M00_AXIS2_tready;
  boundary_detector_0_M01_AXIS_TREADY <= M01_AXIS2_tready;
  dac_control_1(0) <= adc_control(0);
  o_INC_BP_0 <= SIVERS_gpio_0_o_INC_BP;
  o_RST_BP_0 <= SIVERS_gpio_0_o_RST_BP;
  o_RTN_BP_2 <= SIVERS_gpio_0_o_RTN_BP;
  packet_counter_1_M00_AXIS1_TREADY <= M00_AXIS3_tready;
  packet_counter_1_M01_AXIS1_TREADY <= M01_AXIS3_tready;
  packet_counter_2_M00_AXIS_TREADY <= M00_AXIS1_tready;
  packet_counter_2_M01_AXIS_TREADY <= M01_AXIS1_tready;
  packet_counter_3_M00_AXIS_TREADY <= M00_AXIS_tready;
  packet_counter_3_M01_AXIS_TREADY <= M01_AXIS_tready;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  tvalid_i_1(0) <= tvalid_i(0);
PD_FLAG_block: entity work.PD_FLAG_block_imp_RVCPY3
     port map (
      Op1 => packet_detector_11AD_2_PD_FLAG,
      Op2 => packet_detector_11AD_1_PD_FLAG,
      Op3 => packet_detector_11AD_3_PD_FLAG,
      Op4 => packet_detector_11AD_0_PD_FLAG,
      Res(0) => PD_FLAG1_1(0)
    );
SIVERS_gpio_0: component design_1_SIVERS_gpio_0_1
     port map (
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      i_TRIGGER => boundary_detector_0_o_BD_FLAG,
      o_INC_BP => SIVERS_gpio_0_o_INC_BP,
      o_RST_BP => SIVERS_gpio_0_o_RST_BP,
      o_RTN_BP => SIVERS_gpio_0_o_RTN_BP,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn9_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn9_ARPROT(2 downto 0),
      s00_axi_arready => Conn9_ARREADY,
      s00_axi_arvalid => Conn9_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn9_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn9_AWPROT(2 downto 0),
      s00_axi_awready => Conn9_AWREADY,
      s00_axi_awvalid => Conn9_AWVALID,
      s00_axi_bready => Conn9_BREADY,
      s00_axi_bresp(1 downto 0) => Conn9_BRESP(1 downto 0),
      s00_axi_bvalid => Conn9_BVALID,
      s00_axi_rdata(31 downto 0) => Conn9_RDATA(31 downto 0),
      s00_axi_rready => Conn9_RREADY,
      s00_axi_rresp(1 downto 0) => Conn9_RRESP(1 downto 0),
      s00_axi_rvalid => Conn9_RVALID,
      s00_axi_wdata(31 downto 0) => Conn9_WDATA(31 downto 0),
      s00_axi_wready => Conn9_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn9_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn9_WVALID
    );
boundary_d: entity work.boundary_d_imp_79YD6N
     port map (
      M00_AXIS_tdata(127 downto 0) => boundary_detector_0_M00_AXIS_TDATA(127 downto 0),
      M00_AXIS_tlast => boundary_detector_0_M00_AXIS_TLAST,
      M00_AXIS_tready => boundary_detector_0_M00_AXIS_TREADY,
      M00_AXIS_tvalid => boundary_detector_0_M00_AXIS_TVALID,
      M01_AXIS_tdata(127 downto 0) => boundary_detector_0_M01_AXIS_TDATA(127 downto 0),
      M01_AXIS_tlast => boundary_detector_0_M01_AXIS_TLAST,
      M01_AXIS_tready => boundary_detector_0_M01_AXIS_TREADY,
      M01_AXIS_tvalid => boundary_detector_0_M01_AXIS_TVALID,
      S_AXIS1_tdata(127 downto 0) => packet_counter_0_M01_AXIS_TDATA(127 downto 0),
      S_AXIS1_tlast => packet_counter_0_M01_AXIS_TLAST,
      S_AXIS1_tready => packet_counter_0_M01_AXIS_TREADY,
      S_AXIS1_tvalid => packet_counter_0_M01_AXIS_TVALID,
      S_AXIS_tdata(127 downto 0) => packet_counter_0_M00_AXIS_TDATA(127 downto 0),
      S_AXIS_tlast => packet_counter_0_M00_AXIS_TLAST,
      S_AXIS_tready => packet_counter_0_M00_AXIS_TREADY,
      S_AXIS_tvalid => packet_counter_0_M00_AXIS_TVALID,
      aclk => aclk_1,
      adc_clk_soft_aresetn => aresetn_1(0),
      i_PD_FLAG => PD_FLAG1_1(0),
      o_BD_FLAG => boundary_detector_0_o_BD_FLAG
    );
control_switch0: entity work.control_switch0_imp_1A9R5SI
     port map (
      adc_control(0) => dac_control_1(0),
      tready_i(0) => tready_i_1,
      tready_o(0) => NLW_control_switch0_tready_o_UNCONNECTED(0),
      tvalid_i(0) => tvalid_i_1(0),
      tvalid_o(0) => control_switch0_tvalid_o(0)
    );
packet_counter_0: component design_1_packet_counter_0_1
     port map (
      PD_FLAG => PD_FLAG1_1(0),
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_counter_0_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_counter_0_M00_AXIS_TLAST,
      m00_axis_tready => packet_counter_0_M00_AXIS_TREADY,
      m00_axis_tvalid => packet_counter_0_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_counter_0_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_counter_0_M01_AXIS_TLAST,
      m01_axis_tready => packet_counter_0_M01_AXIS_TREADY,
      m01_axis_tvalid => packet_counter_0_M01_AXIS_TVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn8_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn8_ARPROT(2 downto 0),
      s00_axi_arready => Conn8_ARREADY,
      s00_axi_arvalid => Conn8_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn8_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn8_AWPROT(2 downto 0),
      s00_axi_awready => Conn8_AWREADY,
      s00_axi_awvalid => Conn8_AWVALID,
      s00_axi_bready => Conn8_BREADY,
      s00_axi_bresp(1 downto 0) => Conn8_BRESP(1 downto 0),
      s00_axi_bvalid => Conn8_BVALID,
      s00_axi_rdata(31 downto 0) => Conn8_RDATA(31 downto 0),
      s00_axi_rready => Conn8_RREADY,
      s00_axi_rresp(1 downto 0) => Conn8_RRESP(1 downto 0),
      s00_axi_rvalid => Conn8_RVALID,
      s00_axi_wdata(31 downto 0) => Conn8_WDATA(31 downto 0),
      s00_axi_wready => Conn8_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn8_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn8_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_1_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tlast => packet_detector_11AD_1_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_1_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_1_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_1_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tlast => packet_detector_11AD_1_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_1_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_1_M01_AXIS_TVALID
    );
packet_counter_1: component design_1_packet_counter_0_3
     port map (
      PD_FLAG => PD_FLAG1_1(0),
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_counter_1_M00_AXIS1_TDATA(127 downto 0),
      m00_axis_tlast => packet_counter_1_M00_AXIS1_TLAST,
      m00_axis_tready => packet_counter_1_M00_AXIS1_TREADY,
      m00_axis_tvalid => packet_counter_1_M00_AXIS1_TVALID,
      m01_axis_tdata(127 downto 0) => packet_counter_1_M01_AXIS1_TDATA(127 downto 0),
      m01_axis_tlast => packet_counter_1_M01_AXIS1_TLAST,
      m01_axis_tready => packet_counter_1_M01_AXIS1_TREADY,
      m01_axis_tvalid => packet_counter_1_M01_AXIS1_TVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn14_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn14_ARPROT(2 downto 0),
      s00_axi_arready => Conn14_ARREADY,
      s00_axi_arvalid => Conn14_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn14_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn14_AWPROT(2 downto 0),
      s00_axi_awready => Conn14_AWREADY,
      s00_axi_awvalid => Conn14_AWVALID,
      s00_axi_bready => Conn14_BREADY,
      s00_axi_bresp(1 downto 0) => Conn14_BRESP(1 downto 0),
      s00_axi_bvalid => Conn14_BVALID,
      s00_axi_rdata(31 downto 0) => Conn14_RDATA(31 downto 0),
      s00_axi_rready => Conn14_RREADY,
      s00_axi_rresp(1 downto 0) => Conn14_RRESP(1 downto 0),
      s00_axi_rvalid => Conn14_RVALID,
      s00_axi_wdata(31 downto 0) => Conn14_WDATA(31 downto 0),
      s00_axi_wready => Conn14_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn14_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn14_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_3_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tlast => packet_detector_11AD_3_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_3_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_3_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_3_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tlast => packet_detector_11AD_3_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_3_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_3_M01_AXIS_TVALID
    );
packet_counter_2: component design_1_packet_counter_0_2
     port map (
      PD_FLAG => PD_FLAG1_1(0),
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_counter_2_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_counter_2_M00_AXIS_TLAST,
      m00_axis_tready => packet_counter_2_M00_AXIS_TREADY,
      m00_axis_tvalid => packet_counter_2_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_counter_2_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_counter_2_M01_AXIS_TLAST,
      m01_axis_tready => packet_counter_2_M01_AXIS_TREADY,
      m01_axis_tvalid => packet_counter_2_M01_AXIS_TVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn13_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn13_ARPROT(2 downto 0),
      s00_axi_arready => Conn13_ARREADY,
      s00_axi_arvalid => Conn13_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn13_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn13_AWPROT(2 downto 0),
      s00_axi_awready => Conn13_AWREADY,
      s00_axi_awvalid => Conn13_AWVALID,
      s00_axi_bready => Conn13_BREADY,
      s00_axi_bresp(1 downto 0) => Conn13_BRESP(1 downto 0),
      s00_axi_bvalid => Conn13_BVALID,
      s00_axi_rdata(31 downto 0) => Conn13_RDATA(31 downto 0),
      s00_axi_rready => Conn13_RREADY,
      s00_axi_rresp(1 downto 0) => Conn13_RRESP(1 downto 0),
      s00_axi_rvalid => Conn13_RVALID,
      s00_axi_wdata(31 downto 0) => Conn13_WDATA(31 downto 0),
      s00_axi_wready => Conn13_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn13_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn13_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_2_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tlast => packet_detector_11AD_2_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_2_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_2_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_2_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tlast => packet_detector_11AD_2_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_2_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_2_M01_AXIS_TVALID
    );
packet_counter_3: component design_1_packet_counter_0_4
     port map (
      PD_FLAG => PD_FLAG1_1(0),
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_counter_3_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_counter_3_M00_AXIS_TLAST,
      m00_axis_tready => packet_counter_3_M00_AXIS_TREADY,
      m00_axis_tvalid => packet_counter_3_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_counter_3_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_counter_3_M01_AXIS_TLAST,
      m01_axis_tready => packet_counter_3_M01_AXIS_TREADY,
      m01_axis_tvalid => packet_counter_3_M01_AXIS_TVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn4_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      s00_axi_arready => Conn4_ARREADY,
      s00_axi_arvalid => Conn4_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn4_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      s00_axi_awready => Conn4_AWREADY,
      s00_axi_awvalid => Conn4_AWVALID,
      s00_axi_bready => Conn4_BREADY,
      s00_axi_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      s00_axi_bvalid => Conn4_BVALID,
      s00_axi_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      s00_axi_rready => Conn4_RREADY,
      s00_axi_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      s00_axi_rvalid => Conn4_RVALID,
      s00_axi_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      s00_axi_wready => Conn4_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn4_WVALID,
      s00_axis_tdata(127 downto 0) => packet_detector_11AD_0_M00_AXIS_TDATA(127 downto 0),
      s00_axis_tlast => packet_detector_11AD_0_M00_AXIS_TLAST,
      s00_axis_tready => packet_detector_11AD_0_M00_AXIS_TREADY,
      s00_axis_tvalid => packet_detector_11AD_0_M00_AXIS_TVALID,
      s01_axis_tdata(127 downto 0) => packet_detector_11AD_0_M01_AXIS_TDATA(127 downto 0),
      s01_axis_tlast => packet_detector_11AD_0_M01_AXIS_TLAST,
      s01_axis_tready => packet_detector_11AD_0_M01_AXIS_TREADY,
      s01_axis_tvalid => packet_detector_11AD_0_M01_AXIS_TVALID
    );
packet_detector_11AD_0: component design_1_packet_detector_11AD_0_0
     port map (
      PD_FLAG => packet_detector_11AD_0_PD_FLAG,
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_1_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_1_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_1_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_0_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_1_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_1_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_1_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_1_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_0_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_1_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_0_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_0_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_0_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_0_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn7_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn7_ARPROT(2 downto 0),
      s00_axi_arready => Conn7_ARREADY,
      s00_axi_arvalid => Conn7_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn7_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn7_AWPROT(2 downto 0),
      s00_axi_awready => Conn7_AWREADY,
      s00_axi_awvalid => Conn7_AWVALID,
      s00_axi_bready => Conn7_BREADY,
      s00_axi_bresp(1 downto 0) => Conn7_BRESP(1 downto 0),
      s00_axi_bvalid => Conn7_BVALID,
      s00_axi_rdata(31 downto 0) => Conn7_RDATA(31 downto 0),
      s00_axi_rready => Conn7_RREADY,
      s00_axi_rresp(1 downto 0) => Conn7_RRESP(1 downto 0),
      s00_axi_rvalid => Conn7_RVALID,
      s00_axi_wdata(31 downto 0) => Conn7_WDATA(31 downto 0),
      s00_axi_wready => Conn7_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn7_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn7_WVALID,
      s00_axis_tdata(127 downto 0) => Conn5_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => tready_i_1,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => control_switch0_tvalid_o(0),
      s01_axis_tdata(127 downto 0) => Conn6_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn6_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => control_switch0_tvalid_o(0)
    );
packet_detector_11AD_1: component design_1_packet_detector_11AD_0_2
     port map (
      PD_FLAG => packet_detector_11AD_1_PD_FLAG,
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_3_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_3_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_3_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_1_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_3_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_3_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_3_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_3_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_1_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_3_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_1_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_1_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_1_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_1_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn17_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn17_ARPROT(2 downto 0),
      s00_axi_arready => Conn17_ARREADY,
      s00_axi_arvalid => Conn17_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn17_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn17_AWPROT(2 downto 0),
      s00_axi_awready => Conn17_AWREADY,
      s00_axi_awvalid => Conn17_AWVALID,
      s00_axi_bready => Conn17_BREADY,
      s00_axi_bresp(1 downto 0) => Conn17_BRESP(1 downto 0),
      s00_axi_bvalid => Conn17_BVALID,
      s00_axi_rdata(31 downto 0) => Conn17_RDATA(31 downto 0),
      s00_axi_rready => Conn17_RREADY,
      s00_axi_rresp(1 downto 0) => Conn17_RRESP(1 downto 0),
      s00_axi_rvalid => Conn17_RVALID,
      s00_axi_wdata(31 downto 0) => Conn17_WDATA(31 downto 0),
      s00_axi_wready => Conn17_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn17_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn17_WVALID,
      s00_axis_tdata(127 downto 0) => Conn16_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn16_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => control_switch0_tvalid_o(0),
      s01_axis_tdata(127 downto 0) => Conn15_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn15_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => control_switch0_tvalid_o(0)
    );
packet_detector_11AD_2: component design_1_packet_detector_11AD_0_1
     port map (
      PD_FLAG => packet_detector_11AD_2_PD_FLAG,
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_2_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_2_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_2_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_2_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_2_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_2_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_2_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_2_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_2_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_2_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_2_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_2_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_2_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_2_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn12_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn12_ARPROT(2 downto 0),
      s00_axi_arready => Conn12_ARREADY,
      s00_axi_arvalid => Conn12_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn12_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn12_AWPROT(2 downto 0),
      s00_axi_awready => Conn12_AWREADY,
      s00_axi_awvalid => Conn12_AWVALID,
      s00_axi_bready => Conn12_BREADY,
      s00_axi_bresp(1 downto 0) => Conn12_BRESP(1 downto 0),
      s00_axi_bvalid => Conn12_BVALID,
      s00_axi_rdata(31 downto 0) => Conn12_RDATA(31 downto 0),
      s00_axi_rready => Conn12_RREADY,
      s00_axi_rresp(1 downto 0) => Conn12_RRESP(1 downto 0),
      s00_axi_rvalid => Conn12_RVALID,
      s00_axi_wdata(31 downto 0) => Conn12_WDATA(31 downto 0),
      s00_axi_wready => Conn12_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn12_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn12_WVALID,
      s00_axis_tdata(127 downto 0) => Conn11_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn11_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => control_switch0_tvalid_o(0),
      s01_axis_tdata(127 downto 0) => Conn10_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn10_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => control_switch0_tvalid_o(0)
    );
packet_detector_11AD_3: component design_1_packet_detector_11AD_0_3
     port map (
      PD_FLAG => packet_detector_11AD_3_PD_FLAG,
      aclk => aclk_1,
      aresetn => aresetn_1(0),
      m00_axis_tdata(127 downto 0) => packet_detector_11AD_0_M00_AXIS_TDATA(127 downto 0),
      m00_axis_tlast => packet_detector_11AD_0_M00_AXIS_TLAST,
      m00_axis_tready => packet_detector_11AD_0_M00_AXIS_TREADY,
      m00_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_3_m00_axis_tstrb_UNCONNECTED(15 downto 0),
      m00_axis_tvalid => packet_detector_11AD_0_M00_AXIS_TVALID,
      m01_axis_tdata(127 downto 0) => packet_detector_11AD_0_M01_AXIS_TDATA(127 downto 0),
      m01_axis_tlast => packet_detector_11AD_0_M01_AXIS_TLAST,
      m01_axis_tready => packet_detector_11AD_0_M01_AXIS_TREADY,
      m01_axis_tstrb(15 downto 0) => NLW_packet_detector_11AD_3_m01_axis_tstrb_UNCONNECTED(15 downto 0),
      m01_axis_tvalid => packet_detector_11AD_0_M01_AXIS_TVALID,
      m02_axis_tdata(79 downto 0) => NLW_packet_detector_11AD_3_m02_axis_tdata_UNCONNECTED(79 downto 0),
      m02_axis_tlast => NLW_packet_detector_11AD_3_m02_axis_tlast_UNCONNECTED,
      m02_axis_tready => '1',
      m02_axis_tstrb(9 downto 0) => NLW_packet_detector_11AD_3_m02_axis_tstrb_UNCONNECTED(9 downto 0),
      m02_axis_tvalid => NLW_packet_detector_11AD_3_m02_axis_tvalid_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn3_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn3_ARPROT(2 downto 0),
      s00_axi_arready => Conn3_ARREADY,
      s00_axi_arvalid => Conn3_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn3_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn3_AWPROT(2 downto 0),
      s00_axi_awready => Conn3_AWREADY,
      s00_axi_awvalid => Conn3_AWVALID,
      s00_axi_bready => Conn3_BREADY,
      s00_axi_bresp(1 downto 0) => Conn3_BRESP(1 downto 0),
      s00_axi_bvalid => Conn3_BVALID,
      s00_axi_rdata(31 downto 0) => Conn3_RDATA(31 downto 0),
      s00_axi_rready => Conn3_RREADY,
      s00_axi_rresp(1 downto 0) => Conn3_RRESP(1 downto 0),
      s00_axi_rvalid => Conn3_RVALID,
      s00_axi_wdata(31 downto 0) => Conn3_WDATA(31 downto 0),
      s00_axi_wready => Conn3_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn3_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn3_WVALID,
      s00_axis_tdata(127 downto 0) => Conn2_TDATA(127 downto 0),
      s00_axis_tlast => '0',
      s00_axis_tready => Conn2_TREADY,
      s00_axis_tstrb(15 downto 0) => B"1111111111111111",
      s00_axis_tvalid => control_switch0_tvalid_o(0),
      s01_axis_tdata(127 downto 0) => Conn1_TDATA(127 downto 0),
      s01_axis_tlast => '0',
      s01_axis_tready => Conn1_TREADY,
      s01_axis_tstrb(15 downto 0) => B"1111111111111111",
      s01_axis_tvalid => control_switch0_tvalid_o(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity channel_mux_imp_3YAFWQ is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    aresetn : in STD_LOGIC;
    m_axi_stream_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_stream_tlast : out STD_LOGIC;
    m_axi_stream_tready : in STD_LOGIC;
    m_axi_stream_tvalid : out STD_LOGIC;
    resetn : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axis_tlast : in STD_LOGIC;
    s0_axis_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_tlast : in STD_LOGIC;
    s1_axis_tready : out STD_LOGIC;
    s2_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s2_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s2_axi_stream_tlast : in STD_LOGIC;
    s2_axi_stream_tready : out STD_LOGIC;
    s2_axi_stream_tvalid : in STD_LOGIC;
    s3_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s3_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s3_axi_stream_tlast : in STD_LOGIC;
    s3_axi_stream_tready : out STD_LOGIC;
    s3_axi_stream_tvalid : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC
  );
end channel_mux_imp_3YAFWQ;

architecture STRUCTURE of channel_mux_imp_3YAFWQ is
  component design_1_adc_channel_mux_0_0 is
  port (
    channels_active_mode : in STD_LOGIC_VECTOR ( 31 downto 0 );
    channel_select : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_aclk : in STD_LOGIC;
    resetn : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    s2_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s2_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s2_axi_stream_tvalid : in STD_LOGIC;
    s2_axi_stream_tlast : in STD_LOGIC;
    s2_axi_stream_tready : out STD_LOGIC;
    s3_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s3_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s3_axi_stream_tvalid : in STD_LOGIC;
    s3_axi_stream_tlast : in STD_LOGIC;
    s3_axi_stream_tready : out STD_LOGIC;
    s4_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s4_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s4_axi_stream_tvalid : in STD_LOGIC;
    s4_axi_stream_tlast : in STD_LOGIC;
    s4_axi_stream_tready : out STD_LOGIC;
    s5_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s5_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s5_axi_stream_tvalid : in STD_LOGIC;
    s5_axi_stream_tlast : in STD_LOGIC;
    s5_axi_stream_tready : out STD_LOGIC;
    s6_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s6_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s6_axi_stream_tvalid : in STD_LOGIC;
    s6_axi_stream_tlast : in STD_LOGIC;
    s6_axi_stream_tready : out STD_LOGIC;
    s7_axi_stream_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s7_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s7_axi_stream_tvalid : in STD_LOGIC;
    s7_axi_stream_tlast : in STD_LOGIC;
    s7_axi_stream_tready : out STD_LOGIC;
    m_axi_stream_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_stream_tvalid : out STD_LOGIC;
    m_axi_stream_tlast : out STD_LOGIC;
    m_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_channel_mux_0_0;
  component design_1_xlslice_0_14 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_xlslice_0_14;
  component design_1_axis_register_slice_0_8 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_8;
  component design_1_axis_register_slice_0_15 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_15;
  component design_1_axis_register_slice_0_16 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_16;
  component design_1_axis_register_slice_1_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_1_2;
  component design_1_axis_register_slice_1_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_1_3;
  signal adc_channel_mux_0_m_axi_stream_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal adc_channel_mux_0_m_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_channel_mux_0_m_axi_stream_TLAST : STD_LOGIC;
  signal adc_channel_mux_0_m_axi_stream_TREADY : STD_LOGIC;
  signal adc_channel_mux_0_m_axi_stream_TVALID : STD_LOGIC;
  signal aresetn_1 : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axis_register_slice_0_M_AXIS1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_register_slice_0_M_AXIS1_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS1_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS1_TVALID : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_register_slice_0_s_axis_tready : STD_LOGIC;
  signal axis_register_slice_11_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axis_register_slice_11_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_register_slice_11_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_11_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_11_M_AXIS_TVALID : STD_LOGIC;
  signal axis_register_slice_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axis_register_slice_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_register_slice_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_register_slice_1_s_axis_tready : STD_LOGIC;
  signal axis_register_slice_1_s_axis_tready1 : STD_LOGIC;
  signal axis_register_slice_2_s_axis_tready : STD_LOGIC;
  signal axis_register_slice_3_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal axis_register_slice_3_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal axis_register_slice_3_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_3_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_3_M_AXIS_TVALID : STD_LOGIC;
  signal ddr_block_c0_ddr4_ui_clk : STD_LOGIC;
  signal rst_ddr4_0_333M_peripheral_aresetn : STD_LOGIC;
  signal s0_axi_stream_1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s0_axi_stream_1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s0_axi_stream_tlast_2 : STD_LOGIC;
  signal s0_axi_stream_tvalid_2 : STD_LOGIC;
  signal s1_axi_stream_1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s1_axi_stream_1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s1_axi_stream_2_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s1_axi_stream_2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s1_axi_stream_tlast_2 : STD_LOGIC;
  signal s1_axi_stream_tvalid_2 : STD_LOGIC;
  signal s1_axi_stream_tvalid_3 : STD_LOGIC;
  signal s3_axi_stream_1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s3_axi_stream_1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s3_axi_stream_tvalid_2 : STD_LOGIC;
  signal s_axis_tlast1_1 : STD_LOGIC;
  signal s_axis_tlast_1 : STD_LOGIC;
  signal soft_reset_chn_mux_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal zynq_ultra_ps_e_0_emio_gpio_o : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal NLW_adc_channel_mux_0_s4_axi_stream_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_adc_channel_mux_0_s5_axi_stream_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_adc_channel_mux_0_s6_axi_stream_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_adc_channel_mux_0_s7_axi_stream_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_axis_register_slice_4_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
begin
  aresetn_1 <= aresetn;
  axis_register_slice_0_M_AXIS_TREADY <= m_axi_stream_tready;
  ddr_block_c0_ddr4_ui_clk <= s_axis_aclk;
  m_axi_stream_tdata(511 downto 0) <= axis_register_slice_0_M_AXIS_TDATA(511 downto 0);
  m_axi_stream_tlast <= axis_register_slice_0_M_AXIS_TLAST;
  m_axi_stream_tvalid <= axis_register_slice_0_M_AXIS_TVALID;
  rst_ddr4_0_333M_peripheral_aresetn <= resetn;
  s0_axi_stream_1_TDATA(511 downto 0) <= s2_axi_stream_tdata(511 downto 0);
  s0_axi_stream_1_TKEEP(63 downto 0) <= s2_axi_stream_tkeep(63 downto 0);
  s0_axi_stream_tlast_2 <= s2_axi_stream_tlast;
  s0_axi_stream_tvalid_2 <= s2_axi_stream_tvalid;
  s0_axis_tready <= axis_register_slice_0_s_axis_tready;
  s1_axi_stream_1_TDATA(511 downto 0) <= s3_axi_stream_tdata(511 downto 0);
  s1_axi_stream_1_TKEEP(63 downto 0) <= s3_axi_stream_tkeep(63 downto 0);
  s1_axi_stream_2_TDATA(511 downto 0) <= s1_axi_stream_tdata(511 downto 0);
  s1_axi_stream_2_TKEEP(63 downto 0) <= s1_axi_stream_tkeep(63 downto 0);
  s1_axi_stream_tlast_2 <= s3_axi_stream_tlast;
  s1_axi_stream_tvalid_2 <= s3_axi_stream_tvalid;
  s1_axi_stream_tvalid_3 <= s1_axi_stream_tvalid;
  s1_axis_tready <= axis_register_slice_1_s_axis_tready1;
  s2_axi_stream_tready <= axis_register_slice_1_s_axis_tready;
  s3_axi_stream_1_TDATA(511 downto 0) <= s0_axi_stream_tdata(511 downto 0);
  s3_axi_stream_1_TKEEP(63 downto 0) <= s0_axi_stream_tkeep(63 downto 0);
  s3_axi_stream_tready <= axis_register_slice_2_s_axis_tready;
  s3_axi_stream_tvalid_2 <= s0_axi_stream_tvalid;
  s_axis_tlast1_1 <= s0_axis_tlast;
  s_axis_tlast_1 <= s1_axi_tlast;
  zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0) <= Din(94 downto 0);
adc_channel_mux_0: component design_1_adc_channel_mux_0_0
     port map (
      channel_select(2 downto 0) => B"000",
      channels_active_mode(31 downto 0) => xlslice_0_Dout(31 downto 0),
      m_axi_stream_tdata(511 downto 0) => adc_channel_mux_0_m_axi_stream_TDATA(511 downto 0),
      m_axi_stream_tkeep(31 downto 0) => adc_channel_mux_0_m_axi_stream_TKEEP(31 downto 0),
      m_axi_stream_tlast => adc_channel_mux_0_m_axi_stream_TLAST,
      m_axi_stream_tready => adc_channel_mux_0_m_axi_stream_TREADY,
      m_axi_stream_tvalid => adc_channel_mux_0_m_axi_stream_TVALID,
      resetn => soft_reset_chn_mux_clk_soft_aresetn(0),
      s0_axi_stream_tdata(511 downto 0) => axis_register_slice_0_M_AXIS1_TDATA(511 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS1_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_register_slice_0_M_AXIS1_TLAST,
      s0_axi_stream_tready => axis_register_slice_0_M_AXIS1_TREADY,
      s0_axi_stream_tvalid => axis_register_slice_0_M_AXIS1_TVALID,
      s1_axi_stream_tdata(511 downto 0) => axis_register_slice_1_M_AXIS_TDATA(511 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_register_slice_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_register_slice_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_register_slice_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_register_slice_1_M_AXIS_TVALID,
      s2_axi_stream_tdata(511 downto 0) => axis_register_slice_11_M_AXIS_TDATA(511 downto 0),
      s2_axi_stream_tkeep(31 downto 0) => axis_register_slice_11_M_AXIS_TKEEP(31 downto 0),
      s2_axi_stream_tlast => axis_register_slice_11_M_AXIS_TLAST,
      s2_axi_stream_tready => axis_register_slice_11_M_AXIS_TREADY,
      s2_axi_stream_tvalid => axis_register_slice_11_M_AXIS_TVALID,
      s3_axi_stream_tdata(511 downto 0) => axis_register_slice_3_M_AXIS_TDATA(511 downto 0),
      s3_axi_stream_tkeep(31 downto 0) => axis_register_slice_3_M_AXIS_TKEEP(31 downto 0),
      s3_axi_stream_tlast => axis_register_slice_3_M_AXIS_TLAST,
      s3_axi_stream_tready => axis_register_slice_3_M_AXIS_TREADY,
      s3_axi_stream_tvalid => axis_register_slice_3_M_AXIS_TVALID,
      s4_axi_stream_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s4_axi_stream_tkeep(31 downto 0) => B"11111111111111111111111111111111",
      s4_axi_stream_tlast => '0',
      s4_axi_stream_tready => NLW_adc_channel_mux_0_s4_axi_stream_tready_UNCONNECTED,
      s4_axi_stream_tvalid => '0',
      s5_axi_stream_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s5_axi_stream_tkeep(31 downto 0) => B"11111111111111111111111111111111",
      s5_axi_stream_tlast => '0',
      s5_axi_stream_tready => NLW_adc_channel_mux_0_s5_axi_stream_tready_UNCONNECTED,
      s5_axi_stream_tvalid => '0',
      s6_axi_stream_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s6_axi_stream_tkeep(31 downto 0) => B"11111111111111111111111111111111",
      s6_axi_stream_tlast => '0',
      s6_axi_stream_tready => NLW_adc_channel_mux_0_s6_axi_stream_tready_UNCONNECTED,
      s6_axi_stream_tvalid => '0',
      s7_axi_stream_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      s7_axi_stream_tkeep(31 downto 0) => B"11111111111111111111111111111111",
      s7_axi_stream_tlast => '0',
      s7_axi_stream_tready => NLW_adc_channel_mux_0_s7_axi_stream_tready_UNCONNECTED,
      s7_axi_stream_tvalid => '0',
      s_axis_aclk => ddr_block_c0_ddr4_ui_clk
    );
axis_register_slice_0: component design_1_axis_register_slice_1_2
     port map (
      aclk => ddr_block_c0_ddr4_ui_clk,
      aresetn => aresetn_1,
      m_axis_tdata(511 downto 0) => axis_register_slice_0_M_AXIS1_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => axis_register_slice_0_M_AXIS1_TKEEP(63 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS1_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS1_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS1_TVALID,
      s_axis_tdata(511 downto 0) => s3_axi_stream_1_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => s3_axi_stream_1_TKEEP(63 downto 0),
      s_axis_tlast => s_axis_tlast1_1,
      s_axis_tready => axis_register_slice_0_s_axis_tready,
      s_axis_tvalid => s3_axi_stream_tvalid_2
    );
axis_register_slice_1: component design_1_axis_register_slice_1_3
     port map (
      aclk => ddr_block_c0_ddr4_ui_clk,
      aresetn => aresetn_1,
      m_axis_tdata(511 downto 0) => axis_register_slice_1_M_AXIS_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => axis_register_slice_1_M_AXIS_TKEEP(63 downto 0),
      m_axis_tlast => axis_register_slice_1_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_1_M_AXIS_TVALID,
      s_axis_tdata(511 downto 0) => s1_axi_stream_2_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => s1_axi_stream_2_TKEEP(63 downto 0),
      s_axis_tlast => s_axis_tlast_1,
      s_axis_tready => axis_register_slice_1_s_axis_tready1,
      s_axis_tvalid => s1_axi_stream_tvalid_3
    );
axis_register_slice_2: component design_1_axis_register_slice_0_15
     port map (
      aclk => ddr_block_c0_ddr4_ui_clk,
      aresetn => aresetn_1,
      m_axis_tdata(511 downto 0) => axis_register_slice_11_M_AXIS_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => axis_register_slice_11_M_AXIS_TKEEP(63 downto 0),
      m_axis_tlast => axis_register_slice_11_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_11_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_11_M_AXIS_TVALID,
      s_axis_tdata(511 downto 0) => s0_axi_stream_1_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => s0_axi_stream_1_TKEEP(63 downto 0),
      s_axis_tlast => s0_axi_stream_tlast_2,
      s_axis_tready => axis_register_slice_1_s_axis_tready,
      s_axis_tvalid => s0_axi_stream_tvalid_2
    );
axis_register_slice_3: component design_1_axis_register_slice_0_16
     port map (
      aclk => ddr_block_c0_ddr4_ui_clk,
      aresetn => aresetn_1,
      m_axis_tdata(511 downto 0) => axis_register_slice_3_M_AXIS_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => axis_register_slice_3_M_AXIS_TKEEP(63 downto 0),
      m_axis_tlast => axis_register_slice_3_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_3_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_3_M_AXIS_TVALID,
      s_axis_tdata(511 downto 0) => s1_axi_stream_1_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 0) => s1_axi_stream_1_TKEEP(63 downto 0),
      s_axis_tlast => s1_axi_stream_tlast_2,
      s_axis_tready => axis_register_slice_2_s_axis_tready,
      s_axis_tvalid => s1_axi_stream_tvalid_2
    );
axis_register_slice_4: component design_1_axis_register_slice_0_8
     port map (
      aclk => ddr_block_c0_ddr4_ui_clk,
      aresetn => aresetn_1,
      m_axis_tdata(511 downto 0) => axis_register_slice_0_M_AXIS_TDATA(511 downto 0),
      m_axis_tkeep(63 downto 0) => NLW_axis_register_slice_4_m_axis_tkeep_UNCONNECTED(63 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(511 downto 0) => adc_channel_mux_0_m_axi_stream_TDATA(511 downto 0),
      s_axis_tkeep(63 downto 32) => B"11111111111111111111111111111111",
      s_axis_tkeep(31 downto 0) => adc_channel_mux_0_m_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_channel_mux_0_m_axi_stream_TLAST,
      s_axis_tready => adc_channel_mux_0_m_axi_stream_TREADY,
      s_axis_tvalid => adc_channel_mux_0_m_axi_stream_TVALID
    );
soft_reset: entity work.soft_reset_imp_10HZZ3I
     port map (
      Din_0(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      chn_mux_clk => ddr_block_c0_ddr4_ui_clk,
      chn_mux_clk_aresetn(0) => rst_ddr4_0_333M_peripheral_aresetn,
      chn_mux_clk_soft_aresetn(0) => soft_reset_chn_mux_clk_soft_aresetn(0)
    );
xlslice_0: component design_1_xlslice_0_14
     port map (
      Din(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      Dout(31 downto 0) => xlslice_0_Dout(31 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block0_tile0_imp_1NPZ019 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    o_INC_BP_0 : out STD_LOGIC;
    o_RST_BP_0 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block0_tile0_imp_1NPZ019;

architecture STRUCTURE of dac_block0_tile0_imp_1NPZ019 is
  component design_1_axis_data_fifo_0_0 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_0;
  component design_1_axis_data_fifo_0_1 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_1;
  component design_1_axis_data_fifo_0_2 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_2;
  component design_1_adc_strm_mux_0_0 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_0;
  component design_1_axis_register_slice_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_0;
  component design_1_axis_broadcaster_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_0;
  component design_1_xlslice_0_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_1;
  component design_1_idle_packet_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_0;
  component design_1_SIVERS_gpio_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    i_TRIGGER : in STD_LOGIC;
    o_INC_BP : out STD_LOGIC;
    o_RST_BP : out STD_LOGIC;
    o_RTN_BP : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_SIVERS_gpio_0_0;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal SIVERS_gpio_0_o_INC_BP : STD_LOGIC;
  signal SIVERS_gpio_0_o_RST_BP : STD_LOGIC;
  signal SIVERS_gpio_0_o_RTN_BP : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_switch1_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch1_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal idle_packet_0_trigger_o : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Conn2_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI1_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI1_awvalid;
  Conn2_BREADY <= S00_AXI1_bready;
  Conn2_RREADY <= S00_AXI1_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI1_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI1_arready <= Conn2_ARREADY;
  S00_AXI1_awready <= Conn2_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn2_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn2_RVALID;
  S00_AXI1_wready <= Conn2_WREADY;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_clk_soft_aresetn(0) <= soft_reset_dac_clk_soft_aresetn(0);
  dac_control_1(0) <= dac_control(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  o_INC_BP_0 <= SIVERS_gpio_0_o_INC_BP;
  o_RST_BP_0 <= SIVERS_gpio_0_o_RST_BP;
  o_RTN_BP_0 <= SIVERS_gpio_0_o_RTN_BP;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
SIVERS_gpio_0: component design_1_SIVERS_gpio_0_0
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      i_TRIGGER => idle_packet_0_trigger_o,
      o_INC_BP => SIVERS_gpio_0_o_INC_BP,
      o_RST_BP => SIVERS_gpio_0_o_RST_BP,
      o_RTN_BP => SIVERS_gpio_0_o_RTN_BP,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn2_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      s00_axi_arready => Conn2_ARREADY,
      s00_axi_arvalid => Conn2_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn2_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      s00_axi_awready => Conn2_AWREADY,
      s00_axi_awvalid => Conn2_AWVALID,
      s00_axi_bready => Conn2_BREADY,
      s00_axi_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      s00_axi_bvalid => Conn2_BVALID,
      s00_axi_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      s00_axi_rready => Conn2_RREADY,
      s00_axi_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      s00_axi_rvalid => Conn2_RVALID,
      s00_axi_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      s00_axi_wready => Conn2_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn2_WVALID
    );
adc_strm_mux_0: component design_1_adc_strm_mux_0_0
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_0
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch1_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_0
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => util_vector_logic_1_Res(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_0_1
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_0_2
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch1_tready_o(0),
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_0
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_WOJBS5
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => util_vector_logic_1_Res(0)
    );
control_switch1: entity work.control_switch1_imp_1VM8XR3
     port map (
      dac_control(0) => dac_control_1(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch1_tready_o(0),
      tvalid_i(0) => axis_data_fifo_2_m_axis_tvalid,
      tvalid_o(0) => control_switch1_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_0
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => idle_packet_0_trigger_o
    );
loopback_gpio: component design_1_xlslice_0_1
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_1WGH8LO
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block0_tile1_imp_1HCL1NY is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block0_tile1_imp_1HCL1NY;

architecture STRUCTURE of dac_block0_tile1_imp_1HCL1NY is
  component design_1_axis_data_fifo_0_7 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_7;
  component design_1_axis_data_fifo_1_4 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_1_4;
  component design_1_axis_data_fifo_2_5 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_2_5;
  component design_1_adc_strm_mux_0_4 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_4;
  component design_1_axis_register_slice_0_17 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_17;
  component design_1_axis_broadcaster_0_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_5;
  component design_1_loopback_gpio_1 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_gpio_1;
  component design_1_idle_packet_0_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_3;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_switch1_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch1_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_idle_packet_0_trigger_o_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_control_1(0) <= dac_control(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
adc_strm_mux_0: component design_1_adc_strm_mux_0_4
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_5
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch1_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_7
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => util_vector_logic_1_Res(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_1_4
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_2_5
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch1_tready_o(0),
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_17
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_WBJZW8
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => util_vector_logic_1_Res(0)
    );
control_switch1: entity work.control_switch1_imp_NX8IXD
     port map (
      dac_control(0) => dac_control_1(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch1_tready_o(0),
      tvalid_i(0) => axis_data_fifo_2_m_axis_tvalid,
      tvalid_o(0) => control_switch1_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_3
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => NLW_idle_packet_0_trigger_o_UNCONNECTED
    );
loopback_gpio: component design_1_loopback_gpio_1
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_1511DAI
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block1_tile0_imp_UQIG3P is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block1_tile0_imp_UQIG3P;

architecture STRUCTURE of dac_block1_tile0_imp_UQIG3P is
  component design_1_axis_data_fifo_0_3 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_3;
  component design_1_axis_data_fifo_1_0 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_1_0;
  component design_1_axis_data_fifo_2_0 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_2_0;
  component design_1_adc_strm_mux_0_1 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_1;
  component design_1_axis_register_slice_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_1;
  component design_1_axis_broadcaster_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_1;
  component design_1_xlslice_0_8 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_8;
  component design_1_idle_packet_0_2 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_2;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_block_dest_out_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_localstart_s_axis_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tvalid_i_1 : STD_LOGIC;
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_idle_packet_0_trigger_o_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  control_block_dest_out_0(0) <= dac_control(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
adc_strm_mux_0: component design_1_adc_strm_mux_0_1
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_1
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_3
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => control_localstart_s_axis_tvalid_o(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_1_0
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_2_0
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch_tready_o(0),
      m_axis_tvalid => tvalid_i_1,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_1
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_MK0ITV
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => control_localstart_s_axis_tvalid_o(0)
    );
control_switch: entity work.control_switch_imp_1YKCWKV
     port map (
      dac_control(0) => control_block_dest_out_0(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch_tready_o(0),
      tvalid_i(0) => tvalid_i_1,
      tvalid_o(0) => control_switch_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_2
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => NLW_idle_packet_0_trigger_o_UNCONNECTED
    );
soft_reset: entity work.soft_reset_imp_4W7TY3
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
xlslice_0: component design_1_xlslice_0_8
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block1_tile1_imp_XS18AU is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block1_tile1_imp_XS18AU;

architecture STRUCTURE of dac_block1_tile1_imp_XS18AU is
  component design_1_axis_data_fifo_0_8 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_8;
  component design_1_axis_data_fifo_1_5 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_1_5;
  component design_1_axis_data_fifo_2_6 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_2_6;
  component design_1_adc_strm_mux_0_5 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_5;
  component design_1_axis_register_slice_0_18 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_18;
  component design_1_axis_broadcaster_0_6 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_6;
  component design_1_loopback_gpio_2 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_gpio_2;
  component design_1_idle_packet_0_1 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_1;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_switch1_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch1_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_idle_packet_0_trigger_o_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_control_1(0) <= dac_control(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
adc_strm_mux_0: component design_1_adc_strm_mux_0_5
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_6
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch1_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_8
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => util_vector_logic_1_Res(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_1_5
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_2_6
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch1_tready_o(0),
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_18
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_MH1NIM
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => util_vector_logic_1_Res(0)
    );
control_switch1: entity work.control_switch1_imp_ONQ2GW
     port map (
      dac_control(0) => dac_control_1(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch1_tready_o(0),
      tvalid_i(0) => axis_data_fifo_2_m_axis_tvalid,
      tvalid_o(0) => control_switch1_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_1
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => NLW_idle_packet_0_trigger_o_UNCONNECTED
    );
loopback_gpio: component design_1_loopback_gpio_2
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_WEBGV1
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block2_tile0_imp_ZFWBR0 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block2_tile0_imp_ZFWBR0;

architecture STRUCTURE of dac_block2_tile0_imp_ZFWBR0 is
  component design_1_axis_data_fifo_0_5 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_5;
  component design_1_axis_data_fifo_1_2 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_1_2;
  component design_1_axis_data_fifo_2_4 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_2_4;
  component design_1_adc_strm_mux_0_3 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_3;
  component design_1_axis_register_slice_0_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_5;
  component design_1_axis_broadcaster_0_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_4;
  component design_1_xlslice_0_12 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlslice_0_12;
  component design_1_idle_packet_0_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_4;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_block_dest_out_0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_localstart_s_axis_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tvalid_i_1 : STD_LOGIC;
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_idle_packet_0_trigger_o_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  control_block_dest_out_0(0) <= dac_control(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
adc_strm_mux_0: component design_1_adc_strm_mux_0_3
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_4
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_5
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => control_localstart_s_axis_tvalid_o(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_1_2
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_2_4
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch_tready_o(0),
      m_axis_tvalid => tvalid_i_1,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_5
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_GVCYDL
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => control_localstart_s_axis_tvalid_o(0)
    );
control_switch: entity work.control_switch_imp_1FVEUWN
     port map (
      dac_control(0) => control_block_dest_out_0(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch_tready_o(0),
      tvalid_i(0) => tvalid_i_1,
      tvalid_o(0) => control_switch_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_4
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => NLW_idle_packet_0_trigger_o_UNCONNECTED
    );
soft_reset: entity work.soft_reset_imp_1R8Y4DF
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
xlslice_0: component design_1_xlslice_0_12
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block2_tile1_imp_T2CKSF is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block2_tile1_imp_T2CKSF;

architecture STRUCTURE of dac_block2_tile1_imp_T2CKSF is
  component design_1_axis_data_fifo_0_10 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_10;
  component design_1_axis_data_fifo_1_7 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_1_7;
  component design_1_axis_data_fifo_2_8 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_2_8;
  component design_1_adc_strm_mux_0_7 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_7;
  component design_1_axis_register_slice_0_20 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_20;
  component design_1_axis_broadcaster_0_8 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_8;
  component design_1_loopback_gpio_4 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_gpio_4;
  component design_1_idle_packet_0_6 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_6;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_switch1_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch1_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_idle_packet_0_trigger_o_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_control_1(0) <= dac_control(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
adc_strm_mux_0: component design_1_adc_strm_mux_0_7
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_8
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch1_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_10
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => util_vector_logic_1_Res(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_1_7
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_2_8
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch1_tready_o(0),
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_20
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_H1ZTHW
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => util_vector_logic_1_Res(0)
    );
control_switch1: entity work.control_switch1_imp_L2T0TV
     port map (
      dac_control(0) => dac_control_1(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch1_tready_o(0),
      tvalid_i(0) => axis_data_fifo_2_m_axis_tvalid,
      tvalid_o(0) => control_switch1_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_6
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => NLW_idle_packet_0_trigger_o_UNCONNECTED
    );
loopback_gpio: component design_1_loopback_gpio_4
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_11CAAXX
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block3_tile0_imp_1J09J84 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block3_tile0_imp_1J09J84;

architecture STRUCTURE of dac_block3_tile0_imp_1J09J84 is
  component design_1_axis_data_fifo_0_4 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_4;
  component design_1_axis_data_fifo_1_1 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_1_1;
  component design_1_axis_data_fifo_2_3 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_2_3;
  component design_1_adc_strm_mux_0_2 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_2;
  component design_1_axis_register_slice_0_4 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_4;
  component design_1_axis_broadcaster_0_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_3;
  component design_1_loopback_gpio_0 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_gpio_0;
  component design_1_idle_packet_0_5 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_5;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_switch1_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch1_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_idle_packet_0_trigger_o_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_control_1(0) <= dac_control(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
adc_strm_mux_0: component design_1_adc_strm_mux_0_2
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_3
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch1_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_4
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => util_vector_logic_1_Res(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_1_1
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_2_3
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch1_tready_o(0),
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_4
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_6QU5HB
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => util_vector_logic_1_Res(0)
    );
control_switch1: entity work.control_switch1_imp_1QBIZL8
     port map (
      dac_control(0) => dac_control_1(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch1_tready_o(0),
      tvalid_i(0) => axis_data_fifo_2_m_axis_tvalid,
      tvalid_o(0) => control_switch1_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_5
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => NLW_idle_packet_0_trigger_o_UNCONNECTED
    );
loopback_gpio: component design_1_loopback_gpio_0
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_1D8QB8
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity dac_block3_tile1_imp_1M1Y40N is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tlast : out STD_LOGIC;
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    peripheral_aresetn : in STD_LOGIC;
    pl_clk0 : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC
  );
end dac_block3_tile1_imp_1M1Y40N;

architecture STRUCTURE of dac_block3_tile1_imp_1M1Y40N is
  component design_1_axis_data_fifo_0_9 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_0_9;
  component design_1_axis_data_fifo_1_6 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_1_6;
  component design_1_axis_data_fifo_2_7 is
  port (
    s_axis_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  end component design_1_axis_data_fifo_2_7;
  component design_1_adc_strm_mux_0_6 is
  port (
    mux_select : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s0_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s0_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s0_axi_stream_tvalid : in STD_LOGIC;
    s0_axi_stream_tlast : in STD_LOGIC;
    s0_axi_stream_tready : out STD_LOGIC;
    s1_axi_stream_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s1_axi_stream_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s1_axi_stream_tvalid : in STD_LOGIC;
    s1_axi_stream_tlast : in STD_LOGIC;
    s1_axi_stream_tready : out STD_LOGIC;
    m0_axi_stream_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m0_axi_stream_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m0_axi_stream_tvalid : out STD_LOGIC;
    m0_axi_stream_tlast : out STD_LOGIC;
    m0_axi_stream_tready : in STD_LOGIC
  );
  end component design_1_adc_strm_mux_0_6;
  component design_1_axis_register_slice_0_19 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tlast : out STD_LOGIC
  );
  end component design_1_axis_register_slice_0_19;
  component design_1_axis_broadcaster_0_7 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tlast : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_axis_broadcaster_0_7;
  component design_1_loopback_gpio_3 is
  port (
    Din : in STD_LOGIC_VECTOR ( 94 downto 0 );
    Dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_loopback_gpio_3;
  component design_1_idle_packet_0_7 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    trigger_o : out STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m00_axis_tlast : out STD_LOGIC;
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  end component design_1_idle_packet_0_7;
  signal Conn1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_ARREADY : STD_LOGIC;
  signal Conn1_ARVALID : STD_LOGIC;
  signal Conn1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn1_AWREADY : STD_LOGIC;
  signal Conn1_AWVALID : STD_LOGIC;
  signal Conn1_BREADY : STD_LOGIC;
  signal Conn1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_BVALID : STD_LOGIC;
  signal Conn1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_RREADY : STD_LOGIC;
  signal Conn1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn1_RVALID : STD_LOGIC;
  signal Conn1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn1_WREADY : STD_LOGIC;
  signal Conn1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn1_WVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal adc_strm_mux_0_m0_axi_stream_TLAST : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TREADY : STD_LOGIC;
  signal adc_strm_mux_0_m0_axi_stream_TVALID : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_broadcaster_0_M00_AXIS_TLAST : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M00_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M00_AXIS_TVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_broadcaster_0_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 256 );
  signal axis_broadcaster_0_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal axis_broadcaster_0_M01_AXIS_TLAST : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_M01_AXIS_TREADY : STD_LOGIC;
  signal axis_broadcaster_0_M01_AXIS_TVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal axis_broadcaster_0_s_axis_tready : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_0_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_1_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TREADY : STD_LOGIC;
  signal axis_data_fifo_1_M_AXIS_TVALID : STD_LOGIC;
  signal axis_data_fifo_2_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_data_fifo_2_M_AXIS_TLAST : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal axis_register_slice_0_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axis_register_slice_0_M_AXIS_TLAST : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TREADY : STD_LOGIC;
  signal axis_register_slice_0_M_AXIS_TVALID : STD_LOGIC;
  signal control_switch1_tready_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_switch1_tvalid_o : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXIS_MM2S_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M_AXIS_MM2S_TLAST : STD_LOGIC;
  signal dac_dma_block_M_AXIS_MM2S_TREADY : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal idle_packet_0_M00_AXIS_TLAST : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TREADY : STD_LOGIC;
  signal idle_packet_0_M00_AXIS_TVALID : STD_LOGIC;
  signal peripheral_aresetn_1 : STD_LOGIC;
  signal pl_clk0_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal soft_reset_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal util_vector_logic_1_Res : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xlslice_0_Dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_idle_packet_0_trigger_o_UNCONNECTED : STD_LOGIC;
begin
  Conn1_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn1_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn1_ARVALID <= S00_AXI_arvalid;
  Conn1_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn1_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn1_AWVALID <= S00_AXI_awvalid;
  Conn1_BREADY <= S00_AXI_bready;
  Conn1_RREADY <= S00_AXI_rready;
  Conn1_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn1_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn1_WVALID <= S00_AXI_wvalid;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  MTS_Block_dac_clk <= s_axis_aclk1;
  S00_AXI_arready <= Conn1_ARREADY;
  S00_AXI_awready <= Conn1_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn1_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn1_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn1_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn1_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn1_RVALID;
  S00_AXI_wready <= Conn1_WREADY;
  SLOT_0_AXIS_tdata(255 downto 0) <= idle_packet_0_M00_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tlast <= idle_packet_0_M00_AXIS_TLAST;
  SLOT_0_AXIS_tvalid <= idle_packet_0_M00_AXIS_TVALID;
  S_AXIS_tready <= dac_dma_block_M_AXIS_MM2S_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_control_1(0) <= dac_control(0);
  dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  dac_dma_block_M_AXIS_MM2S_TLAST <= S_AXIS_tlast;
  ddr4_0_c0_ddr4_ui_clk <= s_axis_aclk;
  idle_packet_0_M00_AXIS_TREADY <= SLOT_0_AXIS_tready;
  peripheral_aresetn_1 <= peripheral_aresetn;
  pl_clk0_1 <= pl_clk0;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
adc_strm_mux_0: component design_1_adc_strm_mux_0_6
     port map (
      m0_axi_stream_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      m0_axi_stream_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      m0_axi_stream_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      m0_axi_stream_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      m0_axi_stream_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID,
      mux_select => xlslice_0_Dout(0),
      s0_axi_stream_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      s0_axi_stream_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      s0_axi_stream_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      s0_axi_stream_tready => axis_data_fifo_0_M_AXIS_TREADY,
      s0_axi_stream_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s1_axi_stream_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      s1_axi_stream_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      s1_axi_stream_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      s1_axi_stream_tready => axis_data_fifo_1_M_AXIS_TREADY,
      s1_axi_stream_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk
    );
axis_broadcaster_0: component design_1_axis_broadcaster_0_7
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(511 downto 256) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      m_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(63 downto 32) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      m_axis_tkeep(31 downto 0) => NLW_axis_broadcaster_0_m_axis_tkeep_UNCONNECTED(31 downto 0),
      m_axis_tlast(1) => axis_broadcaster_0_M01_AXIS_TLAST(1),
      m_axis_tlast(0) => axis_broadcaster_0_M00_AXIS_TLAST(0),
      m_axis_tready(1) => axis_broadcaster_0_M01_AXIS_TREADY,
      m_axis_tready(0) => axis_broadcaster_0_M00_AXIS_TREADY,
      m_axis_tvalid(1) => axis_broadcaster_0_M01_AXIS_TVALID(1),
      m_axis_tvalid(0) => axis_broadcaster_0_M00_AXIS_TVALID(0),
      s_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      s_axis_tready => axis_broadcaster_0_s_axis_tready,
      s_axis_tvalid => control_switch1_tvalid_o(0)
    );
axis_data_fifo_0: component design_1_axis_data_fifo_0_9
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_0_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_aclk => MTS_Block_dac_clk,
      m_axis_tdata(255 downto 0) => axis_data_fifo_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_0_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_0_M_AXIS_TVALID,
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_aresetn => soft_reset_axi_soft_resetn(0),
      s_axis_tdata(255 downto 0) => dac_dma_block_M_AXIS_MM2S_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => dac_dma_block_M_AXIS_MM2S_TKEEP(31 downto 0),
      s_axis_tlast => dac_dma_block_M_AXIS_MM2S_TLAST,
      s_axis_tready => dac_dma_block_M_AXIS_MM2S_TREADY,
      s_axis_tvalid => util_vector_logic_1_Res(0)
    );
axis_data_fifo_1: component design_1_axis_data_fifo_1_6
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_1_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_1_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_1_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_1_M_AXIS_TLAST,
      m_axis_tready => axis_data_fifo_1_M_AXIS_TREADY,
      m_axis_tvalid => axis_data_fifo_1_M_AXIS_TVALID,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_broadcaster_0_M01_AXIS_TDATA(511 downto 256),
      s_axis_tkeep(31 downto 0) => axis_broadcaster_0_M01_AXIS_TKEEP(63 downto 32),
      s_axis_tlast => axis_broadcaster_0_M01_AXIS_TLAST(1),
      s_axis_tready => axis_broadcaster_0_M01_AXIS_TREADY,
      s_axis_tvalid => axis_broadcaster_0_M01_AXIS_TVALID(1)
    );
axis_data_fifo_2: component design_1_axis_data_fifo_2_7
     port map (
      axis_rd_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_rd_data_count_UNCONNECTED(31 downto 0),
      axis_wr_data_count(31 downto 0) => NLW_axis_data_fifo_2_axis_wr_data_count_UNCONNECTED(31 downto 0),
      m_axis_tdata(255 downto 0) => axis_data_fifo_2_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_data_fifo_2_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_data_fifo_2_M_AXIS_TLAST,
      m_axis_tready => control_switch1_tready_o(0),
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s_axis_aclk => MTS_Block_dac_clk,
      s_axis_aresetn => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      s_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      s_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      s_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID
    );
axis_register_slice_0: component design_1_axis_register_slice_0_19
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m_axis_tdata(255 downto 0) => axis_register_slice_0_M_AXIS_TDATA(255 downto 0),
      m_axis_tkeep(31 downto 0) => axis_register_slice_0_M_AXIS_TKEEP(31 downto 0),
      m_axis_tlast => axis_register_slice_0_M_AXIS_TLAST,
      m_axis_tready => axis_register_slice_0_M_AXIS_TREADY,
      m_axis_tvalid => axis_register_slice_0_M_AXIS_TVALID,
      s_axis_tdata(255 downto 0) => adc_strm_mux_0_m0_axi_stream_TDATA(255 downto 0),
      s_axis_tkeep(31 downto 0) => adc_strm_mux_0_m0_axi_stream_TKEEP(31 downto 0),
      s_axis_tlast => adc_strm_mux_0_m0_axi_stream_TLAST,
      s_axis_tready => adc_strm_mux_0_m0_axi_stream_TREADY,
      s_axis_tvalid => adc_strm_mux_0_m0_axi_stream_TVALID
    );
control_localstart: entity work.control_localstart_imp_77HH5U
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      s_axis_aclk => ddr4_0_c0_ddr4_ui_clk,
      s_axis_tvalid_i(0) => s_axis_tvalid_i_1,
      s_axis_tvalid_o(0) => util_vector_logic_1_Res(0)
    );
control_switch1: entity work.control_switch1_imp_J5VGRM
     port map (
      dac_control(0) => dac_control_1(0),
      tready_i(0) => axis_broadcaster_0_s_axis_tready,
      tready_o(0) => control_switch1_tready_o(0),
      tvalid_i(0) => axis_data_fifo_2_m_axis_tvalid,
      tvalid_o(0) => control_switch1_tvalid_o(0)
    );
idle_packet_0: component design_1_idle_packet_0_7
     port map (
      aclk => MTS_Block_dac_clk,
      aresetn => soft_reset_dac_clk_soft_aresetn(0),
      m00_axis_tdata(255 downto 0) => idle_packet_0_M00_AXIS_TDATA(255 downto 0),
      m00_axis_tlast => idle_packet_0_M00_AXIS_TLAST,
      m00_axis_tready => idle_packet_0_M00_AXIS_TREADY,
      m00_axis_tvalid => idle_packet_0_M00_AXIS_TVALID,
      s00_axi_aclk => pl_clk0_1,
      s00_axi_araddr(3 downto 0) => Conn1_ARADDR(3 downto 0),
      s00_axi_aresetn => peripheral_aresetn_1,
      s00_axi_arprot(2 downto 0) => Conn1_ARPROT(2 downto 0),
      s00_axi_arready => Conn1_ARREADY,
      s00_axi_arvalid => Conn1_ARVALID,
      s00_axi_awaddr(3 downto 0) => Conn1_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => Conn1_AWPROT(2 downto 0),
      s00_axi_awready => Conn1_AWREADY,
      s00_axi_awvalid => Conn1_AWVALID,
      s00_axi_bready => Conn1_BREADY,
      s00_axi_bresp(1 downto 0) => Conn1_BRESP(1 downto 0),
      s00_axi_bvalid => Conn1_BVALID,
      s00_axi_rdata(31 downto 0) => Conn1_RDATA(31 downto 0),
      s00_axi_rready => Conn1_RREADY,
      s00_axi_rresp(1 downto 0) => Conn1_RRESP(1 downto 0),
      s00_axi_rvalid => Conn1_RVALID,
      s00_axi_wdata(31 downto 0) => Conn1_WDATA(31 downto 0),
      s00_axi_wready => Conn1_WREADY,
      s00_axi_wstrb(3 downto 0) => Conn1_WSTRB(3 downto 0),
      s00_axi_wvalid => Conn1_WVALID,
      s00_axis_tdata(255 downto 0) => axis_broadcaster_0_M00_AXIS_TDATA(255 downto 0),
      s00_axis_tlast => axis_broadcaster_0_M00_AXIS_TLAST(0),
      s00_axis_tready => axis_broadcaster_0_M00_AXIS_TREADY,
      s00_axis_tvalid => axis_broadcaster_0_M00_AXIS_TVALID(0),
      trigger_o => NLW_idle_packet_0_trigger_o_UNCONNECTED
    );
loopback_gpio: component design_1_loopback_gpio_3
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      Dout(0) => xlslice_0_Dout(0)
    );
soft_reset: entity work.soft_reset_imp_R29C36
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      dac_clk => MTS_Block_dac_clk,
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => soft_reset_dac_clk_soft_aresetn(0),
      s_axis_aclk_300 => ddr4_0_c0_ddr4_ui_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_interconnect_2_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    M00_ACLK : in STD_LOGIC;
    M00_ARESETN : in STD_LOGIC;
    M00_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M00_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M00_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M00_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M00_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_ACLK : in STD_LOGIC;
    M01_ARESETN : in STD_LOGIC;
    M01_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_arready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_arvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M01_AXI_awready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_awvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_bvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_rready : out STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M01_AXI_rvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M01_AXI_wready : in STD_LOGIC_VECTOR ( 0 to 0 );
    M01_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M01_AXI_wvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    M02_ACLK : in STD_LOGIC;
    M02_ARESETN : in STD_LOGIC;
    M02_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_arready : in STD_LOGIC;
    M02_AXI_arvalid : out STD_LOGIC;
    M02_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M02_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M02_AXI_awready : in STD_LOGIC;
    M02_AXI_awvalid : out STD_LOGIC;
    M02_AXI_bready : out STD_LOGIC;
    M02_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_bvalid : in STD_LOGIC;
    M02_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_rready : out STD_LOGIC;
    M02_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M02_AXI_rvalid : in STD_LOGIC;
    M02_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M02_AXI_wready : in STD_LOGIC;
    M02_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M02_AXI_wvalid : out STD_LOGIC;
    M03_ACLK : in STD_LOGIC;
    M03_ARESETN : in STD_LOGIC;
    M03_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_arready : in STD_LOGIC;
    M03_AXI_arvalid : out STD_LOGIC;
    M03_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M03_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M03_AXI_awready : in STD_LOGIC;
    M03_AXI_awvalid : out STD_LOGIC;
    M03_AXI_bready : out STD_LOGIC;
    M03_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_bvalid : in STD_LOGIC;
    M03_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_rready : out STD_LOGIC;
    M03_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M03_AXI_rvalid : in STD_LOGIC;
    M03_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M03_AXI_wready : in STD_LOGIC;
    M03_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M03_AXI_wvalid : out STD_LOGIC;
    M04_ACLK : in STD_LOGIC;
    M04_ARESETN : in STD_LOGIC;
    M04_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M04_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_arready : in STD_LOGIC;
    M04_AXI_arvalid : out STD_LOGIC;
    M04_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M04_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M04_AXI_awready : in STD_LOGIC;
    M04_AXI_awvalid : out STD_LOGIC;
    M04_AXI_bready : out STD_LOGIC;
    M04_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_bvalid : in STD_LOGIC;
    M04_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_rready : out STD_LOGIC;
    M04_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M04_AXI_rvalid : in STD_LOGIC;
    M04_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M04_AXI_wready : in STD_LOGIC;
    M04_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M04_AXI_wvalid : out STD_LOGIC;
    M05_ACLK : in STD_LOGIC;
    M05_ARESETN : in STD_LOGIC;
    M05_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_arready : in STD_LOGIC;
    M05_AXI_arvalid : out STD_LOGIC;
    M05_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M05_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M05_AXI_awready : in STD_LOGIC;
    M05_AXI_awvalid : out STD_LOGIC;
    M05_AXI_bready : out STD_LOGIC;
    M05_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_bvalid : in STD_LOGIC;
    M05_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_rready : out STD_LOGIC;
    M05_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M05_AXI_rvalid : in STD_LOGIC;
    M05_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M05_AXI_wready : in STD_LOGIC;
    M05_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M05_AXI_wvalid : out STD_LOGIC;
    M06_ACLK : in STD_LOGIC;
    M06_ARESETN : in STD_LOGIC;
    M06_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_arready : in STD_LOGIC;
    M06_AXI_arvalid : out STD_LOGIC;
    M06_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M06_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M06_AXI_awready : in STD_LOGIC;
    M06_AXI_awvalid : out STD_LOGIC;
    M06_AXI_bready : out STD_LOGIC;
    M06_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_bvalid : in STD_LOGIC;
    M06_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_rready : out STD_LOGIC;
    M06_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M06_AXI_rvalid : in STD_LOGIC;
    M06_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M06_AXI_wready : in STD_LOGIC;
    M06_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M06_AXI_wvalid : out STD_LOGIC;
    M07_ACLK : in STD_LOGIC;
    M07_ARESETN : in STD_LOGIC;
    M07_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_arready : in STD_LOGIC;
    M07_AXI_arvalid : out STD_LOGIC;
    M07_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M07_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M07_AXI_awready : in STD_LOGIC;
    M07_AXI_awvalid : out STD_LOGIC;
    M07_AXI_bready : out STD_LOGIC;
    M07_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_bvalid : in STD_LOGIC;
    M07_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_rready : out STD_LOGIC;
    M07_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M07_AXI_rvalid : in STD_LOGIC;
    M07_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M07_AXI_wready : in STD_LOGIC;
    M07_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M07_AXI_wvalid : out STD_LOGIC;
    M08_ACLK : in STD_LOGIC;
    M08_ARESETN : in STD_LOGIC;
    M08_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M08_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_arready : in STD_LOGIC;
    M08_AXI_arvalid : out STD_LOGIC;
    M08_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M08_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M08_AXI_awready : in STD_LOGIC;
    M08_AXI_awvalid : out STD_LOGIC;
    M08_AXI_bready : out STD_LOGIC;
    M08_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_bvalid : in STD_LOGIC;
    M08_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_rready : out STD_LOGIC;
    M08_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M08_AXI_rvalid : in STD_LOGIC;
    M08_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M08_AXI_wready : in STD_LOGIC;
    M08_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M08_AXI_wvalid : out STD_LOGIC;
    M09_ACLK : in STD_LOGIC;
    M09_ARESETN : in STD_LOGIC;
    M09_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_arready : in STD_LOGIC;
    M09_AXI_arvalid : out STD_LOGIC;
    M09_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M09_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M09_AXI_awready : in STD_LOGIC;
    M09_AXI_awvalid : out STD_LOGIC;
    M09_AXI_bready : out STD_LOGIC;
    M09_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_bvalid : in STD_LOGIC;
    M09_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_rready : out STD_LOGIC;
    M09_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M09_AXI_rvalid : in STD_LOGIC;
    M09_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M09_AXI_wready : in STD_LOGIC;
    M09_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M09_AXI_wvalid : out STD_LOGIC;
    M10_ACLK : in STD_LOGIC;
    M10_ARESETN : in STD_LOGIC;
    M10_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M10_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M10_AXI_arready : in STD_LOGIC;
    M10_AXI_arvalid : out STD_LOGIC;
    M10_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M10_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M10_AXI_awready : in STD_LOGIC;
    M10_AXI_awvalid : out STD_LOGIC;
    M10_AXI_bready : out STD_LOGIC;
    M10_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_bvalid : in STD_LOGIC;
    M10_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_rready : out STD_LOGIC;
    M10_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M10_AXI_rvalid : in STD_LOGIC;
    M10_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M10_AXI_wready : in STD_LOGIC;
    M10_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M10_AXI_wvalid : out STD_LOGIC;
    M11_ACLK : in STD_LOGIC;
    M11_ARESETN : in STD_LOGIC;
    M11_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_arready : in STD_LOGIC;
    M11_AXI_arvalid : out STD_LOGIC;
    M11_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M11_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M11_AXI_awready : in STD_LOGIC;
    M11_AXI_awvalid : out STD_LOGIC;
    M11_AXI_bready : out STD_LOGIC;
    M11_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_bvalid : in STD_LOGIC;
    M11_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_rready : out STD_LOGIC;
    M11_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M11_AXI_rvalid : in STD_LOGIC;
    M11_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M11_AXI_wready : in STD_LOGIC;
    M11_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M11_AXI_wvalid : out STD_LOGIC;
    M12_ACLK : in STD_LOGIC;
    M12_ARESETN : in STD_LOGIC;
    M12_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M12_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_arready : in STD_LOGIC;
    M12_AXI_arvalid : out STD_LOGIC;
    M12_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M12_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M12_AXI_awready : in STD_LOGIC;
    M12_AXI_awvalid : out STD_LOGIC;
    M12_AXI_bready : out STD_LOGIC;
    M12_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_bvalid : in STD_LOGIC;
    M12_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_rready : out STD_LOGIC;
    M12_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M12_AXI_rvalid : in STD_LOGIC;
    M12_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M12_AXI_wready : in STD_LOGIC;
    M12_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M12_AXI_wvalid : out STD_LOGIC;
    M13_ACLK : in STD_LOGIC;
    M13_ARESETN : in STD_LOGIC;
    M13_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M13_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_arready : in STD_LOGIC;
    M13_AXI_arvalid : out STD_LOGIC;
    M13_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M13_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M13_AXI_awready : in STD_LOGIC;
    M13_AXI_awvalid : out STD_LOGIC;
    M13_AXI_bready : out STD_LOGIC;
    M13_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_bvalid : in STD_LOGIC;
    M13_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_rready : out STD_LOGIC;
    M13_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M13_AXI_rvalid : in STD_LOGIC;
    M13_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M13_AXI_wready : in STD_LOGIC;
    M13_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M13_AXI_wvalid : out STD_LOGIC;
    M14_ACLK : in STD_LOGIC;
    M14_ARESETN : in STD_LOGIC;
    M14_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_arready : in STD_LOGIC;
    M14_AXI_arvalid : out STD_LOGIC;
    M14_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M14_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M14_AXI_awready : in STD_LOGIC;
    M14_AXI_awvalid : out STD_LOGIC;
    M14_AXI_bready : out STD_LOGIC;
    M14_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_bvalid : in STD_LOGIC;
    M14_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_rready : out STD_LOGIC;
    M14_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M14_AXI_rvalid : in STD_LOGIC;
    M14_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M14_AXI_wready : in STD_LOGIC;
    M14_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M14_AXI_wvalid : out STD_LOGIC;
    M15_ACLK : in STD_LOGIC;
    M15_ARESETN : in STD_LOGIC;
    M15_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M15_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_arready : in STD_LOGIC;
    M15_AXI_arvalid : out STD_LOGIC;
    M15_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M15_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M15_AXI_awready : in STD_LOGIC;
    M15_AXI_awvalid : out STD_LOGIC;
    M15_AXI_bready : out STD_LOGIC;
    M15_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_bvalid : in STD_LOGIC;
    M15_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_rready : out STD_LOGIC;
    M15_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M15_AXI_rvalid : in STD_LOGIC;
    M15_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M15_AXI_wready : in STD_LOGIC;
    M15_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M15_AXI_wvalid : out STD_LOGIC;
    M16_ACLK : in STD_LOGIC;
    M16_ARESETN : in STD_LOGIC;
    M16_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M16_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_arready : in STD_LOGIC;
    M16_AXI_arvalid : out STD_LOGIC;
    M16_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M16_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M16_AXI_awready : in STD_LOGIC;
    M16_AXI_awvalid : out STD_LOGIC;
    M16_AXI_bready : out STD_LOGIC;
    M16_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_bvalid : in STD_LOGIC;
    M16_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_rready : out STD_LOGIC;
    M16_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M16_AXI_rvalid : in STD_LOGIC;
    M16_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M16_AXI_wready : in STD_LOGIC;
    M16_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M16_AXI_wvalid : out STD_LOGIC;
    M17_ACLK : in STD_LOGIC;
    M17_ARESETN : in STD_LOGIC;
    M17_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M17_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_arready : in STD_LOGIC;
    M17_AXI_arvalid : out STD_LOGIC;
    M17_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M17_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M17_AXI_awready : in STD_LOGIC;
    M17_AXI_awvalid : out STD_LOGIC;
    M17_AXI_bready : out STD_LOGIC;
    M17_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_bvalid : in STD_LOGIC;
    M17_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_rready : out STD_LOGIC;
    M17_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M17_AXI_rvalid : in STD_LOGIC;
    M17_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M17_AXI_wready : in STD_LOGIC;
    M17_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M17_AXI_wvalid : out STD_LOGIC;
    M18_ACLK : in STD_LOGIC;
    M18_ARESETN : in STD_LOGIC;
    M18_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M18_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_arready : in STD_LOGIC;
    M18_AXI_arvalid : out STD_LOGIC;
    M18_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M18_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M18_AXI_awready : in STD_LOGIC;
    M18_AXI_awvalid : out STD_LOGIC;
    M18_AXI_bready : out STD_LOGIC;
    M18_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_bvalid : in STD_LOGIC;
    M18_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_rready : out STD_LOGIC;
    M18_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M18_AXI_rvalid : in STD_LOGIC;
    M18_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M18_AXI_wready : in STD_LOGIC;
    M18_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M18_AXI_wvalid : out STD_LOGIC;
    M19_ACLK : in STD_LOGIC;
    M19_ARESETN : in STD_LOGIC;
    M19_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M19_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_arready : in STD_LOGIC;
    M19_AXI_arvalid : out STD_LOGIC;
    M19_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M19_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M19_AXI_awready : in STD_LOGIC;
    M19_AXI_awvalid : out STD_LOGIC;
    M19_AXI_bready : out STD_LOGIC;
    M19_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_bvalid : in STD_LOGIC;
    M19_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_rready : out STD_LOGIC;
    M19_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M19_AXI_rvalid : in STD_LOGIC;
    M19_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M19_AXI_wready : in STD_LOGIC;
    M19_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M19_AXI_wvalid : out STD_LOGIC;
    M20_ACLK : in STD_LOGIC;
    M20_ARESETN : in STD_LOGIC;
    M20_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M20_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_arready : in STD_LOGIC;
    M20_AXI_arvalid : out STD_LOGIC;
    M20_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M20_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M20_AXI_awready : in STD_LOGIC;
    M20_AXI_awvalid : out STD_LOGIC;
    M20_AXI_bready : out STD_LOGIC;
    M20_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_bvalid : in STD_LOGIC;
    M20_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_rready : out STD_LOGIC;
    M20_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M20_AXI_rvalid : in STD_LOGIC;
    M20_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M20_AXI_wready : in STD_LOGIC;
    M20_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M20_AXI_wvalid : out STD_LOGIC;
    M21_ACLK : in STD_LOGIC;
    M21_ARESETN : in STD_LOGIC;
    M21_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M21_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_arready : in STD_LOGIC;
    M21_AXI_arvalid : out STD_LOGIC;
    M21_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M21_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M21_AXI_awready : in STD_LOGIC;
    M21_AXI_awvalid : out STD_LOGIC;
    M21_AXI_bready : out STD_LOGIC;
    M21_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_bvalid : in STD_LOGIC;
    M21_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_rready : out STD_LOGIC;
    M21_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M21_AXI_rvalid : in STD_LOGIC;
    M21_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M21_AXI_wready : in STD_LOGIC;
    M21_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M21_AXI_wvalid : out STD_LOGIC;
    M22_ACLK : in STD_LOGIC;
    M22_ARESETN : in STD_LOGIC;
    M22_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M22_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M22_AXI_arready : in STD_LOGIC;
    M22_AXI_arvalid : out STD_LOGIC;
    M22_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M22_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M22_AXI_awready : in STD_LOGIC;
    M22_AXI_awvalid : out STD_LOGIC;
    M22_AXI_bready : out STD_LOGIC;
    M22_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M22_AXI_bvalid : in STD_LOGIC;
    M22_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_rready : out STD_LOGIC;
    M22_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M22_AXI_rvalid : in STD_LOGIC;
    M22_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M22_AXI_wready : in STD_LOGIC;
    M22_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M22_AXI_wvalid : out STD_LOGIC;
    M23_ACLK : in STD_LOGIC;
    M23_ARESETN : in STD_LOGIC;
    M23_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M23_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M23_AXI_arready : in STD_LOGIC;
    M23_AXI_arvalid : out STD_LOGIC;
    M23_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M23_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M23_AXI_awready : in STD_LOGIC;
    M23_AXI_awvalid : out STD_LOGIC;
    M23_AXI_bready : out STD_LOGIC;
    M23_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M23_AXI_bvalid : in STD_LOGIC;
    M23_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_rready : out STD_LOGIC;
    M23_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M23_AXI_rvalid : in STD_LOGIC;
    M23_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M23_AXI_wready : in STD_LOGIC;
    M23_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M23_AXI_wvalid : out STD_LOGIC;
    M24_ACLK : in STD_LOGIC;
    M24_ARESETN : in STD_LOGIC;
    M24_AXI_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M24_AXI_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M24_AXI_arready : in STD_LOGIC;
    M24_AXI_arvalid : out STD_LOGIC;
    M24_AXI_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    M24_AXI_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M24_AXI_awready : in STD_LOGIC;
    M24_AXI_awvalid : out STD_LOGIC;
    M24_AXI_bready : out STD_LOGIC;
    M24_AXI_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M24_AXI_bvalid : in STD_LOGIC;
    M24_AXI_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M24_AXI_rready : out STD_LOGIC;
    M24_AXI_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M24_AXI_rvalid : in STD_LOGIC;
    M24_AXI_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M24_AXI_wready : in STD_LOGIC;
    M24_AXI_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M24_AXI_wvalid : out STD_LOGIC;
    S00_ACLK : in STD_LOGIC;
    S00_ARESETN : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S00_AXI_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_rid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_rlast : out STD_LOGIC;
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S00_AXI_wlast : in STD_LOGIC;
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC
  );
end design_1_axi_interconnect_2_0;

architecture STRUCTURE of design_1_axi_interconnect_2_0 is
  component design_1_xbar_3 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 159 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 11 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  end component design_1_xbar_3;
  component design_1_tier2_xbar_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_0_0;
  component design_1_tier2_xbar_1_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 319 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  end component design_1_tier2_xbar_1_0;
  component design_1_tier2_xbar_2_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 279 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 27 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 279 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 20 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 223 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 13 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  end component design_1_tier2_xbar_2_0;
  component design_1_tier2_xbar_3_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bready : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arvalid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arready : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rready : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_awvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_bvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_bready : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axi_arvalid : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_rvalid : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rready : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  end component design_1_tier2_xbar_3_0;
  signal axi_interconnect_2_ACLK_net : STD_LOGIC;
  signal axi_interconnect_2_ARESETN_net : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_to_s00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_BREADY : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_BVALID : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RLAST : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_RREADY : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_RVALID : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_WLAST : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_WREADY : STD_LOGIC;
  signal axi_interconnect_2_to_s00_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal axi_interconnect_2_to_s00_couplers_WVALID : STD_LOGIC;
  signal i00_couplers_to_tier2_xbar_0_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i00_couplers_to_tier2_xbar_0_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i00_couplers_to_tier2_xbar_0_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i01_couplers_to_tier2_xbar_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i01_couplers_to_tier2_xbar_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i02_couplers_to_tier2_xbar_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i02_couplers_to_tier2_xbar_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal i03_couplers_to_tier2_xbar_3_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i03_couplers_to_tier2_xbar_3_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m00_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m00_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m01_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m01_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m02_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m02_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m02_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m03_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m03_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m04_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m04_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m05_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m05_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m06_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m06_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m07_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m07_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m08_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m08_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m09_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m09_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m10_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m10_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m11_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m11_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m12_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m12_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m13_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m13_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m14_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m14_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m15_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m15_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m16_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m16_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m17_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m17_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m18_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m18_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m19_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m19_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m20_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m20_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m21_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m21_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m22_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m22_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m23_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m23_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_ARREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_ARVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_AWREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_AWVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_BREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_BVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_RREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_RVALID : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_WREADY : STD_LOGIC;
  signal m24_couplers_to_axi_interconnect_2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal m24_couplers_to_axi_interconnect_2_WVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_ARVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_couplers_to_xbar_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_couplers_to_xbar_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_AWVALID : STD_LOGIC;
  signal s00_couplers_to_xbar_BREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_RREADY : STD_LOGIC;
  signal s00_couplers_to_xbar_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_couplers_to_xbar_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_couplers_to_xbar_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_couplers_to_xbar_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_couplers_to_xbar_WVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_0_to_m01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_0_to_m01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_0_to_m01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_0_to_m01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_0_to_m01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_0_to_m02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_0_to_m02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_0_to_m02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_0_to_m02_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m02_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_0_to_m02_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_0_to_m02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_0_to_m03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_0_to_m03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_0_to_m03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_0_to_m03_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m03_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_0_to_m03_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_0_to_m03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_0_to_m04_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_0_to_m04_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_0_to_m04_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_0_to_m04_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m04_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m04_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_0_to_m04_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m04_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_0_to_m04_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_0_to_m05_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_0_to_m05_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_0_to_m05_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_0_to_m05_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m05_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m05_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_0_to_m05_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m05_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_0_to_m05_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_0_to_m06_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_0_to_m06_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_0_to_m06_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_0_to_m06_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m06_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m06_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_0_to_m06_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m06_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_0_to_m06_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_0_to_m07_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_0_to_m07_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_0_to_m07_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_0_to_m07_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_0_to_m07_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_0_to_m07_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_0_to_m07_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_0_to_m07_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_0_to_m07_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m08_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m08_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m08_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_1_to_m08_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_1_to_m09_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_1_to_m09_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_1_to_m09_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_1_to_m09_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m09_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m09_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_1_to_m09_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m09_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_1_to_m09_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_1_to_m10_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_1_to_m10_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_1_to_m10_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_1_to_m10_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m10_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m10_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_1_to_m10_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m10_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_1_to_m10_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_1_to_m11_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_1_to_m11_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_1_to_m11_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_1_to_m11_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m11_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m11_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_1_to_m11_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m11_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_1_to_m11_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_1_to_m12_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_1_to_m12_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_1_to_m12_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_1_to_m12_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m12_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m12_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_1_to_m12_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m12_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_1_to_m12_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_1_to_m13_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_1_to_m13_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_1_to_m13_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_1_to_m13_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m13_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m13_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_1_to_m13_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m13_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_1_to_m13_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_1_to_m14_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_1_to_m14_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_1_to_m14_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_1_to_m14_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m14_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m14_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_1_to_m14_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m14_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_1_to_m14_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_1_to_m15_couplers_ARADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_1_to_m15_couplers_ARPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_ARVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_AWADDR : STD_LOGIC_VECTOR ( 319 downto 280 );
  signal tier2_xbar_1_to_m15_couplers_AWPROT : STD_LOGIC_VECTOR ( 23 downto 21 );
  signal tier2_xbar_1_to_m15_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_AWVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RREADY : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_1_to_m15_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_1_to_m15_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WDATA : STD_LOGIC_VECTOR ( 255 downto 224 );
  signal tier2_xbar_1_to_m15_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_1_to_m15_couplers_WSTRB : STD_LOGIC_VECTOR ( 31 downto 28 );
  signal tier2_xbar_1_to_m15_couplers_WVALID : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tier2_xbar_2_to_m16_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m16_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m16_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_2_to_m16_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_2_to_m17_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_2_to_m17_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_2_to_m17_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_2_to_m17_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m17_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m17_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_2_to_m17_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m17_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_2_to_m17_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_2_to_m18_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_2_to_m18_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal tier2_xbar_2_to_m18_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tier2_xbar_2_to_m18_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m18_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m18_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal tier2_xbar_2_to_m18_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m18_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal tier2_xbar_2_to_m18_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal tier2_xbar_2_to_m19_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_2_to_m19_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal tier2_xbar_2_to_m19_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal tier2_xbar_2_to_m19_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m19_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m19_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal tier2_xbar_2_to_m19_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m19_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal tier2_xbar_2_to_m19_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal tier2_xbar_2_to_m20_couplers_ARADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_2_to_m20_couplers_ARPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_ARVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_AWADDR : STD_LOGIC_VECTOR ( 199 downto 160 );
  signal tier2_xbar_2_to_m20_couplers_AWPROT : STD_LOGIC_VECTOR ( 14 downto 12 );
  signal tier2_xbar_2_to_m20_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_AWVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RREADY : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m20_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m20_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_WDATA : STD_LOGIC_VECTOR ( 159 downto 128 );
  signal tier2_xbar_2_to_m20_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m20_couplers_WSTRB : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal tier2_xbar_2_to_m20_couplers_WVALID : STD_LOGIC_VECTOR ( 4 to 4 );
  signal tier2_xbar_2_to_m21_couplers_ARADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_2_to_m21_couplers_ARPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_ARVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_AWADDR : STD_LOGIC_VECTOR ( 239 downto 200 );
  signal tier2_xbar_2_to_m21_couplers_AWPROT : STD_LOGIC_VECTOR ( 17 downto 15 );
  signal tier2_xbar_2_to_m21_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_AWVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RREADY : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m21_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m21_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_WDATA : STD_LOGIC_VECTOR ( 191 downto 160 );
  signal tier2_xbar_2_to_m21_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m21_couplers_WSTRB : STD_LOGIC_VECTOR ( 23 downto 20 );
  signal tier2_xbar_2_to_m21_couplers_WVALID : STD_LOGIC_VECTOR ( 5 to 5 );
  signal tier2_xbar_2_to_m22_couplers_ARADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_2_to_m22_couplers_ARPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_ARVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_AWADDR : STD_LOGIC_VECTOR ( 279 downto 240 );
  signal tier2_xbar_2_to_m22_couplers_AWPROT : STD_LOGIC_VECTOR ( 20 downto 18 );
  signal tier2_xbar_2_to_m22_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_AWVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_RREADY : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_2_to_m22_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_2_to_m22_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_WDATA : STD_LOGIC_VECTOR ( 223 downto 192 );
  signal tier2_xbar_2_to_m22_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_2_to_m22_couplers_WSTRB : STD_LOGIC_VECTOR ( 27 downto 24 );
  signal tier2_xbar_2_to_m22_couplers_WVALID : STD_LOGIC_VECTOR ( 6 to 6 );
  signal tier2_xbar_3_to_m23_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m23_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m23_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m23_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m23_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m23_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m23_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m23_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m23_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m23_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tier2_xbar_3_to_m23_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tier2_xbar_3_to_m24_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_3_to_m24_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m24_couplers_ARREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m24_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal tier2_xbar_3_to_m24_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal tier2_xbar_3_to_m24_couplers_AWREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m24_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m24_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_BVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tier2_xbar_3_to_m24_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tier2_xbar_3_to_m24_couplers_RVALID : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal tier2_xbar_3_to_m24_couplers_WREADY : STD_LOGIC;
  signal tier2_xbar_3_to_m24_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal tier2_xbar_3_to_m24_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i00_couplers_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_i00_couplers_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal xbar_to_i00_couplers_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal xbar_to_i00_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i00_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i00_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i00_couplers_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xbar_to_i00_couplers_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_i01_couplers_ARPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_ARVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_AWADDR : STD_LOGIC_VECTOR ( 79 downto 40 );
  signal xbar_to_i01_couplers_AWPROT : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal xbar_to_i01_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_AWVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i01_couplers_RREADY : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i01_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i01_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WDATA : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal xbar_to_i01_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i01_couplers_WSTRB : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xbar_to_i01_couplers_WVALID : STD_LOGIC_VECTOR ( 1 to 1 );
  signal xbar_to_i02_couplers_ARADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_i02_couplers_ARPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_ARVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_AWADDR : STD_LOGIC_VECTOR ( 119 downto 80 );
  signal xbar_to_i02_couplers_AWPROT : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal xbar_to_i02_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_AWVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i02_couplers_RREADY : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i02_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i02_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WDATA : STD_LOGIC_VECTOR ( 95 downto 64 );
  signal xbar_to_i02_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i02_couplers_WSTRB : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal xbar_to_i02_couplers_WVALID : STD_LOGIC_VECTOR ( 2 to 2 );
  signal xbar_to_i03_couplers_ARADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_i03_couplers_ARPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_ARVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_AWADDR : STD_LOGIC_VECTOR ( 159 downto 120 );
  signal xbar_to_i03_couplers_AWPROT : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal xbar_to_i03_couplers_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_AWVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_BREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i03_couplers_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal xbar_to_i03_couplers_RREADY : STD_LOGIC_VECTOR ( 3 to 3 );
  signal xbar_to_i03_couplers_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xbar_to_i03_couplers_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_WDATA : STD_LOGIC_VECTOR ( 127 downto 96 );
  signal xbar_to_i03_couplers_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xbar_to_i03_couplers_WSTRB : STD_LOGIC_VECTOR ( 15 downto 12 );
  signal xbar_to_i03_couplers_WVALID : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_tier2_xbar_0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  M00_AXI_araddr(39 downto 0) <= m00_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M00_AXI_arvalid(0) <= m00_couplers_to_axi_interconnect_2_ARVALID(0);
  M00_AXI_awaddr(39 downto 0) <= m00_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M00_AXI_awvalid(0) <= m00_couplers_to_axi_interconnect_2_AWVALID(0);
  M00_AXI_bready(0) <= m00_couplers_to_axi_interconnect_2_BREADY(0);
  M00_AXI_rready(0) <= m00_couplers_to_axi_interconnect_2_RREADY(0);
  M00_AXI_wdata(31 downto 0) <= m00_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M00_AXI_wvalid(0) <= m00_couplers_to_axi_interconnect_2_WVALID(0);
  M01_AXI_araddr(39 downto 0) <= m01_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M01_AXI_arvalid(0) <= m01_couplers_to_axi_interconnect_2_ARVALID(0);
  M01_AXI_awaddr(39 downto 0) <= m01_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M01_AXI_awvalid(0) <= m01_couplers_to_axi_interconnect_2_AWVALID(0);
  M01_AXI_bready(0) <= m01_couplers_to_axi_interconnect_2_BREADY(0);
  M01_AXI_rready(0) <= m01_couplers_to_axi_interconnect_2_RREADY(0);
  M01_AXI_wdata(31 downto 0) <= m01_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M01_AXI_wstrb(3 downto 0) <= m01_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M01_AXI_wvalid(0) <= m01_couplers_to_axi_interconnect_2_WVALID(0);
  M02_AXI_araddr(39 downto 0) <= m02_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M02_AXI_arprot(2 downto 0) <= m02_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M02_AXI_arvalid <= m02_couplers_to_axi_interconnect_2_ARVALID;
  M02_AXI_awaddr(39 downto 0) <= m02_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M02_AXI_awprot(2 downto 0) <= m02_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M02_AXI_awvalid <= m02_couplers_to_axi_interconnect_2_AWVALID;
  M02_AXI_bready <= m02_couplers_to_axi_interconnect_2_BREADY;
  M02_AXI_rready <= m02_couplers_to_axi_interconnect_2_RREADY;
  M02_AXI_wdata(31 downto 0) <= m02_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M02_AXI_wstrb(3 downto 0) <= m02_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M02_AXI_wvalid <= m02_couplers_to_axi_interconnect_2_WVALID;
  M03_AXI_araddr(39 downto 0) <= m03_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M03_AXI_arprot(2 downto 0) <= m03_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M03_AXI_arvalid <= m03_couplers_to_axi_interconnect_2_ARVALID;
  M03_AXI_awaddr(39 downto 0) <= m03_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M03_AXI_awprot(2 downto 0) <= m03_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M03_AXI_awvalid <= m03_couplers_to_axi_interconnect_2_AWVALID;
  M03_AXI_bready <= m03_couplers_to_axi_interconnect_2_BREADY;
  M03_AXI_rready <= m03_couplers_to_axi_interconnect_2_RREADY;
  M03_AXI_wdata(31 downto 0) <= m03_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M03_AXI_wstrb(3 downto 0) <= m03_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M03_AXI_wvalid <= m03_couplers_to_axi_interconnect_2_WVALID;
  M04_AXI_araddr(39 downto 0) <= m04_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M04_AXI_arprot(2 downto 0) <= m04_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M04_AXI_arvalid <= m04_couplers_to_axi_interconnect_2_ARVALID;
  M04_AXI_awaddr(39 downto 0) <= m04_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M04_AXI_awprot(2 downto 0) <= m04_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M04_AXI_awvalid <= m04_couplers_to_axi_interconnect_2_AWVALID;
  M04_AXI_bready <= m04_couplers_to_axi_interconnect_2_BREADY;
  M04_AXI_rready <= m04_couplers_to_axi_interconnect_2_RREADY;
  M04_AXI_wdata(31 downto 0) <= m04_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M04_AXI_wstrb(3 downto 0) <= m04_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M04_AXI_wvalid <= m04_couplers_to_axi_interconnect_2_WVALID;
  M05_AXI_araddr(39 downto 0) <= m05_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M05_AXI_arprot(2 downto 0) <= m05_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M05_AXI_arvalid <= m05_couplers_to_axi_interconnect_2_ARVALID;
  M05_AXI_awaddr(39 downto 0) <= m05_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M05_AXI_awprot(2 downto 0) <= m05_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M05_AXI_awvalid <= m05_couplers_to_axi_interconnect_2_AWVALID;
  M05_AXI_bready <= m05_couplers_to_axi_interconnect_2_BREADY;
  M05_AXI_rready <= m05_couplers_to_axi_interconnect_2_RREADY;
  M05_AXI_wdata(31 downto 0) <= m05_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M05_AXI_wstrb(3 downto 0) <= m05_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M05_AXI_wvalid <= m05_couplers_to_axi_interconnect_2_WVALID;
  M06_AXI_araddr(39 downto 0) <= m06_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M06_AXI_arprot(2 downto 0) <= m06_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M06_AXI_arvalid <= m06_couplers_to_axi_interconnect_2_ARVALID;
  M06_AXI_awaddr(39 downto 0) <= m06_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M06_AXI_awprot(2 downto 0) <= m06_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M06_AXI_awvalid <= m06_couplers_to_axi_interconnect_2_AWVALID;
  M06_AXI_bready <= m06_couplers_to_axi_interconnect_2_BREADY;
  M06_AXI_rready <= m06_couplers_to_axi_interconnect_2_RREADY;
  M06_AXI_wdata(31 downto 0) <= m06_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M06_AXI_wstrb(3 downto 0) <= m06_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M06_AXI_wvalid <= m06_couplers_to_axi_interconnect_2_WVALID;
  M07_AXI_araddr(39 downto 0) <= m07_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M07_AXI_arprot(2 downto 0) <= m07_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M07_AXI_arvalid <= m07_couplers_to_axi_interconnect_2_ARVALID;
  M07_AXI_awaddr(39 downto 0) <= m07_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M07_AXI_awprot(2 downto 0) <= m07_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M07_AXI_awvalid <= m07_couplers_to_axi_interconnect_2_AWVALID;
  M07_AXI_bready <= m07_couplers_to_axi_interconnect_2_BREADY;
  M07_AXI_rready <= m07_couplers_to_axi_interconnect_2_RREADY;
  M07_AXI_wdata(31 downto 0) <= m07_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M07_AXI_wstrb(3 downto 0) <= m07_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M07_AXI_wvalid <= m07_couplers_to_axi_interconnect_2_WVALID;
  M08_AXI_araddr(39 downto 0) <= m08_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M08_AXI_arprot(2 downto 0) <= m08_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M08_AXI_arvalid <= m08_couplers_to_axi_interconnect_2_ARVALID;
  M08_AXI_awaddr(39 downto 0) <= m08_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M08_AXI_awprot(2 downto 0) <= m08_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M08_AXI_awvalid <= m08_couplers_to_axi_interconnect_2_AWVALID;
  M08_AXI_bready <= m08_couplers_to_axi_interconnect_2_BREADY;
  M08_AXI_rready <= m08_couplers_to_axi_interconnect_2_RREADY;
  M08_AXI_wdata(31 downto 0) <= m08_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M08_AXI_wstrb(3 downto 0) <= m08_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M08_AXI_wvalid <= m08_couplers_to_axi_interconnect_2_WVALID;
  M09_AXI_araddr(39 downto 0) <= m09_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M09_AXI_arprot(2 downto 0) <= m09_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M09_AXI_arvalid <= m09_couplers_to_axi_interconnect_2_ARVALID;
  M09_AXI_awaddr(39 downto 0) <= m09_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M09_AXI_awprot(2 downto 0) <= m09_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M09_AXI_awvalid <= m09_couplers_to_axi_interconnect_2_AWVALID;
  M09_AXI_bready <= m09_couplers_to_axi_interconnect_2_BREADY;
  M09_AXI_rready <= m09_couplers_to_axi_interconnect_2_RREADY;
  M09_AXI_wdata(31 downto 0) <= m09_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M09_AXI_wstrb(3 downto 0) <= m09_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M09_AXI_wvalid <= m09_couplers_to_axi_interconnect_2_WVALID;
  M10_AXI_araddr(39 downto 0) <= m10_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M10_AXI_arprot(2 downto 0) <= m10_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M10_AXI_arvalid <= m10_couplers_to_axi_interconnect_2_ARVALID;
  M10_AXI_awaddr(39 downto 0) <= m10_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M10_AXI_awprot(2 downto 0) <= m10_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M10_AXI_awvalid <= m10_couplers_to_axi_interconnect_2_AWVALID;
  M10_AXI_bready <= m10_couplers_to_axi_interconnect_2_BREADY;
  M10_AXI_rready <= m10_couplers_to_axi_interconnect_2_RREADY;
  M10_AXI_wdata(31 downto 0) <= m10_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M10_AXI_wstrb(3 downto 0) <= m10_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M10_AXI_wvalid <= m10_couplers_to_axi_interconnect_2_WVALID;
  M11_AXI_araddr(39 downto 0) <= m11_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M11_AXI_arprot(2 downto 0) <= m11_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M11_AXI_arvalid <= m11_couplers_to_axi_interconnect_2_ARVALID;
  M11_AXI_awaddr(39 downto 0) <= m11_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M11_AXI_awprot(2 downto 0) <= m11_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M11_AXI_awvalid <= m11_couplers_to_axi_interconnect_2_AWVALID;
  M11_AXI_bready <= m11_couplers_to_axi_interconnect_2_BREADY;
  M11_AXI_rready <= m11_couplers_to_axi_interconnect_2_RREADY;
  M11_AXI_wdata(31 downto 0) <= m11_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M11_AXI_wstrb(3 downto 0) <= m11_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M11_AXI_wvalid <= m11_couplers_to_axi_interconnect_2_WVALID;
  M12_AXI_araddr(39 downto 0) <= m12_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M12_AXI_arprot(2 downto 0) <= m12_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M12_AXI_arvalid <= m12_couplers_to_axi_interconnect_2_ARVALID;
  M12_AXI_awaddr(39 downto 0) <= m12_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M12_AXI_awprot(2 downto 0) <= m12_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M12_AXI_awvalid <= m12_couplers_to_axi_interconnect_2_AWVALID;
  M12_AXI_bready <= m12_couplers_to_axi_interconnect_2_BREADY;
  M12_AXI_rready <= m12_couplers_to_axi_interconnect_2_RREADY;
  M12_AXI_wdata(31 downto 0) <= m12_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M12_AXI_wstrb(3 downto 0) <= m12_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M12_AXI_wvalid <= m12_couplers_to_axi_interconnect_2_WVALID;
  M13_AXI_araddr(39 downto 0) <= m13_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M13_AXI_arprot(2 downto 0) <= m13_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M13_AXI_arvalid <= m13_couplers_to_axi_interconnect_2_ARVALID;
  M13_AXI_awaddr(39 downto 0) <= m13_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M13_AXI_awprot(2 downto 0) <= m13_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M13_AXI_awvalid <= m13_couplers_to_axi_interconnect_2_AWVALID;
  M13_AXI_bready <= m13_couplers_to_axi_interconnect_2_BREADY;
  M13_AXI_rready <= m13_couplers_to_axi_interconnect_2_RREADY;
  M13_AXI_wdata(31 downto 0) <= m13_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M13_AXI_wstrb(3 downto 0) <= m13_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M13_AXI_wvalid <= m13_couplers_to_axi_interconnect_2_WVALID;
  M14_AXI_araddr(39 downto 0) <= m14_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M14_AXI_arprot(2 downto 0) <= m14_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M14_AXI_arvalid <= m14_couplers_to_axi_interconnect_2_ARVALID;
  M14_AXI_awaddr(39 downto 0) <= m14_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M14_AXI_awprot(2 downto 0) <= m14_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M14_AXI_awvalid <= m14_couplers_to_axi_interconnect_2_AWVALID;
  M14_AXI_bready <= m14_couplers_to_axi_interconnect_2_BREADY;
  M14_AXI_rready <= m14_couplers_to_axi_interconnect_2_RREADY;
  M14_AXI_wdata(31 downto 0) <= m14_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M14_AXI_wstrb(3 downto 0) <= m14_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M14_AXI_wvalid <= m14_couplers_to_axi_interconnect_2_WVALID;
  M15_AXI_araddr(39 downto 0) <= m15_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M15_AXI_arprot(2 downto 0) <= m15_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M15_AXI_arvalid <= m15_couplers_to_axi_interconnect_2_ARVALID;
  M15_AXI_awaddr(39 downto 0) <= m15_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M15_AXI_awprot(2 downto 0) <= m15_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M15_AXI_awvalid <= m15_couplers_to_axi_interconnect_2_AWVALID;
  M15_AXI_bready <= m15_couplers_to_axi_interconnect_2_BREADY;
  M15_AXI_rready <= m15_couplers_to_axi_interconnect_2_RREADY;
  M15_AXI_wdata(31 downto 0) <= m15_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M15_AXI_wstrb(3 downto 0) <= m15_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M15_AXI_wvalid <= m15_couplers_to_axi_interconnect_2_WVALID;
  M16_AXI_araddr(39 downto 0) <= m16_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M16_AXI_arprot(2 downto 0) <= m16_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M16_AXI_arvalid <= m16_couplers_to_axi_interconnect_2_ARVALID;
  M16_AXI_awaddr(39 downto 0) <= m16_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M16_AXI_awprot(2 downto 0) <= m16_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M16_AXI_awvalid <= m16_couplers_to_axi_interconnect_2_AWVALID;
  M16_AXI_bready <= m16_couplers_to_axi_interconnect_2_BREADY;
  M16_AXI_rready <= m16_couplers_to_axi_interconnect_2_RREADY;
  M16_AXI_wdata(31 downto 0) <= m16_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M16_AXI_wstrb(3 downto 0) <= m16_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M16_AXI_wvalid <= m16_couplers_to_axi_interconnect_2_WVALID;
  M17_AXI_araddr(39 downto 0) <= m17_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M17_AXI_arprot(2 downto 0) <= m17_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M17_AXI_arvalid <= m17_couplers_to_axi_interconnect_2_ARVALID;
  M17_AXI_awaddr(39 downto 0) <= m17_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M17_AXI_awprot(2 downto 0) <= m17_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M17_AXI_awvalid <= m17_couplers_to_axi_interconnect_2_AWVALID;
  M17_AXI_bready <= m17_couplers_to_axi_interconnect_2_BREADY;
  M17_AXI_rready <= m17_couplers_to_axi_interconnect_2_RREADY;
  M17_AXI_wdata(31 downto 0) <= m17_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M17_AXI_wstrb(3 downto 0) <= m17_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M17_AXI_wvalid <= m17_couplers_to_axi_interconnect_2_WVALID;
  M18_AXI_araddr(39 downto 0) <= m18_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M18_AXI_arprot(2 downto 0) <= m18_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M18_AXI_arvalid <= m18_couplers_to_axi_interconnect_2_ARVALID;
  M18_AXI_awaddr(39 downto 0) <= m18_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M18_AXI_awprot(2 downto 0) <= m18_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M18_AXI_awvalid <= m18_couplers_to_axi_interconnect_2_AWVALID;
  M18_AXI_bready <= m18_couplers_to_axi_interconnect_2_BREADY;
  M18_AXI_rready <= m18_couplers_to_axi_interconnect_2_RREADY;
  M18_AXI_wdata(31 downto 0) <= m18_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M18_AXI_wstrb(3 downto 0) <= m18_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M18_AXI_wvalid <= m18_couplers_to_axi_interconnect_2_WVALID;
  M19_AXI_araddr(39 downto 0) <= m19_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M19_AXI_arprot(2 downto 0) <= m19_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M19_AXI_arvalid <= m19_couplers_to_axi_interconnect_2_ARVALID;
  M19_AXI_awaddr(39 downto 0) <= m19_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M19_AXI_awprot(2 downto 0) <= m19_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M19_AXI_awvalid <= m19_couplers_to_axi_interconnect_2_AWVALID;
  M19_AXI_bready <= m19_couplers_to_axi_interconnect_2_BREADY;
  M19_AXI_rready <= m19_couplers_to_axi_interconnect_2_RREADY;
  M19_AXI_wdata(31 downto 0) <= m19_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M19_AXI_wstrb(3 downto 0) <= m19_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M19_AXI_wvalid <= m19_couplers_to_axi_interconnect_2_WVALID;
  M20_AXI_araddr(39 downto 0) <= m20_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M20_AXI_arprot(2 downto 0) <= m20_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M20_AXI_arvalid <= m20_couplers_to_axi_interconnect_2_ARVALID;
  M20_AXI_awaddr(39 downto 0) <= m20_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M20_AXI_awprot(2 downto 0) <= m20_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M20_AXI_awvalid <= m20_couplers_to_axi_interconnect_2_AWVALID;
  M20_AXI_bready <= m20_couplers_to_axi_interconnect_2_BREADY;
  M20_AXI_rready <= m20_couplers_to_axi_interconnect_2_RREADY;
  M20_AXI_wdata(31 downto 0) <= m20_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M20_AXI_wstrb(3 downto 0) <= m20_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M20_AXI_wvalid <= m20_couplers_to_axi_interconnect_2_WVALID;
  M21_AXI_araddr(39 downto 0) <= m21_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M21_AXI_arprot(2 downto 0) <= m21_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M21_AXI_arvalid <= m21_couplers_to_axi_interconnect_2_ARVALID;
  M21_AXI_awaddr(39 downto 0) <= m21_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M21_AXI_awprot(2 downto 0) <= m21_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M21_AXI_awvalid <= m21_couplers_to_axi_interconnect_2_AWVALID;
  M21_AXI_bready <= m21_couplers_to_axi_interconnect_2_BREADY;
  M21_AXI_rready <= m21_couplers_to_axi_interconnect_2_RREADY;
  M21_AXI_wdata(31 downto 0) <= m21_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M21_AXI_wstrb(3 downto 0) <= m21_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M21_AXI_wvalid <= m21_couplers_to_axi_interconnect_2_WVALID;
  M22_AXI_araddr(39 downto 0) <= m22_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M22_AXI_arprot(2 downto 0) <= m22_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M22_AXI_arvalid <= m22_couplers_to_axi_interconnect_2_ARVALID;
  M22_AXI_awaddr(39 downto 0) <= m22_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M22_AXI_awprot(2 downto 0) <= m22_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M22_AXI_awvalid <= m22_couplers_to_axi_interconnect_2_AWVALID;
  M22_AXI_bready <= m22_couplers_to_axi_interconnect_2_BREADY;
  M22_AXI_rready <= m22_couplers_to_axi_interconnect_2_RREADY;
  M22_AXI_wdata(31 downto 0) <= m22_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M22_AXI_wstrb(3 downto 0) <= m22_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M22_AXI_wvalid <= m22_couplers_to_axi_interconnect_2_WVALID;
  M23_AXI_araddr(39 downto 0) <= m23_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M23_AXI_arprot(2 downto 0) <= m23_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M23_AXI_arvalid <= m23_couplers_to_axi_interconnect_2_ARVALID;
  M23_AXI_awaddr(39 downto 0) <= m23_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M23_AXI_awprot(2 downto 0) <= m23_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M23_AXI_awvalid <= m23_couplers_to_axi_interconnect_2_AWVALID;
  M23_AXI_bready <= m23_couplers_to_axi_interconnect_2_BREADY;
  M23_AXI_rready <= m23_couplers_to_axi_interconnect_2_RREADY;
  M23_AXI_wdata(31 downto 0) <= m23_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M23_AXI_wstrb(3 downto 0) <= m23_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M23_AXI_wvalid <= m23_couplers_to_axi_interconnect_2_WVALID;
  M24_AXI_araddr(39 downto 0) <= m24_couplers_to_axi_interconnect_2_ARADDR(39 downto 0);
  M24_AXI_arprot(2 downto 0) <= m24_couplers_to_axi_interconnect_2_ARPROT(2 downto 0);
  M24_AXI_arvalid <= m24_couplers_to_axi_interconnect_2_ARVALID;
  M24_AXI_awaddr(39 downto 0) <= m24_couplers_to_axi_interconnect_2_AWADDR(39 downto 0);
  M24_AXI_awprot(2 downto 0) <= m24_couplers_to_axi_interconnect_2_AWPROT(2 downto 0);
  M24_AXI_awvalid <= m24_couplers_to_axi_interconnect_2_AWVALID;
  M24_AXI_bready <= m24_couplers_to_axi_interconnect_2_BREADY;
  M24_AXI_rready <= m24_couplers_to_axi_interconnect_2_RREADY;
  M24_AXI_wdata(31 downto 0) <= m24_couplers_to_axi_interconnect_2_WDATA(31 downto 0);
  M24_AXI_wstrb(3 downto 0) <= m24_couplers_to_axi_interconnect_2_WSTRB(3 downto 0);
  M24_AXI_wvalid <= m24_couplers_to_axi_interconnect_2_WVALID;
  S00_AXI_arready <= axi_interconnect_2_to_s00_couplers_ARREADY;
  S00_AXI_awready <= axi_interconnect_2_to_s00_couplers_AWREADY;
  S00_AXI_bid(15 downto 0) <= axi_interconnect_2_to_s00_couplers_BID(15 downto 0);
  S00_AXI_bresp(1 downto 0) <= axi_interconnect_2_to_s00_couplers_BRESP(1 downto 0);
  S00_AXI_bvalid <= axi_interconnect_2_to_s00_couplers_BVALID;
  S00_AXI_rdata(127 downto 0) <= axi_interconnect_2_to_s00_couplers_RDATA(127 downto 0);
  S00_AXI_rid(15 downto 0) <= axi_interconnect_2_to_s00_couplers_RID(15 downto 0);
  S00_AXI_rlast <= axi_interconnect_2_to_s00_couplers_RLAST;
  S00_AXI_rresp(1 downto 0) <= axi_interconnect_2_to_s00_couplers_RRESP(1 downto 0);
  S00_AXI_rvalid <= axi_interconnect_2_to_s00_couplers_RVALID;
  S00_AXI_wready <= axi_interconnect_2_to_s00_couplers_WREADY;
  axi_interconnect_2_ACLK_net <= ACLK;
  axi_interconnect_2_ARESETN_net <= ARESETN;
  axi_interconnect_2_to_s00_couplers_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  axi_interconnect_2_to_s00_couplers_ARBURST(1 downto 0) <= S00_AXI_arburst(1 downto 0);
  axi_interconnect_2_to_s00_couplers_ARCACHE(3 downto 0) <= S00_AXI_arcache(3 downto 0);
  axi_interconnect_2_to_s00_couplers_ARID(15 downto 0) <= S00_AXI_arid(15 downto 0);
  axi_interconnect_2_to_s00_couplers_ARLEN(7 downto 0) <= S00_AXI_arlen(7 downto 0);
  axi_interconnect_2_to_s00_couplers_ARLOCK(0) <= S00_AXI_arlock(0);
  axi_interconnect_2_to_s00_couplers_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  axi_interconnect_2_to_s00_couplers_ARQOS(3 downto 0) <= S00_AXI_arqos(3 downto 0);
  axi_interconnect_2_to_s00_couplers_ARSIZE(2 downto 0) <= S00_AXI_arsize(2 downto 0);
  axi_interconnect_2_to_s00_couplers_ARVALID <= S00_AXI_arvalid;
  axi_interconnect_2_to_s00_couplers_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  axi_interconnect_2_to_s00_couplers_AWBURST(1 downto 0) <= S00_AXI_awburst(1 downto 0);
  axi_interconnect_2_to_s00_couplers_AWCACHE(3 downto 0) <= S00_AXI_awcache(3 downto 0);
  axi_interconnect_2_to_s00_couplers_AWID(15 downto 0) <= S00_AXI_awid(15 downto 0);
  axi_interconnect_2_to_s00_couplers_AWLEN(7 downto 0) <= S00_AXI_awlen(7 downto 0);
  axi_interconnect_2_to_s00_couplers_AWLOCK(0) <= S00_AXI_awlock(0);
  axi_interconnect_2_to_s00_couplers_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  axi_interconnect_2_to_s00_couplers_AWQOS(3 downto 0) <= S00_AXI_awqos(3 downto 0);
  axi_interconnect_2_to_s00_couplers_AWSIZE(2 downto 0) <= S00_AXI_awsize(2 downto 0);
  axi_interconnect_2_to_s00_couplers_AWVALID <= S00_AXI_awvalid;
  axi_interconnect_2_to_s00_couplers_BREADY <= S00_AXI_bready;
  axi_interconnect_2_to_s00_couplers_RREADY <= S00_AXI_rready;
  axi_interconnect_2_to_s00_couplers_WDATA(127 downto 0) <= S00_AXI_wdata(127 downto 0);
  axi_interconnect_2_to_s00_couplers_WLAST <= S00_AXI_wlast;
  axi_interconnect_2_to_s00_couplers_WSTRB(15 downto 0) <= S00_AXI_wstrb(15 downto 0);
  axi_interconnect_2_to_s00_couplers_WVALID <= S00_AXI_wvalid;
  m00_couplers_to_axi_interconnect_2_ARREADY(0) <= M00_AXI_arready(0);
  m00_couplers_to_axi_interconnect_2_AWREADY(0) <= M00_AXI_awready(0);
  m00_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M00_AXI_bresp(1 downto 0);
  m00_couplers_to_axi_interconnect_2_BVALID(0) <= M00_AXI_bvalid(0);
  m00_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M00_AXI_rdata(31 downto 0);
  m00_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M00_AXI_rresp(1 downto 0);
  m00_couplers_to_axi_interconnect_2_RVALID(0) <= M00_AXI_rvalid(0);
  m00_couplers_to_axi_interconnect_2_WREADY(0) <= M00_AXI_wready(0);
  m01_couplers_to_axi_interconnect_2_ARREADY(0) <= M01_AXI_arready(0);
  m01_couplers_to_axi_interconnect_2_AWREADY(0) <= M01_AXI_awready(0);
  m01_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M01_AXI_bresp(1 downto 0);
  m01_couplers_to_axi_interconnect_2_BVALID(0) <= M01_AXI_bvalid(0);
  m01_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M01_AXI_rdata(31 downto 0);
  m01_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M01_AXI_rresp(1 downto 0);
  m01_couplers_to_axi_interconnect_2_RVALID(0) <= M01_AXI_rvalid(0);
  m01_couplers_to_axi_interconnect_2_WREADY(0) <= M01_AXI_wready(0);
  m02_couplers_to_axi_interconnect_2_ARREADY <= M02_AXI_arready;
  m02_couplers_to_axi_interconnect_2_AWREADY <= M02_AXI_awready;
  m02_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M02_AXI_bresp(1 downto 0);
  m02_couplers_to_axi_interconnect_2_BVALID <= M02_AXI_bvalid;
  m02_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M02_AXI_rdata(31 downto 0);
  m02_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M02_AXI_rresp(1 downto 0);
  m02_couplers_to_axi_interconnect_2_RVALID <= M02_AXI_rvalid;
  m02_couplers_to_axi_interconnect_2_WREADY <= M02_AXI_wready;
  m03_couplers_to_axi_interconnect_2_ARREADY <= M03_AXI_arready;
  m03_couplers_to_axi_interconnect_2_AWREADY <= M03_AXI_awready;
  m03_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M03_AXI_bresp(1 downto 0);
  m03_couplers_to_axi_interconnect_2_BVALID <= M03_AXI_bvalid;
  m03_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M03_AXI_rdata(31 downto 0);
  m03_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M03_AXI_rresp(1 downto 0);
  m03_couplers_to_axi_interconnect_2_RVALID <= M03_AXI_rvalid;
  m03_couplers_to_axi_interconnect_2_WREADY <= M03_AXI_wready;
  m04_couplers_to_axi_interconnect_2_ARREADY <= M04_AXI_arready;
  m04_couplers_to_axi_interconnect_2_AWREADY <= M04_AXI_awready;
  m04_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M04_AXI_bresp(1 downto 0);
  m04_couplers_to_axi_interconnect_2_BVALID <= M04_AXI_bvalid;
  m04_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M04_AXI_rdata(31 downto 0);
  m04_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M04_AXI_rresp(1 downto 0);
  m04_couplers_to_axi_interconnect_2_RVALID <= M04_AXI_rvalid;
  m04_couplers_to_axi_interconnect_2_WREADY <= M04_AXI_wready;
  m05_couplers_to_axi_interconnect_2_ARREADY <= M05_AXI_arready;
  m05_couplers_to_axi_interconnect_2_AWREADY <= M05_AXI_awready;
  m05_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M05_AXI_bresp(1 downto 0);
  m05_couplers_to_axi_interconnect_2_BVALID <= M05_AXI_bvalid;
  m05_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M05_AXI_rdata(31 downto 0);
  m05_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M05_AXI_rresp(1 downto 0);
  m05_couplers_to_axi_interconnect_2_RVALID <= M05_AXI_rvalid;
  m05_couplers_to_axi_interconnect_2_WREADY <= M05_AXI_wready;
  m06_couplers_to_axi_interconnect_2_ARREADY <= M06_AXI_arready;
  m06_couplers_to_axi_interconnect_2_AWREADY <= M06_AXI_awready;
  m06_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M06_AXI_bresp(1 downto 0);
  m06_couplers_to_axi_interconnect_2_BVALID <= M06_AXI_bvalid;
  m06_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M06_AXI_rdata(31 downto 0);
  m06_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M06_AXI_rresp(1 downto 0);
  m06_couplers_to_axi_interconnect_2_RVALID <= M06_AXI_rvalid;
  m06_couplers_to_axi_interconnect_2_WREADY <= M06_AXI_wready;
  m07_couplers_to_axi_interconnect_2_ARREADY <= M07_AXI_arready;
  m07_couplers_to_axi_interconnect_2_AWREADY <= M07_AXI_awready;
  m07_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M07_AXI_bresp(1 downto 0);
  m07_couplers_to_axi_interconnect_2_BVALID <= M07_AXI_bvalid;
  m07_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M07_AXI_rdata(31 downto 0);
  m07_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M07_AXI_rresp(1 downto 0);
  m07_couplers_to_axi_interconnect_2_RVALID <= M07_AXI_rvalid;
  m07_couplers_to_axi_interconnect_2_WREADY <= M07_AXI_wready;
  m08_couplers_to_axi_interconnect_2_ARREADY <= M08_AXI_arready;
  m08_couplers_to_axi_interconnect_2_AWREADY <= M08_AXI_awready;
  m08_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M08_AXI_bresp(1 downto 0);
  m08_couplers_to_axi_interconnect_2_BVALID <= M08_AXI_bvalid;
  m08_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M08_AXI_rdata(31 downto 0);
  m08_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M08_AXI_rresp(1 downto 0);
  m08_couplers_to_axi_interconnect_2_RVALID <= M08_AXI_rvalid;
  m08_couplers_to_axi_interconnect_2_WREADY <= M08_AXI_wready;
  m09_couplers_to_axi_interconnect_2_ARREADY <= M09_AXI_arready;
  m09_couplers_to_axi_interconnect_2_AWREADY <= M09_AXI_awready;
  m09_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M09_AXI_bresp(1 downto 0);
  m09_couplers_to_axi_interconnect_2_BVALID <= M09_AXI_bvalid;
  m09_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M09_AXI_rdata(31 downto 0);
  m09_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M09_AXI_rresp(1 downto 0);
  m09_couplers_to_axi_interconnect_2_RVALID <= M09_AXI_rvalid;
  m09_couplers_to_axi_interconnect_2_WREADY <= M09_AXI_wready;
  m10_couplers_to_axi_interconnect_2_ARREADY <= M10_AXI_arready;
  m10_couplers_to_axi_interconnect_2_AWREADY <= M10_AXI_awready;
  m10_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M10_AXI_bresp(1 downto 0);
  m10_couplers_to_axi_interconnect_2_BVALID <= M10_AXI_bvalid;
  m10_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M10_AXI_rdata(31 downto 0);
  m10_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M10_AXI_rresp(1 downto 0);
  m10_couplers_to_axi_interconnect_2_RVALID <= M10_AXI_rvalid;
  m10_couplers_to_axi_interconnect_2_WREADY <= M10_AXI_wready;
  m11_couplers_to_axi_interconnect_2_ARREADY <= M11_AXI_arready;
  m11_couplers_to_axi_interconnect_2_AWREADY <= M11_AXI_awready;
  m11_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M11_AXI_bresp(1 downto 0);
  m11_couplers_to_axi_interconnect_2_BVALID <= M11_AXI_bvalid;
  m11_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M11_AXI_rdata(31 downto 0);
  m11_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M11_AXI_rresp(1 downto 0);
  m11_couplers_to_axi_interconnect_2_RVALID <= M11_AXI_rvalid;
  m11_couplers_to_axi_interconnect_2_WREADY <= M11_AXI_wready;
  m12_couplers_to_axi_interconnect_2_ARREADY <= M12_AXI_arready;
  m12_couplers_to_axi_interconnect_2_AWREADY <= M12_AXI_awready;
  m12_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M12_AXI_bresp(1 downto 0);
  m12_couplers_to_axi_interconnect_2_BVALID <= M12_AXI_bvalid;
  m12_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M12_AXI_rdata(31 downto 0);
  m12_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M12_AXI_rresp(1 downto 0);
  m12_couplers_to_axi_interconnect_2_RVALID <= M12_AXI_rvalid;
  m12_couplers_to_axi_interconnect_2_WREADY <= M12_AXI_wready;
  m13_couplers_to_axi_interconnect_2_ARREADY <= M13_AXI_arready;
  m13_couplers_to_axi_interconnect_2_AWREADY <= M13_AXI_awready;
  m13_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M13_AXI_bresp(1 downto 0);
  m13_couplers_to_axi_interconnect_2_BVALID <= M13_AXI_bvalid;
  m13_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M13_AXI_rdata(31 downto 0);
  m13_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M13_AXI_rresp(1 downto 0);
  m13_couplers_to_axi_interconnect_2_RVALID <= M13_AXI_rvalid;
  m13_couplers_to_axi_interconnect_2_WREADY <= M13_AXI_wready;
  m14_couplers_to_axi_interconnect_2_ARREADY <= M14_AXI_arready;
  m14_couplers_to_axi_interconnect_2_AWREADY <= M14_AXI_awready;
  m14_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M14_AXI_bresp(1 downto 0);
  m14_couplers_to_axi_interconnect_2_BVALID <= M14_AXI_bvalid;
  m14_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M14_AXI_rdata(31 downto 0);
  m14_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M14_AXI_rresp(1 downto 0);
  m14_couplers_to_axi_interconnect_2_RVALID <= M14_AXI_rvalid;
  m14_couplers_to_axi_interconnect_2_WREADY <= M14_AXI_wready;
  m15_couplers_to_axi_interconnect_2_ARREADY <= M15_AXI_arready;
  m15_couplers_to_axi_interconnect_2_AWREADY <= M15_AXI_awready;
  m15_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M15_AXI_bresp(1 downto 0);
  m15_couplers_to_axi_interconnect_2_BVALID <= M15_AXI_bvalid;
  m15_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M15_AXI_rdata(31 downto 0);
  m15_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M15_AXI_rresp(1 downto 0);
  m15_couplers_to_axi_interconnect_2_RVALID <= M15_AXI_rvalid;
  m15_couplers_to_axi_interconnect_2_WREADY <= M15_AXI_wready;
  m16_couplers_to_axi_interconnect_2_ARREADY <= M16_AXI_arready;
  m16_couplers_to_axi_interconnect_2_AWREADY <= M16_AXI_awready;
  m16_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M16_AXI_bresp(1 downto 0);
  m16_couplers_to_axi_interconnect_2_BVALID <= M16_AXI_bvalid;
  m16_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M16_AXI_rdata(31 downto 0);
  m16_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M16_AXI_rresp(1 downto 0);
  m16_couplers_to_axi_interconnect_2_RVALID <= M16_AXI_rvalid;
  m16_couplers_to_axi_interconnect_2_WREADY <= M16_AXI_wready;
  m17_couplers_to_axi_interconnect_2_ARREADY <= M17_AXI_arready;
  m17_couplers_to_axi_interconnect_2_AWREADY <= M17_AXI_awready;
  m17_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M17_AXI_bresp(1 downto 0);
  m17_couplers_to_axi_interconnect_2_BVALID <= M17_AXI_bvalid;
  m17_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M17_AXI_rdata(31 downto 0);
  m17_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M17_AXI_rresp(1 downto 0);
  m17_couplers_to_axi_interconnect_2_RVALID <= M17_AXI_rvalid;
  m17_couplers_to_axi_interconnect_2_WREADY <= M17_AXI_wready;
  m18_couplers_to_axi_interconnect_2_ARREADY <= M18_AXI_arready;
  m18_couplers_to_axi_interconnect_2_AWREADY <= M18_AXI_awready;
  m18_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M18_AXI_bresp(1 downto 0);
  m18_couplers_to_axi_interconnect_2_BVALID <= M18_AXI_bvalid;
  m18_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M18_AXI_rdata(31 downto 0);
  m18_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M18_AXI_rresp(1 downto 0);
  m18_couplers_to_axi_interconnect_2_RVALID <= M18_AXI_rvalid;
  m18_couplers_to_axi_interconnect_2_WREADY <= M18_AXI_wready;
  m19_couplers_to_axi_interconnect_2_ARREADY <= M19_AXI_arready;
  m19_couplers_to_axi_interconnect_2_AWREADY <= M19_AXI_awready;
  m19_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M19_AXI_bresp(1 downto 0);
  m19_couplers_to_axi_interconnect_2_BVALID <= M19_AXI_bvalid;
  m19_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M19_AXI_rdata(31 downto 0);
  m19_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M19_AXI_rresp(1 downto 0);
  m19_couplers_to_axi_interconnect_2_RVALID <= M19_AXI_rvalid;
  m19_couplers_to_axi_interconnect_2_WREADY <= M19_AXI_wready;
  m20_couplers_to_axi_interconnect_2_ARREADY <= M20_AXI_arready;
  m20_couplers_to_axi_interconnect_2_AWREADY <= M20_AXI_awready;
  m20_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M20_AXI_bresp(1 downto 0);
  m20_couplers_to_axi_interconnect_2_BVALID <= M20_AXI_bvalid;
  m20_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M20_AXI_rdata(31 downto 0);
  m20_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M20_AXI_rresp(1 downto 0);
  m20_couplers_to_axi_interconnect_2_RVALID <= M20_AXI_rvalid;
  m20_couplers_to_axi_interconnect_2_WREADY <= M20_AXI_wready;
  m21_couplers_to_axi_interconnect_2_ARREADY <= M21_AXI_arready;
  m21_couplers_to_axi_interconnect_2_AWREADY <= M21_AXI_awready;
  m21_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M21_AXI_bresp(1 downto 0);
  m21_couplers_to_axi_interconnect_2_BVALID <= M21_AXI_bvalid;
  m21_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M21_AXI_rdata(31 downto 0);
  m21_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M21_AXI_rresp(1 downto 0);
  m21_couplers_to_axi_interconnect_2_RVALID <= M21_AXI_rvalid;
  m21_couplers_to_axi_interconnect_2_WREADY <= M21_AXI_wready;
  m22_couplers_to_axi_interconnect_2_ARREADY <= M22_AXI_arready;
  m22_couplers_to_axi_interconnect_2_AWREADY <= M22_AXI_awready;
  m22_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M22_AXI_bresp(1 downto 0);
  m22_couplers_to_axi_interconnect_2_BVALID <= M22_AXI_bvalid;
  m22_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M22_AXI_rdata(31 downto 0);
  m22_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M22_AXI_rresp(1 downto 0);
  m22_couplers_to_axi_interconnect_2_RVALID <= M22_AXI_rvalid;
  m22_couplers_to_axi_interconnect_2_WREADY <= M22_AXI_wready;
  m23_couplers_to_axi_interconnect_2_ARREADY <= M23_AXI_arready;
  m23_couplers_to_axi_interconnect_2_AWREADY <= M23_AXI_awready;
  m23_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M23_AXI_bresp(1 downto 0);
  m23_couplers_to_axi_interconnect_2_BVALID <= M23_AXI_bvalid;
  m23_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M23_AXI_rdata(31 downto 0);
  m23_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M23_AXI_rresp(1 downto 0);
  m23_couplers_to_axi_interconnect_2_RVALID <= M23_AXI_rvalid;
  m23_couplers_to_axi_interconnect_2_WREADY <= M23_AXI_wready;
  m24_couplers_to_axi_interconnect_2_ARREADY <= M24_AXI_arready;
  m24_couplers_to_axi_interconnect_2_AWREADY <= M24_AXI_awready;
  m24_couplers_to_axi_interconnect_2_BRESP(1 downto 0) <= M24_AXI_bresp(1 downto 0);
  m24_couplers_to_axi_interconnect_2_BVALID <= M24_AXI_bvalid;
  m24_couplers_to_axi_interconnect_2_RDATA(31 downto 0) <= M24_AXI_rdata(31 downto 0);
  m24_couplers_to_axi_interconnect_2_RRESP(1 downto 0) <= M24_AXI_rresp(1 downto 0);
  m24_couplers_to_axi_interconnect_2_RVALID <= M24_AXI_rvalid;
  m24_couplers_to_axi_interconnect_2_WREADY <= M24_AXI_wready;
i00_couplers: entity work.i00_couplers_imp_1LD3TAF
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      M_AXI_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      M_AXI_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      M_AXI_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      M_AXI_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      M_AXI_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      M_AXI_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      M_AXI_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      M_AXI_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      M_AXI_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      M_AXI_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      M_AXI_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i00_couplers_ARADDR(39 downto 0),
      S_AXI_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      S_AXI_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => xbar_to_i00_couplers_AWADDR(39 downto 0),
      S_AXI_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      S_AXI_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      S_AXI_bready(0) => xbar_to_i00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => xbar_to_i00_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid(0) => xbar_to_i00_couplers_WVALID(0)
    );
i01_couplers: entity work.i01_couplers_imp_9EVBOM
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      M_AXI_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      M_AXI_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      M_AXI_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      M_AXI_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      M_AXI_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      M_AXI_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      M_AXI_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      M_AXI_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      M_AXI_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      M_AXI_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      M_AXI_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i01_couplers_ARADDR(79 downto 40),
      S_AXI_arprot(2 downto 0) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      S_AXI_arready(0) => xbar_to_i01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => xbar_to_i01_couplers_AWADDR(79 downto 40),
      S_AXI_awprot(2 downto 0) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      S_AXI_awready(0) => xbar_to_i01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i01_couplers_AWVALID(1),
      S_AXI_bready(0) => xbar_to_i01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => xbar_to_i01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => xbar_to_i01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => xbar_to_i01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => xbar_to_i01_couplers_WVALID(1)
    );
i02_couplers: entity work.i02_couplers_imp_1KFUHL0
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      M_AXI_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      M_AXI_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      M_AXI_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      M_AXI_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      M_AXI_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      M_AXI_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      M_AXI_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i02_couplers_ARADDR(119 downto 80),
      S_AXI_arprot(2 downto 0) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      S_AXI_arready(0) => xbar_to_i02_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => xbar_to_i02_couplers_AWADDR(119 downto 80),
      S_AXI_awprot(2 downto 0) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      S_AXI_awready(0) => xbar_to_i02_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i02_couplers_AWVALID(2),
      S_AXI_bready(0) => xbar_to_i02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => xbar_to_i02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i02_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i02_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => xbar_to_i02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i02_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i02_couplers_WDATA(95 downto 64),
      S_AXI_wready(0) => xbar_to_i02_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid(0) => xbar_to_i02_couplers_WVALID(2)
    );
i03_couplers: entity work.i03_couplers_imp_A1T1ET
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARPROT(2 downto 0),
      M_AXI_arready(0) => i03_couplers_to_tier2_xbar_3_ARREADY(0),
      M_AXI_arvalid(0) => i03_couplers_to_tier2_xbar_3_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWPROT(2 downto 0),
      M_AXI_awready(0) => i03_couplers_to_tier2_xbar_3_AWREADY(0),
      M_AXI_awvalid(0) => i03_couplers_to_tier2_xbar_3_AWVALID(0),
      M_AXI_bready(0) => i03_couplers_to_tier2_xbar_3_BREADY(0),
      M_AXI_bresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_BRESP(1 downto 0),
      M_AXI_bvalid(0) => i03_couplers_to_tier2_xbar_3_BVALID(0),
      M_AXI_rdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_RDATA(31 downto 0),
      M_AXI_rready(0) => i03_couplers_to_tier2_xbar_3_RREADY(0),
      M_AXI_rresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_RRESP(1 downto 0),
      M_AXI_rvalid(0) => i03_couplers_to_tier2_xbar_3_RVALID(0),
      M_AXI_wdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_WDATA(31 downto 0),
      M_AXI_wready(0) => i03_couplers_to_tier2_xbar_3_WREADY(0),
      M_AXI_wstrb(3 downto 0) => i03_couplers_to_tier2_xbar_3_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => i03_couplers_to_tier2_xbar_3_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => xbar_to_i03_couplers_ARADDR(159 downto 120),
      S_AXI_arprot(2 downto 0) => xbar_to_i03_couplers_ARPROT(11 downto 9),
      S_AXI_arready(0) => xbar_to_i03_couplers_ARREADY(0),
      S_AXI_arvalid(0) => xbar_to_i03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => xbar_to_i03_couplers_AWADDR(159 downto 120),
      S_AXI_awprot(2 downto 0) => xbar_to_i03_couplers_AWPROT(11 downto 9),
      S_AXI_awready(0) => xbar_to_i03_couplers_AWREADY(0),
      S_AXI_awvalid(0) => xbar_to_i03_couplers_AWVALID(3),
      S_AXI_bready(0) => xbar_to_i03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => xbar_to_i03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => xbar_to_i03_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => xbar_to_i03_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => xbar_to_i03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => xbar_to_i03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => xbar_to_i03_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => xbar_to_i03_couplers_WDATA(127 downto 96),
      S_AXI_wready(0) => xbar_to_i03_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => xbar_to_i03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid(0) => xbar_to_i03_couplers_WVALID(3)
    );
m00_couplers: entity work.m00_couplers_imp_ZLTC2M
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m00_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arready(0) => m00_couplers_to_axi_interconnect_2_ARREADY(0),
      M_AXI_arvalid(0) => m00_couplers_to_axi_interconnect_2_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => m00_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awready(0) => m00_couplers_to_axi_interconnect_2_AWREADY(0),
      M_AXI_awvalid(0) => m00_couplers_to_axi_interconnect_2_AWVALID(0),
      M_AXI_bready(0) => m00_couplers_to_axi_interconnect_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => m00_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m00_couplers_to_axi_interconnect_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => m00_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready(0) => m00_couplers_to_axi_interconnect_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => m00_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m00_couplers_to_axi_interconnect_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => m00_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready(0) => m00_couplers_to_axi_interconnect_2_WREADY(0),
      M_AXI_wvalid(0) => m00_couplers_to_axi_interconnect_2_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(39 downto 0),
      S_AXI_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(39 downto 0),
      S_AXI_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      S_AXI_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      S_AXI_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY(0),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0)
    );
m01_couplers: entity work.m01_couplers_imp_USSMNZ
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m01_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arready(0) => m01_couplers_to_axi_interconnect_2_ARREADY(0),
      M_AXI_arvalid(0) => m01_couplers_to_axi_interconnect_2_ARVALID(0),
      M_AXI_awaddr(39 downto 0) => m01_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awready(0) => m01_couplers_to_axi_interconnect_2_AWREADY(0),
      M_AXI_awvalid(0) => m01_couplers_to_axi_interconnect_2_AWVALID(0),
      M_AXI_bready(0) => m01_couplers_to_axi_interconnect_2_BREADY(0),
      M_AXI_bresp(1 downto 0) => m01_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid(0) => m01_couplers_to_axi_interconnect_2_BVALID(0),
      M_AXI_rdata(31 downto 0) => m01_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready(0) => m01_couplers_to_axi_interconnect_2_RREADY(0),
      M_AXI_rresp(1 downto 0) => m01_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid(0) => m01_couplers_to_axi_interconnect_2_RVALID(0),
      M_AXI_wdata(31 downto 0) => m01_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready(0) => m01_couplers_to_axi_interconnect_2_WREADY(0),
      M_AXI_wstrb(3 downto 0) => m01_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid(0) => m01_couplers_to_axi_interconnect_2_WVALID(0),
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m01_couplers_ARADDR(79 downto 40),
      S_AXI_arready(0) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      S_AXI_arvalid(0) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m01_couplers_AWADDR(79 downto 40),
      S_AXI_awready(0) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      S_AXI_awvalid(0) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      S_AXI_bready(0) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      S_AXI_bvalid(0) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      S_AXI_rready(0) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      S_AXI_rvalid(0) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      S_AXI_wready(0) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid(0) => tier2_xbar_0_to_m01_couplers_WVALID(1)
    );
m02_couplers: entity work.m02_couplers_imp_111SWKD
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m02_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m02_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m02_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m02_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m02_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m02_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m02_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m02_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m02_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m02_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m02_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m02_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m02_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m02_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m02_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m02_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m02_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m02_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m02_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m02_couplers_ARADDR(119 downto 80),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      S_AXI_arready => tier2_xbar_0_to_m02_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m02_couplers_AWADDR(119 downto 80),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      S_AXI_awready => tier2_xbar_0_to_m02_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_0_to_m02_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m02_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m02_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m02_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_0_to_m02_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_0_to_m02_couplers_WVALID(2)
    );
m03_couplers: entity work.m03_couplers_imp_TN4O58
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m03_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m03_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m03_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m03_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m03_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m03_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m03_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m03_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m03_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m03_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m03_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m03_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m03_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m03_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m03_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m03_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m03_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m03_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m03_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m03_couplers_ARADDR(159 downto 120),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      S_AXI_arready => tier2_xbar_0_to_m03_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m03_couplers_AWADDR(159 downto 120),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      S_AXI_awready => tier2_xbar_0_to_m03_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_0_to_m03_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m03_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m03_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m03_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      S_AXI_wready => tier2_xbar_0_to_m03_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => tier2_xbar_0_to_m03_couplers_WVALID(3)
    );
m04_couplers: entity work.m04_couplers_imp_12U8LEG
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m04_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m04_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m04_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m04_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m04_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m04_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m04_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m04_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m04_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m04_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m04_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m04_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m04_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m04_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m04_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m04_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m04_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m04_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m04_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m04_couplers_ARADDR(199 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      S_AXI_arready => tier2_xbar_0_to_m04_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m04_couplers_AWADDR(199 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      S_AXI_awready => tier2_xbar_0_to_m04_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_0_to_m04_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m04_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m04_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m04_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      S_AXI_wready => tier2_xbar_0_to_m04_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => tier2_xbar_0_to_m04_couplers_WVALID(4)
    );
m05_couplers: entity work.m05_couplers_imp_RXI115
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m05_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m05_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m05_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m05_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m05_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m05_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m05_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m05_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m05_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m05_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m05_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m05_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m05_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m05_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m05_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m05_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m05_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m05_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m05_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m05_couplers_ARADDR(239 downto 200),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      S_AXI_arready => tier2_xbar_0_to_m05_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m05_couplers_AWADDR(239 downto 200),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      S_AXI_awready => tier2_xbar_0_to_m05_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_0_to_m05_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m05_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m05_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m05_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      S_AXI_wready => tier2_xbar_0_to_m05_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => tier2_xbar_0_to_m05_couplers_WVALID(5)
    );
m06_couplers: entity work.m06_couplers_imp_13G8PNF
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m06_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m06_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m06_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m06_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m06_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m06_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m06_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m06_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m06_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m06_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m06_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m06_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m06_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m06_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m06_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m06_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m06_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m06_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m06_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m06_couplers_ARADDR(279 downto 240),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      S_AXI_arready => tier2_xbar_0_to_m06_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m06_couplers_AWADDR(279 downto 240),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      S_AXI_awready => tier2_xbar_0_to_m06_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_0_to_m06_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m06_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m06_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m06_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      S_AXI_wready => tier2_xbar_0_to_m06_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => tier2_xbar_0_to_m06_couplers_WVALID(6)
    );
m07_couplers: entity work.m07_couplers_imp_R1SY7U
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m07_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m07_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m07_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m07_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m07_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m07_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m07_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m07_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m07_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m07_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m07_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m07_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m07_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m07_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m07_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m07_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m07_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m07_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m07_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_0_to_m07_couplers_ARADDR(319 downto 280),
      S_AXI_arprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      S_AXI_arready => tier2_xbar_0_to_m07_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_0_to_m07_couplers_AWADDR(319 downto 280),
      S_AXI_awprot(2 downto 0) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      S_AXI_awready => tier2_xbar_0_to_m07_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_0_to_m07_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_0_to_m07_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_0_to_m07_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_0_to_m07_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      S_AXI_wready => tier2_xbar_0_to_m07_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid => tier2_xbar_0_to_m07_couplers_WVALID(7)
    );
m08_couplers: entity work.m08_couplers_imp_15WDQVM
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m08_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m08_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m08_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m08_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m08_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m08_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m08_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m08_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m08_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m08_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m08_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m08_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m08_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m08_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m08_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m08_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m08_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m08_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m08_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(39 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      S_AXI_arready => tier2_xbar_1_to_m08_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(39 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      S_AXI_awready => tier2_xbar_1_to_m08_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_1_to_m08_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m08_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m08_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m08_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_1_to_m08_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_1_to_m08_couplers_WVALID(0)
    );
m09_couplers: entity work.m09_couplers_imp_XDSI43
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m09_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m09_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m09_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m09_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m09_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m09_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m09_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m09_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m09_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m09_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m09_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m09_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m09_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m09_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m09_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m09_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m09_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m09_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m09_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m09_couplers_ARADDR(79 downto 40),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      S_AXI_arready => tier2_xbar_1_to_m09_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m09_couplers_AWADDR(79 downto 40),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      S_AXI_awready => tier2_xbar_1_to_m09_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_1_to_m09_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m09_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m09_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m09_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      S_AXI_wready => tier2_xbar_1_to_m09_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => tier2_xbar_1_to_m09_couplers_WVALID(1)
    );
m10_couplers: entity work.m10_couplers_imp_OBXBEU
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m10_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m10_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m10_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m10_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m10_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m10_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m10_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m10_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m10_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m10_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m10_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m10_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m10_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m10_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m10_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m10_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m10_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m10_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m10_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m10_couplers_ARADDR(119 downto 80),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      S_AXI_arready => tier2_xbar_1_to_m10_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m10_couplers_AWADDR(119 downto 80),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      S_AXI_awready => tier2_xbar_1_to_m10_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_1_to_m10_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m10_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m10_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m10_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_1_to_m10_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_1_to_m10_couplers_WVALID(2)
    );
m11_couplers: entity work.m11_couplers_imp_1FAT59J
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m11_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m11_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m11_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m11_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m11_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m11_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m11_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m11_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m11_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m11_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m11_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m11_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m11_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m11_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m11_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m11_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m11_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m11_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m11_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m11_couplers_ARADDR(159 downto 120),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m11_couplers_ARPROT(11 downto 9),
      S_AXI_arready => tier2_xbar_1_to_m11_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m11_couplers_AWADDR(159 downto 120),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m11_couplers_AWPROT(11 downto 9),
      S_AXI_awready => tier2_xbar_1_to_m11_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_1_to_m11_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m11_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m11_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m11_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      S_AXI_wready => tier2_xbar_1_to_m11_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => tier2_xbar_1_to_m11_couplers_WVALID(3)
    );
m12_couplers: entity work.m12_couplers_imp_MV15DX
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m12_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m12_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m12_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m12_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m12_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m12_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m12_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m12_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m12_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m12_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m12_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m12_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m12_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m12_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m12_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m12_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m12_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m12_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m12_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m12_couplers_ARADDR(199 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m12_couplers_ARPROT(14 downto 12),
      S_AXI_arready => tier2_xbar_1_to_m12_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m12_couplers_AWADDR(199 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m12_couplers_AWPROT(14 downto 12),
      S_AXI_awready => tier2_xbar_1_to_m12_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_1_to_m12_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m12_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m12_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m12_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      S_AXI_wready => tier2_xbar_1_to_m12_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => tier2_xbar_1_to_m12_couplers_WVALID(4)
    );
m13_couplers: entity work.m13_couplers_imp_1GI1QHW
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m13_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m13_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m13_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m13_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m13_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m13_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m13_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m13_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m13_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m13_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m13_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m13_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m13_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m13_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m13_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m13_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m13_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m13_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m13_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m13_couplers_ARADDR(239 downto 200),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      S_AXI_arready => tier2_xbar_1_to_m13_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m13_couplers_AWADDR(239 downto 200),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      S_AXI_awready => tier2_xbar_1_to_m13_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_1_to_m13_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m13_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m13_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m13_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      S_AXI_wready => tier2_xbar_1_to_m13_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => tier2_xbar_1_to_m13_couplers_WVALID(5)
    );
m14_couplers: entity work.m14_couplers_imp_PJYXA8
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m14_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m14_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m14_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m14_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m14_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m14_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m14_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m14_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m14_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m14_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m14_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m14_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m14_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m14_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m14_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m14_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m14_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m14_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m14_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m14_couplers_ARADDR(279 downto 240),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      S_AXI_arready => tier2_xbar_1_to_m14_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m14_couplers_AWADDR(279 downto 240),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      S_AXI_awready => tier2_xbar_1_to_m14_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_1_to_m14_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m14_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m14_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m14_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      S_AXI_wready => tier2_xbar_1_to_m14_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => tier2_xbar_1_to_m14_couplers_WVALID(6)
    );
m15_couplers: entity work.m15_couplers_imp_1DQX7MP
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m15_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m15_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m15_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m15_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m15_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m15_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m15_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m15_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m15_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m15_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m15_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m15_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m15_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m15_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m15_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m15_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m15_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m15_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m15_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_1_to_m15_couplers_ARADDR(319 downto 280),
      S_AXI_arprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      S_AXI_arready => tier2_xbar_1_to_m15_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_1_to_m15_couplers_AWADDR(319 downto 280),
      S_AXI_awprot(2 downto 0) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      S_AXI_awready => tier2_xbar_1_to_m15_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      S_AXI_bready => tier2_xbar_1_to_m15_couplers_BREADY(7),
      S_AXI_bresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_1_to_m15_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_1_to_m15_couplers_RREADY(7),
      S_AXI_rresp(1 downto 0) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_1_to_m15_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      S_AXI_wready => tier2_xbar_1_to_m15_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      S_AXI_wvalid => tier2_xbar_1_to_m15_couplers_WVALID(7)
    );
m16_couplers: entity work.m16_couplers_imp_OX0VB7
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m16_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m16_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m16_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m16_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m16_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m16_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m16_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m16_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m16_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m16_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m16_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m16_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m16_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m16_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m16_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m16_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m16_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m16_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m16_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(39 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      S_AXI_arready => tier2_xbar_2_to_m16_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(39 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      S_AXI_awready => tier2_xbar_2_to_m16_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_2_to_m16_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m16_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m16_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m16_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_2_to_m16_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_2_to_m16_couplers_WVALID(0)
    );
m17_couplers: entity work.m17_couplers_imp_1EO5HSY
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m17_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m17_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m17_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m17_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m17_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m17_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m17_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m17_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m17_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m17_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m17_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m17_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m17_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m17_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m17_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m17_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m17_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m17_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m17_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m17_couplers_ARADDR(79 downto 40),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      S_AXI_arready => tier2_xbar_2_to_m17_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m17_couplers_AWADDR(79 downto 40),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      S_AXI_awready => tier2_xbar_2_to_m17_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_2_to_m17_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m17_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m17_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m17_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      S_AXI_wready => tier2_xbar_2_to_m17_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => tier2_xbar_2_to_m17_couplers_WVALID(1)
    );
m18_couplers: entity work.m18_couplers_imp_I01LVU
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m18_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m18_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m18_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m18_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m18_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m18_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m18_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m18_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m18_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m18_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m18_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m18_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m18_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m18_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m18_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m18_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m18_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m18_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m18_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m18_couplers_ARADDR(119 downto 80),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      S_AXI_arready => tier2_xbar_2_to_m18_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m18_couplers_AWADDR(119 downto 80),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      S_AXI_awready => tier2_xbar_2_to_m18_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      S_AXI_bready => tier2_xbar_2_to_m18_couplers_BREADY(2),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m18_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m18_couplers_RREADY(2),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m18_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      S_AXI_wready => tier2_xbar_2_to_m18_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      S_AXI_wvalid => tier2_xbar_2_to_m18_couplers_WVALID(2)
    );
m19_couplers: entity work.m19_couplers_imp_1CQZ4KR
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m19_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m19_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m19_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m19_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m19_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m19_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m19_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m19_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m19_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m19_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m19_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m19_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m19_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m19_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m19_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m19_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m19_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m19_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m19_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m19_couplers_ARADDR(159 downto 120),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      S_AXI_arready => tier2_xbar_2_to_m19_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m19_couplers_AWADDR(159 downto 120),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      S_AXI_awready => tier2_xbar_2_to_m19_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      S_AXI_bready => tier2_xbar_2_to_m19_couplers_BREADY(3),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m19_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m19_couplers_RREADY(3),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m19_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      S_AXI_wready => tier2_xbar_2_to_m19_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      S_AXI_wvalid => tier2_xbar_2_to_m19_couplers_WVALID(3)
    );
m20_couplers: entity work.m20_couplers_imp_1VYA4Z3
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m20_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m20_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m20_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m20_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m20_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m20_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m20_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m20_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m20_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m20_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m20_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m20_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m20_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m20_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m20_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m20_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m20_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m20_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m20_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m20_couplers_ARADDR(199 downto 160),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      S_AXI_arready => tier2_xbar_2_to_m20_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m20_couplers_AWADDR(199 downto 160),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      S_AXI_awready => tier2_xbar_2_to_m20_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      S_AXI_bready => tier2_xbar_2_to_m20_couplers_BREADY(4),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m20_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m20_couplers_RREADY(4),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m20_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      S_AXI_wready => tier2_xbar_2_to_m20_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      S_AXI_wvalid => tier2_xbar_2_to_m20_couplers_WVALID(4)
    );
m21_couplers: entity work.m21_couplers_imp_7ORK9A
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m21_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m21_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m21_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m21_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m21_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m21_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m21_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m21_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m21_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m21_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m21_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m21_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m21_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m21_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m21_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m21_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m21_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m21_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m21_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m21_couplers_ARADDR(239 downto 200),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      S_AXI_arready => tier2_xbar_2_to_m21_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m21_couplers_AWADDR(239 downto 200),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      S_AXI_awready => tier2_xbar_2_to_m21_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      S_AXI_bready => tier2_xbar_2_to_m21_couplers_BREADY(5),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m21_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m21_couplers_RREADY(5),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m21_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      S_AXI_wready => tier2_xbar_2_to_m21_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      S_AXI_wvalid => tier2_xbar_2_to_m21_couplers_WVALID(5)
    );
m22_couplers: entity work.m22_couplers_imp_1UXB38S
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m22_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m22_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m22_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m22_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m22_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m22_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m22_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m22_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m22_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m22_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m22_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m22_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m22_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m22_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m22_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m22_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m22_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m22_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m22_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_2_to_m22_couplers_ARADDR(279 downto 240),
      S_AXI_arprot(2 downto 0) => tier2_xbar_2_to_m22_couplers_ARPROT(20 downto 18),
      S_AXI_arready => tier2_xbar_2_to_m22_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_2_to_m22_couplers_AWADDR(279 downto 240),
      S_AXI_awprot(2 downto 0) => tier2_xbar_2_to_m22_couplers_AWPROT(20 downto 18),
      S_AXI_awready => tier2_xbar_2_to_m22_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      S_AXI_bready => tier2_xbar_2_to_m22_couplers_BREADY(6),
      S_AXI_bresp(1 downto 0) => tier2_xbar_2_to_m22_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_2_to_m22_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_2_to_m22_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_2_to_m22_couplers_RREADY(6),
      S_AXI_rresp(1 downto 0) => tier2_xbar_2_to_m22_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_2_to_m22_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_2_to_m22_couplers_WDATA(223 downto 192),
      S_AXI_wready => tier2_xbar_2_to_m22_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_2_to_m22_couplers_WSTRB(27 downto 24),
      S_AXI_wvalid => tier2_xbar_2_to_m22_couplers_WVALID(6)
    );
m23_couplers: entity work.m23_couplers_imp_8FGK3X
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m23_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m23_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m23_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m23_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m23_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m23_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m23_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m23_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m23_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m23_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m23_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m23_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m23_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m23_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m23_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m23_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m23_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m23_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m23_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_3_to_m23_couplers_ARADDR(39 downto 0),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m23_couplers_ARPROT(2 downto 0),
      S_AXI_arready => tier2_xbar_3_to_m23_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_3_to_m23_couplers_ARVALID(0),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_3_to_m23_couplers_AWADDR(39 downto 0),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m23_couplers_AWPROT(2 downto 0),
      S_AXI_awready => tier2_xbar_3_to_m23_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_3_to_m23_couplers_AWVALID(0),
      S_AXI_bready => tier2_xbar_3_to_m23_couplers_BREADY(0),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m23_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_3_to_m23_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m23_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_3_to_m23_couplers_RREADY(0),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m23_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_3_to_m23_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m23_couplers_WDATA(31 downto 0),
      S_AXI_wready => tier2_xbar_3_to_m23_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m23_couplers_WSTRB(3 downto 0),
      S_AXI_wvalid => tier2_xbar_3_to_m23_couplers_WVALID(0)
    );
m24_couplers: entity work.m24_couplers_imp_1YU7VS9
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => m24_couplers_to_axi_interconnect_2_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => m24_couplers_to_axi_interconnect_2_ARPROT(2 downto 0),
      M_AXI_arready => m24_couplers_to_axi_interconnect_2_ARREADY,
      M_AXI_arvalid => m24_couplers_to_axi_interconnect_2_ARVALID,
      M_AXI_awaddr(39 downto 0) => m24_couplers_to_axi_interconnect_2_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => m24_couplers_to_axi_interconnect_2_AWPROT(2 downto 0),
      M_AXI_awready => m24_couplers_to_axi_interconnect_2_AWREADY,
      M_AXI_awvalid => m24_couplers_to_axi_interconnect_2_AWVALID,
      M_AXI_bready => m24_couplers_to_axi_interconnect_2_BREADY,
      M_AXI_bresp(1 downto 0) => m24_couplers_to_axi_interconnect_2_BRESP(1 downto 0),
      M_AXI_bvalid => m24_couplers_to_axi_interconnect_2_BVALID,
      M_AXI_rdata(31 downto 0) => m24_couplers_to_axi_interconnect_2_RDATA(31 downto 0),
      M_AXI_rready => m24_couplers_to_axi_interconnect_2_RREADY,
      M_AXI_rresp(1 downto 0) => m24_couplers_to_axi_interconnect_2_RRESP(1 downto 0),
      M_AXI_rvalid => m24_couplers_to_axi_interconnect_2_RVALID,
      M_AXI_wdata(31 downto 0) => m24_couplers_to_axi_interconnect_2_WDATA(31 downto 0),
      M_AXI_wready => m24_couplers_to_axi_interconnect_2_WREADY,
      M_AXI_wstrb(3 downto 0) => m24_couplers_to_axi_interconnect_2_WSTRB(3 downto 0),
      M_AXI_wvalid => m24_couplers_to_axi_interconnect_2_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => tier2_xbar_3_to_m24_couplers_ARADDR(79 downto 40),
      S_AXI_arprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_ARPROT(5 downto 3),
      S_AXI_arready => tier2_xbar_3_to_m24_couplers_ARREADY,
      S_AXI_arvalid => tier2_xbar_3_to_m24_couplers_ARVALID(1),
      S_AXI_awaddr(39 downto 0) => tier2_xbar_3_to_m24_couplers_AWADDR(79 downto 40),
      S_AXI_awprot(2 downto 0) => tier2_xbar_3_to_m24_couplers_AWPROT(5 downto 3),
      S_AXI_awready => tier2_xbar_3_to_m24_couplers_AWREADY,
      S_AXI_awvalid => tier2_xbar_3_to_m24_couplers_AWVALID(1),
      S_AXI_bready => tier2_xbar_3_to_m24_couplers_BREADY(1),
      S_AXI_bresp(1 downto 0) => tier2_xbar_3_to_m24_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => tier2_xbar_3_to_m24_couplers_BVALID,
      S_AXI_rdata(31 downto 0) => tier2_xbar_3_to_m24_couplers_RDATA(31 downto 0),
      S_AXI_rready => tier2_xbar_3_to_m24_couplers_RREADY(1),
      S_AXI_rresp(1 downto 0) => tier2_xbar_3_to_m24_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => tier2_xbar_3_to_m24_couplers_RVALID,
      S_AXI_wdata(31 downto 0) => tier2_xbar_3_to_m24_couplers_WDATA(63 downto 32),
      S_AXI_wready => tier2_xbar_3_to_m24_couplers_WREADY,
      S_AXI_wstrb(3 downto 0) => tier2_xbar_3_to_m24_couplers_WSTRB(7 downto 4),
      S_AXI_wvalid => tier2_xbar_3_to_m24_couplers_WVALID(1)
    );
s00_couplers: entity work.s00_couplers_imp_XOWISC
     port map (
      M_ACLK => axi_interconnect_2_ACLK_net,
      M_ARESETN => axi_interconnect_2_ARESETN_net,
      M_AXI_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      M_AXI_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      M_AXI_arready => s00_couplers_to_xbar_ARREADY(0),
      M_AXI_arvalid => s00_couplers_to_xbar_ARVALID,
      M_AXI_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      M_AXI_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      M_AXI_awready => s00_couplers_to_xbar_AWREADY(0),
      M_AXI_awvalid => s00_couplers_to_xbar_AWVALID,
      M_AXI_bready => s00_couplers_to_xbar_BREADY,
      M_AXI_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      M_AXI_bvalid => s00_couplers_to_xbar_BVALID(0),
      M_AXI_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      M_AXI_rready => s00_couplers_to_xbar_RREADY,
      M_AXI_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      M_AXI_rvalid => s00_couplers_to_xbar_RVALID(0),
      M_AXI_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      M_AXI_wready => s00_couplers_to_xbar_WREADY(0),
      M_AXI_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      M_AXI_wvalid => s00_couplers_to_xbar_WVALID,
      S_ACLK => axi_interconnect_2_ACLK_net,
      S_ARESETN => axi_interconnect_2_ARESETN_net,
      S_AXI_araddr(39 downto 0) => axi_interconnect_2_to_s00_couplers_ARADDR(39 downto 0),
      S_AXI_arburst(1 downto 0) => axi_interconnect_2_to_s00_couplers_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => axi_interconnect_2_to_s00_couplers_ARCACHE(3 downto 0),
      S_AXI_arid(15 downto 0) => axi_interconnect_2_to_s00_couplers_ARID(15 downto 0),
      S_AXI_arlen(7 downto 0) => axi_interconnect_2_to_s00_couplers_ARLEN(7 downto 0),
      S_AXI_arlock(0) => axi_interconnect_2_to_s00_couplers_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => axi_interconnect_2_to_s00_couplers_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => axi_interconnect_2_to_s00_couplers_ARQOS(3 downto 0),
      S_AXI_arready => axi_interconnect_2_to_s00_couplers_ARREADY,
      S_AXI_arsize(2 downto 0) => axi_interconnect_2_to_s00_couplers_ARSIZE(2 downto 0),
      S_AXI_arvalid => axi_interconnect_2_to_s00_couplers_ARVALID,
      S_AXI_awaddr(39 downto 0) => axi_interconnect_2_to_s00_couplers_AWADDR(39 downto 0),
      S_AXI_awburst(1 downto 0) => axi_interconnect_2_to_s00_couplers_AWBURST(1 downto 0),
      S_AXI_awcache(3 downto 0) => axi_interconnect_2_to_s00_couplers_AWCACHE(3 downto 0),
      S_AXI_awid(15 downto 0) => axi_interconnect_2_to_s00_couplers_AWID(15 downto 0),
      S_AXI_awlen(7 downto 0) => axi_interconnect_2_to_s00_couplers_AWLEN(7 downto 0),
      S_AXI_awlock(0) => axi_interconnect_2_to_s00_couplers_AWLOCK(0),
      S_AXI_awprot(2 downto 0) => axi_interconnect_2_to_s00_couplers_AWPROT(2 downto 0),
      S_AXI_awqos(3 downto 0) => axi_interconnect_2_to_s00_couplers_AWQOS(3 downto 0),
      S_AXI_awready => axi_interconnect_2_to_s00_couplers_AWREADY,
      S_AXI_awsize(2 downto 0) => axi_interconnect_2_to_s00_couplers_AWSIZE(2 downto 0),
      S_AXI_awvalid => axi_interconnect_2_to_s00_couplers_AWVALID,
      S_AXI_bid(15 downto 0) => axi_interconnect_2_to_s00_couplers_BID(15 downto 0),
      S_AXI_bready => axi_interconnect_2_to_s00_couplers_BREADY,
      S_AXI_bresp(1 downto 0) => axi_interconnect_2_to_s00_couplers_BRESP(1 downto 0),
      S_AXI_bvalid => axi_interconnect_2_to_s00_couplers_BVALID,
      S_AXI_rdata(127 downto 0) => axi_interconnect_2_to_s00_couplers_RDATA(127 downto 0),
      S_AXI_rid(15 downto 0) => axi_interconnect_2_to_s00_couplers_RID(15 downto 0),
      S_AXI_rlast => axi_interconnect_2_to_s00_couplers_RLAST,
      S_AXI_rready => axi_interconnect_2_to_s00_couplers_RREADY,
      S_AXI_rresp(1 downto 0) => axi_interconnect_2_to_s00_couplers_RRESP(1 downto 0),
      S_AXI_rvalid => axi_interconnect_2_to_s00_couplers_RVALID,
      S_AXI_wdata(127 downto 0) => axi_interconnect_2_to_s00_couplers_WDATA(127 downto 0),
      S_AXI_wlast => axi_interconnect_2_to_s00_couplers_WLAST,
      S_AXI_wready => axi_interconnect_2_to_s00_couplers_WREADY,
      S_AXI_wstrb(15 downto 0) => axi_interconnect_2_to_s00_couplers_WSTRB(15 downto 0),
      S_AXI_wvalid => axi_interconnect_2_to_s00_couplers_WVALID
    );
tier2_xbar_0: component design_1_tier2_xbar_0_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(319 downto 280) => tier2_xbar_0_to_m07_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => tier2_xbar_0_to_m06_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_0_to_m05_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_0_to_m04_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_0_to_m03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_0_to_m02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_0_to_m01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 0) => NLW_tier2_xbar_0_m_axi_arprot_UNCONNECTED(5 downto 0),
      m_axi_arready(7) => tier2_xbar_0_to_m07_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_0_to_m06_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_0_to_m05_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_0_to_m04_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_0_to_m03_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_0_to_m02_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_0_to_m01_couplers_ARREADY(0),
      m_axi_arready(0) => tier2_xbar_0_to_m00_couplers_ARREADY(0),
      m_axi_arvalid(7) => tier2_xbar_0_to_m07_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_0_to_m06_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_0_to_m05_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_0_to_m04_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_0_to_m03_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_0_to_m02_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_0_to_m01_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_0_to_m00_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => tier2_xbar_0_to_m07_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => tier2_xbar_0_to_m06_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_0_to_m05_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_0_to_m04_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_0_to_m03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_0_to_m02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_0_to_m01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_0_to_m00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_0_to_m07_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_0_to_m06_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_0_to_m05_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_0_to_m04_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_0_to_m03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_0_to_m02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 0) => NLW_tier2_xbar_0_m_axi_awprot_UNCONNECTED(5 downto 0),
      m_axi_awready(7) => tier2_xbar_0_to_m07_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_0_to_m06_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_0_to_m05_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_0_to_m04_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_0_to_m03_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_0_to_m02_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_0_to_m01_couplers_AWREADY(0),
      m_axi_awready(0) => tier2_xbar_0_to_m00_couplers_AWREADY(0),
      m_axi_awvalid(7) => tier2_xbar_0_to_m07_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_0_to_m06_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_0_to_m05_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_0_to_m04_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_0_to_m03_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_0_to_m02_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_0_to_m01_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_0_to_m00_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_0_to_m07_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_0_to_m06_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_0_to_m05_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_0_to_m04_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_0_to_m03_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_0_to_m02_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_0_to_m01_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_0_to_m00_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_0_to_m07_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_0_to_m06_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_0_to_m05_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_0_to_m04_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_0_to_m03_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_0_to_m02_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_0_to_m01_couplers_BVALID(0),
      m_axi_bvalid(0) => tier2_xbar_0_to_m00_couplers_BVALID(0),
      m_axi_rdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_0_to_m07_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_0_to_m06_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_0_to_m05_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_0_to_m04_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_0_to_m03_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_0_to_m02_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_0_to_m01_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_0_to_m00_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_0_to_m07_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_0_to_m06_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_0_to_m05_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_0_to_m04_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_0_to_m03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_0_to_m02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_0_to_m01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_0_to_m00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_0_to_m07_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_0_to_m06_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_0_to_m05_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_0_to_m04_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_0_to_m03_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_0_to_m02_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_0_to_m01_couplers_RVALID(0),
      m_axi_rvalid(0) => tier2_xbar_0_to_m00_couplers_RVALID(0),
      m_axi_wdata(255 downto 224) => tier2_xbar_0_to_m07_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_0_to_m06_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_0_to_m05_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_0_to_m04_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_0_to_m03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_0_to_m02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_0_to_m01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_0_to_m00_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_0_to_m07_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_0_to_m06_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_0_to_m05_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_0_to_m04_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_0_to_m03_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_0_to_m02_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_0_to_m01_couplers_WREADY(0),
      m_axi_wready(0) => tier2_xbar_0_to_m00_couplers_WREADY(0),
      m_axi_wstrb(31 downto 28) => tier2_xbar_0_to_m07_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_0_to_m06_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_0_to_m05_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_0_to_m04_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_0_to_m03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_0_to_m02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_0_to_m01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => NLW_tier2_xbar_0_m_axi_wstrb_UNCONNECTED(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_0_to_m07_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_0_to_m06_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_0_to_m05_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_0_to_m04_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_0_to_m03_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_0_to_m02_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_0_to_m01_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_0_to_m00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_ARADDR(39 downto 0),
      s_axi_arprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_ARPROT(2 downto 0),
      s_axi_arready(0) => i00_couplers_to_tier2_xbar_0_ARREADY(0),
      s_axi_arvalid(0) => i00_couplers_to_tier2_xbar_0_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i00_couplers_to_tier2_xbar_0_AWADDR(39 downto 0),
      s_axi_awprot(2 downto 0) => i00_couplers_to_tier2_xbar_0_AWPROT(2 downto 0),
      s_axi_awready(0) => i00_couplers_to_tier2_xbar_0_AWREADY(0),
      s_axi_awvalid(0) => i00_couplers_to_tier2_xbar_0_AWVALID(0),
      s_axi_bready(0) => i00_couplers_to_tier2_xbar_0_BREADY(0),
      s_axi_bresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_BRESP(1 downto 0),
      s_axi_bvalid(0) => i00_couplers_to_tier2_xbar_0_BVALID(0),
      s_axi_rdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_RDATA(31 downto 0),
      s_axi_rready(0) => i00_couplers_to_tier2_xbar_0_RREADY(0),
      s_axi_rresp(1 downto 0) => i00_couplers_to_tier2_xbar_0_RRESP(1 downto 0),
      s_axi_rvalid(0) => i00_couplers_to_tier2_xbar_0_RVALID(0),
      s_axi_wdata(31 downto 0) => i00_couplers_to_tier2_xbar_0_WDATA(31 downto 0),
      s_axi_wready(0) => i00_couplers_to_tier2_xbar_0_WREADY(0),
      s_axi_wstrb(3 downto 0) => i00_couplers_to_tier2_xbar_0_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i00_couplers_to_tier2_xbar_0_WVALID(0)
    );
tier2_xbar_1: component design_1_tier2_xbar_1_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(319 downto 280) => tier2_xbar_1_to_m15_couplers_ARADDR(319 downto 280),
      m_axi_araddr(279 downto 240) => tier2_xbar_1_to_m14_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_1_to_m13_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_1_to_m12_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_1_to_m11_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_1_to_m10_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_1_to_m09_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_ARADDR(39 downto 0),
      m_axi_arprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_ARPROT(23 downto 21),
      m_axi_arprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_ARPROT(2 downto 0),
      m_axi_arready(7) => tier2_xbar_1_to_m15_couplers_ARREADY,
      m_axi_arready(6) => tier2_xbar_1_to_m14_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_1_to_m13_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_1_to_m12_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_1_to_m11_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_1_to_m10_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_1_to_m09_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_1_to_m08_couplers_ARREADY,
      m_axi_arvalid(7) => tier2_xbar_1_to_m15_couplers_ARVALID(7),
      m_axi_arvalid(6) => tier2_xbar_1_to_m14_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_1_to_m13_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_1_to_m12_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_1_to_m11_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_1_to_m10_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_1_to_m09_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_1_to_m08_couplers_ARVALID(0),
      m_axi_awaddr(319 downto 280) => tier2_xbar_1_to_m15_couplers_AWADDR(319 downto 280),
      m_axi_awaddr(279 downto 240) => tier2_xbar_1_to_m14_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_1_to_m13_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_1_to_m12_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_1_to_m11_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_1_to_m10_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_1_to_m09_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_1_to_m08_couplers_AWADDR(39 downto 0),
      m_axi_awprot(23 downto 21) => tier2_xbar_1_to_m15_couplers_AWPROT(23 downto 21),
      m_axi_awprot(20 downto 18) => tier2_xbar_1_to_m14_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_1_to_m13_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_1_to_m12_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_1_to_m11_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_1_to_m10_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_1_to_m09_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_1_to_m08_couplers_AWPROT(2 downto 0),
      m_axi_awready(7) => tier2_xbar_1_to_m15_couplers_AWREADY,
      m_axi_awready(6) => tier2_xbar_1_to_m14_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_1_to_m13_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_1_to_m12_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_1_to_m11_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_1_to_m10_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_1_to_m09_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_1_to_m08_couplers_AWREADY,
      m_axi_awvalid(7) => tier2_xbar_1_to_m15_couplers_AWVALID(7),
      m_axi_awvalid(6) => tier2_xbar_1_to_m14_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_1_to_m13_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_1_to_m12_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_1_to_m11_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_1_to_m10_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_1_to_m09_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_1_to_m08_couplers_AWVALID(0),
      m_axi_bready(7) => tier2_xbar_1_to_m15_couplers_BREADY(7),
      m_axi_bready(6) => tier2_xbar_1_to_m14_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_1_to_m13_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_1_to_m12_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_1_to_m11_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_1_to_m10_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_1_to_m09_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_1_to_m08_couplers_BREADY(0),
      m_axi_bresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_BRESP(1 downto 0),
      m_axi_bresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_BRESP(1 downto 0),
      m_axi_bvalid(7) => tier2_xbar_1_to_m15_couplers_BVALID,
      m_axi_bvalid(6) => tier2_xbar_1_to_m14_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_1_to_m13_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_1_to_m12_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_1_to_m11_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_1_to_m10_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_1_to_m09_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_1_to_m08_couplers_BVALID,
      m_axi_rdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_RDATA(31 downto 0),
      m_axi_rdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_RDATA(31 downto 0),
      m_axi_rready(7) => tier2_xbar_1_to_m15_couplers_RREADY(7),
      m_axi_rready(6) => tier2_xbar_1_to_m14_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_1_to_m13_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_1_to_m12_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_1_to_m11_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_1_to_m10_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_1_to_m09_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_1_to_m08_couplers_RREADY(0),
      m_axi_rresp(15 downto 14) => tier2_xbar_1_to_m15_couplers_RRESP(1 downto 0),
      m_axi_rresp(13 downto 12) => tier2_xbar_1_to_m14_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_1_to_m13_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_1_to_m12_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_1_to_m11_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_1_to_m10_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_1_to_m09_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_1_to_m08_couplers_RRESP(1 downto 0),
      m_axi_rvalid(7) => tier2_xbar_1_to_m15_couplers_RVALID,
      m_axi_rvalid(6) => tier2_xbar_1_to_m14_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_1_to_m13_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_1_to_m12_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_1_to_m11_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_1_to_m10_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_1_to_m09_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_1_to_m08_couplers_RVALID,
      m_axi_wdata(255 downto 224) => tier2_xbar_1_to_m15_couplers_WDATA(255 downto 224),
      m_axi_wdata(223 downto 192) => tier2_xbar_1_to_m14_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_1_to_m13_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_1_to_m12_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_1_to_m11_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_1_to_m10_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_1_to_m09_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_1_to_m08_couplers_WDATA(31 downto 0),
      m_axi_wready(7) => tier2_xbar_1_to_m15_couplers_WREADY,
      m_axi_wready(6) => tier2_xbar_1_to_m14_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_1_to_m13_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_1_to_m12_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_1_to_m11_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_1_to_m10_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_1_to_m09_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_1_to_m08_couplers_WREADY,
      m_axi_wstrb(31 downto 28) => tier2_xbar_1_to_m15_couplers_WSTRB(31 downto 28),
      m_axi_wstrb(27 downto 24) => tier2_xbar_1_to_m14_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_1_to_m13_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_1_to_m12_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_1_to_m11_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_1_to_m10_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_1_to_m09_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_1_to_m08_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(7) => tier2_xbar_1_to_m15_couplers_WVALID(7),
      m_axi_wvalid(6) => tier2_xbar_1_to_m14_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_1_to_m13_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_1_to_m12_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_1_to_m11_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_1_to_m10_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_1_to_m09_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_1_to_m08_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_ARADDR(39 downto 0),
      s_axi_arprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_ARPROT(2 downto 0),
      s_axi_arready(0) => i01_couplers_to_tier2_xbar_1_ARREADY(0),
      s_axi_arvalid(0) => i01_couplers_to_tier2_xbar_1_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i01_couplers_to_tier2_xbar_1_AWADDR(39 downto 0),
      s_axi_awprot(2 downto 0) => i01_couplers_to_tier2_xbar_1_AWPROT(2 downto 0),
      s_axi_awready(0) => i01_couplers_to_tier2_xbar_1_AWREADY(0),
      s_axi_awvalid(0) => i01_couplers_to_tier2_xbar_1_AWVALID(0),
      s_axi_bready(0) => i01_couplers_to_tier2_xbar_1_BREADY(0),
      s_axi_bresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_BRESP(1 downto 0),
      s_axi_bvalid(0) => i01_couplers_to_tier2_xbar_1_BVALID(0),
      s_axi_rdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_RDATA(31 downto 0),
      s_axi_rready(0) => i01_couplers_to_tier2_xbar_1_RREADY(0),
      s_axi_rresp(1 downto 0) => i01_couplers_to_tier2_xbar_1_RRESP(1 downto 0),
      s_axi_rvalid(0) => i01_couplers_to_tier2_xbar_1_RVALID(0),
      s_axi_wdata(31 downto 0) => i01_couplers_to_tier2_xbar_1_WDATA(31 downto 0),
      s_axi_wready(0) => i01_couplers_to_tier2_xbar_1_WREADY(0),
      s_axi_wstrb(3 downto 0) => i01_couplers_to_tier2_xbar_1_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i01_couplers_to_tier2_xbar_1_WVALID(0)
    );
tier2_xbar_2: component design_1_tier2_xbar_2_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(279 downto 240) => tier2_xbar_2_to_m22_couplers_ARADDR(279 downto 240),
      m_axi_araddr(239 downto 200) => tier2_xbar_2_to_m21_couplers_ARADDR(239 downto 200),
      m_axi_araddr(199 downto 160) => tier2_xbar_2_to_m20_couplers_ARADDR(199 downto 160),
      m_axi_araddr(159 downto 120) => tier2_xbar_2_to_m19_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => tier2_xbar_2_to_m18_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => tier2_xbar_2_to_m17_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_ARADDR(39 downto 0),
      m_axi_arprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_ARPROT(20 downto 18),
      m_axi_arprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_ARPROT(17 downto 15),
      m_axi_arprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_ARPROT(14 downto 12),
      m_axi_arprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_ARPROT(2 downto 0),
      m_axi_arready(6) => tier2_xbar_2_to_m22_couplers_ARREADY,
      m_axi_arready(5) => tier2_xbar_2_to_m21_couplers_ARREADY,
      m_axi_arready(4) => tier2_xbar_2_to_m20_couplers_ARREADY,
      m_axi_arready(3) => tier2_xbar_2_to_m19_couplers_ARREADY,
      m_axi_arready(2) => tier2_xbar_2_to_m18_couplers_ARREADY,
      m_axi_arready(1) => tier2_xbar_2_to_m17_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_2_to_m16_couplers_ARREADY,
      m_axi_arvalid(6) => tier2_xbar_2_to_m22_couplers_ARVALID(6),
      m_axi_arvalid(5) => tier2_xbar_2_to_m21_couplers_ARVALID(5),
      m_axi_arvalid(4) => tier2_xbar_2_to_m20_couplers_ARVALID(4),
      m_axi_arvalid(3) => tier2_xbar_2_to_m19_couplers_ARVALID(3),
      m_axi_arvalid(2) => tier2_xbar_2_to_m18_couplers_ARVALID(2),
      m_axi_arvalid(1) => tier2_xbar_2_to_m17_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_2_to_m16_couplers_ARVALID(0),
      m_axi_awaddr(279 downto 240) => tier2_xbar_2_to_m22_couplers_AWADDR(279 downto 240),
      m_axi_awaddr(239 downto 200) => tier2_xbar_2_to_m21_couplers_AWADDR(239 downto 200),
      m_axi_awaddr(199 downto 160) => tier2_xbar_2_to_m20_couplers_AWADDR(199 downto 160),
      m_axi_awaddr(159 downto 120) => tier2_xbar_2_to_m19_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => tier2_xbar_2_to_m18_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => tier2_xbar_2_to_m17_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_2_to_m16_couplers_AWADDR(39 downto 0),
      m_axi_awprot(20 downto 18) => tier2_xbar_2_to_m22_couplers_AWPROT(20 downto 18),
      m_axi_awprot(17 downto 15) => tier2_xbar_2_to_m21_couplers_AWPROT(17 downto 15),
      m_axi_awprot(14 downto 12) => tier2_xbar_2_to_m20_couplers_AWPROT(14 downto 12),
      m_axi_awprot(11 downto 9) => tier2_xbar_2_to_m19_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => tier2_xbar_2_to_m18_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => tier2_xbar_2_to_m17_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_2_to_m16_couplers_AWPROT(2 downto 0),
      m_axi_awready(6) => tier2_xbar_2_to_m22_couplers_AWREADY,
      m_axi_awready(5) => tier2_xbar_2_to_m21_couplers_AWREADY,
      m_axi_awready(4) => tier2_xbar_2_to_m20_couplers_AWREADY,
      m_axi_awready(3) => tier2_xbar_2_to_m19_couplers_AWREADY,
      m_axi_awready(2) => tier2_xbar_2_to_m18_couplers_AWREADY,
      m_axi_awready(1) => tier2_xbar_2_to_m17_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_2_to_m16_couplers_AWREADY,
      m_axi_awvalid(6) => tier2_xbar_2_to_m22_couplers_AWVALID(6),
      m_axi_awvalid(5) => tier2_xbar_2_to_m21_couplers_AWVALID(5),
      m_axi_awvalid(4) => tier2_xbar_2_to_m20_couplers_AWVALID(4),
      m_axi_awvalid(3) => tier2_xbar_2_to_m19_couplers_AWVALID(3),
      m_axi_awvalid(2) => tier2_xbar_2_to_m18_couplers_AWVALID(2),
      m_axi_awvalid(1) => tier2_xbar_2_to_m17_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_2_to_m16_couplers_AWVALID(0),
      m_axi_bready(6) => tier2_xbar_2_to_m22_couplers_BREADY(6),
      m_axi_bready(5) => tier2_xbar_2_to_m21_couplers_BREADY(5),
      m_axi_bready(4) => tier2_xbar_2_to_m20_couplers_BREADY(4),
      m_axi_bready(3) => tier2_xbar_2_to_m19_couplers_BREADY(3),
      m_axi_bready(2) => tier2_xbar_2_to_m18_couplers_BREADY(2),
      m_axi_bready(1) => tier2_xbar_2_to_m17_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_2_to_m16_couplers_BREADY(0),
      m_axi_bresp(13 downto 12) => tier2_xbar_2_to_m22_couplers_BRESP(1 downto 0),
      m_axi_bresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_BRESP(1 downto 0),
      m_axi_bresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_BRESP(1 downto 0),
      m_axi_bresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_BRESP(1 downto 0),
      m_axi_bvalid(6) => tier2_xbar_2_to_m22_couplers_BVALID,
      m_axi_bvalid(5) => tier2_xbar_2_to_m21_couplers_BVALID,
      m_axi_bvalid(4) => tier2_xbar_2_to_m20_couplers_BVALID,
      m_axi_bvalid(3) => tier2_xbar_2_to_m19_couplers_BVALID,
      m_axi_bvalid(2) => tier2_xbar_2_to_m18_couplers_BVALID,
      m_axi_bvalid(1) => tier2_xbar_2_to_m17_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_2_to_m16_couplers_BVALID,
      m_axi_rdata(223 downto 192) => tier2_xbar_2_to_m22_couplers_RDATA(31 downto 0),
      m_axi_rdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_RDATA(31 downto 0),
      m_axi_rdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_RDATA(31 downto 0),
      m_axi_rdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_RDATA(31 downto 0),
      m_axi_rready(6) => tier2_xbar_2_to_m22_couplers_RREADY(6),
      m_axi_rready(5) => tier2_xbar_2_to_m21_couplers_RREADY(5),
      m_axi_rready(4) => tier2_xbar_2_to_m20_couplers_RREADY(4),
      m_axi_rready(3) => tier2_xbar_2_to_m19_couplers_RREADY(3),
      m_axi_rready(2) => tier2_xbar_2_to_m18_couplers_RREADY(2),
      m_axi_rready(1) => tier2_xbar_2_to_m17_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_2_to_m16_couplers_RREADY(0),
      m_axi_rresp(13 downto 12) => tier2_xbar_2_to_m22_couplers_RRESP(1 downto 0),
      m_axi_rresp(11 downto 10) => tier2_xbar_2_to_m21_couplers_RRESP(1 downto 0),
      m_axi_rresp(9 downto 8) => tier2_xbar_2_to_m20_couplers_RRESP(1 downto 0),
      m_axi_rresp(7 downto 6) => tier2_xbar_2_to_m19_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => tier2_xbar_2_to_m18_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => tier2_xbar_2_to_m17_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_2_to_m16_couplers_RRESP(1 downto 0),
      m_axi_rvalid(6) => tier2_xbar_2_to_m22_couplers_RVALID,
      m_axi_rvalid(5) => tier2_xbar_2_to_m21_couplers_RVALID,
      m_axi_rvalid(4) => tier2_xbar_2_to_m20_couplers_RVALID,
      m_axi_rvalid(3) => tier2_xbar_2_to_m19_couplers_RVALID,
      m_axi_rvalid(2) => tier2_xbar_2_to_m18_couplers_RVALID,
      m_axi_rvalid(1) => tier2_xbar_2_to_m17_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_2_to_m16_couplers_RVALID,
      m_axi_wdata(223 downto 192) => tier2_xbar_2_to_m22_couplers_WDATA(223 downto 192),
      m_axi_wdata(191 downto 160) => tier2_xbar_2_to_m21_couplers_WDATA(191 downto 160),
      m_axi_wdata(159 downto 128) => tier2_xbar_2_to_m20_couplers_WDATA(159 downto 128),
      m_axi_wdata(127 downto 96) => tier2_xbar_2_to_m19_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => tier2_xbar_2_to_m18_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => tier2_xbar_2_to_m17_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_2_to_m16_couplers_WDATA(31 downto 0),
      m_axi_wready(6) => tier2_xbar_2_to_m22_couplers_WREADY,
      m_axi_wready(5) => tier2_xbar_2_to_m21_couplers_WREADY,
      m_axi_wready(4) => tier2_xbar_2_to_m20_couplers_WREADY,
      m_axi_wready(3) => tier2_xbar_2_to_m19_couplers_WREADY,
      m_axi_wready(2) => tier2_xbar_2_to_m18_couplers_WREADY,
      m_axi_wready(1) => tier2_xbar_2_to_m17_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_2_to_m16_couplers_WREADY,
      m_axi_wstrb(27 downto 24) => tier2_xbar_2_to_m22_couplers_WSTRB(27 downto 24),
      m_axi_wstrb(23 downto 20) => tier2_xbar_2_to_m21_couplers_WSTRB(23 downto 20),
      m_axi_wstrb(19 downto 16) => tier2_xbar_2_to_m20_couplers_WSTRB(19 downto 16),
      m_axi_wstrb(15 downto 12) => tier2_xbar_2_to_m19_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => tier2_xbar_2_to_m18_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => tier2_xbar_2_to_m17_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_2_to_m16_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(6) => tier2_xbar_2_to_m22_couplers_WVALID(6),
      m_axi_wvalid(5) => tier2_xbar_2_to_m21_couplers_WVALID(5),
      m_axi_wvalid(4) => tier2_xbar_2_to_m20_couplers_WVALID(4),
      m_axi_wvalid(3) => tier2_xbar_2_to_m19_couplers_WVALID(3),
      m_axi_wvalid(2) => tier2_xbar_2_to_m18_couplers_WVALID(2),
      m_axi_wvalid(1) => tier2_xbar_2_to_m17_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_2_to_m16_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_ARADDR(39 downto 0),
      s_axi_arprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_ARPROT(2 downto 0),
      s_axi_arready(0) => i02_couplers_to_tier2_xbar_2_ARREADY(0),
      s_axi_arvalid(0) => i02_couplers_to_tier2_xbar_2_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i02_couplers_to_tier2_xbar_2_AWADDR(39 downto 0),
      s_axi_awprot(2 downto 0) => i02_couplers_to_tier2_xbar_2_AWPROT(2 downto 0),
      s_axi_awready(0) => i02_couplers_to_tier2_xbar_2_AWREADY(0),
      s_axi_awvalid(0) => i02_couplers_to_tier2_xbar_2_AWVALID(0),
      s_axi_bready(0) => i02_couplers_to_tier2_xbar_2_BREADY(0),
      s_axi_bresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_BRESP(1 downto 0),
      s_axi_bvalid(0) => i02_couplers_to_tier2_xbar_2_BVALID(0),
      s_axi_rdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_RDATA(31 downto 0),
      s_axi_rready(0) => i02_couplers_to_tier2_xbar_2_RREADY(0),
      s_axi_rresp(1 downto 0) => i02_couplers_to_tier2_xbar_2_RRESP(1 downto 0),
      s_axi_rvalid(0) => i02_couplers_to_tier2_xbar_2_RVALID(0),
      s_axi_wdata(31 downto 0) => i02_couplers_to_tier2_xbar_2_WDATA(31 downto 0),
      s_axi_wready(0) => i02_couplers_to_tier2_xbar_2_WREADY(0),
      s_axi_wstrb(3 downto 0) => i02_couplers_to_tier2_xbar_2_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i02_couplers_to_tier2_xbar_2_WVALID(0)
    );
tier2_xbar_3: component design_1_tier2_xbar_3_0
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(79 downto 40) => tier2_xbar_3_to_m24_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => tier2_xbar_3_to_m23_couplers_ARADDR(39 downto 0),
      m_axi_arprot(5 downto 3) => tier2_xbar_3_to_m24_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => tier2_xbar_3_to_m23_couplers_ARPROT(2 downto 0),
      m_axi_arready(1) => tier2_xbar_3_to_m24_couplers_ARREADY,
      m_axi_arready(0) => tier2_xbar_3_to_m23_couplers_ARREADY,
      m_axi_arvalid(1) => tier2_xbar_3_to_m24_couplers_ARVALID(1),
      m_axi_arvalid(0) => tier2_xbar_3_to_m23_couplers_ARVALID(0),
      m_axi_awaddr(79 downto 40) => tier2_xbar_3_to_m24_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => tier2_xbar_3_to_m23_couplers_AWADDR(39 downto 0),
      m_axi_awprot(5 downto 3) => tier2_xbar_3_to_m24_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => tier2_xbar_3_to_m23_couplers_AWPROT(2 downto 0),
      m_axi_awready(1) => tier2_xbar_3_to_m24_couplers_AWREADY,
      m_axi_awready(0) => tier2_xbar_3_to_m23_couplers_AWREADY,
      m_axi_awvalid(1) => tier2_xbar_3_to_m24_couplers_AWVALID(1),
      m_axi_awvalid(0) => tier2_xbar_3_to_m23_couplers_AWVALID(0),
      m_axi_bready(1) => tier2_xbar_3_to_m24_couplers_BREADY(1),
      m_axi_bready(0) => tier2_xbar_3_to_m23_couplers_BREADY(0),
      m_axi_bresp(3 downto 2) => tier2_xbar_3_to_m24_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => tier2_xbar_3_to_m23_couplers_BRESP(1 downto 0),
      m_axi_bvalid(1) => tier2_xbar_3_to_m24_couplers_BVALID,
      m_axi_bvalid(0) => tier2_xbar_3_to_m23_couplers_BVALID,
      m_axi_rdata(63 downto 32) => tier2_xbar_3_to_m24_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => tier2_xbar_3_to_m23_couplers_RDATA(31 downto 0),
      m_axi_rready(1) => tier2_xbar_3_to_m24_couplers_RREADY(1),
      m_axi_rready(0) => tier2_xbar_3_to_m23_couplers_RREADY(0),
      m_axi_rresp(3 downto 2) => tier2_xbar_3_to_m24_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => tier2_xbar_3_to_m23_couplers_RRESP(1 downto 0),
      m_axi_rvalid(1) => tier2_xbar_3_to_m24_couplers_RVALID,
      m_axi_rvalid(0) => tier2_xbar_3_to_m23_couplers_RVALID,
      m_axi_wdata(63 downto 32) => tier2_xbar_3_to_m24_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => tier2_xbar_3_to_m23_couplers_WDATA(31 downto 0),
      m_axi_wready(1) => tier2_xbar_3_to_m24_couplers_WREADY,
      m_axi_wready(0) => tier2_xbar_3_to_m23_couplers_WREADY,
      m_axi_wstrb(7 downto 4) => tier2_xbar_3_to_m24_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => tier2_xbar_3_to_m23_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(1) => tier2_xbar_3_to_m24_couplers_WVALID(1),
      m_axi_wvalid(0) => tier2_xbar_3_to_m23_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_ARADDR(39 downto 0),
      s_axi_arprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_ARPROT(2 downto 0),
      s_axi_arready(0) => i03_couplers_to_tier2_xbar_3_ARREADY(0),
      s_axi_arvalid(0) => i03_couplers_to_tier2_xbar_3_ARVALID(0),
      s_axi_awaddr(39 downto 0) => i03_couplers_to_tier2_xbar_3_AWADDR(39 downto 0),
      s_axi_awprot(2 downto 0) => i03_couplers_to_tier2_xbar_3_AWPROT(2 downto 0),
      s_axi_awready(0) => i03_couplers_to_tier2_xbar_3_AWREADY(0),
      s_axi_awvalid(0) => i03_couplers_to_tier2_xbar_3_AWVALID(0),
      s_axi_bready(0) => i03_couplers_to_tier2_xbar_3_BREADY(0),
      s_axi_bresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_BRESP(1 downto 0),
      s_axi_bvalid(0) => i03_couplers_to_tier2_xbar_3_BVALID(0),
      s_axi_rdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_RDATA(31 downto 0),
      s_axi_rready(0) => i03_couplers_to_tier2_xbar_3_RREADY(0),
      s_axi_rresp(1 downto 0) => i03_couplers_to_tier2_xbar_3_RRESP(1 downto 0),
      s_axi_rvalid(0) => i03_couplers_to_tier2_xbar_3_RVALID(0),
      s_axi_wdata(31 downto 0) => i03_couplers_to_tier2_xbar_3_WDATA(31 downto 0),
      s_axi_wready(0) => i03_couplers_to_tier2_xbar_3_WREADY(0),
      s_axi_wstrb(3 downto 0) => i03_couplers_to_tier2_xbar_3_WSTRB(3 downto 0),
      s_axi_wvalid(0) => i03_couplers_to_tier2_xbar_3_WVALID(0)
    );
xbar: component design_1_xbar_3
     port map (
      aclk => axi_interconnect_2_ACLK_net,
      aresetn => axi_interconnect_2_ARESETN_net,
      m_axi_araddr(159 downto 120) => xbar_to_i03_couplers_ARADDR(159 downto 120),
      m_axi_araddr(119 downto 80) => xbar_to_i02_couplers_ARADDR(119 downto 80),
      m_axi_araddr(79 downto 40) => xbar_to_i01_couplers_ARADDR(79 downto 40),
      m_axi_araddr(39 downto 0) => xbar_to_i00_couplers_ARADDR(39 downto 0),
      m_axi_arprot(11 downto 9) => xbar_to_i03_couplers_ARPROT(11 downto 9),
      m_axi_arprot(8 downto 6) => xbar_to_i02_couplers_ARPROT(8 downto 6),
      m_axi_arprot(5 downto 3) => xbar_to_i01_couplers_ARPROT(5 downto 3),
      m_axi_arprot(2 downto 0) => xbar_to_i00_couplers_ARPROT(2 downto 0),
      m_axi_arready(3) => xbar_to_i03_couplers_ARREADY(0),
      m_axi_arready(2) => xbar_to_i02_couplers_ARREADY(0),
      m_axi_arready(1) => xbar_to_i01_couplers_ARREADY(0),
      m_axi_arready(0) => xbar_to_i00_couplers_ARREADY(0),
      m_axi_arvalid(3) => xbar_to_i03_couplers_ARVALID(3),
      m_axi_arvalid(2) => xbar_to_i02_couplers_ARVALID(2),
      m_axi_arvalid(1) => xbar_to_i01_couplers_ARVALID(1),
      m_axi_arvalid(0) => xbar_to_i00_couplers_ARVALID(0),
      m_axi_awaddr(159 downto 120) => xbar_to_i03_couplers_AWADDR(159 downto 120),
      m_axi_awaddr(119 downto 80) => xbar_to_i02_couplers_AWADDR(119 downto 80),
      m_axi_awaddr(79 downto 40) => xbar_to_i01_couplers_AWADDR(79 downto 40),
      m_axi_awaddr(39 downto 0) => xbar_to_i00_couplers_AWADDR(39 downto 0),
      m_axi_awprot(11 downto 9) => xbar_to_i03_couplers_AWPROT(11 downto 9),
      m_axi_awprot(8 downto 6) => xbar_to_i02_couplers_AWPROT(8 downto 6),
      m_axi_awprot(5 downto 3) => xbar_to_i01_couplers_AWPROT(5 downto 3),
      m_axi_awprot(2 downto 0) => xbar_to_i00_couplers_AWPROT(2 downto 0),
      m_axi_awready(3) => xbar_to_i03_couplers_AWREADY(0),
      m_axi_awready(2) => xbar_to_i02_couplers_AWREADY(0),
      m_axi_awready(1) => xbar_to_i01_couplers_AWREADY(0),
      m_axi_awready(0) => xbar_to_i00_couplers_AWREADY(0),
      m_axi_awvalid(3) => xbar_to_i03_couplers_AWVALID(3),
      m_axi_awvalid(2) => xbar_to_i02_couplers_AWVALID(2),
      m_axi_awvalid(1) => xbar_to_i01_couplers_AWVALID(1),
      m_axi_awvalid(0) => xbar_to_i00_couplers_AWVALID(0),
      m_axi_bready(3) => xbar_to_i03_couplers_BREADY(3),
      m_axi_bready(2) => xbar_to_i02_couplers_BREADY(2),
      m_axi_bready(1) => xbar_to_i01_couplers_BREADY(1),
      m_axi_bready(0) => xbar_to_i00_couplers_BREADY(0),
      m_axi_bresp(7 downto 6) => xbar_to_i03_couplers_BRESP(1 downto 0),
      m_axi_bresp(5 downto 4) => xbar_to_i02_couplers_BRESP(1 downto 0),
      m_axi_bresp(3 downto 2) => xbar_to_i01_couplers_BRESP(1 downto 0),
      m_axi_bresp(1 downto 0) => xbar_to_i00_couplers_BRESP(1 downto 0),
      m_axi_bvalid(3) => xbar_to_i03_couplers_BVALID(0),
      m_axi_bvalid(2) => xbar_to_i02_couplers_BVALID(0),
      m_axi_bvalid(1) => xbar_to_i01_couplers_BVALID(0),
      m_axi_bvalid(0) => xbar_to_i00_couplers_BVALID(0),
      m_axi_rdata(127 downto 96) => xbar_to_i03_couplers_RDATA(31 downto 0),
      m_axi_rdata(95 downto 64) => xbar_to_i02_couplers_RDATA(31 downto 0),
      m_axi_rdata(63 downto 32) => xbar_to_i01_couplers_RDATA(31 downto 0),
      m_axi_rdata(31 downto 0) => xbar_to_i00_couplers_RDATA(31 downto 0),
      m_axi_rready(3) => xbar_to_i03_couplers_RREADY(3),
      m_axi_rready(2) => xbar_to_i02_couplers_RREADY(2),
      m_axi_rready(1) => xbar_to_i01_couplers_RREADY(1),
      m_axi_rready(0) => xbar_to_i00_couplers_RREADY(0),
      m_axi_rresp(7 downto 6) => xbar_to_i03_couplers_RRESP(1 downto 0),
      m_axi_rresp(5 downto 4) => xbar_to_i02_couplers_RRESP(1 downto 0),
      m_axi_rresp(3 downto 2) => xbar_to_i01_couplers_RRESP(1 downto 0),
      m_axi_rresp(1 downto 0) => xbar_to_i00_couplers_RRESP(1 downto 0),
      m_axi_rvalid(3) => xbar_to_i03_couplers_RVALID(0),
      m_axi_rvalid(2) => xbar_to_i02_couplers_RVALID(0),
      m_axi_rvalid(1) => xbar_to_i01_couplers_RVALID(0),
      m_axi_rvalid(0) => xbar_to_i00_couplers_RVALID(0),
      m_axi_wdata(127 downto 96) => xbar_to_i03_couplers_WDATA(127 downto 96),
      m_axi_wdata(95 downto 64) => xbar_to_i02_couplers_WDATA(95 downto 64),
      m_axi_wdata(63 downto 32) => xbar_to_i01_couplers_WDATA(63 downto 32),
      m_axi_wdata(31 downto 0) => xbar_to_i00_couplers_WDATA(31 downto 0),
      m_axi_wready(3) => xbar_to_i03_couplers_WREADY(0),
      m_axi_wready(2) => xbar_to_i02_couplers_WREADY(0),
      m_axi_wready(1) => xbar_to_i01_couplers_WREADY(0),
      m_axi_wready(0) => xbar_to_i00_couplers_WREADY(0),
      m_axi_wstrb(15 downto 12) => xbar_to_i03_couplers_WSTRB(15 downto 12),
      m_axi_wstrb(11 downto 8) => xbar_to_i02_couplers_WSTRB(11 downto 8),
      m_axi_wstrb(7 downto 4) => xbar_to_i01_couplers_WSTRB(7 downto 4),
      m_axi_wstrb(3 downto 0) => xbar_to_i00_couplers_WSTRB(3 downto 0),
      m_axi_wvalid(3) => xbar_to_i03_couplers_WVALID(3),
      m_axi_wvalid(2) => xbar_to_i02_couplers_WVALID(2),
      m_axi_wvalid(1) => xbar_to_i01_couplers_WVALID(1),
      m_axi_wvalid(0) => xbar_to_i00_couplers_WVALID(0),
      s_axi_araddr(39 downto 0) => s00_couplers_to_xbar_ARADDR(39 downto 0),
      s_axi_arprot(2 downto 0) => s00_couplers_to_xbar_ARPROT(2 downto 0),
      s_axi_arready(0) => s00_couplers_to_xbar_ARREADY(0),
      s_axi_arvalid(0) => s00_couplers_to_xbar_ARVALID,
      s_axi_awaddr(39 downto 0) => s00_couplers_to_xbar_AWADDR(39 downto 0),
      s_axi_awprot(2 downto 0) => s00_couplers_to_xbar_AWPROT(2 downto 0),
      s_axi_awready(0) => s00_couplers_to_xbar_AWREADY(0),
      s_axi_awvalid(0) => s00_couplers_to_xbar_AWVALID,
      s_axi_bready(0) => s00_couplers_to_xbar_BREADY,
      s_axi_bresp(1 downto 0) => s00_couplers_to_xbar_BRESP(1 downto 0),
      s_axi_bvalid(0) => s00_couplers_to_xbar_BVALID(0),
      s_axi_rdata(31 downto 0) => s00_couplers_to_xbar_RDATA(31 downto 0),
      s_axi_rready(0) => s00_couplers_to_xbar_RREADY,
      s_axi_rresp(1 downto 0) => s00_couplers_to_xbar_RRESP(1 downto 0),
      s_axi_rvalid(0) => s00_couplers_to_xbar_RVALID(0),
      s_axi_wdata(31 downto 0) => s00_couplers_to_xbar_WDATA(31 downto 0),
      s_axi_wready(0) => s00_couplers_to_xbar_WREADY(0),
      s_axi_wstrb(3 downto 0) => s00_couplers_to_xbar_WSTRB(3 downto 0),
      s_axi_wvalid(0) => s00_couplers_to_xbar_WVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity rx_datapath_imp_1CZ6PC5 is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S_AXIS0_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS0_tlast : in STD_LOGIC;
    S_AXIS0_tready : out STD_LOGIC;
    S_AXIS0_tvalid : in STD_LOGIC;
    S_AXIS1_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS1_tlast : in STD_LOGIC;
    S_AXIS1_tready : out STD_LOGIC;
    S_AXIS1_tvalid : in STD_LOGIC;
    S_AXIS22_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS22_tlast : in STD_LOGIC;
    S_AXIS22_tready : out STD_LOGIC;
    S_AXIS22_tvalid : in STD_LOGIC;
    S_AXIS2_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS2_tlast : in STD_LOGIC;
    S_AXIS2_tready : out STD_LOGIC;
    S_AXIS2_tvalid : in STD_LOGIC;
    S_AXIS3_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS3_tlast : in STD_LOGIC;
    S_AXIS3_tready : out STD_LOGIC;
    S_AXIS3_tvalid : in STD_LOGIC;
    S_AXIS4_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS4_tlast : in STD_LOGIC;
    S_AXIS4_tready : out STD_LOGIC;
    S_AXIS4_tvalid : in STD_LOGIC;
    S_AXIS5_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS5_tlast : in STD_LOGIC;
    S_AXIS5_tready : out STD_LOGIC;
    S_AXIS5_tvalid : in STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    S_AXIS_tvalid : in STD_LOGIC;
    adc_clk : in STD_LOGIC;
    adc_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc_clk_soft_aresetn : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_stream_tdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m_axi_stream_tlast : out STD_LOGIC;
    m_axi_stream_tready : in STD_LOGIC;
    m_axi_stream_tvalid : out STD_LOGIC;
    s00_axi1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi1_arready : out STD_LOGIC;
    s00_axi1_arvalid : in STD_LOGIC;
    s00_axi1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi1_awready : out STD_LOGIC;
    s00_axi1_awvalid : in STD_LOGIC;
    s00_axi1_bready : in STD_LOGIC;
    s00_axi1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi1_bvalid : out STD_LOGIC;
    s00_axi1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi1_rready : in STD_LOGIC;
    s00_axi1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi1_rvalid : out STD_LOGIC;
    s00_axi1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi1_wready : out STD_LOGIC;
    s00_axi1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi1_wvalid : in STD_LOGIC;
    s00_axi2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi2_arready : out STD_LOGIC;
    s00_axi2_arvalid : in STD_LOGIC;
    s00_axi2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi2_awready : out STD_LOGIC;
    s00_axi2_awvalid : in STD_LOGIC;
    s00_axi2_bready : in STD_LOGIC;
    s00_axi2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi2_bvalid : out STD_LOGIC;
    s00_axi2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi2_rready : in STD_LOGIC;
    s00_axi2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi2_rvalid : out STD_LOGIC;
    s00_axi2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi2_wready : out STD_LOGIC;
    s00_axi2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi2_wvalid : in STD_LOGIC;
    s00_axi3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi3_arready : out STD_LOGIC;
    s00_axi3_arvalid : in STD_LOGIC;
    s00_axi3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi3_awready : out STD_LOGIC;
    s00_axi3_awvalid : in STD_LOGIC;
    s00_axi3_bready : in STD_LOGIC;
    s00_axi3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi3_bvalid : out STD_LOGIC;
    s00_axi3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi3_rready : in STD_LOGIC;
    s00_axi3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi3_rvalid : out STD_LOGIC;
    s00_axi3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi3_wready : out STD_LOGIC;
    s00_axi3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi3_wvalid : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arready : out STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awready : out STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rready : in STD_LOGIC;
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wready : out STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC
  );
end rx_datapath_imp_1CZ6PC5;

architecture STRUCTURE of rx_datapath_imp_1CZ6PC5 is
  signal Conn2_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal Conn2_TLAST : STD_LOGIC;
  signal Conn2_TREADY : STD_LOGIC;
  signal Conn2_TVALID : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal Net : STD_LOGIC;
  signal RX_channelizer_M_AXIS1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal RX_channelizer_M_AXIS1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal RX_channelizer_M_AXIS1_TLAST : STD_LOGIC;
  signal RX_channelizer_M_AXIS1_TREADY : STD_LOGIC;
  signal RX_channelizer_M_AXIS1_TVALID : STD_LOGIC;
  signal RX_channelizer_M_AXIS2_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal RX_channelizer_M_AXIS2_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal RX_channelizer_M_AXIS2_TLAST : STD_LOGIC;
  signal RX_channelizer_M_AXIS2_TREADY : STD_LOGIC;
  signal RX_channelizer_M_AXIS2_TVALID : STD_LOGIC;
  signal RX_channelizer_M_AXIS4_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal RX_channelizer_M_AXIS4_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal RX_channelizer_M_AXIS4_TLAST : STD_LOGIC;
  signal RX_channelizer_M_AXIS4_TREADY : STD_LOGIC;
  signal RX_channelizer_M_AXIS4_TVALID : STD_LOGIC;
  signal RX_channelizer_M_AXIS_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal RX_channelizer_M_AXIS_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal RX_channelizer_M_AXIS_TLAST : STD_LOGIC;
  signal RX_channelizer_M_AXIS_TREADY : STD_LOGIC;
  signal RX_channelizer_M_AXIS_TVALID : STD_LOGIC;
  signal S_AXIS2_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS2_1_TLAST : STD_LOGIC;
  signal S_AXIS2_1_TREADY : STD_LOGIC;
  signal S_AXIS2_1_TVALID : STD_LOGIC;
  signal S_AXIS2_2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS2_2_TLAST : STD_LOGIC;
  signal S_AXIS2_2_TREADY : STD_LOGIC;
  signal S_AXIS2_2_TVALID : STD_LOGIC;
  signal S_AXIS3_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS3_1_TLAST : STD_LOGIC;
  signal S_AXIS3_1_TREADY : STD_LOGIC;
  signal S_AXIS3_1_TVALID : STD_LOGIC;
  signal S_AXIS3_2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS3_2_TLAST : STD_LOGIC;
  signal S_AXIS3_2_TREADY : STD_LOGIC;
  signal S_AXIS3_2_TVALID : STD_LOGIC;
  signal S_AXIS4_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS4_1_TLAST : STD_LOGIC;
  signal S_AXIS4_1_TREADY : STD_LOGIC;
  signal S_AXIS4_1_TVALID : STD_LOGIC;
  signal S_AXIS5_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS5_1_TLAST : STD_LOGIC;
  signal S_AXIS5_1_TREADY : STD_LOGIC;
  signal S_AXIS5_1_TVALID : STD_LOGIC;
  signal S_AXIS_1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS_1_TLAST : STD_LOGIC;
  signal S_AXIS_1_TREADY : STD_LOGIC;
  signal S_AXIS_1_TVALID : STD_LOGIC;
  signal S_AXIS_2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S_AXIS_2_TLAST : STD_LOGIC;
  signal S_AXIS_2_TREADY : STD_LOGIC;
  signal S_AXIS_2_TVALID : STD_LOGIC;
  signal adc_clk_1 : STD_LOGIC;
  signal adc_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc_tile3_dac_clk_soft_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc_tile3_m_axis_tvalid : STD_LOGIC;
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axis_data_fifo_0_m_axis_tvalid : STD_LOGIC;
  signal axis_data_fifo_1_m_axis_tvalid : STD_LOGIC;
  signal axis_data_fifo_2_m_axis_tvalid : STD_LOGIC;
  signal channel_mux_s1_axis_tready : STD_LOGIC;
  signal channel_mux_s2_axi_stream_tready : STD_LOGIC;
  signal m_axis_tready_4 : STD_LOGIC;
  signal s00_axi1_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi1_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi1_1_ARREADY : STD_LOGIC;
  signal s00_axi1_1_ARVALID : STD_LOGIC;
  signal s00_axi1_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi1_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi1_1_AWREADY : STD_LOGIC;
  signal s00_axi1_1_AWVALID : STD_LOGIC;
  signal s00_axi1_1_BREADY : STD_LOGIC;
  signal s00_axi1_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi1_1_BVALID : STD_LOGIC;
  signal s00_axi1_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi1_1_RREADY : STD_LOGIC;
  signal s00_axi1_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi1_1_RVALID : STD_LOGIC;
  signal s00_axi1_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi1_1_WREADY : STD_LOGIC;
  signal s00_axi1_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_axi1_1_WVALID : STD_LOGIC;
  signal s00_axi2_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi2_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi2_1_ARREADY : STD_LOGIC;
  signal s00_axi2_1_ARVALID : STD_LOGIC;
  signal s00_axi2_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi2_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi2_1_AWREADY : STD_LOGIC;
  signal s00_axi2_1_AWVALID : STD_LOGIC;
  signal s00_axi2_1_BREADY : STD_LOGIC;
  signal s00_axi2_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi2_1_BVALID : STD_LOGIC;
  signal s00_axi2_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi2_1_RREADY : STD_LOGIC;
  signal s00_axi2_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi2_1_RVALID : STD_LOGIC;
  signal s00_axi2_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi2_1_WREADY : STD_LOGIC;
  signal s00_axi2_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_axi2_1_WVALID : STD_LOGIC;
  signal s00_axi3_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi3_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi3_1_ARREADY : STD_LOGIC;
  signal s00_axi3_1_ARVALID : STD_LOGIC;
  signal s00_axi3_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi3_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi3_1_AWREADY : STD_LOGIC;
  signal s00_axi3_1_AWVALID : STD_LOGIC;
  signal s00_axi3_1_BREADY : STD_LOGIC;
  signal s00_axi3_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi3_1_BVALID : STD_LOGIC;
  signal s00_axi3_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi3_1_RREADY : STD_LOGIC;
  signal s00_axi3_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi3_1_RVALID : STD_LOGIC;
  signal s00_axi3_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi3_1_WREADY : STD_LOGIC;
  signal s00_axi3_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_axi3_1_WVALID : STD_LOGIC;
  signal s00_axi_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi_1_ARREADY : STD_LOGIC;
  signal s00_axi_1_ARVALID : STD_LOGIC;
  signal s00_axi_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi_1_AWREADY : STD_LOGIC;
  signal s00_axi_1_AWVALID : STD_LOGIC;
  signal s00_axi_1_BREADY : STD_LOGIC;
  signal s00_axi_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi_1_BVALID : STD_LOGIC;
  signal s00_axi_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi_1_RREADY : STD_LOGIC;
  signal s00_axi_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi_1_RVALID : STD_LOGIC;
  signal s00_axi_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi_1_WREADY : STD_LOGIC;
  signal s00_axi_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_axi_1_WVALID : STD_LOGIC;
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s0_axi_stream_1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s0_axi_stream_1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s0_axis_tlast_1 : STD_LOGIC;
  signal s1_axi_stream_1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s1_axi_stream_1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s1_axi_tlast_1 : STD_LOGIC;
  signal s2_axi_stream_1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s2_axi_stream_1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s2_axi_stream_tlast_1 : STD_LOGIC;
  signal s3_axi_stream_1_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal s3_axi_stream_1_TKEEP : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal s3_axi_stream_tlast_1 : STD_LOGIC;
  signal s_axis_aclk_1 : STD_LOGIC;
  signal soft_reset_axi_soft_resetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_macro_channel_0_M_AXIS_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_macro_channel_1_M_AXIS_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_macro_channel_2_M_AXIS_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_macro_channel_3_M_AXIS_tlast_UNCONNECTED : STD_LOGIC;
begin
  Conn2_TREADY <= m_axi_stream_tready;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  S_AXIS0_tready <= S_AXIS2_1_TREADY;
  S_AXIS1_tready <= S_AXIS3_1_TREADY;
  S_AXIS22_tready <= S_AXIS_1_TREADY;
  S_AXIS2_1_TDATA(127 downto 0) <= S_AXIS0_tdata(127 downto 0);
  S_AXIS2_1_TLAST <= S_AXIS0_tlast;
  S_AXIS2_1_TVALID <= S_AXIS0_tvalid;
  S_AXIS2_2_TDATA(127 downto 0) <= S_AXIS2_tdata(127 downto 0);
  S_AXIS2_2_TLAST <= S_AXIS2_tlast;
  S_AXIS2_2_TVALID <= S_AXIS2_tvalid;
  S_AXIS2_tready <= S_AXIS2_2_TREADY;
  S_AXIS3_1_TDATA(127 downto 0) <= S_AXIS1_tdata(127 downto 0);
  S_AXIS3_1_TLAST <= S_AXIS1_tlast;
  S_AXIS3_1_TVALID <= S_AXIS1_tvalid;
  S_AXIS3_2_TDATA(127 downto 0) <= S_AXIS3_tdata(127 downto 0);
  S_AXIS3_2_TLAST <= S_AXIS3_tlast;
  S_AXIS3_2_TVALID <= S_AXIS3_tvalid;
  S_AXIS3_tready <= S_AXIS3_2_TREADY;
  S_AXIS4_1_TDATA(127 downto 0) <= S_AXIS4_tdata(127 downto 0);
  S_AXIS4_1_TLAST <= S_AXIS4_tlast;
  S_AXIS4_1_TVALID <= S_AXIS4_tvalid;
  S_AXIS4_tready <= S_AXIS4_1_TREADY;
  S_AXIS5_1_TDATA(127 downto 0) <= S_AXIS5_tdata(127 downto 0);
  S_AXIS5_1_TLAST <= S_AXIS5_tlast;
  S_AXIS5_1_TVALID <= S_AXIS5_tvalid;
  S_AXIS5_tready <= S_AXIS5_1_TREADY;
  S_AXIS_1_TDATA(127 downto 0) <= S_AXIS22_tdata(127 downto 0);
  S_AXIS_1_TLAST <= S_AXIS22_tlast;
  S_AXIS_1_TVALID <= S_AXIS22_tvalid;
  S_AXIS_2_TDATA(127 downto 0) <= S_AXIS_tdata(127 downto 0);
  S_AXIS_2_TLAST <= S_AXIS_tlast;
  S_AXIS_2_TVALID <= S_AXIS_tvalid;
  S_AXIS_tready <= S_AXIS_2_TREADY;
  adc_clk_1 <= adc_clk;
  adc_clk_aresetn_1(0) <= adc_clk_aresetn(0);
  adc_clk_soft_aresetn(0) <= adc_tile3_dac_clk_soft_aresetn(0);
  axi_resetn_1(0) <= axi_resetn(0);
  m_axi_stream_tdata(511 downto 0) <= Conn2_TDATA(511 downto 0);
  m_axi_stream_tlast <= Conn2_TLAST;
  m_axi_stream_tvalid <= Conn2_TVALID;
  s00_axi1_1_ARADDR(39 downto 0) <= s00_axi1_araddr(39 downto 0);
  s00_axi1_1_ARPROT(2 downto 0) <= s00_axi1_arprot(2 downto 0);
  s00_axi1_1_ARVALID <= s00_axi1_arvalid;
  s00_axi1_1_AWADDR(39 downto 0) <= s00_axi1_awaddr(39 downto 0);
  s00_axi1_1_AWPROT(2 downto 0) <= s00_axi1_awprot(2 downto 0);
  s00_axi1_1_AWVALID <= s00_axi1_awvalid;
  s00_axi1_1_BREADY <= s00_axi1_bready;
  s00_axi1_1_RREADY <= s00_axi1_rready;
  s00_axi1_1_WDATA(31 downto 0) <= s00_axi1_wdata(31 downto 0);
  s00_axi1_1_WSTRB(3 downto 0) <= s00_axi1_wstrb(3 downto 0);
  s00_axi1_1_WVALID <= s00_axi1_wvalid;
  s00_axi1_arready <= s00_axi1_1_ARREADY;
  s00_axi1_awready <= s00_axi1_1_AWREADY;
  s00_axi1_bresp(1 downto 0) <= s00_axi1_1_BRESP(1 downto 0);
  s00_axi1_bvalid <= s00_axi1_1_BVALID;
  s00_axi1_rdata(31 downto 0) <= s00_axi1_1_RDATA(31 downto 0);
  s00_axi1_rresp(1 downto 0) <= s00_axi1_1_RRESP(1 downto 0);
  s00_axi1_rvalid <= s00_axi1_1_RVALID;
  s00_axi1_wready <= s00_axi1_1_WREADY;
  s00_axi2_1_ARADDR(39 downto 0) <= s00_axi2_araddr(39 downto 0);
  s00_axi2_1_ARPROT(2 downto 0) <= s00_axi2_arprot(2 downto 0);
  s00_axi2_1_ARVALID <= s00_axi2_arvalid;
  s00_axi2_1_AWADDR(39 downto 0) <= s00_axi2_awaddr(39 downto 0);
  s00_axi2_1_AWPROT(2 downto 0) <= s00_axi2_awprot(2 downto 0);
  s00_axi2_1_AWVALID <= s00_axi2_awvalid;
  s00_axi2_1_BREADY <= s00_axi2_bready;
  s00_axi2_1_RREADY <= s00_axi2_rready;
  s00_axi2_1_WDATA(31 downto 0) <= s00_axi2_wdata(31 downto 0);
  s00_axi2_1_WSTRB(3 downto 0) <= s00_axi2_wstrb(3 downto 0);
  s00_axi2_1_WVALID <= s00_axi2_wvalid;
  s00_axi2_arready <= s00_axi2_1_ARREADY;
  s00_axi2_awready <= s00_axi2_1_AWREADY;
  s00_axi2_bresp(1 downto 0) <= s00_axi2_1_BRESP(1 downto 0);
  s00_axi2_bvalid <= s00_axi2_1_BVALID;
  s00_axi2_rdata(31 downto 0) <= s00_axi2_1_RDATA(31 downto 0);
  s00_axi2_rresp(1 downto 0) <= s00_axi2_1_RRESP(1 downto 0);
  s00_axi2_rvalid <= s00_axi2_1_RVALID;
  s00_axi2_wready <= s00_axi2_1_WREADY;
  s00_axi3_1_ARADDR(39 downto 0) <= s00_axi3_araddr(39 downto 0);
  s00_axi3_1_ARPROT(2 downto 0) <= s00_axi3_arprot(2 downto 0);
  s00_axi3_1_ARVALID <= s00_axi3_arvalid;
  s00_axi3_1_AWADDR(39 downto 0) <= s00_axi3_awaddr(39 downto 0);
  s00_axi3_1_AWPROT(2 downto 0) <= s00_axi3_awprot(2 downto 0);
  s00_axi3_1_AWVALID <= s00_axi3_awvalid;
  s00_axi3_1_BREADY <= s00_axi3_bready;
  s00_axi3_1_RREADY <= s00_axi3_rready;
  s00_axi3_1_WDATA(31 downto 0) <= s00_axi3_wdata(31 downto 0);
  s00_axi3_1_WSTRB(3 downto 0) <= s00_axi3_wstrb(3 downto 0);
  s00_axi3_1_WVALID <= s00_axi3_wvalid;
  s00_axi3_arready <= s00_axi3_1_ARREADY;
  s00_axi3_awready <= s00_axi3_1_AWREADY;
  s00_axi3_bresp(1 downto 0) <= s00_axi3_1_BRESP(1 downto 0);
  s00_axi3_bvalid <= s00_axi3_1_BVALID;
  s00_axi3_rdata(31 downto 0) <= s00_axi3_1_RDATA(31 downto 0);
  s00_axi3_rresp(1 downto 0) <= s00_axi3_1_RRESP(1 downto 0);
  s00_axi3_rvalid <= s00_axi3_1_RVALID;
  s00_axi3_wready <= s00_axi3_1_WREADY;
  s00_axi_1_ARADDR(39 downto 0) <= s00_axi_araddr(39 downto 0);
  s00_axi_1_ARPROT(2 downto 0) <= s00_axi_arprot(2 downto 0);
  s00_axi_1_ARVALID <= s00_axi_arvalid;
  s00_axi_1_AWADDR(39 downto 0) <= s00_axi_awaddr(39 downto 0);
  s00_axi_1_AWPROT(2 downto 0) <= s00_axi_awprot(2 downto 0);
  s00_axi_1_AWVALID <= s00_axi_awvalid;
  s00_axi_1_BREADY <= s00_axi_bready;
  s00_axi_1_RREADY <= s00_axi_rready;
  s00_axi_1_WDATA(31 downto 0) <= s00_axi_wdata(31 downto 0);
  s00_axi_1_WSTRB(3 downto 0) <= s00_axi_wstrb(3 downto 0);
  s00_axi_1_WVALID <= s00_axi_wvalid;
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s00_axi_arready <= s00_axi_1_ARREADY;
  s00_axi_awready <= s00_axi_1_AWREADY;
  s00_axi_bresp(1 downto 0) <= s00_axi_1_BRESP(1 downto 0);
  s00_axi_bvalid <= s00_axi_1_BVALID;
  s00_axi_rdata(31 downto 0) <= s00_axi_1_RDATA(31 downto 0);
  s00_axi_rresp(1 downto 0) <= s00_axi_1_RRESP(1 downto 0);
  s00_axi_rvalid <= s00_axi_1_RVALID;
  s00_axi_wready <= s00_axi_1_WREADY;
  s_axis_aclk_1 <= s_axis_aclk;
channel_mux: entity work.channel_mux_imp_3YAFWQ
     port map (
      Din(94 downto 0) => Din_0_1(94 downto 0),
      aresetn => soft_reset_axi_soft_resetn(0),
      m_axi_stream_tdata(511 downto 0) => Conn2_TDATA(511 downto 0),
      m_axi_stream_tlast => Conn2_TLAST,
      m_axi_stream_tready => Conn2_TREADY,
      m_axi_stream_tvalid => Conn2_TVALID,
      resetn => axi_resetn_1(0),
      s0_axi_stream_tdata(511 downto 0) => s0_axi_stream_1_TDATA(511 downto 0),
      s0_axi_stream_tkeep(63 downto 0) => s0_axi_stream_1_TKEEP(63 downto 0),
      s0_axi_stream_tvalid => axis_data_fifo_0_m_axis_tvalid,
      s0_axis_tlast => s0_axis_tlast_1,
      s0_axis_tready => Net,
      s1_axi_stream_tdata(511 downto 0) => s1_axi_stream_1_TDATA(511 downto 0),
      s1_axi_stream_tkeep(63 downto 0) => s1_axi_stream_1_TKEEP(63 downto 0),
      s1_axi_stream_tvalid => axis_data_fifo_1_m_axis_tvalid,
      s1_axi_tlast => s1_axi_tlast_1,
      s1_axis_tready => channel_mux_s1_axis_tready,
      s2_axi_stream_tdata(511 downto 0) => s2_axi_stream_1_TDATA(511 downto 0),
      s2_axi_stream_tkeep(63 downto 0) => s2_axi_stream_1_TKEEP(63 downto 0),
      s2_axi_stream_tlast => s2_axi_stream_tlast_1,
      s2_axi_stream_tready => channel_mux_s2_axi_stream_tready,
      s2_axi_stream_tvalid => axis_data_fifo_2_m_axis_tvalid,
      s3_axi_stream_tdata(511 downto 0) => s3_axi_stream_1_TDATA(511 downto 0),
      s3_axi_stream_tkeep(63 downto 0) => s3_axi_stream_1_TKEEP(63 downto 0),
      s3_axi_stream_tlast => s3_axi_stream_tlast_1,
      s3_axi_stream_tready => m_axis_tready_4,
      s3_axi_stream_tvalid => adc_tile3_m_axis_tvalid,
      s_axis_aclk => s_axis_aclk_1
    );
macro_channel_0: entity work.macro_channel_0_imp_197BGP2
     port map (
      M_AXIS_tdata(511 downto 0) => s0_axi_stream_1_TDATA(511 downto 0),
      M_AXIS_tkeep(63 downto 0) => s0_axi_stream_1_TKEEP(63 downto 0),
      M_AXIS_tlast => NLW_macro_channel_0_M_AXIS_tlast_UNCONNECTED,
      S_AXIS_tdata(511 downto 0) => RX_channelizer_M_AXIS_TDATA(511 downto 0),
      S_AXIS_tkeep(63 downto 0) => RX_channelizer_M_AXIS_TKEEP(63 downto 0),
      S_AXIS_tlast => RX_channelizer_M_AXIS_TLAST,
      S_AXIS_tready => RX_channelizer_M_AXIS_TREADY,
      S_AXIS_tvalid => RX_channelizer_M_AXIS_TVALID,
      adc_clk => adc_clk_1,
      adc_clk_soft_aresetn => adc_tile3_dac_clk_soft_aresetn(0),
      m_axis_tvalid => axis_data_fifo_0_m_axis_tvalid,
      rstn => soft_reset_axi_soft_resetn(0),
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_araddr(39 downto 0) => s00_axi_1_ARADDR(39 downto 0),
      s00_axi_aresetn => s00_axi_aresetn_1,
      s00_axi_arprot(2 downto 0) => s00_axi_1_ARPROT(2 downto 0),
      s00_axi_arready => s00_axi_1_ARREADY,
      s00_axi_arvalid => s00_axi_1_ARVALID,
      s00_axi_awaddr(39 downto 0) => s00_axi_1_AWADDR(39 downto 0),
      s00_axi_awprot(2 downto 0) => s00_axi_1_AWPROT(2 downto 0),
      s00_axi_awready => s00_axi_1_AWREADY,
      s00_axi_awvalid => s00_axi_1_AWVALID,
      s00_axi_bready => s00_axi_1_BREADY,
      s00_axi_bresp(1 downto 0) => s00_axi_1_BRESP(1 downto 0),
      s00_axi_bvalid => s00_axi_1_BVALID,
      s00_axi_rdata(31 downto 0) => s00_axi_1_RDATA(31 downto 0),
      s00_axi_rready => s00_axi_1_RREADY,
      s00_axi_rresp(1 downto 0) => s00_axi_1_RRESP(1 downto 0),
      s00_axi_rvalid => s00_axi_1_RVALID,
      s00_axi_wdata(31 downto 0) => s00_axi_1_WDATA(31 downto 0),
      s00_axi_wready => s00_axi_1_WREADY,
      s00_axi_wstrb(3 downto 0) => s00_axi_1_WSTRB(3 downto 0),
      s00_axi_wvalid => s00_axi_1_WVALID,
      s_axis_aclk => s_axis_aclk_1,
      tlast => s0_axis_tlast_1,
      trdy => Net
    );
macro_channel_1: entity work.macro_channel_1_imp_1EDMSQT
     port map (
      M_AXIS_tdata(511 downto 0) => s1_axi_stream_1_TDATA(511 downto 0),
      M_AXIS_tkeep(63 downto 0) => s1_axi_stream_1_TKEEP(63 downto 0),
      M_AXIS_tlast => NLW_macro_channel_1_M_AXIS_tlast_UNCONNECTED,
      S_AXIS_tdata(511 downto 0) => RX_channelizer_M_AXIS2_TDATA(511 downto 0),
      S_AXIS_tkeep(63 downto 0) => RX_channelizer_M_AXIS2_TKEEP(63 downto 0),
      S_AXIS_tlast => RX_channelizer_M_AXIS2_TLAST,
      S_AXIS_tready => RX_channelizer_M_AXIS2_TREADY,
      S_AXIS_tvalid => RX_channelizer_M_AXIS2_TVALID,
      adc_clk => adc_clk_1,
      adc_clk_soft_aresetn => adc_tile3_dac_clk_soft_aresetn(0),
      m_axis_tready => channel_mux_s1_axis_tready,
      m_axis_tvalid => axis_data_fifo_1_m_axis_tvalid,
      rstn => soft_reset_axi_soft_resetn(0),
      s00_axi1_araddr(39 downto 0) => s00_axi1_1_ARADDR(39 downto 0),
      s00_axi1_arprot(2 downto 0) => s00_axi1_1_ARPROT(2 downto 0),
      s00_axi1_arready => s00_axi1_1_ARREADY,
      s00_axi1_arvalid => s00_axi1_1_ARVALID,
      s00_axi1_awaddr(39 downto 0) => s00_axi1_1_AWADDR(39 downto 0),
      s00_axi1_awprot(2 downto 0) => s00_axi1_1_AWPROT(2 downto 0),
      s00_axi1_awready => s00_axi1_1_AWREADY,
      s00_axi1_awvalid => s00_axi1_1_AWVALID,
      s00_axi1_bready => s00_axi1_1_BREADY,
      s00_axi1_bresp(1 downto 0) => s00_axi1_1_BRESP(1 downto 0),
      s00_axi1_bvalid => s00_axi1_1_BVALID,
      s00_axi1_rdata(31 downto 0) => s00_axi1_1_RDATA(31 downto 0),
      s00_axi1_rready => s00_axi1_1_RREADY,
      s00_axi1_rresp(1 downto 0) => s00_axi1_1_RRESP(1 downto 0),
      s00_axi1_rvalid => s00_axi1_1_RVALID,
      s00_axi1_wdata(31 downto 0) => s00_axi1_1_WDATA(31 downto 0),
      s00_axi1_wready => s00_axi1_1_WREADY,
      s00_axi1_wstrb(3 downto 0) => s00_axi1_1_WSTRB(3 downto 0),
      s00_axi1_wvalid => s00_axi1_1_WVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s_axis_aclk => s_axis_aclk_1,
      tlast => s1_axi_tlast_1
    );
macro_channel_2: entity work.macro_channel_2_imp_12VIWN4
     port map (
      M_AXIS_tdata(511 downto 0) => s2_axi_stream_1_TDATA(511 downto 0),
      M_AXIS_tkeep(63 downto 0) => s2_axi_stream_1_TKEEP(63 downto 0),
      M_AXIS_tlast => NLW_macro_channel_2_M_AXIS_tlast_UNCONNECTED,
      S_AXIS_tdata(511 downto 0) => RX_channelizer_M_AXIS1_TDATA(511 downto 0),
      S_AXIS_tkeep(63 downto 0) => RX_channelizer_M_AXIS1_TKEEP(63 downto 0),
      S_AXIS_tlast => RX_channelizer_M_AXIS1_TLAST,
      S_AXIS_tready => RX_channelizer_M_AXIS1_TREADY,
      S_AXIS_tvalid => RX_channelizer_M_AXIS1_TVALID,
      adc_clk => adc_clk_1,
      adc_clk_soft_aresetn => adc_tile3_dac_clk_soft_aresetn(0),
      m_axis_tvalid => axis_data_fifo_2_m_axis_tvalid,
      rstn => soft_reset_axi_soft_resetn(0),
      s00_axi3_araddr(39 downto 0) => s00_axi3_1_ARADDR(39 downto 0),
      s00_axi3_arprot(2 downto 0) => s00_axi3_1_ARPROT(2 downto 0),
      s00_axi3_arready => s00_axi3_1_ARREADY,
      s00_axi3_arvalid => s00_axi3_1_ARVALID,
      s00_axi3_awaddr(39 downto 0) => s00_axi3_1_AWADDR(39 downto 0),
      s00_axi3_awprot(2 downto 0) => s00_axi3_1_AWPROT(2 downto 0),
      s00_axi3_awready => s00_axi3_1_AWREADY,
      s00_axi3_awvalid => s00_axi3_1_AWVALID,
      s00_axi3_bready => s00_axi3_1_BREADY,
      s00_axi3_bresp(1 downto 0) => s00_axi3_1_BRESP(1 downto 0),
      s00_axi3_bvalid => s00_axi3_1_BVALID,
      s00_axi3_rdata(31 downto 0) => s00_axi3_1_RDATA(31 downto 0),
      s00_axi3_rready => s00_axi3_1_RREADY,
      s00_axi3_rresp(1 downto 0) => s00_axi3_1_RRESP(1 downto 0),
      s00_axi3_rvalid => s00_axi3_1_RVALID,
      s00_axi3_wdata(31 downto 0) => s00_axi3_1_WDATA(31 downto 0),
      s00_axi3_wready => s00_axi3_1_WREADY,
      s00_axi3_wstrb(3 downto 0) => s00_axi3_1_WSTRB(3 downto 0),
      s00_axi3_wvalid => s00_axi3_1_WVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s_axis_aclk => s_axis_aclk_1,
      tlast => s2_axi_stream_tlast_1,
      trdy => channel_mux_s2_axi_stream_tready
    );
macro_channel_3: entity work.macro_channel_3_imp_174A8AR
     port map (
      M_AXIS_tdata(511 downto 0) => s3_axi_stream_1_TDATA(511 downto 0),
      M_AXIS_tkeep(63 downto 0) => s3_axi_stream_1_TKEEP(63 downto 0),
      M_AXIS_tlast => NLW_macro_channel_3_M_AXIS_tlast_UNCONNECTED,
      S_AXIS_tdata(511 downto 0) => RX_channelizer_M_AXIS4_TDATA(511 downto 0),
      S_AXIS_tkeep(63 downto 0) => RX_channelizer_M_AXIS4_TKEEP(63 downto 0),
      S_AXIS_tlast => RX_channelizer_M_AXIS4_TLAST,
      S_AXIS_tready => RX_channelizer_M_AXIS4_TREADY,
      S_AXIS_tvalid => RX_channelizer_M_AXIS4_TVALID,
      adc_clk => adc_clk_1,
      adc_clk_soft_aresetn => adc_tile3_dac_clk_soft_aresetn(0),
      m_axis_tvalid => adc_tile3_m_axis_tvalid,
      rstn => soft_reset_axi_soft_resetn(0),
      s00_axi2_araddr(39 downto 0) => s00_axi2_1_ARADDR(39 downto 0),
      s00_axi2_arprot(2 downto 0) => s00_axi2_1_ARPROT(2 downto 0),
      s00_axi2_arready => s00_axi2_1_ARREADY,
      s00_axi2_arvalid => s00_axi2_1_ARVALID,
      s00_axi2_awaddr(39 downto 0) => s00_axi2_1_AWADDR(39 downto 0),
      s00_axi2_awprot(2 downto 0) => s00_axi2_1_AWPROT(2 downto 0),
      s00_axi2_awready => s00_axi2_1_AWREADY,
      s00_axi2_awvalid => s00_axi2_1_AWVALID,
      s00_axi2_bready => s00_axi2_1_BREADY,
      s00_axi2_bresp(1 downto 0) => s00_axi2_1_BRESP(1 downto 0),
      s00_axi2_bvalid => s00_axi2_1_BVALID,
      s00_axi2_rdata(31 downto 0) => s00_axi2_1_RDATA(31 downto 0),
      s00_axi2_rready => s00_axi2_1_RREADY,
      s00_axi2_rresp(1 downto 0) => s00_axi2_1_RRESP(1 downto 0),
      s00_axi2_rvalid => s00_axi2_1_RVALID,
      s00_axi2_wdata(31 downto 0) => s00_axi2_1_WDATA(31 downto 0),
      s00_axi2_wready => s00_axi2_1_WREADY,
      s00_axi2_wstrb(3 downto 0) => s00_axi2_1_WSTRB(3 downto 0),
      s00_axi2_wvalid => s00_axi2_1_WVALID,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s_axis_aclk => s_axis_aclk_1,
      tlast => s3_axi_stream_tlast_1,
      trdy => m_axis_tready_4
    );
rx_channelizer: entity work.rx_channelizer_imp_1TVGQUG
     port map (
      M_AXIS1_tdata(511 downto 0) => RX_channelizer_M_AXIS1_TDATA(511 downto 0),
      M_AXIS1_tkeep(63 downto 0) => RX_channelizer_M_AXIS1_TKEEP(63 downto 0),
      M_AXIS1_tlast => RX_channelizer_M_AXIS1_TLAST,
      M_AXIS1_tready => RX_channelizer_M_AXIS1_TREADY,
      M_AXIS1_tvalid => RX_channelizer_M_AXIS1_TVALID,
      M_AXIS2_tdata(511 downto 0) => RX_channelizer_M_AXIS2_TDATA(511 downto 0),
      M_AXIS2_tkeep(63 downto 0) => RX_channelizer_M_AXIS2_TKEEP(63 downto 0),
      M_AXIS2_tlast => RX_channelizer_M_AXIS2_TLAST,
      M_AXIS2_tready => RX_channelizer_M_AXIS2_TREADY,
      M_AXIS2_tvalid => RX_channelizer_M_AXIS2_TVALID,
      M_AXIS4_tdata(511 downto 0) => RX_channelizer_M_AXIS4_TDATA(511 downto 0),
      M_AXIS4_tkeep(63 downto 0) => RX_channelizer_M_AXIS4_TKEEP(63 downto 0),
      M_AXIS4_tlast => RX_channelizer_M_AXIS4_TLAST,
      M_AXIS4_tready => RX_channelizer_M_AXIS4_TREADY,
      M_AXIS4_tvalid => RX_channelizer_M_AXIS4_TVALID,
      M_AXIS_tdata(511 downto 0) => RX_channelizer_M_AXIS_TDATA(511 downto 0),
      M_AXIS_tkeep(63 downto 0) => RX_channelizer_M_AXIS_TKEEP(63 downto 0),
      M_AXIS_tlast => RX_channelizer_M_AXIS_TLAST,
      M_AXIS_tready => RX_channelizer_M_AXIS_TREADY,
      M_AXIS_tvalid => RX_channelizer_M_AXIS_TVALID,
      S_AXIS0_tdata(127 downto 0) => S_AXIS2_1_TDATA(127 downto 0),
      S_AXIS0_tlast => S_AXIS2_1_TLAST,
      S_AXIS0_tready => S_AXIS2_1_TREADY,
      S_AXIS0_tvalid => S_AXIS2_1_TVALID,
      S_AXIS1_tdata(127 downto 0) => S_AXIS3_1_TDATA(127 downto 0),
      S_AXIS1_tlast => S_AXIS3_1_TLAST,
      S_AXIS1_tready => S_AXIS3_1_TREADY,
      S_AXIS1_tvalid => S_AXIS3_1_TVALID,
      S_AXIS2_tdata(127 downto 0) => S_AXIS2_2_TDATA(127 downto 0),
      S_AXIS2_tlast => S_AXIS2_2_TLAST,
      S_AXIS2_tready => S_AXIS2_2_TREADY,
      S_AXIS2_tvalid => S_AXIS2_2_TVALID,
      S_AXIS3_tdata(127 downto 0) => S_AXIS_2_TDATA(127 downto 0),
      S_AXIS3_tlast => S_AXIS_2_TLAST,
      S_AXIS3_tready => S_AXIS_2_TREADY,
      S_AXIS3_tvalid => S_AXIS_2_TVALID,
      S_AXIS4_tdata(127 downto 0) => S_AXIS3_2_TDATA(127 downto 0),
      S_AXIS4_tlast => S_AXIS3_2_TLAST,
      S_AXIS4_tready => S_AXIS3_2_TREADY,
      S_AXIS4_tvalid => S_AXIS3_2_TVALID,
      S_AXIS5_tdata(127 downto 0) => S_AXIS4_1_TDATA(127 downto 0),
      S_AXIS5_tlast => S_AXIS4_1_TLAST,
      S_AXIS5_tready => S_AXIS4_1_TREADY,
      S_AXIS5_tvalid => S_AXIS4_1_TVALID,
      S_AXIS6_tdata(127 downto 0) => S_AXIS5_1_TDATA(127 downto 0),
      S_AXIS6_tlast => S_AXIS5_1_TLAST,
      S_AXIS6_tready => S_AXIS5_1_TREADY,
      S_AXIS6_tvalid => S_AXIS5_1_TVALID,
      S_AXIS_tdata(127 downto 0) => S_AXIS_1_TDATA(127 downto 0),
      S_AXIS_tlast => S_AXIS_1_TLAST,
      S_AXIS_tready => S_AXIS_1_TREADY,
      S_AXIS_tvalid => S_AXIS_1_TVALID,
      adc_clk => adc_clk_1,
      adc_clk_soft_aresetn => adc_tile3_dac_clk_soft_aresetn(0)
    );
soft_reset: entity work.soft_reset_imp_97JSJ6
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      adc_clk => adc_clk_1,
      adc_clk_aresetn(0) => adc_clk_aresetn_1(0),
      adc_clk_soft_aresetn(0) => adc_tile3_dac_clk_soft_aresetn(0),
      axi_resetn(0) => axi_resetn_1(0),
      axi_soft_resetn(0) => soft_reset_axi_soft_resetn(0),
      s_axis_aclk_300 => s_axis_aclk_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity tx_datapath_imp_CKY28M is
  port (
    Din_0 : in STD_LOGIC_VECTOR ( 94 downto 0 );
    S00_AXI1_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_arready : out STD_LOGIC;
    S00_AXI1_arvalid : in STD_LOGIC;
    S00_AXI1_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI1_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI1_awready : out STD_LOGIC;
    S00_AXI1_awvalid : in STD_LOGIC;
    S00_AXI1_bready : in STD_LOGIC;
    S00_AXI1_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_bvalid : out STD_LOGIC;
    S00_AXI1_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_rready : in STD_LOGIC;
    S00_AXI1_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI1_rvalid : out STD_LOGIC;
    S00_AXI1_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI1_wready : out STD_LOGIC;
    S00_AXI1_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI1_wvalid : in STD_LOGIC;
    S00_AXI2_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_arready : out STD_LOGIC;
    S00_AXI2_arvalid : in STD_LOGIC;
    S00_AXI2_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI2_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI2_awready : out STD_LOGIC;
    S00_AXI2_awvalid : in STD_LOGIC;
    S00_AXI2_bready : in STD_LOGIC;
    S00_AXI2_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_bvalid : out STD_LOGIC;
    S00_AXI2_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_rready : in STD_LOGIC;
    S00_AXI2_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI2_rvalid : out STD_LOGIC;
    S00_AXI2_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI2_wready : out STD_LOGIC;
    S00_AXI2_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI2_wvalid : in STD_LOGIC;
    S00_AXI3_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_arready : out STD_LOGIC;
    S00_AXI3_arvalid : in STD_LOGIC;
    S00_AXI3_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI3_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI3_awready : out STD_LOGIC;
    S00_AXI3_awvalid : in STD_LOGIC;
    S00_AXI3_bready : in STD_LOGIC;
    S00_AXI3_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_bvalid : out STD_LOGIC;
    S00_AXI3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_rready : in STD_LOGIC;
    S00_AXI3_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI3_rvalid : out STD_LOGIC;
    S00_AXI3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI3_wready : out STD_LOGIC;
    S00_AXI3_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI3_wvalid : in STD_LOGIC;
    S00_AXI4_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_arready : out STD_LOGIC;
    S00_AXI4_arvalid : in STD_LOGIC;
    S00_AXI4_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI4_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI4_awready : out STD_LOGIC;
    S00_AXI4_awvalid : in STD_LOGIC;
    S00_AXI4_bready : in STD_LOGIC;
    S00_AXI4_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_bvalid : out STD_LOGIC;
    S00_AXI4_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_rready : in STD_LOGIC;
    S00_AXI4_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI4_rvalid : out STD_LOGIC;
    S00_AXI4_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI4_wready : out STD_LOGIC;
    S00_AXI4_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI4_wvalid : in STD_LOGIC;
    S00_AXI5_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_arready : out STD_LOGIC;
    S00_AXI5_arvalid : in STD_LOGIC;
    S00_AXI5_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI5_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI5_awready : out STD_LOGIC;
    S00_AXI5_awvalid : in STD_LOGIC;
    S00_AXI5_bready : in STD_LOGIC;
    S00_AXI5_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_bvalid : out STD_LOGIC;
    S00_AXI5_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_rready : in STD_LOGIC;
    S00_AXI5_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI5_rvalid : out STD_LOGIC;
    S00_AXI5_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI5_wready : out STD_LOGIC;
    S00_AXI5_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI5_wvalid : in STD_LOGIC;
    S00_AXI6_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_arready : out STD_LOGIC;
    S00_AXI6_arvalid : in STD_LOGIC;
    S00_AXI6_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI6_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI6_awready : out STD_LOGIC;
    S00_AXI6_awvalid : in STD_LOGIC;
    S00_AXI6_bready : in STD_LOGIC;
    S00_AXI6_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_bvalid : out STD_LOGIC;
    S00_AXI6_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_rready : in STD_LOGIC;
    S00_AXI6_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI6_rvalid : out STD_LOGIC;
    S00_AXI6_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI6_wready : out STD_LOGIC;
    S00_AXI6_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI6_wvalid : in STD_LOGIC;
    S00_AXI7_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_arready : out STD_LOGIC;
    S00_AXI7_arvalid : in STD_LOGIC;
    S00_AXI7_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI7_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI7_awready : out STD_LOGIC;
    S00_AXI7_awvalid : in STD_LOGIC;
    S00_AXI7_bready : in STD_LOGIC;
    S00_AXI7_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_bvalid : out STD_LOGIC;
    S00_AXI7_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_rready : in STD_LOGIC;
    S00_AXI7_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI7_rvalid : out STD_LOGIC;
    S00_AXI7_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI7_wready : out STD_LOGIC;
    S00_AXI7_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI7_wvalid : in STD_LOGIC;
    S00_AXI8_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_arready : out STD_LOGIC;
    S00_AXI8_arvalid : in STD_LOGIC;
    S00_AXI8_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI8_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI8_awready : out STD_LOGIC;
    S00_AXI8_awvalid : in STD_LOGIC;
    S00_AXI8_bready : in STD_LOGIC;
    S00_AXI8_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_bvalid : out STD_LOGIC;
    S00_AXI8_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_rready : in STD_LOGIC;
    S00_AXI8_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI8_rvalid : out STD_LOGIC;
    S00_AXI8_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI8_wready : out STD_LOGIC;
    S00_AXI8_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI8_wvalid : in STD_LOGIC;
    S00_AXI_araddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_arready : out STD_LOGIC;
    S00_AXI_arvalid : in STD_LOGIC;
    S00_AXI_awaddr : in STD_LOGIC_VECTOR ( 39 downto 0 );
    S00_AXI_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S00_AXI_awready : out STD_LOGIC;
    S00_AXI_awvalid : in STD_LOGIC;
    S00_AXI_bready : in STD_LOGIC;
    S00_AXI_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_bvalid : out STD_LOGIC;
    S00_AXI_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_rready : in STD_LOGIC;
    S00_AXI_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S00_AXI_rvalid : out STD_LOGIC;
    S00_AXI_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S00_AXI_wready : out STD_LOGIC;
    S00_AXI_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S00_AXI_wvalid : in STD_LOGIC;
    SLOT_0_AXIS1_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS1_tready : in STD_LOGIC;
    SLOT_0_AXIS1_tvalid : out STD_LOGIC;
    SLOT_0_AXIS2_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS2_tready : in STD_LOGIC;
    SLOT_0_AXIS2_tvalid : out STD_LOGIC;
    SLOT_0_AXIS3_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS3_tready : in STD_LOGIC;
    SLOT_0_AXIS3_tvalid : out STD_LOGIC;
    SLOT_0_AXIS4_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS4_tready : in STD_LOGIC;
    SLOT_0_AXIS4_tvalid : out STD_LOGIC;
    SLOT_0_AXIS5_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS5_tready : in STD_LOGIC;
    SLOT_0_AXIS5_tvalid : out STD_LOGIC;
    SLOT_0_AXIS6_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS6_tready : in STD_LOGIC;
    SLOT_0_AXIS6_tvalid : out STD_LOGIC;
    SLOT_0_AXIS7_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS7_tready : in STD_LOGIC;
    SLOT_0_AXIS7_tvalid : out STD_LOGIC;
    SLOT_0_AXIS_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    SLOT_0_AXIS_tready : in STD_LOGIC;
    SLOT_0_AXIS_tvalid : out STD_LOGIC;
    S_AXIS1_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS1_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS1_tlast : in STD_LOGIC;
    S_AXIS1_tready : out STD_LOGIC;
    S_AXIS2_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS2_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS2_tlast : in STD_LOGIC;
    S_AXIS2_tready : out STD_LOGIC;
    S_AXIS3_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS3_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS3_tlast : in STD_LOGIC;
    S_AXIS3_tready : out STD_LOGIC;
    S_AXIS4_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS4_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS4_tlast : in STD_LOGIC;
    S_AXIS4_tready : out STD_LOGIC;
    S_AXIS5_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS5_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS5_tlast : in STD_LOGIC;
    S_AXIS5_tready : out STD_LOGIC;
    S_AXIS6_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS6_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS6_tlast : in STD_LOGIC;
    S_AXIS6_tready : out STD_LOGIC;
    S_AXIS7_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS7_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS7_tlast : in STD_LOGIC;
    S_AXIS7_tready : out STD_LOGIC;
    S_AXIS_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    S_AXIS_tkeep : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_tlast : in STD_LOGIC;
    S_AXIS_tready : out STD_LOGIC;
    axi_resetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_clk_aresetn : in STD_LOGIC_VECTOR ( 0 to 0 );
    dac_control : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s_axis_aclk : in STD_LOGIC;
    s_axis_aclk1 : in STD_LOGIC;
    s_axis_tvalid_i : in STD_LOGIC;
    s_axis_tvalid_i1 : in STD_LOGIC;
    s_axis_tvalid_i2 : in STD_LOGIC;
    s_axis_tvalid_i3 : in STD_LOGIC;
    s_axis_tvalid_i4 : in STD_LOGIC;
    s_axis_tvalid_i5 : in STD_LOGIC;
    s_axis_tvalid_i6 : in STD_LOGIC;
    s_axis_tvalid_i7 : in STD_LOGIC
  );
end tx_datapath_imp_CKY28M;

architecture STRUCTURE of tx_datapath_imp_CKY28M is
  signal Conn10_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn10_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn10_ARREADY : STD_LOGIC;
  signal Conn10_ARVALID : STD_LOGIC;
  signal Conn10_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn10_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn10_AWREADY : STD_LOGIC;
  signal Conn10_AWVALID : STD_LOGIC;
  signal Conn10_BREADY : STD_LOGIC;
  signal Conn10_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn10_BVALID : STD_LOGIC;
  signal Conn10_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn10_RREADY : STD_LOGIC;
  signal Conn10_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn10_RVALID : STD_LOGIC;
  signal Conn10_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn10_WREADY : STD_LOGIC;
  signal Conn10_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn10_WVALID : STD_LOGIC;
  signal Conn11_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn11_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn11_ARREADY : STD_LOGIC;
  signal Conn11_ARVALID : STD_LOGIC;
  signal Conn11_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn11_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn11_AWREADY : STD_LOGIC;
  signal Conn11_AWVALID : STD_LOGIC;
  signal Conn11_BREADY : STD_LOGIC;
  signal Conn11_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn11_BVALID : STD_LOGIC;
  signal Conn11_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn11_RREADY : STD_LOGIC;
  signal Conn11_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn11_RVALID : STD_LOGIC;
  signal Conn11_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn11_WREADY : STD_LOGIC;
  signal Conn11_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn11_WVALID : STD_LOGIC;
  signal Conn13_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn13_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn13_TLAST : STD_LOGIC;
  signal Conn13_TREADY : STD_LOGIC;
  signal Conn14_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn14_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn14_TLAST : STD_LOGIC;
  signal Conn14_TREADY : STD_LOGIC;
  signal Conn16_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn16_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn16_ARREADY : STD_LOGIC;
  signal Conn16_ARVALID : STD_LOGIC;
  signal Conn16_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn16_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn16_AWREADY : STD_LOGIC;
  signal Conn16_AWVALID : STD_LOGIC;
  signal Conn16_BREADY : STD_LOGIC;
  signal Conn16_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn16_BVALID : STD_LOGIC;
  signal Conn16_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn16_RREADY : STD_LOGIC;
  signal Conn16_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn16_RVALID : STD_LOGIC;
  signal Conn16_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn16_WREADY : STD_LOGIC;
  signal Conn16_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn16_WVALID : STD_LOGIC;
  signal Conn18_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn18_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn18_TLAST : STD_LOGIC;
  signal Conn18_TREADY : STD_LOGIC;
  signal Conn19_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn19_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn19_ARREADY : STD_LOGIC;
  signal Conn19_ARVALID : STD_LOGIC;
  signal Conn19_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn19_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn19_AWREADY : STD_LOGIC;
  signal Conn19_AWVALID : STD_LOGIC;
  signal Conn19_BREADY : STD_LOGIC;
  signal Conn19_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn19_BVALID : STD_LOGIC;
  signal Conn19_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn19_RREADY : STD_LOGIC;
  signal Conn19_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn19_RVALID : STD_LOGIC;
  signal Conn19_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn19_WREADY : STD_LOGIC;
  signal Conn19_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn19_WVALID : STD_LOGIC;
  signal Conn20_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn20_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn20_TLAST : STD_LOGIC;
  signal Conn20_TREADY : STD_LOGIC;
  signal Conn22_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn22_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn22_ARREADY : STD_LOGIC;
  signal Conn22_ARVALID : STD_LOGIC;
  signal Conn22_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn22_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn22_AWREADY : STD_LOGIC;
  signal Conn22_AWVALID : STD_LOGIC;
  signal Conn22_BREADY : STD_LOGIC;
  signal Conn22_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn22_BVALID : STD_LOGIC;
  signal Conn22_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn22_RREADY : STD_LOGIC;
  signal Conn22_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn22_RVALID : STD_LOGIC;
  signal Conn22_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn22_WREADY : STD_LOGIC;
  signal Conn22_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn22_WVALID : STD_LOGIC;
  signal Conn23_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn23_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn23_ARREADY : STD_LOGIC;
  signal Conn23_ARVALID : STD_LOGIC;
  signal Conn23_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn23_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn23_AWREADY : STD_LOGIC;
  signal Conn23_AWVALID : STD_LOGIC;
  signal Conn23_BREADY : STD_LOGIC;
  signal Conn23_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn23_BVALID : STD_LOGIC;
  signal Conn23_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn23_RREADY : STD_LOGIC;
  signal Conn23_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn23_RVALID : STD_LOGIC;
  signal Conn23_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn23_WREADY : STD_LOGIC;
  signal Conn23_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn23_WVALID : STD_LOGIC;
  signal Conn25_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn25_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn25_TLAST : STD_LOGIC;
  signal Conn25_TREADY : STD_LOGIC;
  signal Conn2_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_ARREADY : STD_LOGIC;
  signal Conn2_ARVALID : STD_LOGIC;
  signal Conn2_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn2_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn2_AWREADY : STD_LOGIC;
  signal Conn2_AWVALID : STD_LOGIC;
  signal Conn2_BREADY : STD_LOGIC;
  signal Conn2_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_BVALID : STD_LOGIC;
  signal Conn2_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_RREADY : STD_LOGIC;
  signal Conn2_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn2_RVALID : STD_LOGIC;
  signal Conn2_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn2_WREADY : STD_LOGIC;
  signal Conn2_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn2_WVALID : STD_LOGIC;
  signal Conn3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn3_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn3_TLAST : STD_LOGIC;
  signal Conn3_TREADY : STD_LOGIC;
  signal Conn4_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_ARREADY : STD_LOGIC;
  signal Conn4_ARVALID : STD_LOGIC;
  signal Conn4_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn4_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn4_AWREADY : STD_LOGIC;
  signal Conn4_AWVALID : STD_LOGIC;
  signal Conn4_BREADY : STD_LOGIC;
  signal Conn4_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_BVALID : STD_LOGIC;
  signal Conn4_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_RREADY : STD_LOGIC;
  signal Conn4_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn4_RVALID : STD_LOGIC;
  signal Conn4_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn4_WREADY : STD_LOGIC;
  signal Conn4_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn4_WVALID : STD_LOGIC;
  signal Conn5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn5_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn5_TLAST : STD_LOGIC;
  signal Conn5_TREADY : STD_LOGIC;
  signal Conn7_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn7_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn7_ARREADY : STD_LOGIC;
  signal Conn7_ARVALID : STD_LOGIC;
  signal Conn7_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal Conn7_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Conn7_AWREADY : STD_LOGIC;
  signal Conn7_AWVALID : STD_LOGIC;
  signal Conn7_BREADY : STD_LOGIC;
  signal Conn7_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn7_BVALID : STD_LOGIC;
  signal Conn7_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn7_RREADY : STD_LOGIC;
  signal Conn7_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Conn7_RVALID : STD_LOGIC;
  signal Conn7_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn7_WREADY : STD_LOGIC;
  signal Conn7_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Conn7_WVALID : STD_LOGIC;
  signal Conn8_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal Conn8_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Conn8_TLAST : STD_LOGIC;
  signal Conn8_TREADY : STD_LOGIC;
  signal Din_0_1 : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_resetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_block0_tile0_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block0_tile0_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block0_tile0_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block0_tile0_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_block0_tile1_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block0_tile1_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block0_tile1_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block0_tile1_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_block1_tile0_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block1_tile0_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block1_tile0_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block1_tile0_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_block1_tile1_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block1_tile1_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block1_tile1_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block1_tile1_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_block2_tile0_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block2_tile0_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block2_tile0_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block2_tile0_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_block2_tile1_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block2_tile1_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block2_tile1_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block2_tile1_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_block3_tile0_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block3_tile0_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block3_tile0_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block3_tile0_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_block3_tile1_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_block3_tile1_SLOT_0_AXIS_TLAST : STD_LOGIC;
  signal dac_block3_tile1_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal dac_block3_tile1_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal dac_clk_aresetn_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_control_1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_axi_aclk_1 : STD_LOGIC;
  signal s00_axi_aresetn_1 : STD_LOGIC;
  signal s_axis_aclk1_1 : STD_LOGIC;
  signal s_axis_aclk_1 : STD_LOGIC;
  signal s_axis_tvalid_i_1 : STD_LOGIC;
  signal s_axis_tvalid_i_2 : STD_LOGIC;
  signal s_axis_tvalid_i_3 : STD_LOGIC;
  signal s_axis_tvalid_i_4 : STD_LOGIC;
  signal s_axis_tvalid_i_5 : STD_LOGIC;
  signal s_axis_tvalid_i_6 : STD_LOGIC;
  signal s_axis_tvalid_i_7 : STD_LOGIC;
  signal s_axis_tvalid_i_8 : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS1_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS1_TVALID : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS2_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS2_TVALID : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS3_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS3_TVALID : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS4_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS4_TVALID : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS5_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS5_TVALID : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS6_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS6_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS6_TVALID : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS7_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS7_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS7_TVALID : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_channelizer_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal tx_channelizer_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal NLW_dac_block0_tile0_o_INC_BP_0_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_block0_tile0_o_RST_BP_0_UNCONNECTED : STD_LOGIC;
  signal NLW_dac_block0_tile0_o_RTN_BP_0_UNCONNECTED : STD_LOGIC;
begin
  Conn10_ARADDR(39 downto 0) <= S00_AXI3_araddr(39 downto 0);
  Conn10_ARPROT(2 downto 0) <= S00_AXI3_arprot(2 downto 0);
  Conn10_ARVALID <= S00_AXI3_arvalid;
  Conn10_AWADDR(39 downto 0) <= S00_AXI3_awaddr(39 downto 0);
  Conn10_AWPROT(2 downto 0) <= S00_AXI3_awprot(2 downto 0);
  Conn10_AWVALID <= S00_AXI3_awvalid;
  Conn10_BREADY <= S00_AXI3_bready;
  Conn10_RREADY <= S00_AXI3_rready;
  Conn10_WDATA(31 downto 0) <= S00_AXI3_wdata(31 downto 0);
  Conn10_WSTRB(3 downto 0) <= S00_AXI3_wstrb(3 downto 0);
  Conn10_WVALID <= S00_AXI3_wvalid;
  Conn11_ARADDR(39 downto 0) <= S00_AXI4_araddr(39 downto 0);
  Conn11_ARPROT(2 downto 0) <= S00_AXI4_arprot(2 downto 0);
  Conn11_ARVALID <= S00_AXI4_arvalid;
  Conn11_AWADDR(39 downto 0) <= S00_AXI4_awaddr(39 downto 0);
  Conn11_AWPROT(2 downto 0) <= S00_AXI4_awprot(2 downto 0);
  Conn11_AWVALID <= S00_AXI4_awvalid;
  Conn11_BREADY <= S00_AXI4_bready;
  Conn11_RREADY <= S00_AXI4_rready;
  Conn11_WDATA(31 downto 0) <= S00_AXI4_wdata(31 downto 0);
  Conn11_WSTRB(3 downto 0) <= S00_AXI4_wstrb(3 downto 0);
  Conn11_WVALID <= S00_AXI4_wvalid;
  Conn13_TDATA(255 downto 0) <= S_AXIS3_tdata(255 downto 0);
  Conn13_TKEEP(31 downto 0) <= S_AXIS3_tkeep(31 downto 0);
  Conn13_TLAST <= S_AXIS3_tlast;
  Conn14_TDATA(255 downto 0) <= S_AXIS4_tdata(255 downto 0);
  Conn14_TKEEP(31 downto 0) <= S_AXIS4_tkeep(31 downto 0);
  Conn14_TLAST <= S_AXIS4_tlast;
  Conn16_ARADDR(39 downto 0) <= S00_AXI5_araddr(39 downto 0);
  Conn16_ARPROT(2 downto 0) <= S00_AXI5_arprot(2 downto 0);
  Conn16_ARVALID <= S00_AXI5_arvalid;
  Conn16_AWADDR(39 downto 0) <= S00_AXI5_awaddr(39 downto 0);
  Conn16_AWPROT(2 downto 0) <= S00_AXI5_awprot(2 downto 0);
  Conn16_AWVALID <= S00_AXI5_awvalid;
  Conn16_BREADY <= S00_AXI5_bready;
  Conn16_RREADY <= S00_AXI5_rready;
  Conn16_WDATA(31 downto 0) <= S00_AXI5_wdata(31 downto 0);
  Conn16_WSTRB(3 downto 0) <= S00_AXI5_wstrb(3 downto 0);
  Conn16_WVALID <= S00_AXI5_wvalid;
  Conn18_TDATA(255 downto 0) <= S_AXIS5_tdata(255 downto 0);
  Conn18_TKEEP(31 downto 0) <= S_AXIS5_tkeep(31 downto 0);
  Conn18_TLAST <= S_AXIS5_tlast;
  Conn19_ARADDR(39 downto 0) <= S00_AXI6_araddr(39 downto 0);
  Conn19_ARPROT(2 downto 0) <= S00_AXI6_arprot(2 downto 0);
  Conn19_ARVALID <= S00_AXI6_arvalid;
  Conn19_AWADDR(39 downto 0) <= S00_AXI6_awaddr(39 downto 0);
  Conn19_AWPROT(2 downto 0) <= S00_AXI6_awprot(2 downto 0);
  Conn19_AWVALID <= S00_AXI6_awvalid;
  Conn19_BREADY <= S00_AXI6_bready;
  Conn19_RREADY <= S00_AXI6_rready;
  Conn19_WDATA(31 downto 0) <= S00_AXI6_wdata(31 downto 0);
  Conn19_WSTRB(3 downto 0) <= S00_AXI6_wstrb(3 downto 0);
  Conn19_WVALID <= S00_AXI6_wvalid;
  Conn20_TDATA(255 downto 0) <= S_AXIS6_tdata(255 downto 0);
  Conn20_TKEEP(31 downto 0) <= S_AXIS6_tkeep(31 downto 0);
  Conn20_TLAST <= S_AXIS6_tlast;
  Conn22_ARADDR(39 downto 0) <= S00_AXI7_araddr(39 downto 0);
  Conn22_ARPROT(2 downto 0) <= S00_AXI7_arprot(2 downto 0);
  Conn22_ARVALID <= S00_AXI7_arvalid;
  Conn22_AWADDR(39 downto 0) <= S00_AXI7_awaddr(39 downto 0);
  Conn22_AWPROT(2 downto 0) <= S00_AXI7_awprot(2 downto 0);
  Conn22_AWVALID <= S00_AXI7_awvalid;
  Conn22_BREADY <= S00_AXI7_bready;
  Conn22_RREADY <= S00_AXI7_rready;
  Conn22_WDATA(31 downto 0) <= S00_AXI7_wdata(31 downto 0);
  Conn22_WSTRB(3 downto 0) <= S00_AXI7_wstrb(3 downto 0);
  Conn22_WVALID <= S00_AXI7_wvalid;
  Conn23_ARADDR(39 downto 0) <= S00_AXI8_araddr(39 downto 0);
  Conn23_ARPROT(2 downto 0) <= S00_AXI8_arprot(2 downto 0);
  Conn23_ARVALID <= S00_AXI8_arvalid;
  Conn23_AWADDR(39 downto 0) <= S00_AXI8_awaddr(39 downto 0);
  Conn23_AWPROT(2 downto 0) <= S00_AXI8_awprot(2 downto 0);
  Conn23_AWVALID <= S00_AXI8_awvalid;
  Conn23_BREADY <= S00_AXI8_bready;
  Conn23_RREADY <= S00_AXI8_rready;
  Conn23_WDATA(31 downto 0) <= S00_AXI8_wdata(31 downto 0);
  Conn23_WSTRB(3 downto 0) <= S00_AXI8_wstrb(3 downto 0);
  Conn23_WVALID <= S00_AXI8_wvalid;
  Conn25_TDATA(255 downto 0) <= S_AXIS7_tdata(255 downto 0);
  Conn25_TKEEP(31 downto 0) <= S_AXIS7_tkeep(31 downto 0);
  Conn25_TLAST <= S_AXIS7_tlast;
  Conn2_ARADDR(39 downto 0) <= S00_AXI1_araddr(39 downto 0);
  Conn2_ARPROT(2 downto 0) <= S00_AXI1_arprot(2 downto 0);
  Conn2_ARVALID <= S00_AXI1_arvalid;
  Conn2_AWADDR(39 downto 0) <= S00_AXI1_awaddr(39 downto 0);
  Conn2_AWPROT(2 downto 0) <= S00_AXI1_awprot(2 downto 0);
  Conn2_AWVALID <= S00_AXI1_awvalid;
  Conn2_BREADY <= S00_AXI1_bready;
  Conn2_RREADY <= S00_AXI1_rready;
  Conn2_WDATA(31 downto 0) <= S00_AXI1_wdata(31 downto 0);
  Conn2_WSTRB(3 downto 0) <= S00_AXI1_wstrb(3 downto 0);
  Conn2_WVALID <= S00_AXI1_wvalid;
  Conn3_TDATA(255 downto 0) <= S_AXIS_tdata(255 downto 0);
  Conn3_TKEEP(31 downto 0) <= S_AXIS_tkeep(31 downto 0);
  Conn3_TLAST <= S_AXIS_tlast;
  Conn4_ARADDR(39 downto 0) <= S00_AXI_araddr(39 downto 0);
  Conn4_ARPROT(2 downto 0) <= S00_AXI_arprot(2 downto 0);
  Conn4_ARVALID <= S00_AXI_arvalid;
  Conn4_AWADDR(39 downto 0) <= S00_AXI_awaddr(39 downto 0);
  Conn4_AWPROT(2 downto 0) <= S00_AXI_awprot(2 downto 0);
  Conn4_AWVALID <= S00_AXI_awvalid;
  Conn4_BREADY <= S00_AXI_bready;
  Conn4_RREADY <= S00_AXI_rready;
  Conn4_WDATA(31 downto 0) <= S00_AXI_wdata(31 downto 0);
  Conn4_WSTRB(3 downto 0) <= S00_AXI_wstrb(3 downto 0);
  Conn4_WVALID <= S00_AXI_wvalid;
  Conn5_TDATA(255 downto 0) <= S_AXIS1_tdata(255 downto 0);
  Conn5_TKEEP(31 downto 0) <= S_AXIS1_tkeep(31 downto 0);
  Conn5_TLAST <= S_AXIS1_tlast;
  Conn7_ARADDR(39 downto 0) <= S00_AXI2_araddr(39 downto 0);
  Conn7_ARPROT(2 downto 0) <= S00_AXI2_arprot(2 downto 0);
  Conn7_ARVALID <= S00_AXI2_arvalid;
  Conn7_AWADDR(39 downto 0) <= S00_AXI2_awaddr(39 downto 0);
  Conn7_AWPROT(2 downto 0) <= S00_AXI2_awprot(2 downto 0);
  Conn7_AWVALID <= S00_AXI2_awvalid;
  Conn7_BREADY <= S00_AXI2_bready;
  Conn7_RREADY <= S00_AXI2_rready;
  Conn7_WDATA(31 downto 0) <= S00_AXI2_wdata(31 downto 0);
  Conn7_WSTRB(3 downto 0) <= S00_AXI2_wstrb(3 downto 0);
  Conn7_WVALID <= S00_AXI2_wvalid;
  Conn8_TDATA(255 downto 0) <= S_AXIS2_tdata(255 downto 0);
  Conn8_TKEEP(31 downto 0) <= S_AXIS2_tkeep(31 downto 0);
  Conn8_TLAST <= S_AXIS2_tlast;
  Din_0_1(94 downto 0) <= Din_0(94 downto 0);
  S00_AXI1_arready <= Conn2_ARREADY;
  S00_AXI1_awready <= Conn2_AWREADY;
  S00_AXI1_bresp(1 downto 0) <= Conn2_BRESP(1 downto 0);
  S00_AXI1_bvalid <= Conn2_BVALID;
  S00_AXI1_rdata(31 downto 0) <= Conn2_RDATA(31 downto 0);
  S00_AXI1_rresp(1 downto 0) <= Conn2_RRESP(1 downto 0);
  S00_AXI1_rvalid <= Conn2_RVALID;
  S00_AXI1_wready <= Conn2_WREADY;
  S00_AXI2_arready <= Conn7_ARREADY;
  S00_AXI2_awready <= Conn7_AWREADY;
  S00_AXI2_bresp(1 downto 0) <= Conn7_BRESP(1 downto 0);
  S00_AXI2_bvalid <= Conn7_BVALID;
  S00_AXI2_rdata(31 downto 0) <= Conn7_RDATA(31 downto 0);
  S00_AXI2_rresp(1 downto 0) <= Conn7_RRESP(1 downto 0);
  S00_AXI2_rvalid <= Conn7_RVALID;
  S00_AXI2_wready <= Conn7_WREADY;
  S00_AXI3_arready <= Conn10_ARREADY;
  S00_AXI3_awready <= Conn10_AWREADY;
  S00_AXI3_bresp(1 downto 0) <= Conn10_BRESP(1 downto 0);
  S00_AXI3_bvalid <= Conn10_BVALID;
  S00_AXI3_rdata(31 downto 0) <= Conn10_RDATA(31 downto 0);
  S00_AXI3_rresp(1 downto 0) <= Conn10_RRESP(1 downto 0);
  S00_AXI3_rvalid <= Conn10_RVALID;
  S00_AXI3_wready <= Conn10_WREADY;
  S00_AXI4_arready <= Conn11_ARREADY;
  S00_AXI4_awready <= Conn11_AWREADY;
  S00_AXI4_bresp(1 downto 0) <= Conn11_BRESP(1 downto 0);
  S00_AXI4_bvalid <= Conn11_BVALID;
  S00_AXI4_rdata(31 downto 0) <= Conn11_RDATA(31 downto 0);
  S00_AXI4_rresp(1 downto 0) <= Conn11_RRESP(1 downto 0);
  S00_AXI4_rvalid <= Conn11_RVALID;
  S00_AXI4_wready <= Conn11_WREADY;
  S00_AXI5_arready <= Conn16_ARREADY;
  S00_AXI5_awready <= Conn16_AWREADY;
  S00_AXI5_bresp(1 downto 0) <= Conn16_BRESP(1 downto 0);
  S00_AXI5_bvalid <= Conn16_BVALID;
  S00_AXI5_rdata(31 downto 0) <= Conn16_RDATA(31 downto 0);
  S00_AXI5_rresp(1 downto 0) <= Conn16_RRESP(1 downto 0);
  S00_AXI5_rvalid <= Conn16_RVALID;
  S00_AXI5_wready <= Conn16_WREADY;
  S00_AXI6_arready <= Conn19_ARREADY;
  S00_AXI6_awready <= Conn19_AWREADY;
  S00_AXI6_bresp(1 downto 0) <= Conn19_BRESP(1 downto 0);
  S00_AXI6_bvalid <= Conn19_BVALID;
  S00_AXI6_rdata(31 downto 0) <= Conn19_RDATA(31 downto 0);
  S00_AXI6_rresp(1 downto 0) <= Conn19_RRESP(1 downto 0);
  S00_AXI6_rvalid <= Conn19_RVALID;
  S00_AXI6_wready <= Conn19_WREADY;
  S00_AXI7_arready <= Conn22_ARREADY;
  S00_AXI7_awready <= Conn22_AWREADY;
  S00_AXI7_bresp(1 downto 0) <= Conn22_BRESP(1 downto 0);
  S00_AXI7_bvalid <= Conn22_BVALID;
  S00_AXI7_rdata(31 downto 0) <= Conn22_RDATA(31 downto 0);
  S00_AXI7_rresp(1 downto 0) <= Conn22_RRESP(1 downto 0);
  S00_AXI7_rvalid <= Conn22_RVALID;
  S00_AXI7_wready <= Conn22_WREADY;
  S00_AXI8_arready <= Conn23_ARREADY;
  S00_AXI8_awready <= Conn23_AWREADY;
  S00_AXI8_bresp(1 downto 0) <= Conn23_BRESP(1 downto 0);
  S00_AXI8_bvalid <= Conn23_BVALID;
  S00_AXI8_rdata(31 downto 0) <= Conn23_RDATA(31 downto 0);
  S00_AXI8_rresp(1 downto 0) <= Conn23_RRESP(1 downto 0);
  S00_AXI8_rvalid <= Conn23_RVALID;
  S00_AXI8_wready <= Conn23_WREADY;
  S00_AXI_arready <= Conn4_ARREADY;
  S00_AXI_awready <= Conn4_AWREADY;
  S00_AXI_bresp(1 downto 0) <= Conn4_BRESP(1 downto 0);
  S00_AXI_bvalid <= Conn4_BVALID;
  S00_AXI_rdata(31 downto 0) <= Conn4_RDATA(31 downto 0);
  S00_AXI_rresp(1 downto 0) <= Conn4_RRESP(1 downto 0);
  S00_AXI_rvalid <= Conn4_RVALID;
  S00_AXI_wready <= Conn4_WREADY;
  SLOT_0_AXIS1_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS1_TDATA(255 downto 0);
  SLOT_0_AXIS1_tvalid <= tx_channelizer_SLOT_0_AXIS1_TVALID;
  SLOT_0_AXIS2_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS2_TDATA(255 downto 0);
  SLOT_0_AXIS2_tvalid <= tx_channelizer_SLOT_0_AXIS2_TVALID;
  SLOT_0_AXIS3_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS3_TDATA(255 downto 0);
  SLOT_0_AXIS3_tvalid <= tx_channelizer_SLOT_0_AXIS3_TVALID;
  SLOT_0_AXIS4_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS4_TDATA(255 downto 0);
  SLOT_0_AXIS4_tvalid <= tx_channelizer_SLOT_0_AXIS4_TVALID;
  SLOT_0_AXIS5_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS5_TDATA(255 downto 0);
  SLOT_0_AXIS5_tvalid <= tx_channelizer_SLOT_0_AXIS5_TVALID;
  SLOT_0_AXIS6_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS6_TDATA(255 downto 0);
  SLOT_0_AXIS6_tvalid <= tx_channelizer_SLOT_0_AXIS6_TVALID;
  SLOT_0_AXIS7_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS7_TDATA(255 downto 0);
  SLOT_0_AXIS7_tvalid <= tx_channelizer_SLOT_0_AXIS7_TVALID;
  SLOT_0_AXIS_tdata(255 downto 0) <= tx_channelizer_SLOT_0_AXIS_TDATA(255 downto 0);
  SLOT_0_AXIS_tvalid <= tx_channelizer_SLOT_0_AXIS_TVALID;
  S_AXIS1_tready <= Conn5_TREADY;
  S_AXIS2_tready <= Conn8_TREADY;
  S_AXIS3_tready <= Conn13_TREADY;
  S_AXIS4_tready <= Conn14_TREADY;
  S_AXIS5_tready <= Conn18_TREADY;
  S_AXIS6_tready <= Conn20_TREADY;
  S_AXIS7_tready <= Conn25_TREADY;
  S_AXIS_tready <= Conn3_TREADY;
  axi_resetn_1(0) <= axi_resetn(0);
  dac_clk_aresetn_1(0) <= dac_clk_aresetn(0);
  dac_control_1(0) <= dac_control(0);
  s00_axi_aclk_1 <= s00_axi_aclk;
  s00_axi_aresetn_1 <= s00_axi_aresetn;
  s_axis_aclk1_1 <= s_axis_aclk1;
  s_axis_aclk_1 <= s_axis_aclk;
  s_axis_tvalid_i_1 <= s_axis_tvalid_i;
  s_axis_tvalid_i_2 <= s_axis_tvalid_i1;
  s_axis_tvalid_i_3 <= s_axis_tvalid_i2;
  s_axis_tvalid_i_4 <= s_axis_tvalid_i3;
  s_axis_tvalid_i_5 <= s_axis_tvalid_i4;
  s_axis_tvalid_i_6 <= s_axis_tvalid_i5;
  s_axis_tvalid_i_7 <= s_axis_tvalid_i6;
  s_axis_tvalid_i_8 <= s_axis_tvalid_i7;
  tx_channelizer_SLOT_0_AXIS1_TREADY <= SLOT_0_AXIS1_tready;
  tx_channelizer_SLOT_0_AXIS2_TREADY <= SLOT_0_AXIS2_tready;
  tx_channelizer_SLOT_0_AXIS3_TREADY <= SLOT_0_AXIS3_tready;
  tx_channelizer_SLOT_0_AXIS4_TREADY <= SLOT_0_AXIS4_tready;
  tx_channelizer_SLOT_0_AXIS5_TREADY <= SLOT_0_AXIS5_tready;
  tx_channelizer_SLOT_0_AXIS6_TREADY <= SLOT_0_AXIS6_tready;
  tx_channelizer_SLOT_0_AXIS7_TREADY <= SLOT_0_AXIS7_tready;
  tx_channelizer_SLOT_0_AXIS_TREADY <= SLOT_0_AXIS_tready;
dac_block0_tile0: entity work.dac_block0_tile0_imp_1NPZ019
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI1_araddr(39 downto 0) => Conn2_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => Conn2_ARPROT(2 downto 0),
      S00_AXI1_arready => Conn2_ARREADY,
      S00_AXI1_arvalid => Conn2_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => Conn2_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => Conn2_AWPROT(2 downto 0),
      S00_AXI1_awready => Conn2_AWREADY,
      S00_AXI1_awvalid => Conn2_AWVALID,
      S00_AXI1_bready => Conn2_BREADY,
      S00_AXI1_bresp(1 downto 0) => Conn2_BRESP(1 downto 0),
      S00_AXI1_bvalid => Conn2_BVALID,
      S00_AXI1_rdata(31 downto 0) => Conn2_RDATA(31 downto 0),
      S00_AXI1_rready => Conn2_RREADY,
      S00_AXI1_rresp(1 downto 0) => Conn2_RRESP(1 downto 0),
      S00_AXI1_rvalid => Conn2_RVALID,
      S00_AXI1_wdata(31 downto 0) => Conn2_WDATA(31 downto 0),
      S00_AXI1_wready => Conn2_WREADY,
      S00_AXI1_wstrb(3 downto 0) => Conn2_WSTRB(3 downto 0),
      S00_AXI1_wvalid => Conn2_WVALID,
      S00_AXI_araddr(39 downto 0) => Conn4_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn4_ARPROT(2 downto 0),
      S00_AXI_arready => Conn4_ARREADY,
      S00_AXI_arvalid => Conn4_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn4_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn4_AWPROT(2 downto 0),
      S00_AXI_awready => Conn4_AWREADY,
      S00_AXI_awvalid => Conn4_AWVALID,
      S00_AXI_bready => Conn4_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn4_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn4_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn4_RDATA(31 downto 0),
      S00_AXI_rready => Conn4_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn4_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn4_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn4_WDATA(31 downto 0),
      S00_AXI_wready => Conn4_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn4_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn4_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block0_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block0_tile0_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block0_tile0_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block0_tile0_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn3_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn3_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn3_TLAST,
      S_AXIS_tready => Conn3_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_clk_soft_aresetn(0) => aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      o_INC_BP_0 => NLW_dac_block0_tile0_o_INC_BP_0_UNCONNECTED,
      o_RST_BP_0 => NLW_dac_block0_tile0_o_RST_BP_0_UNCONNECTED,
      o_RTN_BP_0 => NLW_dac_block0_tile0_o_RTN_BP_0_UNCONNECTED,
      s00_axi_aclk => s00_axi_aclk_1,
      s00_axi_aresetn => s00_axi_aresetn_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_1
    );
dac_block0_tile1: entity work.dac_block0_tile1_imp_1HCL1NY
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn19_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn19_ARPROT(2 downto 0),
      S00_AXI_arready => Conn19_ARREADY,
      S00_AXI_arvalid => Conn19_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn19_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn19_AWPROT(2 downto 0),
      S00_AXI_awready => Conn19_AWREADY,
      S00_AXI_awvalid => Conn19_AWVALID,
      S00_AXI_bready => Conn19_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn19_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn19_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn19_RDATA(31 downto 0),
      S00_AXI_rready => Conn19_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn19_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn19_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn19_WDATA(31 downto 0),
      S00_AXI_wready => Conn19_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn19_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn19_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block0_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block0_tile1_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block0_tile1_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block0_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn18_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn18_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn18_TLAST,
      S_AXIS_tready => Conn18_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_6
    );
dac_block1_tile0: entity work.dac_block1_tile0_imp_UQIG3P
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn7_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn7_ARPROT(2 downto 0),
      S00_AXI_arready => Conn7_ARREADY,
      S00_AXI_arvalid => Conn7_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn7_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn7_AWPROT(2 downto 0),
      S00_AXI_awready => Conn7_AWREADY,
      S00_AXI_awvalid => Conn7_AWVALID,
      S00_AXI_bready => Conn7_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn7_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn7_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn7_RDATA(31 downto 0),
      S00_AXI_rready => Conn7_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn7_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn7_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn7_WDATA(31 downto 0),
      S00_AXI_wready => Conn7_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn7_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn7_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block1_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block1_tile0_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block1_tile0_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block1_tile0_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn5_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn5_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn5_TLAST,
      S_AXIS_tready => Conn5_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_2
    );
dac_block1_tile1: entity work.dac_block1_tile1_imp_XS18AU
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn22_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn22_ARPROT(2 downto 0),
      S00_AXI_arready => Conn22_ARREADY,
      S00_AXI_arvalid => Conn22_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn22_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn22_AWPROT(2 downto 0),
      S00_AXI_awready => Conn22_AWREADY,
      S00_AXI_awvalid => Conn22_AWVALID,
      S00_AXI_bready => Conn22_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn22_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn22_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn22_RDATA(31 downto 0),
      S00_AXI_rready => Conn22_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn22_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn22_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn22_WDATA(31 downto 0),
      S00_AXI_wready => Conn22_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn22_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn22_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block1_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block1_tile1_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block1_tile1_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block1_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn20_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn20_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn20_TLAST,
      S_AXIS_tready => Conn20_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_7
    );
dac_block2_tile0: entity work.dac_block2_tile0_imp_ZFWBR0
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn10_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn10_ARPROT(2 downto 0),
      S00_AXI_arready => Conn10_ARREADY,
      S00_AXI_arvalid => Conn10_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn10_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn10_AWPROT(2 downto 0),
      S00_AXI_awready => Conn10_AWREADY,
      S00_AXI_awvalid => Conn10_AWVALID,
      S00_AXI_bready => Conn10_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn10_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn10_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn10_RDATA(31 downto 0),
      S00_AXI_rready => Conn10_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn10_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn10_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn10_WDATA(31 downto 0),
      S00_AXI_wready => Conn10_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn10_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn10_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block2_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block2_tile0_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block2_tile0_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block2_tile0_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn8_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn8_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn8_TLAST,
      S_AXIS_tready => Conn8_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_3
    );
dac_block2_tile1: entity work.dac_block2_tile1_imp_T2CKSF
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn16_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn16_ARPROT(2 downto 0),
      S00_AXI_arready => Conn16_ARREADY,
      S00_AXI_arvalid => Conn16_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn16_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn16_AWPROT(2 downto 0),
      S00_AXI_awready => Conn16_AWREADY,
      S00_AXI_awvalid => Conn16_AWVALID,
      S00_AXI_bready => Conn16_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn16_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn16_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn16_RDATA(31 downto 0),
      S00_AXI_rready => Conn16_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn16_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn16_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn16_WDATA(31 downto 0),
      S00_AXI_wready => Conn16_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn16_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn16_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block2_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block2_tile1_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block2_tile1_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block2_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn14_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn14_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn14_TLAST,
      S_AXIS_tready => Conn14_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_5
    );
dac_block3_tile0: entity work.dac_block3_tile0_imp_1J09J84
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn11_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn11_ARPROT(2 downto 0),
      S00_AXI_arready => Conn11_ARREADY,
      S00_AXI_arvalid => Conn11_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn11_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn11_AWPROT(2 downto 0),
      S00_AXI_awready => Conn11_AWREADY,
      S00_AXI_awvalid => Conn11_AWVALID,
      S00_AXI_bready => Conn11_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn11_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn11_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn11_RDATA(31 downto 0),
      S00_AXI_rready => Conn11_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn11_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn11_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn11_WDATA(31 downto 0),
      S00_AXI_wready => Conn11_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn11_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn11_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block3_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block3_tile0_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block3_tile0_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block3_tile0_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn13_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn13_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn13_TLAST,
      S_AXIS_tready => Conn13_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_4
    );
dac_block3_tile1: entity work.dac_block3_tile1_imp_1M1Y40N
     port map (
      Din_0(94 downto 0) => Din_0_1(94 downto 0),
      S00_AXI_araddr(39 downto 0) => Conn23_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => Conn23_ARPROT(2 downto 0),
      S00_AXI_arready => Conn23_ARREADY,
      S00_AXI_arvalid => Conn23_ARVALID,
      S00_AXI_awaddr(39 downto 0) => Conn23_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => Conn23_AWPROT(2 downto 0),
      S00_AXI_awready => Conn23_AWREADY,
      S00_AXI_awvalid => Conn23_AWVALID,
      S00_AXI_bready => Conn23_BREADY,
      S00_AXI_bresp(1 downto 0) => Conn23_BRESP(1 downto 0),
      S00_AXI_bvalid => Conn23_BVALID,
      S00_AXI_rdata(31 downto 0) => Conn23_RDATA(31 downto 0),
      S00_AXI_rready => Conn23_RREADY,
      S00_AXI_rresp(1 downto 0) => Conn23_RRESP(1 downto 0),
      S00_AXI_rvalid => Conn23_RVALID,
      S00_AXI_wdata(31 downto 0) => Conn23_WDATA(31 downto 0),
      S00_AXI_wready => Conn23_WREADY,
      S00_AXI_wstrb(3 downto 0) => Conn23_WSTRB(3 downto 0),
      S00_AXI_wvalid => Conn23_WVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => dac_block3_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tlast => dac_block3_tile1_SLOT_0_AXIS_TLAST,
      SLOT_0_AXIS_tready => dac_block3_tile1_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => dac_block3_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => Conn25_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => Conn25_TKEEP(31 downto 0),
      S_AXIS_tlast => Conn25_TLAST,
      S_AXIS_tready => Conn25_TREADY,
      axi_resetn(0) => axi_resetn_1(0),
      dac_clk_aresetn(0) => dac_clk_aresetn_1(0),
      dac_control(0) => dac_control_1(0),
      peripheral_aresetn => s00_axi_aresetn_1,
      pl_clk0 => s00_axi_aclk_1,
      s_axis_aclk => s_axis_aclk_1,
      s_axis_aclk1 => s_axis_aclk1_1,
      s_axis_tvalid_i => s_axis_tvalid_i_8
    );
tx_channelizer: entity work.tx_channelizer_imp_J142JG
     port map (
      SLOT_0_AXIS1_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS1_TDATA(255 downto 0),
      SLOT_0_AXIS1_tready => tx_channelizer_SLOT_0_AXIS1_TREADY,
      SLOT_0_AXIS1_tvalid => tx_channelizer_SLOT_0_AXIS1_TVALID,
      SLOT_0_AXIS2_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS2_TDATA(255 downto 0),
      SLOT_0_AXIS2_tready => tx_channelizer_SLOT_0_AXIS2_TREADY,
      SLOT_0_AXIS2_tvalid => tx_channelizer_SLOT_0_AXIS2_TVALID,
      SLOT_0_AXIS3_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS3_TDATA(255 downto 0),
      SLOT_0_AXIS3_tready => tx_channelizer_SLOT_0_AXIS3_TREADY,
      SLOT_0_AXIS3_tvalid => tx_channelizer_SLOT_0_AXIS3_TVALID,
      SLOT_0_AXIS4_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS4_TDATA(255 downto 0),
      SLOT_0_AXIS4_tready => tx_channelizer_SLOT_0_AXIS4_TREADY,
      SLOT_0_AXIS4_tvalid => tx_channelizer_SLOT_0_AXIS4_TVALID,
      SLOT_0_AXIS5_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS5_TDATA(255 downto 0),
      SLOT_0_AXIS5_tready => tx_channelizer_SLOT_0_AXIS5_TREADY,
      SLOT_0_AXIS5_tvalid => tx_channelizer_SLOT_0_AXIS5_TVALID,
      SLOT_0_AXIS6_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS6_TDATA(255 downto 0),
      SLOT_0_AXIS6_tready => tx_channelizer_SLOT_0_AXIS6_TREADY,
      SLOT_0_AXIS6_tvalid => tx_channelizer_SLOT_0_AXIS6_TVALID,
      SLOT_0_AXIS7_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS7_TDATA(255 downto 0),
      SLOT_0_AXIS7_tready => tx_channelizer_SLOT_0_AXIS7_TREADY,
      SLOT_0_AXIS7_tvalid => tx_channelizer_SLOT_0_AXIS7_TVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => tx_channelizer_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tready => tx_channelizer_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => tx_channelizer_SLOT_0_AXIS_TVALID,
      S_AXIS1_tdata(255 downto 0) => dac_block1_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS1_tlast => dac_block1_tile0_SLOT_0_AXIS_TLAST,
      S_AXIS1_tready => dac_block1_tile0_SLOT_0_AXIS_TREADY,
      S_AXIS1_tvalid => dac_block1_tile0_SLOT_0_AXIS_TVALID,
      S_AXIS2_tdata(255 downto 0) => dac_block2_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS2_tlast => dac_block2_tile0_SLOT_0_AXIS_TLAST,
      S_AXIS2_tready => dac_block2_tile0_SLOT_0_AXIS_TREADY,
      S_AXIS2_tvalid => dac_block2_tile0_SLOT_0_AXIS_TVALID,
      S_AXIS3_tdata(255 downto 0) => dac_block0_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS3_tlast => dac_block0_tile1_SLOT_0_AXIS_TLAST,
      S_AXIS3_tready => dac_block0_tile1_SLOT_0_AXIS_TREADY,
      S_AXIS3_tvalid => dac_block0_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS4_tdata(255 downto 0) => dac_block1_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS4_tlast => dac_block1_tile1_SLOT_0_AXIS_TLAST,
      S_AXIS4_tready => dac_block1_tile1_SLOT_0_AXIS_TREADY,
      S_AXIS4_tvalid => dac_block1_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS5_tdata(255 downto 0) => dac_block3_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS5_tlast => dac_block3_tile0_SLOT_0_AXIS_TLAST,
      S_AXIS5_tready => dac_block3_tile0_SLOT_0_AXIS_TREADY,
      S_AXIS5_tvalid => dac_block3_tile0_SLOT_0_AXIS_TVALID,
      S_AXIS6_tdata(255 downto 0) => dac_block2_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS6_tlast => dac_block2_tile1_SLOT_0_AXIS_TLAST,
      S_AXIS6_tready => dac_block2_tile1_SLOT_0_AXIS_TREADY,
      S_AXIS6_tvalid => dac_block2_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS7_tdata(255 downto 0) => dac_block3_tile1_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS7_tlast => dac_block3_tile1_SLOT_0_AXIS_TLAST,
      S_AXIS7_tready => dac_block3_tile1_SLOT_0_AXIS_TREADY,
      S_AXIS7_tvalid => dac_block3_tile1_SLOT_0_AXIS_TVALID,
      S_AXIS_tdata(255 downto 0) => dac_block0_tile0_SLOT_0_AXIS_TDATA(255 downto 0),
      S_AXIS_tlast => dac_block0_tile0_SLOT_0_AXIS_TLAST,
      S_AXIS_tready => dac_block0_tile0_SLOT_0_AXIS_TREADY,
      S_AXIS_tvalid => dac_block0_tile0_SLOT_0_AXIS_TVALID,
      aresetn => aresetn_1(0),
      s_axis_aclk1 => s_axis_aclk1_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1 is
  port (
    CLK_DIFF_PL_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_PL_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_n : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK_DIFF_SYSREF_CLK_clk_p : in STD_LOGIC_VECTOR ( 0 to 0 );
    adc0_clk_0_clk_n : in STD_LOGIC;
    adc0_clk_0_clk_p : in STD_LOGIC;
    adc1_clk_0_clk_n : in STD_LOGIC;
    adc1_clk_0_clk_p : in STD_LOGIC;
    adc2_clk_0_clk_n : in STD_LOGIC;
    adc2_clk_0_clk_p : in STD_LOGIC;
    adc3_clk_0_clk_n : in STD_LOGIC;
    adc3_clk_0_clk_p : in STD_LOGIC;
    dac0_clk_clk_n : in STD_LOGIC;
    dac0_clk_clk_p : in STD_LOGIC;
    dac1_clk_0_clk_n : in STD_LOGIC;
    dac1_clk_0_clk_p : in STD_LOGIC;
    ddr4_sdram_act_n : out STD_LOGIC;
    ddr4_sdram_adr : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ddr4_sdram_ba : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr4_sdram_bg : out STD_LOGIC;
    ddr4_sdram_ck_c : out STD_LOGIC;
    ddr4_sdram_ck_t : out STD_LOGIC;
    ddr4_sdram_cke : out STD_LOGIC;
    ddr4_sdram_cs_n : out STD_LOGIC;
    ddr4_sdram_dm_n : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dq : inout STD_LOGIC_VECTOR ( 63 downto 0 );
    ddr4_sdram_dqs_c : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_dqs_t : inout STD_LOGIC_VECTOR ( 7 downto 0 );
    ddr4_sdram_odt : out STD_LOGIC;
    ddr4_sdram_reset_n : out STD_LOGIC;
    o_INC_BP_0 : out STD_LOGIC;
    o_INC_BP_1 : out STD_LOGIC;
    o_INC_BP_2 : out STD_LOGIC;
    o_INC_BP_3 : out STD_LOGIC;
    o_RST_BP_0 : out STD_LOGIC;
    o_RST_BP_1 : out STD_LOGIC;
    o_RST_BP_2 : out STD_LOGIC;
    o_RST_BP_3 : out STD_LOGIC;
    o_RTN_BP_0 : out STD_LOGIC;
    o_RTN_BP_1 : out STD_LOGIC;
    o_RTN_BP_2 : out STD_LOGIC;
    o_RTN_BP_3 : out STD_LOGIC;
    reset : in STD_LOGIC;
    sysref_in_diff_n : in STD_LOGIC;
    sysref_in_diff_p : in STD_LOGIC;
    user_si570_sysclk_clk_n : in STD_LOGIC;
    user_si570_sysclk_clk_p : in STD_LOGIC;
    vin0_01_0_v_n : in STD_LOGIC;
    vin0_01_0_v_p : in STD_LOGIC;
    vin0_23_0_v_n : in STD_LOGIC;
    vin0_23_0_v_p : in STD_LOGIC;
    vin1_01_0_v_n : in STD_LOGIC;
    vin1_01_0_v_p : in STD_LOGIC;
    vin1_23_0_v_n : in STD_LOGIC;
    vin1_23_0_v_p : in STD_LOGIC;
    vin2_01_0_v_n : in STD_LOGIC;
    vin2_01_0_v_p : in STD_LOGIC;
    vin2_23_0_v_n : in STD_LOGIC;
    vin2_23_0_v_p : in STD_LOGIC;
    vin3_01_0_v_n : in STD_LOGIC;
    vin3_01_0_v_p : in STD_LOGIC;
    vin3_23_0_v_n : in STD_LOGIC;
    vin3_23_0_v_p : in STD_LOGIC;
    vout00_0_v_n : out STD_LOGIC;
    vout00_0_v_p : out STD_LOGIC;
    vout01_0_v_n : out STD_LOGIC;
    vout01_0_v_p : out STD_LOGIC;
    vout02_0_v_n : out STD_LOGIC;
    vout02_0_v_p : out STD_LOGIC;
    vout03_0_v_n : out STD_LOGIC;
    vout03_0_v_p : out STD_LOGIC;
    vout10_0_v_n : out STD_LOGIC;
    vout10_0_v_p : out STD_LOGIC;
    vout11_0_v_n : out STD_LOGIC;
    vout11_0_v_p : out STD_LOGIC;
    vout12_0_v_n : out STD_LOGIC;
    vout12_0_v_p : out STD_LOGIC;
    vout13_0_v_n : out STD_LOGIC;
    vout13_0_v_p : out STD_LOGIC
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of design_1 : entity is "design_1,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=design_1,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=355,numReposBlks=272,numNonXlnxBlks=33,numHierBlks=83,maxHierDepth=2,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=0,numPkgbdBlks=0,bdsource=USER,da_axi4_cnt=55,da_board_cnt=3,da_clkrst_cnt=23,da_zynq_ultra_ps_e_cnt=1,synth_mode=OOC_per_IP}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of design_1 : entity is "design_1.hwdef";
end design_1;

architecture STRUCTURE of design_1 is
  component design_1_zynq_ultra_ps_e_0_0 is
  port (
    maxihpm0_fpd_aclk : in STD_LOGIC;
    maxigp0_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_awlock : out STD_LOGIC;
    maxigp0_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_awvalid : out STD_LOGIC;
    maxigp0_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_awready : in STD_LOGIC;
    maxigp0_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp0_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_wlast : out STD_LOGIC;
    maxigp0_wvalid : out STD_LOGIC;
    maxigp0_wready : in STD_LOGIC;
    maxigp0_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_bvalid : in STD_LOGIC;
    maxigp0_bready : out STD_LOGIC;
    maxigp0_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp0_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp0_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_arlock : out STD_LOGIC;
    maxigp0_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp0_arvalid : out STD_LOGIC;
    maxigp0_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_arready : in STD_LOGIC;
    maxigp0_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp0_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp0_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp0_rlast : in STD_LOGIC;
    maxigp0_rvalid : in STD_LOGIC;
    maxigp0_rready : out STD_LOGIC;
    maxigp0_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp0_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxihpm1_fpd_aclk : in STD_LOGIC;
    maxigp1_awid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awaddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_awlock : out STD_LOGIC;
    maxigp1_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_awvalid : out STD_LOGIC;
    maxigp1_awuser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_awready : in STD_LOGIC;
    maxigp1_wdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_wstrb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_wlast : out STD_LOGIC;
    maxigp1_wvalid : out STD_LOGIC;
    maxigp1_wready : in STD_LOGIC;
    maxigp1_bid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_bvalid : in STD_LOGIC;
    maxigp1_bready : out STD_LOGIC;
    maxigp1_arid : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_araddr : out STD_LOGIC_VECTOR ( 39 downto 0 );
    maxigp1_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxigp1_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_arlock : out STD_LOGIC;
    maxigp1_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    maxigp1_arvalid : out STD_LOGIC;
    maxigp1_aruser : out STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_arready : in STD_LOGIC;
    maxigp1_rid : in STD_LOGIC_VECTOR ( 15 downto 0 );
    maxigp1_rdata : in STD_LOGIC_VECTOR ( 127 downto 0 );
    maxigp1_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    maxigp1_rlast : in STD_LOGIC;
    maxigp1_rvalid : in STD_LOGIC;
    maxigp1_rready : out STD_LOGIC;
    maxigp1_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    maxigp1_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    emio_gpio_i : in STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_gpio_o : out STD_LOGIC_VECTOR ( 94 downto 0 );
    emio_gpio_t : out STD_LOGIC_VECTOR ( 94 downto 0 );
    pl_ps_irq0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pl_resetn0 : out STD_LOGIC;
    pl_clk0 : out STD_LOGIC
  );
  end component design_1_zynq_ultra_ps_e_0_0;
  component design_1_usp_rf_data_converter_0_0 is
  port (
    adc0_clk_p : in STD_LOGIC;
    adc0_clk_n : in STD_LOGIC;
    clk_adc0 : out STD_LOGIC;
    adc1_clk_p : in STD_LOGIC;
    adc1_clk_n : in STD_LOGIC;
    clk_adc1 : out STD_LOGIC;
    adc2_clk_p : in STD_LOGIC;
    adc2_clk_n : in STD_LOGIC;
    clk_adc2 : out STD_LOGIC;
    adc3_clk_p : in STD_LOGIC;
    adc3_clk_n : in STD_LOGIC;
    clk_adc3 : out STD_LOGIC;
    dac0_clk_p : in STD_LOGIC;
    dac0_clk_n : in STD_LOGIC;
    clk_dac0 : out STD_LOGIC;
    dac1_clk_p : in STD_LOGIC;
    dac1_clk_n : in STD_LOGIC;
    clk_dac1 : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 17 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    irq : out STD_LOGIC;
    sysref_in_p : in STD_LOGIC;
    sysref_in_n : in STD_LOGIC;
    user_sysref_adc : in STD_LOGIC;
    user_sysref_dac : in STD_LOGIC;
    vin0_01_p : in STD_LOGIC;
    vin0_01_n : in STD_LOGIC;
    vin0_23_p : in STD_LOGIC;
    vin0_23_n : in STD_LOGIC;
    vin1_01_p : in STD_LOGIC;
    vin1_01_n : in STD_LOGIC;
    vin1_23_p : in STD_LOGIC;
    vin1_23_n : in STD_LOGIC;
    vin2_01_p : in STD_LOGIC;
    vin2_01_n : in STD_LOGIC;
    vin2_23_p : in STD_LOGIC;
    vin2_23_n : in STD_LOGIC;
    vin3_01_p : in STD_LOGIC;
    vin3_01_n : in STD_LOGIC;
    vin3_23_p : in STD_LOGIC;
    vin3_23_n : in STD_LOGIC;
    vout00_p : out STD_LOGIC;
    vout00_n : out STD_LOGIC;
    vout01_p : out STD_LOGIC;
    vout01_n : out STD_LOGIC;
    vout02_p : out STD_LOGIC;
    vout02_n : out STD_LOGIC;
    vout03_p : out STD_LOGIC;
    vout03_n : out STD_LOGIC;
    vout10_p : out STD_LOGIC;
    vout10_n : out STD_LOGIC;
    vout11_p : out STD_LOGIC;
    vout11_n : out STD_LOGIC;
    vout12_p : out STD_LOGIC;
    vout12_n : out STD_LOGIC;
    vout13_p : out STD_LOGIC;
    vout13_n : out STD_LOGIC;
    m0_axis_aresetn : in STD_LOGIC;
    m0_axis_aclk : in STD_LOGIC;
    m00_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m00_axis_tvalid : out STD_LOGIC;
    m00_axis_tready : in STD_LOGIC;
    m02_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m02_axis_tvalid : out STD_LOGIC;
    m02_axis_tready : in STD_LOGIC;
    m1_axis_aresetn : in STD_LOGIC;
    m1_axis_aclk : in STD_LOGIC;
    m10_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m10_axis_tvalid : out STD_LOGIC;
    m10_axis_tready : in STD_LOGIC;
    m12_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m12_axis_tvalid : out STD_LOGIC;
    m12_axis_tready : in STD_LOGIC;
    m2_axis_aresetn : in STD_LOGIC;
    m2_axis_aclk : in STD_LOGIC;
    m20_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m20_axis_tvalid : out STD_LOGIC;
    m20_axis_tready : in STD_LOGIC;
    m22_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m22_axis_tvalid : out STD_LOGIC;
    m22_axis_tready : in STD_LOGIC;
    m3_axis_aresetn : in STD_LOGIC;
    m3_axis_aclk : in STD_LOGIC;
    m30_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m30_axis_tvalid : out STD_LOGIC;
    m30_axis_tready : in STD_LOGIC;
    m32_axis_tdata : out STD_LOGIC_VECTOR ( 127 downto 0 );
    m32_axis_tvalid : out STD_LOGIC;
    m32_axis_tready : in STD_LOGIC;
    s0_axis_aresetn : in STD_LOGIC;
    s0_axis_aclk : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s01_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s01_axis_tvalid : in STD_LOGIC;
    s01_axis_tready : out STD_LOGIC;
    s02_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s02_axis_tvalid : in STD_LOGIC;
    s02_axis_tready : out STD_LOGIC;
    s03_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s03_axis_tvalid : in STD_LOGIC;
    s03_axis_tready : out STD_LOGIC;
    s1_axis_aresetn : in STD_LOGIC;
    s1_axis_aclk : in STD_LOGIC;
    s10_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s10_axis_tvalid : in STD_LOGIC;
    s10_axis_tready : out STD_LOGIC;
    s11_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s11_axis_tvalid : in STD_LOGIC;
    s11_axis_tready : out STD_LOGIC;
    s12_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s12_axis_tvalid : in STD_LOGIC;
    s12_axis_tready : out STD_LOGIC;
    s13_axis_tdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    s13_axis_tvalid : in STD_LOGIC;
    s13_axis_tready : out STD_LOGIC
  );
  end component design_1_usp_rf_data_converter_0_0;
  component design_1_xlconstant_0_14 is
  port (
    dout : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  end component design_1_xlconstant_0_14;
  component design_1_ddr_writer_0_7 is
  port (
    pd_flag : in STD_LOGIC;
    m00_axi_awid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_awaddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m00_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m00_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m00_axi_awlock : out STD_LOGIC;
    m00_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axi_awvalid : out STD_LOGIC;
    m00_axi_awready : in STD_LOGIC;
    m00_axi_wdata : out STD_LOGIC_VECTOR ( 511 downto 0 );
    m00_axi_wstrb : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m00_axi_wlast : out STD_LOGIC;
    m00_axi_wvalid : out STD_LOGIC;
    m00_axi_wready : in STD_LOGIC;
    m00_axi_bid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m00_axi_bvalid : in STD_LOGIC;
    m00_axi_bready : out STD_LOGIC;
    m00_axi_arid : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_araddr : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m00_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m00_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m00_axi_arlock : out STD_LOGIC;
    m00_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m00_axi_arvalid : out STD_LOGIC;
    m00_axi_arready : in STD_LOGIC;
    m00_axi_rid : in STD_LOGIC_VECTOR ( 2 downto 0 );
    m00_axi_rdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    m00_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m00_axi_rlast : in STD_LOGIC;
    m00_axi_rvalid : in STD_LOGIC;
    m00_axi_rready : out STD_LOGIC;
    m00_axi_aclk : in STD_LOGIC;
    m00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axis_tdata : in STD_LOGIC_VECTOR ( 511 downto 0 );
    s00_axis_tstrb : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s00_axis_tlast : in STD_LOGIC;
    s00_axis_tvalid : in STD_LOGIC;
    s00_axis_tready : out STD_LOGIC;
    s00_axis_aclk : in STD_LOGIC;
    s00_axis_aresetn : in STD_LOGIC
  );
  end component design_1_ddr_writer_0_7;
  signal CLK_DIFF_SYSREF_CLK_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_DIFF_SYSREF_CLK_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_IN_D_0_1_CLK_N : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CLK_IN_D_0_1_CLK_P : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MTS_Block_adc_clk : STD_LOGIC;
  signal MTS_Block_dac_clk : STD_LOGIC;
  signal MTS_Block_dac_clk1 : STD_LOGIC;
  signal MTS_Block_user_sysref_adc : STD_LOGIC;
  signal MTS_Block_user_sysref_dac : STD_LOGIC;
  signal S00_AXI_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_ARLOCK : STD_LOGIC;
  signal S00_AXI_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_ARREADY : STD_LOGIC;
  signal S00_AXI_1_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_ARVALID : STD_LOGIC;
  signal S00_AXI_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S00_AXI_1_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal S00_AXI_1_AWLOCK : STD_LOGIC;
  signal S00_AXI_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal S00_AXI_1_AWREADY : STD_LOGIC;
  signal S00_AXI_1_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal S00_AXI_1_AWVALID : STD_LOGIC;
  signal S00_AXI_1_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_BREADY : STD_LOGIC;
  signal S00_AXI_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_BVALID : STD_LOGIC;
  signal S00_AXI_1_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S00_AXI_1_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_RLAST : STD_LOGIC;
  signal S00_AXI_1_RREADY : STD_LOGIC;
  signal S00_AXI_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S00_AXI_1_RVALID : STD_LOGIC;
  signal S00_AXI_1_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal S00_AXI_1_WLAST : STD_LOGIC;
  signal S00_AXI_1_WREADY : STD_LOGIC;
  signal S00_AXI_1_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal S00_AXI_1_WVALID : STD_LOGIC;
  signal SPB_blocks_M00_AXIS1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M00_AXIS1_TLAST : STD_LOGIC;
  signal SPB_blocks_M00_AXIS1_TREADY : STD_LOGIC;
  signal SPB_blocks_M00_AXIS1_TVALID : STD_LOGIC;
  signal SPB_blocks_M00_AXIS2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M00_AXIS2_TLAST : STD_LOGIC;
  signal SPB_blocks_M00_AXIS2_TREADY : STD_LOGIC;
  signal SPB_blocks_M00_AXIS2_TVALID : STD_LOGIC;
  signal SPB_blocks_M00_AXIS3_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M00_AXIS3_TLAST : STD_LOGIC;
  signal SPB_blocks_M00_AXIS3_TREADY : STD_LOGIC;
  signal SPB_blocks_M00_AXIS3_TVALID : STD_LOGIC;
  signal SPB_blocks_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M00_AXIS_TLAST : STD_LOGIC;
  signal SPB_blocks_M00_AXIS_TREADY : STD_LOGIC;
  signal SPB_blocks_M00_AXIS_TVALID : STD_LOGIC;
  signal SPB_blocks_M01_AXIS1_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M01_AXIS1_TLAST : STD_LOGIC;
  signal SPB_blocks_M01_AXIS1_TREADY : STD_LOGIC;
  signal SPB_blocks_M01_AXIS1_TVALID : STD_LOGIC;
  signal SPB_blocks_M01_AXIS2_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M01_AXIS2_TLAST : STD_LOGIC;
  signal SPB_blocks_M01_AXIS2_TREADY : STD_LOGIC;
  signal SPB_blocks_M01_AXIS2_TVALID : STD_LOGIC;
  signal SPB_blocks_M01_AXIS3_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M01_AXIS3_TLAST : STD_LOGIC;
  signal SPB_blocks_M01_AXIS3_TREADY : STD_LOGIC;
  signal SPB_blocks_M01_AXIS3_TVALID : STD_LOGIC;
  signal SPB_blocks_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal SPB_blocks_M01_AXIS_TLAST : STD_LOGIC;
  signal SPB_blocks_M01_AXIS_TREADY : STD_LOGIC;
  signal SPB_blocks_M01_AXIS_TVALID : STD_LOGIC;
  signal S_AXI_LITE_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S_AXI_LITE_1_ARREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal S_AXI_LITE_1_AWREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_LITE_1_BVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_LITE_1_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_AXI_LITE_1_RVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal S_AXI_LITE_1_WREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_AXI_LITE_1_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal adc0_clk_0_1_CLK_N : STD_LOGIC;
  signal adc0_clk_0_1_CLK_P : STD_LOGIC;
  signal adc1_clk_0_1_CLK_N : STD_LOGIC;
  signal adc1_clk_0_1_CLK_P : STD_LOGIC;
  signal adc2_clk_0_1_CLK_N : STD_LOGIC;
  signal adc2_clk_0_1_CLK_P : STD_LOGIC;
  signal adc3_clk_0_1_CLK_N : STD_LOGIC;
  signal adc3_clk_0_1_CLK_P : STD_LOGIC;
  signal adc_tile0_o_INC_BP_2 : STD_LOGIC;
  signal adc_tile0_o_RST_BP_2 : STD_LOGIC;
  signal adc_tile0_o_RTN_BP_2 : STD_LOGIC;
  signal aresetn_2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M01_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_ARVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M01_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_AWVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_BREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M01_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M01_AXI_RREADY : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M01_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M01_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M01_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M01_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M01_AXI_WVALID : STD_LOGIC_VECTOR ( 0 to 0 );
  signal axi_interconnect_2_M02_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M02_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M02_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M02_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M02_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M02_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M02_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M02_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M02_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M02_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M02_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M03_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M03_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M03_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M03_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M03_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M03_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M03_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M03_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M03_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M03_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M04_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M04_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M04_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M04_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M04_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M04_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M04_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M04_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M04_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M04_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M05_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M05_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M05_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M05_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M05_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M05_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M05_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M05_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M05_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M05_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M07_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M07_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M07_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M07_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M07_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M07_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M07_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M07_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M07_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M07_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M08_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M08_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M08_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M08_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M08_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M08_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M08_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M08_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M08_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M08_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M09_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M09_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M09_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M09_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M09_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M09_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M09_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M09_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M09_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M09_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M10_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M10_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M10_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M10_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M10_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M10_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M10_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M10_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M10_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M10_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M11_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M11_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M11_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M11_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M11_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M11_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M11_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M11_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M11_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M11_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M12_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M12_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M12_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M12_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M12_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M12_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M12_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M12_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M12_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M12_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M13_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M13_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M13_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M13_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M13_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M13_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M13_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M13_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M13_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M13_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M14_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M14_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M14_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M14_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M14_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M14_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M14_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M14_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M14_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M14_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M15_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M15_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M15_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M15_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M15_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M15_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M15_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M15_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M15_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M15_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M16_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M16_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M16_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M16_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M16_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M16_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M16_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M16_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M16_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M16_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M17_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M17_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M17_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M17_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M17_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M17_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M17_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M17_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M17_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M17_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M18_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M18_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M18_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M18_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M18_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M18_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M18_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M18_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M18_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M18_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M19_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M19_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M19_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M19_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M19_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M19_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M19_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M19_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M19_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M19_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M20_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M20_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M20_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M20_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M20_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M20_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M20_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M20_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M20_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M20_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M21_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M21_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M21_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M21_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M21_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M21_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M21_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M21_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M21_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M21_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M22_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M22_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M22_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M22_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M22_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M22_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M22_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M22_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M22_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M22_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M23_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M23_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M23_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M23_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M23_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M23_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M23_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M23_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M23_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M23_AXI_WVALID : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M24_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M24_AXI_ARREADY : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_ARVALID : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal axi_interconnect_2_M24_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal axi_interconnect_2_M24_AXI_AWREADY : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_AWVALID : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_BREADY : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M24_AXI_BVALID : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M24_AXI_RREADY : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal axi_interconnect_2_M24_AXI_RVALID : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal axi_interconnect_2_M24_AXI_WREADY : STD_LOGIC;
  signal axi_interconnect_2_M24_AXI_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal axi_interconnect_2_M24_AXI_WVALID : STD_LOGIC;
  signal control_block_adc_control : STD_LOGIC;
  signal control_block_dest_out_0 : STD_LOGIC;
  signal dac0_clk_0_1_CLK_N : STD_LOGIC;
  signal dac0_clk_0_1_CLK_P : STD_LOGIC;
  signal dac1_clk_0_1_CLK_N : STD_LOGIC;
  signal dac1_clk_0_1_CLK_P : STD_LOGIC;
  signal dac_dma_block_M00_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M00_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M00_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M00_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M00_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M01_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M01_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M01_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M01_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M01_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M02_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M02_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M02_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M02_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M02_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M03_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M03_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M03_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M03_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M03_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M04_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M04_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M04_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M04_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M04_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M05_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M05_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M05_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M05_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M05_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M06_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M06_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M06_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M06_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M06_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M07_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal dac_dma_block_M07_AXIS_TKEEP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dac_dma_block_M07_AXIS_TLAST : STD_LOGIC;
  signal dac_dma_block_M07_AXIS_TREADY : STD_LOGIC;
  signal dac_dma_block_M07_AXIS_tvalid : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARLOCK : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dac_dma_block_M_AXI_MM2S_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARREADY : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_ARREGION : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_ARVALID : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_RLAST : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_RREADY : STD_LOGIC;
  signal dac_dma_block_M_AXI_MM2S_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dac_dma_block_M_AXI_MM2S_RVALID : STD_LOGIC;
  signal ddr4_0_C0_DDR4_ACT_N : STD_LOGIC;
  signal ddr4_0_C0_DDR4_ADR : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal ddr4_0_C0_DDR4_BA : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr4_0_C0_DDR4_BG : STD_LOGIC;
  signal ddr4_0_C0_DDR4_CKE : STD_LOGIC;
  signal ddr4_0_C0_DDR4_CK_C : STD_LOGIC;
  signal ddr4_0_C0_DDR4_CK_T : STD_LOGIC;
  signal ddr4_0_C0_DDR4_CS_N : STD_LOGIC;
  signal ddr4_0_C0_DDR4_DM_N : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_DQ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr4_0_C0_DDR4_DQS_C : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_DQS_T : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr4_0_C0_DDR4_ODT : STD_LOGIC;
  signal ddr4_0_C0_DDR4_RESET_N : STD_LOGIC;
  signal ddr4_0_c0_ddr4_ui_clk_sync_rst : STD_LOGIC;
  signal ddr_block_c0_ddr4_ui_clk : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_ARADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr_writer_0_M00_AXI_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr_writer_0_M00_AXI_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr_writer_0_M00_AXI_ARID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr_writer_0_M00_AXI_ARLOCK : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr_writer_0_M00_AXI_ARREADY : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_ARVALID : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_AWADDR : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr_writer_0_M00_AXI_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr_writer_0_M00_AXI_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr_writer_0_M00_AXI_AWID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr_writer_0_M00_AXI_AWLOCK : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ddr_writer_0_M00_AXI_AWREADY : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_AWVALID : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_BID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_BREADY : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr_writer_0_M00_AXI_BVALID : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_RDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal ddr_writer_0_M00_AXI_RID : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ddr_writer_0_M00_AXI_RLAST : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_RREADY : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ddr_writer_0_M00_AXI_RVALID : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_WDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal ddr_writer_0_M00_AXI_WLAST : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_WREADY : STD_LOGIC;
  signal ddr_writer_0_M00_AXI_WSTRB : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr_writer_0_M00_AXI_WVALID : STD_LOGIC;
  signal default_sysclk1_300mhz_1_CLK_N : STD_LOGIC;
  signal default_sysclk1_300mhz_1_CLK_P : STD_LOGIC;
  signal hier_0_m_axi_stream_TDATA : STD_LOGIC_VECTOR ( 511 downto 0 );
  signal hier_0_m_axi_stream_TLAST : STD_LOGIC;
  signal hier_0_m_axi_stream_TREADY : STD_LOGIC;
  signal hier_0_m_axi_stream_TVALID : STD_LOGIC;
  signal reset_1 : STD_LOGIC;
  signal reset_block_peripheral_aresetn1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_block_peripheral_aresetn3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ddr4_0_333M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_ps8_0_96M_peripheral_aresetn : STD_LOGIC_VECTOR ( 0 to 0 );
  signal s00_axi3_1_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi3_1_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi3_1_ARREADY : STD_LOGIC;
  signal s00_axi3_1_ARVALID : STD_LOGIC;
  signal s00_axi3_1_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal s00_axi3_1_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s00_axi3_1_AWREADY : STD_LOGIC;
  signal s00_axi3_1_AWVALID : STD_LOGIC;
  signal s00_axi3_1_BREADY : STD_LOGIC;
  signal s00_axi3_1_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi3_1_BVALID : STD_LOGIC;
  signal s00_axi3_1_RDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi3_1_RREADY : STD_LOGIC;
  signal s00_axi3_1_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s00_axi3_1_RVALID : STD_LOGIC;
  signal s00_axi3_1_WDATA : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s00_axi3_1_WREADY : STD_LOGIC;
  signal s00_axi3_1_WSTRB : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal s00_axi3_1_WVALID : STD_LOGIC;
  signal s_axis_aclk1_1 : STD_LOGIC;
  signal sysref_in_0_1_diff_n : STD_LOGIC;
  signal sysref_in_0_1_diff_p : STD_LOGIC;
  signal tx_SLOT_0_AXIS1_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS1_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS1_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS2_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS2_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS2_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS3_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS3_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS3_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS4_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS4_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS4_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS5_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS5_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS5_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS6_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS6_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS6_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS7_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS7_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS7_TVALID : STD_LOGIC;
  signal tx_SLOT_0_AXIS_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal tx_SLOT_0_AXIS_TREADY : STD_LOGIC;
  signal tx_SLOT_0_AXIS_TVALID : STD_LOGIC;
  signal usp_rf_data_converter_0_m00_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m00_axis_tvalid : STD_LOGIC;
  signal usp_rf_data_converter_0_m02_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m02_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m10_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m10_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m12_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m12_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m20_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m20_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m22_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m22_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m30_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m30_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_m32_axis_TDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal usp_rf_data_converter_0_m32_axis_TREADY : STD_LOGIC;
  signal usp_rf_data_converter_0_vout00_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout00_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout01_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout01_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout02_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout02_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout03_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout03_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout10_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout10_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout11_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout12_V_P : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_N : STD_LOGIC;
  signal usp_rf_data_converter_0_vout13_V_P : STD_LOGIC;
  signal vin0_01_0_1_V_N : STD_LOGIC;
  signal vin0_01_0_1_V_P : STD_LOGIC;
  signal vin0_23_0_1_V_N : STD_LOGIC;
  signal vin0_23_0_1_V_P : STD_LOGIC;
  signal vin1_01_0_1_V_N : STD_LOGIC;
  signal vin1_01_0_1_V_P : STD_LOGIC;
  signal vin1_23_0_1_V_N : STD_LOGIC;
  signal vin1_23_0_1_V_P : STD_LOGIC;
  signal vin2_01_0_1_V_N : STD_LOGIC;
  signal vin2_01_0_1_V_P : STD_LOGIC;
  signal vin2_23_0_1_V_N : STD_LOGIC;
  signal vin2_23_0_1_V_P : STD_LOGIC;
  signal vin3_01_0_1_V_N : STD_LOGIC;
  signal vin3_01_0_1_V_P : STD_LOGIC;
  signal vin3_23_0_1_V_N : STD_LOGIC;
  signal vin3_23_0_1_V_P : STD_LOGIC;
  signal xlconstant_0_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWUSER : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY : STD_LOGIC;
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID : STD_LOGIC;
  signal zynq_ultra_ps_e_0_emio_gpio_o : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal zynq_ultra_ps_e_0_pl_clk0 : STD_LOGIC;
  signal zynq_ultra_ps_e_0_pl_resetn0 : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc2_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_adc3_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_dac0_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_clk_dac1_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_irq_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m20_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m22_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m30_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_usp_rf_data_converter_0_m32_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED : STD_LOGIC_VECTOR ( 94 downto 0 );
  signal NLW_zynq_ultra_ps_e_0_maxigp1_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zynq_ultra_ps_e_0_maxigp1_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of adc0_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of adc0_clk_0_clk_n : signal is "XIL_INTERFACENAME adc0_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc0_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc0_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of adc1_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of adc1_clk_0_clk_n : signal is "XIL_INTERFACENAME adc1_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc1_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc1_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of adc2_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc2_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of adc2_clk_0_clk_n : signal is "XIL_INTERFACENAME adc2_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc2_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc2_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of adc3_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 adc3_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of adc3_clk_0_clk_n : signal is "XIL_INTERFACENAME adc3_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of adc3_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 adc3_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of dac0_clk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 dac0_clk CLK_N";
  attribute X_INTERFACE_PARAMETER of dac0_clk_clk_n : signal is "XIL_INTERFACENAME dac0_clk, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of dac0_clk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 dac0_clk CLK_P";
  attribute X_INTERFACE_INFO of dac1_clk_0_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk_0 CLK_N";
  attribute X_INTERFACE_PARAMETER of dac1_clk_0_clk_n : signal is "XIL_INTERFACENAME dac1_clk_0, CAN_DEBUG false, FREQ_HZ 100000000";
  attribute X_INTERFACE_INFO of dac1_clk_0_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 dac1_clk_0 CLK_P";
  attribute X_INTERFACE_INFO of ddr4_sdram_act_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ACT_N";
  attribute X_INTERFACE_PARAMETER of ddr4_sdram_act_n : signal is "XIL_INTERFACENAME ddr4_sdram, AXI_ARBITRATION_SCHEME RD_PRI_REG, BURST_LENGTH 8, CAN_DEBUG false, CAS_LATENCY 18, CAS_WRITE_LATENCY 14, CS_ENABLED true, CUSTOM_PARTS no_file_loaded, DATA_MASK_ENABLED DM_NO_DBI, DATA_WIDTH 64, MEMORY_PART MT40A512M16HA-075E, MEMORY_TYPE Components, MEM_ADDR_MAP ROW_COLUMN_BANK, SLOT Single, TIMEPERIOD_PS 750";
  attribute X_INTERFACE_INFO of ddr4_sdram_bg : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram BG";
  attribute X_INTERFACE_INFO of ddr4_sdram_ck_c : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CK_C";
  attribute X_INTERFACE_INFO of ddr4_sdram_ck_t : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CK_T";
  attribute X_INTERFACE_INFO of ddr4_sdram_cke : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CKE";
  attribute X_INTERFACE_INFO of ddr4_sdram_cs_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram CS_N";
  attribute X_INTERFACE_INFO of ddr4_sdram_odt : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ODT";
  attribute X_INTERFACE_INFO of ddr4_sdram_reset_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram RESET_N";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 RST.RESET RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME RST.RESET, INSERT_VIP 0, POLARITY ACTIVE_HIGH";
  attribute X_INTERFACE_INFO of sysref_in_diff_n : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_n";
  attribute X_INTERFACE_INFO of sysref_in_diff_p : signal is "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0 sysref_in diff_p";
  attribute X_INTERFACE_INFO of user_si570_sysclk_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 user_si570_sysclk CLK_N";
  attribute X_INTERFACE_PARAMETER of user_si570_sysclk_clk_n : signal is "XIL_INTERFACENAME user_si570_sysclk, CAN_DEBUG false, FREQ_HZ 300000000";
  attribute X_INTERFACE_INFO of user_si570_sysclk_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 user_si570_sysclk CLK_P";
  attribute X_INTERFACE_INFO of vin0_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01_0 V_N";
  attribute X_INTERFACE_INFO of vin0_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_01_0 V_P";
  attribute X_INTERFACE_INFO of vin0_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23_0 V_N";
  attribute X_INTERFACE_INFO of vin0_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin0_23_0 V_P";
  attribute X_INTERFACE_INFO of vin1_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01_0 V_N";
  attribute X_INTERFACE_INFO of vin1_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_01_0 V_P";
  attribute X_INTERFACE_INFO of vin1_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23_0 V_N";
  attribute X_INTERFACE_INFO of vin1_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin1_23_0 V_P";
  attribute X_INTERFACE_INFO of vin2_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_01_0 V_N";
  attribute X_INTERFACE_INFO of vin2_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_01_0 V_P";
  attribute X_INTERFACE_INFO of vin2_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_23_0 V_N";
  attribute X_INTERFACE_INFO of vin2_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin2_23_0 V_P";
  attribute X_INTERFACE_INFO of vin3_01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_01_0 V_N";
  attribute X_INTERFACE_INFO of vin3_01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_01_0 V_P";
  attribute X_INTERFACE_INFO of vin3_23_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_23_0 V_N";
  attribute X_INTERFACE_INFO of vin3_23_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vin3_23_0 V_P";
  attribute X_INTERFACE_INFO of vout00_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout00_0 V_N";
  attribute X_INTERFACE_INFO of vout00_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout00_0 V_P";
  attribute X_INTERFACE_INFO of vout01_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout01_0 V_N";
  attribute X_INTERFACE_INFO of vout01_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout01_0 V_P";
  attribute X_INTERFACE_INFO of vout02_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout02_0 V_N";
  attribute X_INTERFACE_INFO of vout02_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout02_0 V_P";
  attribute X_INTERFACE_INFO of vout03_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout03_0 V_N";
  attribute X_INTERFACE_INFO of vout03_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout03_0 V_P";
  attribute X_INTERFACE_INFO of vout10_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_N";
  attribute X_INTERFACE_INFO of vout10_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout10_0 V_P";
  attribute X_INTERFACE_INFO of vout11_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_N";
  attribute X_INTERFACE_INFO of vout11_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout11_0 V_P";
  attribute X_INTERFACE_INFO of vout12_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_N";
  attribute X_INTERFACE_INFO of vout12_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout12_0 V_P";
  attribute X_INTERFACE_INFO of vout13_0_v_n : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_N";
  attribute X_INTERFACE_INFO of vout13_0_v_p : signal is "xilinx.com:interface:diff_analog_io:1.0 vout13_0 V_P";
  attribute X_INTERFACE_INFO of CLK_DIFF_PL_CLK_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_PL_CLK CLK_N";
  attribute X_INTERFACE_PARAMETER of CLK_DIFF_PL_CLK_clk_n : signal is "XIL_INTERFACENAME CLK_DIFF_PL_CLK, CAN_DEBUG false, FREQ_HZ 110000000";
  attribute X_INTERFACE_INFO of CLK_DIFF_PL_CLK_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_PL_CLK CLK_P";
  attribute X_INTERFACE_INFO of CLK_DIFF_SYSREF_CLK_clk_n : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_SYSREF_CLK CLK_N";
  attribute X_INTERFACE_PARAMETER of CLK_DIFF_SYSREF_CLK_clk_n : signal is "XIL_INTERFACENAME CLK_DIFF_SYSREF_CLK, CAN_DEBUG false, FREQ_HZ 110000000";
  attribute X_INTERFACE_INFO of CLK_DIFF_SYSREF_CLK_clk_p : signal is "xilinx.com:interface:diff_clock:1.0 CLK_DIFF_SYSREF_CLK CLK_P";
  attribute X_INTERFACE_INFO of ddr4_sdram_adr : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram ADR";
  attribute X_INTERFACE_INFO of ddr4_sdram_ba : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram BA";
  attribute X_INTERFACE_INFO of ddr4_sdram_dm_n : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DM_N";
  attribute X_INTERFACE_INFO of ddr4_sdram_dq : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQ";
  attribute X_INTERFACE_INFO of ddr4_sdram_dqs_c : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQS_C";
  attribute X_INTERFACE_INFO of ddr4_sdram_dqs_t : signal is "xilinx.com:interface:ddr4:1.0 ddr4_sdram DQS_T";
begin
  CLK_DIFF_SYSREF_CLK_1_CLK_N(0) <= CLK_DIFF_SYSREF_CLK_clk_n(0);
  CLK_DIFF_SYSREF_CLK_1_CLK_P(0) <= CLK_DIFF_SYSREF_CLK_clk_p(0);
  CLK_IN_D_0_1_CLK_N(0) <= CLK_DIFF_PL_CLK_clk_n(0);
  CLK_IN_D_0_1_CLK_P(0) <= CLK_DIFF_PL_CLK_clk_p(0);
  adc0_clk_0_1_CLK_N <= adc0_clk_0_clk_n;
  adc0_clk_0_1_CLK_P <= adc0_clk_0_clk_p;
  adc1_clk_0_1_CLK_N <= adc1_clk_0_clk_n;
  adc1_clk_0_1_CLK_P <= adc1_clk_0_clk_p;
  adc2_clk_0_1_CLK_N <= adc2_clk_0_clk_n;
  adc2_clk_0_1_CLK_P <= adc2_clk_0_clk_p;
  adc3_clk_0_1_CLK_N <= adc3_clk_0_clk_n;
  adc3_clk_0_1_CLK_P <= adc3_clk_0_clk_p;
  dac0_clk_0_1_CLK_N <= dac0_clk_clk_n;
  dac0_clk_0_1_CLK_P <= dac0_clk_clk_p;
  dac1_clk_0_1_CLK_N <= dac1_clk_0_clk_n;
  dac1_clk_0_1_CLK_P <= dac1_clk_0_clk_p;
  ddr4_sdram_act_n <= ddr4_0_C0_DDR4_ACT_N;
  ddr4_sdram_adr(16 downto 0) <= ddr4_0_C0_DDR4_ADR(16 downto 0);
  ddr4_sdram_ba(1 downto 0) <= ddr4_0_C0_DDR4_BA(1 downto 0);
  ddr4_sdram_bg <= ddr4_0_C0_DDR4_BG;
  ddr4_sdram_ck_c <= ddr4_0_C0_DDR4_CK_C;
  ddr4_sdram_ck_t <= ddr4_0_C0_DDR4_CK_T;
  ddr4_sdram_cke <= ddr4_0_C0_DDR4_CKE;
  ddr4_sdram_cs_n <= ddr4_0_C0_DDR4_CS_N;
  ddr4_sdram_odt <= ddr4_0_C0_DDR4_ODT;
  ddr4_sdram_reset_n <= ddr4_0_C0_DDR4_RESET_N;
  default_sysclk1_300mhz_1_CLK_N <= user_si570_sysclk_clk_n;
  default_sysclk1_300mhz_1_CLK_P <= user_si570_sysclk_clk_p;
  o_INC_BP_0 <= adc_tile0_o_INC_BP_2;
  o_INC_BP_1 <= adc_tile0_o_INC_BP_2;
  o_INC_BP_2 <= adc_tile0_o_INC_BP_2;
  o_INC_BP_3 <= adc_tile0_o_INC_BP_2;
  o_RST_BP_0 <= adc_tile0_o_RST_BP_2;
  o_RST_BP_1 <= adc_tile0_o_RST_BP_2;
  o_RST_BP_2 <= adc_tile0_o_RST_BP_2;
  o_RST_BP_3 <= adc_tile0_o_RST_BP_2;
  o_RTN_BP_0 <= adc_tile0_o_RTN_BP_2;
  o_RTN_BP_1 <= adc_tile0_o_RTN_BP_2;
  o_RTN_BP_2 <= adc_tile0_o_RTN_BP_2;
  o_RTN_BP_3 <= adc_tile0_o_RTN_BP_2;
  reset_1 <= reset;
  sysref_in_0_1_diff_n <= sysref_in_diff_n;
  sysref_in_0_1_diff_p <= sysref_in_diff_p;
  vin0_01_0_1_V_N <= vin0_01_0_v_n;
  vin0_01_0_1_V_P <= vin0_01_0_v_p;
  vin0_23_0_1_V_N <= vin0_23_0_v_n;
  vin0_23_0_1_V_P <= vin0_23_0_v_p;
  vin1_01_0_1_V_N <= vin1_01_0_v_n;
  vin1_01_0_1_V_P <= vin1_01_0_v_p;
  vin1_23_0_1_V_N <= vin1_23_0_v_n;
  vin1_23_0_1_V_P <= vin1_23_0_v_p;
  vin2_01_0_1_V_N <= vin2_01_0_v_n;
  vin2_01_0_1_V_P <= vin2_01_0_v_p;
  vin2_23_0_1_V_N <= vin2_23_0_v_n;
  vin2_23_0_1_V_P <= vin2_23_0_v_p;
  vin3_01_0_1_V_N <= vin3_01_0_v_n;
  vin3_01_0_1_V_P <= vin3_01_0_v_p;
  vin3_23_0_1_V_N <= vin3_23_0_v_n;
  vin3_23_0_1_V_P <= vin3_23_0_v_p;
  vout00_0_v_n <= usp_rf_data_converter_0_vout00_V_N;
  vout00_0_v_p <= usp_rf_data_converter_0_vout00_V_P;
  vout01_0_v_n <= usp_rf_data_converter_0_vout01_V_N;
  vout01_0_v_p <= usp_rf_data_converter_0_vout01_V_P;
  vout02_0_v_n <= usp_rf_data_converter_0_vout02_V_N;
  vout02_0_v_p <= usp_rf_data_converter_0_vout02_V_P;
  vout03_0_v_n <= usp_rf_data_converter_0_vout03_V_N;
  vout03_0_v_p <= usp_rf_data_converter_0_vout03_V_P;
  vout10_0_v_n <= usp_rf_data_converter_0_vout10_V_N;
  vout10_0_v_p <= usp_rf_data_converter_0_vout10_V_P;
  vout11_0_v_n <= usp_rf_data_converter_0_vout11_V_N;
  vout11_0_v_p <= usp_rf_data_converter_0_vout11_V_P;
  vout12_0_v_n <= usp_rf_data_converter_0_vout12_V_N;
  vout12_0_v_p <= usp_rf_data_converter_0_vout12_V_P;
  vout13_0_v_n <= usp_rf_data_converter_0_vout13_V_N;
  vout13_0_v_p <= usp_rf_data_converter_0_vout13_V_P;
MTS_Block: entity work.MTS_Block_imp_1FQFZRG
     port map (
      CLK_DIFF_PL_CLK_clk_n(0) => CLK_IN_D_0_1_CLK_N(0),
      CLK_DIFF_PL_CLK_clk_p(0) => CLK_IN_D_0_1_CLK_P(0),
      CLK_DIFF_SYSREF_CLK_clk_n(0) => CLK_DIFF_SYSREF_CLK_1_CLK_N(0),
      CLK_DIFF_SYSREF_CLK_clk_p(0) => CLK_DIFF_SYSREF_CLK_1_CLK_P(0),
      adc45_clk => s_axis_aclk1_1,
      adc_clk => MTS_Block_adc_clk,
      dac45_clk => MTS_Block_dac_clk,
      dac_clk => MTS_Block_dac_clk1,
      user_sysref_adc => MTS_Block_user_sysref_adc,
      user_sysref_dac => MTS_Block_user_sysref_dac
    );
SPB_blocks: entity work.SPB_blocks_imp_UQ6IDJ
     port map (
      M00_AXIS1_tdata(127 downto 0) => SPB_blocks_M00_AXIS1_TDATA(127 downto 0),
      M00_AXIS1_tlast => SPB_blocks_M00_AXIS1_TLAST,
      M00_AXIS1_tready => SPB_blocks_M00_AXIS1_TREADY,
      M00_AXIS1_tvalid => SPB_blocks_M00_AXIS1_TVALID,
      M00_AXIS2_tdata(127 downto 0) => SPB_blocks_M00_AXIS2_TDATA(127 downto 0),
      M00_AXIS2_tlast => SPB_blocks_M00_AXIS2_TLAST,
      M00_AXIS2_tready => SPB_blocks_M00_AXIS2_TREADY,
      M00_AXIS2_tvalid => SPB_blocks_M00_AXIS2_TVALID,
      M00_AXIS3_tdata(127 downto 0) => SPB_blocks_M00_AXIS3_TDATA(127 downto 0),
      M00_AXIS3_tlast => SPB_blocks_M00_AXIS3_TLAST,
      M00_AXIS3_tready => SPB_blocks_M00_AXIS3_TREADY,
      M00_AXIS3_tvalid => SPB_blocks_M00_AXIS3_TVALID,
      M00_AXIS_tdata(127 downto 0) => SPB_blocks_M00_AXIS_TDATA(127 downto 0),
      M00_AXIS_tlast => SPB_blocks_M00_AXIS_TLAST,
      M00_AXIS_tready => SPB_blocks_M00_AXIS_TREADY,
      M00_AXIS_tvalid => SPB_blocks_M00_AXIS_TVALID,
      M01_AXIS1_tdata(127 downto 0) => SPB_blocks_M01_AXIS1_TDATA(127 downto 0),
      M01_AXIS1_tlast => SPB_blocks_M01_AXIS1_TLAST,
      M01_AXIS1_tready => SPB_blocks_M01_AXIS1_TREADY,
      M01_AXIS1_tvalid => SPB_blocks_M01_AXIS1_TVALID,
      M01_AXIS2_tdata(127 downto 0) => SPB_blocks_M01_AXIS2_TDATA(127 downto 0),
      M01_AXIS2_tlast => SPB_blocks_M01_AXIS2_TLAST,
      M01_AXIS2_tready => SPB_blocks_M01_AXIS2_TREADY,
      M01_AXIS2_tvalid => SPB_blocks_M01_AXIS2_TVALID,
      M01_AXIS3_tdata(127 downto 0) => SPB_blocks_M01_AXIS3_TDATA(127 downto 0),
      M01_AXIS3_tlast => SPB_blocks_M01_AXIS3_TLAST,
      M01_AXIS3_tready => SPB_blocks_M01_AXIS3_TREADY,
      M01_AXIS3_tvalid => SPB_blocks_M01_AXIS3_TVALID,
      M01_AXIS_tdata(127 downto 0) => SPB_blocks_M01_AXIS_TDATA(127 downto 0),
      M01_AXIS_tlast => SPB_blocks_M01_AXIS_TLAST,
      M01_AXIS_tready => SPB_blocks_M01_AXIS_TREADY,
      M01_AXIS_tvalid => SPB_blocks_M01_AXIS_TVALID,
      S00_AXI1_araddr(39 downto 0) => axi_interconnect_2_M13_AXI_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => axi_interconnect_2_M13_AXI_ARPROT(2 downto 0),
      S00_AXI1_arready => axi_interconnect_2_M13_AXI_ARREADY,
      S00_AXI1_arvalid => axi_interconnect_2_M13_AXI_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => axi_interconnect_2_M13_AXI_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => axi_interconnect_2_M13_AXI_AWPROT(2 downto 0),
      S00_AXI1_awready => axi_interconnect_2_M13_AXI_AWREADY,
      S00_AXI1_awvalid => axi_interconnect_2_M13_AXI_AWVALID,
      S00_AXI1_bready => axi_interconnect_2_M13_AXI_BREADY,
      S00_AXI1_bresp(1 downto 0) => axi_interconnect_2_M13_AXI_BRESP(1 downto 0),
      S00_AXI1_bvalid => axi_interconnect_2_M13_AXI_BVALID,
      S00_AXI1_rdata(31 downto 0) => axi_interconnect_2_M13_AXI_RDATA(31 downto 0),
      S00_AXI1_rready => axi_interconnect_2_M13_AXI_RREADY,
      S00_AXI1_rresp(1 downto 0) => axi_interconnect_2_M13_AXI_RRESP(1 downto 0),
      S00_AXI1_rvalid => axi_interconnect_2_M13_AXI_RVALID,
      S00_AXI1_wdata(31 downto 0) => axi_interconnect_2_M13_AXI_WDATA(31 downto 0),
      S00_AXI1_wready => axi_interconnect_2_M13_AXI_WREADY,
      S00_AXI1_wstrb(3 downto 0) => axi_interconnect_2_M13_AXI_WSTRB(3 downto 0),
      S00_AXI1_wvalid => axi_interconnect_2_M13_AXI_WVALID,
      S00_AXI2_araddr(39 downto 0) => axi_interconnect_2_M08_AXI_ARADDR(39 downto 0),
      S00_AXI2_arprot(2 downto 0) => axi_interconnect_2_M08_AXI_ARPROT(2 downto 0),
      S00_AXI2_arready => axi_interconnect_2_M08_AXI_ARREADY,
      S00_AXI2_arvalid => axi_interconnect_2_M08_AXI_ARVALID,
      S00_AXI2_awaddr(39 downto 0) => axi_interconnect_2_M08_AXI_AWADDR(39 downto 0),
      S00_AXI2_awprot(2 downto 0) => axi_interconnect_2_M08_AXI_AWPROT(2 downto 0),
      S00_AXI2_awready => axi_interconnect_2_M08_AXI_AWREADY,
      S00_AXI2_awvalid => axi_interconnect_2_M08_AXI_AWVALID,
      S00_AXI2_bready => axi_interconnect_2_M08_AXI_BREADY,
      S00_AXI2_bresp(1 downto 0) => axi_interconnect_2_M08_AXI_BRESP(1 downto 0),
      S00_AXI2_bvalid => axi_interconnect_2_M08_AXI_BVALID,
      S00_AXI2_rdata(31 downto 0) => axi_interconnect_2_M08_AXI_RDATA(31 downto 0),
      S00_AXI2_rready => axi_interconnect_2_M08_AXI_RREADY,
      S00_AXI2_rresp(1 downto 0) => axi_interconnect_2_M08_AXI_RRESP(1 downto 0),
      S00_AXI2_rvalid => axi_interconnect_2_M08_AXI_RVALID,
      S00_AXI2_wdata(31 downto 0) => axi_interconnect_2_M08_AXI_WDATA(31 downto 0),
      S00_AXI2_wready => axi_interconnect_2_M08_AXI_WREADY,
      S00_AXI2_wstrb(3 downto 0) => axi_interconnect_2_M08_AXI_WSTRB(3 downto 0),
      S00_AXI2_wvalid => axi_interconnect_2_M08_AXI_WVALID,
      S00_AXI3_araddr(39 downto 0) => axi_interconnect_2_M07_AXI_ARADDR(39 downto 0),
      S00_AXI3_arprot(2 downto 0) => axi_interconnect_2_M07_AXI_ARPROT(2 downto 0),
      S00_AXI3_arready => axi_interconnect_2_M07_AXI_ARREADY,
      S00_AXI3_arvalid => axi_interconnect_2_M07_AXI_ARVALID,
      S00_AXI3_awaddr(39 downto 0) => axi_interconnect_2_M07_AXI_AWADDR(39 downto 0),
      S00_AXI3_awprot(2 downto 0) => axi_interconnect_2_M07_AXI_AWPROT(2 downto 0),
      S00_AXI3_awready => axi_interconnect_2_M07_AXI_AWREADY,
      S00_AXI3_awvalid => axi_interconnect_2_M07_AXI_AWVALID,
      S00_AXI3_bready => axi_interconnect_2_M07_AXI_BREADY,
      S00_AXI3_bresp(1 downto 0) => axi_interconnect_2_M07_AXI_BRESP(1 downto 0),
      S00_AXI3_bvalid => axi_interconnect_2_M07_AXI_BVALID,
      S00_AXI3_rdata(31 downto 0) => axi_interconnect_2_M07_AXI_RDATA(31 downto 0),
      S00_AXI3_rready => axi_interconnect_2_M07_AXI_RREADY,
      S00_AXI3_rresp(1 downto 0) => axi_interconnect_2_M07_AXI_RRESP(1 downto 0),
      S00_AXI3_rvalid => axi_interconnect_2_M07_AXI_RVALID,
      S00_AXI3_wdata(31 downto 0) => axi_interconnect_2_M07_AXI_WDATA(31 downto 0),
      S00_AXI3_wready => axi_interconnect_2_M07_AXI_WREADY,
      S00_AXI3_wstrb(3 downto 0) => axi_interconnect_2_M07_AXI_WSTRB(3 downto 0),
      S00_AXI3_wvalid => axi_interconnect_2_M07_AXI_WVALID,
      S00_AXI4_araddr(39 downto 0) => axi_interconnect_2_M21_AXI_ARADDR(39 downto 0),
      S00_AXI4_arprot(2 downto 0) => axi_interconnect_2_M21_AXI_ARPROT(2 downto 0),
      S00_AXI4_arready => axi_interconnect_2_M21_AXI_ARREADY,
      S00_AXI4_arvalid => axi_interconnect_2_M21_AXI_ARVALID,
      S00_AXI4_awaddr(39 downto 0) => axi_interconnect_2_M21_AXI_AWADDR(39 downto 0),
      S00_AXI4_awprot(2 downto 0) => axi_interconnect_2_M21_AXI_AWPROT(2 downto 0),
      S00_AXI4_awready => axi_interconnect_2_M21_AXI_AWREADY,
      S00_AXI4_awvalid => axi_interconnect_2_M21_AXI_AWVALID,
      S00_AXI4_bready => axi_interconnect_2_M21_AXI_BREADY,
      S00_AXI4_bresp(1 downto 0) => axi_interconnect_2_M21_AXI_BRESP(1 downto 0),
      S00_AXI4_bvalid => axi_interconnect_2_M21_AXI_BVALID,
      S00_AXI4_rdata(31 downto 0) => axi_interconnect_2_M21_AXI_RDATA(31 downto 0),
      S00_AXI4_rready => axi_interconnect_2_M21_AXI_RREADY,
      S00_AXI4_rresp(1 downto 0) => axi_interconnect_2_M21_AXI_RRESP(1 downto 0),
      S00_AXI4_rvalid => axi_interconnect_2_M21_AXI_RVALID,
      S00_AXI4_wdata(31 downto 0) => axi_interconnect_2_M21_AXI_WDATA(31 downto 0),
      S00_AXI4_wready => axi_interconnect_2_M21_AXI_WREADY,
      S00_AXI4_wstrb(3 downto 0) => axi_interconnect_2_M21_AXI_WSTRB(3 downto 0),
      S00_AXI4_wvalid => axi_interconnect_2_M21_AXI_WVALID,
      S00_AXI5_araddr(39 downto 0) => axi_interconnect_2_M22_AXI_ARADDR(39 downto 0),
      S00_AXI5_arprot(2 downto 0) => axi_interconnect_2_M22_AXI_ARPROT(2 downto 0),
      S00_AXI5_arready => axi_interconnect_2_M22_AXI_ARREADY,
      S00_AXI5_arvalid => axi_interconnect_2_M22_AXI_ARVALID,
      S00_AXI5_awaddr(39 downto 0) => axi_interconnect_2_M22_AXI_AWADDR(39 downto 0),
      S00_AXI5_awprot(2 downto 0) => axi_interconnect_2_M22_AXI_AWPROT(2 downto 0),
      S00_AXI5_awready => axi_interconnect_2_M22_AXI_AWREADY,
      S00_AXI5_awvalid => axi_interconnect_2_M22_AXI_AWVALID,
      S00_AXI5_bready => axi_interconnect_2_M22_AXI_BREADY,
      S00_AXI5_bresp(1 downto 0) => axi_interconnect_2_M22_AXI_BRESP(1 downto 0),
      S00_AXI5_bvalid => axi_interconnect_2_M22_AXI_BVALID,
      S00_AXI5_rdata(31 downto 0) => axi_interconnect_2_M22_AXI_RDATA(31 downto 0),
      S00_AXI5_rready => axi_interconnect_2_M22_AXI_RREADY,
      S00_AXI5_rresp(1 downto 0) => axi_interconnect_2_M22_AXI_RRESP(1 downto 0),
      S00_AXI5_rvalid => axi_interconnect_2_M22_AXI_RVALID,
      S00_AXI5_wdata(31 downto 0) => axi_interconnect_2_M22_AXI_WDATA(31 downto 0),
      S00_AXI5_wready => axi_interconnect_2_M22_AXI_WREADY,
      S00_AXI5_wstrb(3 downto 0) => axi_interconnect_2_M22_AXI_WSTRB(3 downto 0),
      S00_AXI5_wvalid => axi_interconnect_2_M22_AXI_WVALID,
      S00_AXI6_araddr(39 downto 0) => axi_interconnect_2_M10_AXI_ARADDR(39 downto 0),
      S00_AXI6_arprot(2 downto 0) => axi_interconnect_2_M10_AXI_ARPROT(2 downto 0),
      S00_AXI6_arready => axi_interconnect_2_M10_AXI_ARREADY,
      S00_AXI6_arvalid => axi_interconnect_2_M10_AXI_ARVALID,
      S00_AXI6_awaddr(39 downto 0) => axi_interconnect_2_M10_AXI_AWADDR(39 downto 0),
      S00_AXI6_awprot(2 downto 0) => axi_interconnect_2_M10_AXI_AWPROT(2 downto 0),
      S00_AXI6_awready => axi_interconnect_2_M10_AXI_AWREADY,
      S00_AXI6_awvalid => axi_interconnect_2_M10_AXI_AWVALID,
      S00_AXI6_bready => axi_interconnect_2_M10_AXI_BREADY,
      S00_AXI6_bresp(1 downto 0) => axi_interconnect_2_M10_AXI_BRESP(1 downto 0),
      S00_AXI6_bvalid => axi_interconnect_2_M10_AXI_BVALID,
      S00_AXI6_rdata(31 downto 0) => axi_interconnect_2_M10_AXI_RDATA(31 downto 0),
      S00_AXI6_rready => axi_interconnect_2_M10_AXI_RREADY,
      S00_AXI6_rresp(1 downto 0) => axi_interconnect_2_M10_AXI_RRESP(1 downto 0),
      S00_AXI6_rvalid => axi_interconnect_2_M10_AXI_RVALID,
      S00_AXI6_wdata(31 downto 0) => axi_interconnect_2_M10_AXI_WDATA(31 downto 0),
      S00_AXI6_wready => axi_interconnect_2_M10_AXI_WREADY,
      S00_AXI6_wstrb(3 downto 0) => axi_interconnect_2_M10_AXI_WSTRB(3 downto 0),
      S00_AXI6_wvalid => axi_interconnect_2_M10_AXI_WVALID,
      S00_AXI7_araddr(39 downto 0) => axi_interconnect_2_M04_AXI_ARADDR(39 downto 0),
      S00_AXI7_arprot(2 downto 0) => axi_interconnect_2_M04_AXI_ARPROT(2 downto 0),
      S00_AXI7_arready => axi_interconnect_2_M04_AXI_ARREADY,
      S00_AXI7_arvalid => axi_interconnect_2_M04_AXI_ARVALID,
      S00_AXI7_awaddr(39 downto 0) => axi_interconnect_2_M04_AXI_AWADDR(39 downto 0),
      S00_AXI7_awprot(2 downto 0) => axi_interconnect_2_M04_AXI_AWPROT(2 downto 0),
      S00_AXI7_awready => axi_interconnect_2_M04_AXI_AWREADY,
      S00_AXI7_awvalid => axi_interconnect_2_M04_AXI_AWVALID,
      S00_AXI7_bready => axi_interconnect_2_M04_AXI_BREADY,
      S00_AXI7_bresp(1 downto 0) => axi_interconnect_2_M04_AXI_BRESP(1 downto 0),
      S00_AXI7_bvalid => axi_interconnect_2_M04_AXI_BVALID,
      S00_AXI7_rdata(31 downto 0) => axi_interconnect_2_M04_AXI_RDATA(31 downto 0),
      S00_AXI7_rready => axi_interconnect_2_M04_AXI_RREADY,
      S00_AXI7_rresp(1 downto 0) => axi_interconnect_2_M04_AXI_RRESP(1 downto 0),
      S00_AXI7_rvalid => axi_interconnect_2_M04_AXI_RVALID,
      S00_AXI7_wdata(31 downto 0) => axi_interconnect_2_M04_AXI_WDATA(31 downto 0),
      S00_AXI7_wready => axi_interconnect_2_M04_AXI_WREADY,
      S00_AXI7_wstrb(3 downto 0) => axi_interconnect_2_M04_AXI_WSTRB(3 downto 0),
      S00_AXI7_wvalid => axi_interconnect_2_M04_AXI_WVALID,
      S00_AXI8_araddr(39 downto 0) => axi_interconnect_2_M23_AXI_ARADDR(39 downto 0),
      S00_AXI8_arprot(2 downto 0) => axi_interconnect_2_M23_AXI_ARPROT(2 downto 0),
      S00_AXI8_arready => axi_interconnect_2_M23_AXI_ARREADY,
      S00_AXI8_arvalid => axi_interconnect_2_M23_AXI_ARVALID,
      S00_AXI8_awaddr(39 downto 0) => axi_interconnect_2_M23_AXI_AWADDR(39 downto 0),
      S00_AXI8_awprot(2 downto 0) => axi_interconnect_2_M23_AXI_AWPROT(2 downto 0),
      S00_AXI8_awready => axi_interconnect_2_M23_AXI_AWREADY,
      S00_AXI8_awvalid => axi_interconnect_2_M23_AXI_AWVALID,
      S00_AXI8_bready => axi_interconnect_2_M23_AXI_BREADY,
      S00_AXI8_bresp(1 downto 0) => axi_interconnect_2_M23_AXI_BRESP(1 downto 0),
      S00_AXI8_bvalid => axi_interconnect_2_M23_AXI_BVALID,
      S00_AXI8_rdata(31 downto 0) => axi_interconnect_2_M23_AXI_RDATA(31 downto 0),
      S00_AXI8_rready => axi_interconnect_2_M23_AXI_RREADY,
      S00_AXI8_rresp(1 downto 0) => axi_interconnect_2_M23_AXI_RRESP(1 downto 0),
      S00_AXI8_rvalid => axi_interconnect_2_M23_AXI_RVALID,
      S00_AXI8_wdata(31 downto 0) => axi_interconnect_2_M23_AXI_WDATA(31 downto 0),
      S00_AXI8_wready => axi_interconnect_2_M23_AXI_WREADY,
      S00_AXI8_wstrb(3 downto 0) => axi_interconnect_2_M23_AXI_WSTRB(3 downto 0),
      S00_AXI8_wvalid => axi_interconnect_2_M23_AXI_WVALID,
      S00_AXIS1_tdata(127 downto 0) => usp_rf_data_converter_0_m00_axis_TDATA(127 downto 0),
      S00_AXI_araddr(39 downto 0) => axi_interconnect_2_M24_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_2_M24_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => axi_interconnect_2_M24_AXI_ARREADY,
      S00_AXI_arvalid => axi_interconnect_2_M24_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => axi_interconnect_2_M24_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_2_M24_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => axi_interconnect_2_M24_AXI_AWREADY,
      S00_AXI_awvalid => axi_interconnect_2_M24_AXI_AWVALID,
      S00_AXI_bready => axi_interconnect_2_M24_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_interconnect_2_M24_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_interconnect_2_M24_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => axi_interconnect_2_M24_AXI_RDATA(31 downto 0),
      S00_AXI_rready => axi_interconnect_2_M24_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_interconnect_2_M24_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_interconnect_2_M24_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => axi_interconnect_2_M24_AXI_WDATA(31 downto 0),
      S00_AXI_wready => axi_interconnect_2_M24_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_2_M24_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => axi_interconnect_2_M24_AXI_WVALID,
      S01_AXIS1_tdata(127 downto 0) => usp_rf_data_converter_0_m02_axis_TDATA(127 downto 0),
      S01_AXIS1_tready => usp_rf_data_converter_0_m02_axis_TREADY,
      S02_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m10_axis_TDATA(127 downto 0),
      S02_AXIS_tready => usp_rf_data_converter_0_m10_axis_TREADY,
      S03_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m12_axis_TDATA(127 downto 0),
      S03_AXIS_tready => usp_rf_data_converter_0_m12_axis_TREADY,
      S04_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m20_axis_TDATA(127 downto 0),
      S04_AXIS_tready => usp_rf_data_converter_0_m20_axis_TREADY,
      S05_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m22_axis_TDATA(127 downto 0),
      S05_AXIS_tready => usp_rf_data_converter_0_m22_axis_TREADY,
      S06_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m30_axis_TDATA(127 downto 0),
      S06_AXIS_tready => usp_rf_data_converter_0_m30_axis_TREADY,
      S07_AXIS_tdata(127 downto 0) => usp_rf_data_converter_0_m32_axis_TDATA(127 downto 0),
      S07_AXIS_tready => usp_rf_data_converter_0_m32_axis_TREADY,
      aclk => s_axis_aclk1_1,
      adc_clk_soft_aresetn(0) => aresetn_2(0),
      adc_control(0) => control_block_adc_control,
      o_INC_BP_0 => adc_tile0_o_INC_BP_2,
      o_RST_BP_0 => adc_tile0_o_RST_BP_2,
      o_RTN_BP_2 => adc_tile0_o_RTN_BP_2,
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      tvalid_i(0) => usp_rf_data_converter_0_m00_axis_tvalid
    );
axi_interconnect_2: entity work.design_1_axi_interconnect_2_0
     port map (
      ACLK => zynq_ultra_ps_e_0_pl_clk0,
      ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M00_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M00_AXI_araddr(39 downto 0) => S_AXI_LITE_1_ARADDR(39 downto 0),
      M00_AXI_arready(0) => S_AXI_LITE_1_ARREADY(0),
      M00_AXI_arvalid(0) => S_AXI_LITE_1_ARVALID(0),
      M00_AXI_awaddr(39 downto 0) => S_AXI_LITE_1_AWADDR(39 downto 0),
      M00_AXI_awready(0) => S_AXI_LITE_1_AWREADY(0),
      M00_AXI_awvalid(0) => S_AXI_LITE_1_AWVALID(0),
      M00_AXI_bready(0) => S_AXI_LITE_1_BREADY(0),
      M00_AXI_bresp(1 downto 0) => S_AXI_LITE_1_BRESP(1 downto 0),
      M00_AXI_bvalid(0) => S_AXI_LITE_1_BVALID(0),
      M00_AXI_rdata(31 downto 0) => S_AXI_LITE_1_RDATA(31 downto 0),
      M00_AXI_rready(0) => S_AXI_LITE_1_RREADY(0),
      M00_AXI_rresp(1 downto 0) => S_AXI_LITE_1_RRESP(1 downto 0),
      M00_AXI_rvalid(0) => S_AXI_LITE_1_RVALID(0),
      M00_AXI_wdata(31 downto 0) => S_AXI_LITE_1_WDATA(31 downto 0),
      M00_AXI_wready(0) => S_AXI_LITE_1_WREADY(0),
      M00_AXI_wvalid(0) => S_AXI_LITE_1_WVALID(0),
      M01_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M01_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M01_AXI_araddr(39 downto 0) => axi_interconnect_2_M01_AXI_ARADDR(39 downto 0),
      M01_AXI_arready(0) => axi_interconnect_2_M01_AXI_ARREADY,
      M01_AXI_arvalid(0) => axi_interconnect_2_M01_AXI_ARVALID(0),
      M01_AXI_awaddr(39 downto 0) => axi_interconnect_2_M01_AXI_AWADDR(39 downto 0),
      M01_AXI_awready(0) => axi_interconnect_2_M01_AXI_AWREADY,
      M01_AXI_awvalid(0) => axi_interconnect_2_M01_AXI_AWVALID(0),
      M01_AXI_bready(0) => axi_interconnect_2_M01_AXI_BREADY(0),
      M01_AXI_bresp(1 downto 0) => axi_interconnect_2_M01_AXI_BRESP(1 downto 0),
      M01_AXI_bvalid(0) => axi_interconnect_2_M01_AXI_BVALID,
      M01_AXI_rdata(31 downto 0) => axi_interconnect_2_M01_AXI_RDATA(31 downto 0),
      M01_AXI_rready(0) => axi_interconnect_2_M01_AXI_RREADY(0),
      M01_AXI_rresp(1 downto 0) => axi_interconnect_2_M01_AXI_RRESP(1 downto 0),
      M01_AXI_rvalid(0) => axi_interconnect_2_M01_AXI_RVALID,
      M01_AXI_wdata(31 downto 0) => axi_interconnect_2_M01_AXI_WDATA(31 downto 0),
      M01_AXI_wready(0) => axi_interconnect_2_M01_AXI_WREADY,
      M01_AXI_wstrb(3 downto 0) => axi_interconnect_2_M01_AXI_WSTRB(3 downto 0),
      M01_AXI_wvalid(0) => axi_interconnect_2_M01_AXI_WVALID(0),
      M02_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M02_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M02_AXI_araddr(39 downto 0) => axi_interconnect_2_M02_AXI_ARADDR(39 downto 0),
      M02_AXI_arprot(2 downto 0) => axi_interconnect_2_M02_AXI_ARPROT(2 downto 0),
      M02_AXI_arready => axi_interconnect_2_M02_AXI_ARREADY,
      M02_AXI_arvalid => axi_interconnect_2_M02_AXI_ARVALID,
      M02_AXI_awaddr(39 downto 0) => axi_interconnect_2_M02_AXI_AWADDR(39 downto 0),
      M02_AXI_awprot(2 downto 0) => axi_interconnect_2_M02_AXI_AWPROT(2 downto 0),
      M02_AXI_awready => axi_interconnect_2_M02_AXI_AWREADY,
      M02_AXI_awvalid => axi_interconnect_2_M02_AXI_AWVALID,
      M02_AXI_bready => axi_interconnect_2_M02_AXI_BREADY,
      M02_AXI_bresp(1 downto 0) => axi_interconnect_2_M02_AXI_BRESP(1 downto 0),
      M02_AXI_bvalid => axi_interconnect_2_M02_AXI_BVALID,
      M02_AXI_rdata(31 downto 0) => axi_interconnect_2_M02_AXI_RDATA(31 downto 0),
      M02_AXI_rready => axi_interconnect_2_M02_AXI_RREADY,
      M02_AXI_rresp(1 downto 0) => axi_interconnect_2_M02_AXI_RRESP(1 downto 0),
      M02_AXI_rvalid => axi_interconnect_2_M02_AXI_RVALID,
      M02_AXI_wdata(31 downto 0) => axi_interconnect_2_M02_AXI_WDATA(31 downto 0),
      M02_AXI_wready => axi_interconnect_2_M02_AXI_WREADY,
      M02_AXI_wstrb(3 downto 0) => axi_interconnect_2_M02_AXI_WSTRB(3 downto 0),
      M02_AXI_wvalid => axi_interconnect_2_M02_AXI_WVALID,
      M03_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M03_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M03_AXI_araddr(39 downto 0) => axi_interconnect_2_M03_AXI_ARADDR(39 downto 0),
      M03_AXI_arprot(2 downto 0) => axi_interconnect_2_M03_AXI_ARPROT(2 downto 0),
      M03_AXI_arready => axi_interconnect_2_M03_AXI_ARREADY,
      M03_AXI_arvalid => axi_interconnect_2_M03_AXI_ARVALID,
      M03_AXI_awaddr(39 downto 0) => axi_interconnect_2_M03_AXI_AWADDR(39 downto 0),
      M03_AXI_awprot(2 downto 0) => axi_interconnect_2_M03_AXI_AWPROT(2 downto 0),
      M03_AXI_awready => axi_interconnect_2_M03_AXI_AWREADY,
      M03_AXI_awvalid => axi_interconnect_2_M03_AXI_AWVALID,
      M03_AXI_bready => axi_interconnect_2_M03_AXI_BREADY,
      M03_AXI_bresp(1 downto 0) => axi_interconnect_2_M03_AXI_BRESP(1 downto 0),
      M03_AXI_bvalid => axi_interconnect_2_M03_AXI_BVALID,
      M03_AXI_rdata(31 downto 0) => axi_interconnect_2_M03_AXI_RDATA(31 downto 0),
      M03_AXI_rready => axi_interconnect_2_M03_AXI_RREADY,
      M03_AXI_rresp(1 downto 0) => axi_interconnect_2_M03_AXI_RRESP(1 downto 0),
      M03_AXI_rvalid => axi_interconnect_2_M03_AXI_RVALID,
      M03_AXI_wdata(31 downto 0) => axi_interconnect_2_M03_AXI_WDATA(31 downto 0),
      M03_AXI_wready => axi_interconnect_2_M03_AXI_WREADY,
      M03_AXI_wstrb(3 downto 0) => axi_interconnect_2_M03_AXI_WSTRB(3 downto 0),
      M03_AXI_wvalid => axi_interconnect_2_M03_AXI_WVALID,
      M04_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M04_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M04_AXI_araddr(39 downto 0) => axi_interconnect_2_M04_AXI_ARADDR(39 downto 0),
      M04_AXI_arprot(2 downto 0) => axi_interconnect_2_M04_AXI_ARPROT(2 downto 0),
      M04_AXI_arready => axi_interconnect_2_M04_AXI_ARREADY,
      M04_AXI_arvalid => axi_interconnect_2_M04_AXI_ARVALID,
      M04_AXI_awaddr(39 downto 0) => axi_interconnect_2_M04_AXI_AWADDR(39 downto 0),
      M04_AXI_awprot(2 downto 0) => axi_interconnect_2_M04_AXI_AWPROT(2 downto 0),
      M04_AXI_awready => axi_interconnect_2_M04_AXI_AWREADY,
      M04_AXI_awvalid => axi_interconnect_2_M04_AXI_AWVALID,
      M04_AXI_bready => axi_interconnect_2_M04_AXI_BREADY,
      M04_AXI_bresp(1 downto 0) => axi_interconnect_2_M04_AXI_BRESP(1 downto 0),
      M04_AXI_bvalid => axi_interconnect_2_M04_AXI_BVALID,
      M04_AXI_rdata(31 downto 0) => axi_interconnect_2_M04_AXI_RDATA(31 downto 0),
      M04_AXI_rready => axi_interconnect_2_M04_AXI_RREADY,
      M04_AXI_rresp(1 downto 0) => axi_interconnect_2_M04_AXI_RRESP(1 downto 0),
      M04_AXI_rvalid => axi_interconnect_2_M04_AXI_RVALID,
      M04_AXI_wdata(31 downto 0) => axi_interconnect_2_M04_AXI_WDATA(31 downto 0),
      M04_AXI_wready => axi_interconnect_2_M04_AXI_WREADY,
      M04_AXI_wstrb(3 downto 0) => axi_interconnect_2_M04_AXI_WSTRB(3 downto 0),
      M04_AXI_wvalid => axi_interconnect_2_M04_AXI_WVALID,
      M05_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M05_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M05_AXI_araddr(39 downto 0) => axi_interconnect_2_M05_AXI_ARADDR(39 downto 0),
      M05_AXI_arprot(2 downto 0) => axi_interconnect_2_M05_AXI_ARPROT(2 downto 0),
      M05_AXI_arready => axi_interconnect_2_M05_AXI_ARREADY,
      M05_AXI_arvalid => axi_interconnect_2_M05_AXI_ARVALID,
      M05_AXI_awaddr(39 downto 0) => axi_interconnect_2_M05_AXI_AWADDR(39 downto 0),
      M05_AXI_awprot(2 downto 0) => axi_interconnect_2_M05_AXI_AWPROT(2 downto 0),
      M05_AXI_awready => axi_interconnect_2_M05_AXI_AWREADY,
      M05_AXI_awvalid => axi_interconnect_2_M05_AXI_AWVALID,
      M05_AXI_bready => axi_interconnect_2_M05_AXI_BREADY,
      M05_AXI_bresp(1 downto 0) => axi_interconnect_2_M05_AXI_BRESP(1 downto 0),
      M05_AXI_bvalid => axi_interconnect_2_M05_AXI_BVALID,
      M05_AXI_rdata(31 downto 0) => axi_interconnect_2_M05_AXI_RDATA(31 downto 0),
      M05_AXI_rready => axi_interconnect_2_M05_AXI_RREADY,
      M05_AXI_rresp(1 downto 0) => axi_interconnect_2_M05_AXI_RRESP(1 downto 0),
      M05_AXI_rvalid => axi_interconnect_2_M05_AXI_RVALID,
      M05_AXI_wdata(31 downto 0) => axi_interconnect_2_M05_AXI_WDATA(31 downto 0),
      M05_AXI_wready => axi_interconnect_2_M05_AXI_WREADY,
      M05_AXI_wstrb(3 downto 0) => axi_interconnect_2_M05_AXI_WSTRB(3 downto 0),
      M05_AXI_wvalid => axi_interconnect_2_M05_AXI_WVALID,
      M06_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M06_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M06_AXI_araddr(39 downto 0) => s00_axi3_1_ARADDR(39 downto 0),
      M06_AXI_arprot(2 downto 0) => s00_axi3_1_ARPROT(2 downto 0),
      M06_AXI_arready => s00_axi3_1_ARREADY,
      M06_AXI_arvalid => s00_axi3_1_ARVALID,
      M06_AXI_awaddr(39 downto 0) => s00_axi3_1_AWADDR(39 downto 0),
      M06_AXI_awprot(2 downto 0) => s00_axi3_1_AWPROT(2 downto 0),
      M06_AXI_awready => s00_axi3_1_AWREADY,
      M06_AXI_awvalid => s00_axi3_1_AWVALID,
      M06_AXI_bready => s00_axi3_1_BREADY,
      M06_AXI_bresp(1 downto 0) => s00_axi3_1_BRESP(1 downto 0),
      M06_AXI_bvalid => s00_axi3_1_BVALID,
      M06_AXI_rdata(31 downto 0) => s00_axi3_1_RDATA(31 downto 0),
      M06_AXI_rready => s00_axi3_1_RREADY,
      M06_AXI_rresp(1 downto 0) => s00_axi3_1_RRESP(1 downto 0),
      M06_AXI_rvalid => s00_axi3_1_RVALID,
      M06_AXI_wdata(31 downto 0) => s00_axi3_1_WDATA(31 downto 0),
      M06_AXI_wready => s00_axi3_1_WREADY,
      M06_AXI_wstrb(3 downto 0) => s00_axi3_1_WSTRB(3 downto 0),
      M06_AXI_wvalid => s00_axi3_1_WVALID,
      M07_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M07_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M07_AXI_araddr(39 downto 0) => axi_interconnect_2_M07_AXI_ARADDR(39 downto 0),
      M07_AXI_arprot(2 downto 0) => axi_interconnect_2_M07_AXI_ARPROT(2 downto 0),
      M07_AXI_arready => axi_interconnect_2_M07_AXI_ARREADY,
      M07_AXI_arvalid => axi_interconnect_2_M07_AXI_ARVALID,
      M07_AXI_awaddr(39 downto 0) => axi_interconnect_2_M07_AXI_AWADDR(39 downto 0),
      M07_AXI_awprot(2 downto 0) => axi_interconnect_2_M07_AXI_AWPROT(2 downto 0),
      M07_AXI_awready => axi_interconnect_2_M07_AXI_AWREADY,
      M07_AXI_awvalid => axi_interconnect_2_M07_AXI_AWVALID,
      M07_AXI_bready => axi_interconnect_2_M07_AXI_BREADY,
      M07_AXI_bresp(1 downto 0) => axi_interconnect_2_M07_AXI_BRESP(1 downto 0),
      M07_AXI_bvalid => axi_interconnect_2_M07_AXI_BVALID,
      M07_AXI_rdata(31 downto 0) => axi_interconnect_2_M07_AXI_RDATA(31 downto 0),
      M07_AXI_rready => axi_interconnect_2_M07_AXI_RREADY,
      M07_AXI_rresp(1 downto 0) => axi_interconnect_2_M07_AXI_RRESP(1 downto 0),
      M07_AXI_rvalid => axi_interconnect_2_M07_AXI_RVALID,
      M07_AXI_wdata(31 downto 0) => axi_interconnect_2_M07_AXI_WDATA(31 downto 0),
      M07_AXI_wready => axi_interconnect_2_M07_AXI_WREADY,
      M07_AXI_wstrb(3 downto 0) => axi_interconnect_2_M07_AXI_WSTRB(3 downto 0),
      M07_AXI_wvalid => axi_interconnect_2_M07_AXI_WVALID,
      M08_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M08_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M08_AXI_araddr(39 downto 0) => axi_interconnect_2_M08_AXI_ARADDR(39 downto 0),
      M08_AXI_arprot(2 downto 0) => axi_interconnect_2_M08_AXI_ARPROT(2 downto 0),
      M08_AXI_arready => axi_interconnect_2_M08_AXI_ARREADY,
      M08_AXI_arvalid => axi_interconnect_2_M08_AXI_ARVALID,
      M08_AXI_awaddr(39 downto 0) => axi_interconnect_2_M08_AXI_AWADDR(39 downto 0),
      M08_AXI_awprot(2 downto 0) => axi_interconnect_2_M08_AXI_AWPROT(2 downto 0),
      M08_AXI_awready => axi_interconnect_2_M08_AXI_AWREADY,
      M08_AXI_awvalid => axi_interconnect_2_M08_AXI_AWVALID,
      M08_AXI_bready => axi_interconnect_2_M08_AXI_BREADY,
      M08_AXI_bresp(1 downto 0) => axi_interconnect_2_M08_AXI_BRESP(1 downto 0),
      M08_AXI_bvalid => axi_interconnect_2_M08_AXI_BVALID,
      M08_AXI_rdata(31 downto 0) => axi_interconnect_2_M08_AXI_RDATA(31 downto 0),
      M08_AXI_rready => axi_interconnect_2_M08_AXI_RREADY,
      M08_AXI_rresp(1 downto 0) => axi_interconnect_2_M08_AXI_RRESP(1 downto 0),
      M08_AXI_rvalid => axi_interconnect_2_M08_AXI_RVALID,
      M08_AXI_wdata(31 downto 0) => axi_interconnect_2_M08_AXI_WDATA(31 downto 0),
      M08_AXI_wready => axi_interconnect_2_M08_AXI_WREADY,
      M08_AXI_wstrb(3 downto 0) => axi_interconnect_2_M08_AXI_WSTRB(3 downto 0),
      M08_AXI_wvalid => axi_interconnect_2_M08_AXI_WVALID,
      M09_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M09_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M09_AXI_araddr(39 downto 0) => axi_interconnect_2_M09_AXI_ARADDR(39 downto 0),
      M09_AXI_arprot(2 downto 0) => axi_interconnect_2_M09_AXI_ARPROT(2 downto 0),
      M09_AXI_arready => axi_interconnect_2_M09_AXI_ARREADY,
      M09_AXI_arvalid => axi_interconnect_2_M09_AXI_ARVALID,
      M09_AXI_awaddr(39 downto 0) => axi_interconnect_2_M09_AXI_AWADDR(39 downto 0),
      M09_AXI_awprot(2 downto 0) => axi_interconnect_2_M09_AXI_AWPROT(2 downto 0),
      M09_AXI_awready => axi_interconnect_2_M09_AXI_AWREADY,
      M09_AXI_awvalid => axi_interconnect_2_M09_AXI_AWVALID,
      M09_AXI_bready => axi_interconnect_2_M09_AXI_BREADY,
      M09_AXI_bresp(1 downto 0) => axi_interconnect_2_M09_AXI_BRESP(1 downto 0),
      M09_AXI_bvalid => axi_interconnect_2_M09_AXI_BVALID,
      M09_AXI_rdata(31 downto 0) => axi_interconnect_2_M09_AXI_RDATA(31 downto 0),
      M09_AXI_rready => axi_interconnect_2_M09_AXI_RREADY,
      M09_AXI_rresp(1 downto 0) => axi_interconnect_2_M09_AXI_RRESP(1 downto 0),
      M09_AXI_rvalid => axi_interconnect_2_M09_AXI_RVALID,
      M09_AXI_wdata(31 downto 0) => axi_interconnect_2_M09_AXI_WDATA(31 downto 0),
      M09_AXI_wready => axi_interconnect_2_M09_AXI_WREADY,
      M09_AXI_wstrb(3 downto 0) => axi_interconnect_2_M09_AXI_WSTRB(3 downto 0),
      M09_AXI_wvalid => axi_interconnect_2_M09_AXI_WVALID,
      M10_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M10_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M10_AXI_araddr(39 downto 0) => axi_interconnect_2_M10_AXI_ARADDR(39 downto 0),
      M10_AXI_arprot(2 downto 0) => axi_interconnect_2_M10_AXI_ARPROT(2 downto 0),
      M10_AXI_arready => axi_interconnect_2_M10_AXI_ARREADY,
      M10_AXI_arvalid => axi_interconnect_2_M10_AXI_ARVALID,
      M10_AXI_awaddr(39 downto 0) => axi_interconnect_2_M10_AXI_AWADDR(39 downto 0),
      M10_AXI_awprot(2 downto 0) => axi_interconnect_2_M10_AXI_AWPROT(2 downto 0),
      M10_AXI_awready => axi_interconnect_2_M10_AXI_AWREADY,
      M10_AXI_awvalid => axi_interconnect_2_M10_AXI_AWVALID,
      M10_AXI_bready => axi_interconnect_2_M10_AXI_BREADY,
      M10_AXI_bresp(1 downto 0) => axi_interconnect_2_M10_AXI_BRESP(1 downto 0),
      M10_AXI_bvalid => axi_interconnect_2_M10_AXI_BVALID,
      M10_AXI_rdata(31 downto 0) => axi_interconnect_2_M10_AXI_RDATA(31 downto 0),
      M10_AXI_rready => axi_interconnect_2_M10_AXI_RREADY,
      M10_AXI_rresp(1 downto 0) => axi_interconnect_2_M10_AXI_RRESP(1 downto 0),
      M10_AXI_rvalid => axi_interconnect_2_M10_AXI_RVALID,
      M10_AXI_wdata(31 downto 0) => axi_interconnect_2_M10_AXI_WDATA(31 downto 0),
      M10_AXI_wready => axi_interconnect_2_M10_AXI_WREADY,
      M10_AXI_wstrb(3 downto 0) => axi_interconnect_2_M10_AXI_WSTRB(3 downto 0),
      M10_AXI_wvalid => axi_interconnect_2_M10_AXI_WVALID,
      M11_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M11_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M11_AXI_araddr(39 downto 0) => axi_interconnect_2_M11_AXI_ARADDR(39 downto 0),
      M11_AXI_arprot(2 downto 0) => axi_interconnect_2_M11_AXI_ARPROT(2 downto 0),
      M11_AXI_arready => axi_interconnect_2_M11_AXI_ARREADY,
      M11_AXI_arvalid => axi_interconnect_2_M11_AXI_ARVALID,
      M11_AXI_awaddr(39 downto 0) => axi_interconnect_2_M11_AXI_AWADDR(39 downto 0),
      M11_AXI_awprot(2 downto 0) => axi_interconnect_2_M11_AXI_AWPROT(2 downto 0),
      M11_AXI_awready => axi_interconnect_2_M11_AXI_AWREADY,
      M11_AXI_awvalid => axi_interconnect_2_M11_AXI_AWVALID,
      M11_AXI_bready => axi_interconnect_2_M11_AXI_BREADY,
      M11_AXI_bresp(1 downto 0) => axi_interconnect_2_M11_AXI_BRESP(1 downto 0),
      M11_AXI_bvalid => axi_interconnect_2_M11_AXI_BVALID,
      M11_AXI_rdata(31 downto 0) => axi_interconnect_2_M11_AXI_RDATA(31 downto 0),
      M11_AXI_rready => axi_interconnect_2_M11_AXI_RREADY,
      M11_AXI_rresp(1 downto 0) => axi_interconnect_2_M11_AXI_RRESP(1 downto 0),
      M11_AXI_rvalid => axi_interconnect_2_M11_AXI_RVALID,
      M11_AXI_wdata(31 downto 0) => axi_interconnect_2_M11_AXI_WDATA(31 downto 0),
      M11_AXI_wready => axi_interconnect_2_M11_AXI_WREADY,
      M11_AXI_wstrb(3 downto 0) => axi_interconnect_2_M11_AXI_WSTRB(3 downto 0),
      M11_AXI_wvalid => axi_interconnect_2_M11_AXI_WVALID,
      M12_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M12_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M12_AXI_araddr(39 downto 0) => axi_interconnect_2_M12_AXI_ARADDR(39 downto 0),
      M12_AXI_arprot(2 downto 0) => axi_interconnect_2_M12_AXI_ARPROT(2 downto 0),
      M12_AXI_arready => axi_interconnect_2_M12_AXI_ARREADY,
      M12_AXI_arvalid => axi_interconnect_2_M12_AXI_ARVALID,
      M12_AXI_awaddr(39 downto 0) => axi_interconnect_2_M12_AXI_AWADDR(39 downto 0),
      M12_AXI_awprot(2 downto 0) => axi_interconnect_2_M12_AXI_AWPROT(2 downto 0),
      M12_AXI_awready => axi_interconnect_2_M12_AXI_AWREADY,
      M12_AXI_awvalid => axi_interconnect_2_M12_AXI_AWVALID,
      M12_AXI_bready => axi_interconnect_2_M12_AXI_BREADY,
      M12_AXI_bresp(1 downto 0) => axi_interconnect_2_M12_AXI_BRESP(1 downto 0),
      M12_AXI_bvalid => axi_interconnect_2_M12_AXI_BVALID,
      M12_AXI_rdata(31 downto 0) => axi_interconnect_2_M12_AXI_RDATA(31 downto 0),
      M12_AXI_rready => axi_interconnect_2_M12_AXI_RREADY,
      M12_AXI_rresp(1 downto 0) => axi_interconnect_2_M12_AXI_RRESP(1 downto 0),
      M12_AXI_rvalid => axi_interconnect_2_M12_AXI_RVALID,
      M12_AXI_wdata(31 downto 0) => axi_interconnect_2_M12_AXI_WDATA(31 downto 0),
      M12_AXI_wready => axi_interconnect_2_M12_AXI_WREADY,
      M12_AXI_wstrb(3 downto 0) => axi_interconnect_2_M12_AXI_WSTRB(3 downto 0),
      M12_AXI_wvalid => axi_interconnect_2_M12_AXI_WVALID,
      M13_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M13_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M13_AXI_araddr(39 downto 0) => axi_interconnect_2_M13_AXI_ARADDR(39 downto 0),
      M13_AXI_arprot(2 downto 0) => axi_interconnect_2_M13_AXI_ARPROT(2 downto 0),
      M13_AXI_arready => axi_interconnect_2_M13_AXI_ARREADY,
      M13_AXI_arvalid => axi_interconnect_2_M13_AXI_ARVALID,
      M13_AXI_awaddr(39 downto 0) => axi_interconnect_2_M13_AXI_AWADDR(39 downto 0),
      M13_AXI_awprot(2 downto 0) => axi_interconnect_2_M13_AXI_AWPROT(2 downto 0),
      M13_AXI_awready => axi_interconnect_2_M13_AXI_AWREADY,
      M13_AXI_awvalid => axi_interconnect_2_M13_AXI_AWVALID,
      M13_AXI_bready => axi_interconnect_2_M13_AXI_BREADY,
      M13_AXI_bresp(1 downto 0) => axi_interconnect_2_M13_AXI_BRESP(1 downto 0),
      M13_AXI_bvalid => axi_interconnect_2_M13_AXI_BVALID,
      M13_AXI_rdata(31 downto 0) => axi_interconnect_2_M13_AXI_RDATA(31 downto 0),
      M13_AXI_rready => axi_interconnect_2_M13_AXI_RREADY,
      M13_AXI_rresp(1 downto 0) => axi_interconnect_2_M13_AXI_RRESP(1 downto 0),
      M13_AXI_rvalid => axi_interconnect_2_M13_AXI_RVALID,
      M13_AXI_wdata(31 downto 0) => axi_interconnect_2_M13_AXI_WDATA(31 downto 0),
      M13_AXI_wready => axi_interconnect_2_M13_AXI_WREADY,
      M13_AXI_wstrb(3 downto 0) => axi_interconnect_2_M13_AXI_WSTRB(3 downto 0),
      M13_AXI_wvalid => axi_interconnect_2_M13_AXI_WVALID,
      M14_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M14_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M14_AXI_araddr(39 downto 0) => axi_interconnect_2_M14_AXI_ARADDR(39 downto 0),
      M14_AXI_arprot(2 downto 0) => axi_interconnect_2_M14_AXI_ARPROT(2 downto 0),
      M14_AXI_arready => axi_interconnect_2_M14_AXI_ARREADY,
      M14_AXI_arvalid => axi_interconnect_2_M14_AXI_ARVALID,
      M14_AXI_awaddr(39 downto 0) => axi_interconnect_2_M14_AXI_AWADDR(39 downto 0),
      M14_AXI_awprot(2 downto 0) => axi_interconnect_2_M14_AXI_AWPROT(2 downto 0),
      M14_AXI_awready => axi_interconnect_2_M14_AXI_AWREADY,
      M14_AXI_awvalid => axi_interconnect_2_M14_AXI_AWVALID,
      M14_AXI_bready => axi_interconnect_2_M14_AXI_BREADY,
      M14_AXI_bresp(1 downto 0) => axi_interconnect_2_M14_AXI_BRESP(1 downto 0),
      M14_AXI_bvalid => axi_interconnect_2_M14_AXI_BVALID,
      M14_AXI_rdata(31 downto 0) => axi_interconnect_2_M14_AXI_RDATA(31 downto 0),
      M14_AXI_rready => axi_interconnect_2_M14_AXI_RREADY,
      M14_AXI_rresp(1 downto 0) => axi_interconnect_2_M14_AXI_RRESP(1 downto 0),
      M14_AXI_rvalid => axi_interconnect_2_M14_AXI_RVALID,
      M14_AXI_wdata(31 downto 0) => axi_interconnect_2_M14_AXI_WDATA(31 downto 0),
      M14_AXI_wready => axi_interconnect_2_M14_AXI_WREADY,
      M14_AXI_wstrb(3 downto 0) => axi_interconnect_2_M14_AXI_WSTRB(3 downto 0),
      M14_AXI_wvalid => axi_interconnect_2_M14_AXI_WVALID,
      M15_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M15_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M15_AXI_araddr(39 downto 0) => axi_interconnect_2_M15_AXI_ARADDR(39 downto 0),
      M15_AXI_arprot(2 downto 0) => axi_interconnect_2_M15_AXI_ARPROT(2 downto 0),
      M15_AXI_arready => axi_interconnect_2_M15_AXI_ARREADY,
      M15_AXI_arvalid => axi_interconnect_2_M15_AXI_ARVALID,
      M15_AXI_awaddr(39 downto 0) => axi_interconnect_2_M15_AXI_AWADDR(39 downto 0),
      M15_AXI_awprot(2 downto 0) => axi_interconnect_2_M15_AXI_AWPROT(2 downto 0),
      M15_AXI_awready => axi_interconnect_2_M15_AXI_AWREADY,
      M15_AXI_awvalid => axi_interconnect_2_M15_AXI_AWVALID,
      M15_AXI_bready => axi_interconnect_2_M15_AXI_BREADY,
      M15_AXI_bresp(1 downto 0) => axi_interconnect_2_M15_AXI_BRESP(1 downto 0),
      M15_AXI_bvalid => axi_interconnect_2_M15_AXI_BVALID,
      M15_AXI_rdata(31 downto 0) => axi_interconnect_2_M15_AXI_RDATA(31 downto 0),
      M15_AXI_rready => axi_interconnect_2_M15_AXI_RREADY,
      M15_AXI_rresp(1 downto 0) => axi_interconnect_2_M15_AXI_RRESP(1 downto 0),
      M15_AXI_rvalid => axi_interconnect_2_M15_AXI_RVALID,
      M15_AXI_wdata(31 downto 0) => axi_interconnect_2_M15_AXI_WDATA(31 downto 0),
      M15_AXI_wready => axi_interconnect_2_M15_AXI_WREADY,
      M15_AXI_wstrb(3 downto 0) => axi_interconnect_2_M15_AXI_WSTRB(3 downto 0),
      M15_AXI_wvalid => axi_interconnect_2_M15_AXI_WVALID,
      M16_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M16_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M16_AXI_araddr(39 downto 0) => axi_interconnect_2_M16_AXI_ARADDR(39 downto 0),
      M16_AXI_arprot(2 downto 0) => axi_interconnect_2_M16_AXI_ARPROT(2 downto 0),
      M16_AXI_arready => axi_interconnect_2_M16_AXI_ARREADY,
      M16_AXI_arvalid => axi_interconnect_2_M16_AXI_ARVALID,
      M16_AXI_awaddr(39 downto 0) => axi_interconnect_2_M16_AXI_AWADDR(39 downto 0),
      M16_AXI_awprot(2 downto 0) => axi_interconnect_2_M16_AXI_AWPROT(2 downto 0),
      M16_AXI_awready => axi_interconnect_2_M16_AXI_AWREADY,
      M16_AXI_awvalid => axi_interconnect_2_M16_AXI_AWVALID,
      M16_AXI_bready => axi_interconnect_2_M16_AXI_BREADY,
      M16_AXI_bresp(1 downto 0) => axi_interconnect_2_M16_AXI_BRESP(1 downto 0),
      M16_AXI_bvalid => axi_interconnect_2_M16_AXI_BVALID,
      M16_AXI_rdata(31 downto 0) => axi_interconnect_2_M16_AXI_RDATA(31 downto 0),
      M16_AXI_rready => axi_interconnect_2_M16_AXI_RREADY,
      M16_AXI_rresp(1 downto 0) => axi_interconnect_2_M16_AXI_RRESP(1 downto 0),
      M16_AXI_rvalid => axi_interconnect_2_M16_AXI_RVALID,
      M16_AXI_wdata(31 downto 0) => axi_interconnect_2_M16_AXI_WDATA(31 downto 0),
      M16_AXI_wready => axi_interconnect_2_M16_AXI_WREADY,
      M16_AXI_wstrb(3 downto 0) => axi_interconnect_2_M16_AXI_WSTRB(3 downto 0),
      M16_AXI_wvalid => axi_interconnect_2_M16_AXI_WVALID,
      M17_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M17_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M17_AXI_araddr(39 downto 0) => axi_interconnect_2_M17_AXI_ARADDR(39 downto 0),
      M17_AXI_arprot(2 downto 0) => axi_interconnect_2_M17_AXI_ARPROT(2 downto 0),
      M17_AXI_arready => axi_interconnect_2_M17_AXI_ARREADY,
      M17_AXI_arvalid => axi_interconnect_2_M17_AXI_ARVALID,
      M17_AXI_awaddr(39 downto 0) => axi_interconnect_2_M17_AXI_AWADDR(39 downto 0),
      M17_AXI_awprot(2 downto 0) => axi_interconnect_2_M17_AXI_AWPROT(2 downto 0),
      M17_AXI_awready => axi_interconnect_2_M17_AXI_AWREADY,
      M17_AXI_awvalid => axi_interconnect_2_M17_AXI_AWVALID,
      M17_AXI_bready => axi_interconnect_2_M17_AXI_BREADY,
      M17_AXI_bresp(1 downto 0) => axi_interconnect_2_M17_AXI_BRESP(1 downto 0),
      M17_AXI_bvalid => axi_interconnect_2_M17_AXI_BVALID,
      M17_AXI_rdata(31 downto 0) => axi_interconnect_2_M17_AXI_RDATA(31 downto 0),
      M17_AXI_rready => axi_interconnect_2_M17_AXI_RREADY,
      M17_AXI_rresp(1 downto 0) => axi_interconnect_2_M17_AXI_RRESP(1 downto 0),
      M17_AXI_rvalid => axi_interconnect_2_M17_AXI_RVALID,
      M17_AXI_wdata(31 downto 0) => axi_interconnect_2_M17_AXI_WDATA(31 downto 0),
      M17_AXI_wready => axi_interconnect_2_M17_AXI_WREADY,
      M17_AXI_wstrb(3 downto 0) => axi_interconnect_2_M17_AXI_WSTRB(3 downto 0),
      M17_AXI_wvalid => axi_interconnect_2_M17_AXI_WVALID,
      M18_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M18_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M18_AXI_araddr(39 downto 0) => axi_interconnect_2_M18_AXI_ARADDR(39 downto 0),
      M18_AXI_arprot(2 downto 0) => axi_interconnect_2_M18_AXI_ARPROT(2 downto 0),
      M18_AXI_arready => axi_interconnect_2_M18_AXI_ARREADY,
      M18_AXI_arvalid => axi_interconnect_2_M18_AXI_ARVALID,
      M18_AXI_awaddr(39 downto 0) => axi_interconnect_2_M18_AXI_AWADDR(39 downto 0),
      M18_AXI_awprot(2 downto 0) => axi_interconnect_2_M18_AXI_AWPROT(2 downto 0),
      M18_AXI_awready => axi_interconnect_2_M18_AXI_AWREADY,
      M18_AXI_awvalid => axi_interconnect_2_M18_AXI_AWVALID,
      M18_AXI_bready => axi_interconnect_2_M18_AXI_BREADY,
      M18_AXI_bresp(1 downto 0) => axi_interconnect_2_M18_AXI_BRESP(1 downto 0),
      M18_AXI_bvalid => axi_interconnect_2_M18_AXI_BVALID,
      M18_AXI_rdata(31 downto 0) => axi_interconnect_2_M18_AXI_RDATA(31 downto 0),
      M18_AXI_rready => axi_interconnect_2_M18_AXI_RREADY,
      M18_AXI_rresp(1 downto 0) => axi_interconnect_2_M18_AXI_RRESP(1 downto 0),
      M18_AXI_rvalid => axi_interconnect_2_M18_AXI_RVALID,
      M18_AXI_wdata(31 downto 0) => axi_interconnect_2_M18_AXI_WDATA(31 downto 0),
      M18_AXI_wready => axi_interconnect_2_M18_AXI_WREADY,
      M18_AXI_wstrb(3 downto 0) => axi_interconnect_2_M18_AXI_WSTRB(3 downto 0),
      M18_AXI_wvalid => axi_interconnect_2_M18_AXI_WVALID,
      M19_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M19_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M19_AXI_araddr(39 downto 0) => axi_interconnect_2_M19_AXI_ARADDR(39 downto 0),
      M19_AXI_arprot(2 downto 0) => axi_interconnect_2_M19_AXI_ARPROT(2 downto 0),
      M19_AXI_arready => axi_interconnect_2_M19_AXI_ARREADY,
      M19_AXI_arvalid => axi_interconnect_2_M19_AXI_ARVALID,
      M19_AXI_awaddr(39 downto 0) => axi_interconnect_2_M19_AXI_AWADDR(39 downto 0),
      M19_AXI_awprot(2 downto 0) => axi_interconnect_2_M19_AXI_AWPROT(2 downto 0),
      M19_AXI_awready => axi_interconnect_2_M19_AXI_AWREADY,
      M19_AXI_awvalid => axi_interconnect_2_M19_AXI_AWVALID,
      M19_AXI_bready => axi_interconnect_2_M19_AXI_BREADY,
      M19_AXI_bresp(1 downto 0) => axi_interconnect_2_M19_AXI_BRESP(1 downto 0),
      M19_AXI_bvalid => axi_interconnect_2_M19_AXI_BVALID,
      M19_AXI_rdata(31 downto 0) => axi_interconnect_2_M19_AXI_RDATA(31 downto 0),
      M19_AXI_rready => axi_interconnect_2_M19_AXI_RREADY,
      M19_AXI_rresp(1 downto 0) => axi_interconnect_2_M19_AXI_RRESP(1 downto 0),
      M19_AXI_rvalid => axi_interconnect_2_M19_AXI_RVALID,
      M19_AXI_wdata(31 downto 0) => axi_interconnect_2_M19_AXI_WDATA(31 downto 0),
      M19_AXI_wready => axi_interconnect_2_M19_AXI_WREADY,
      M19_AXI_wstrb(3 downto 0) => axi_interconnect_2_M19_AXI_WSTRB(3 downto 0),
      M19_AXI_wvalid => axi_interconnect_2_M19_AXI_WVALID,
      M20_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M20_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M20_AXI_araddr(39 downto 0) => axi_interconnect_2_M20_AXI_ARADDR(39 downto 0),
      M20_AXI_arprot(2 downto 0) => axi_interconnect_2_M20_AXI_ARPROT(2 downto 0),
      M20_AXI_arready => axi_interconnect_2_M20_AXI_ARREADY,
      M20_AXI_arvalid => axi_interconnect_2_M20_AXI_ARVALID,
      M20_AXI_awaddr(39 downto 0) => axi_interconnect_2_M20_AXI_AWADDR(39 downto 0),
      M20_AXI_awprot(2 downto 0) => axi_interconnect_2_M20_AXI_AWPROT(2 downto 0),
      M20_AXI_awready => axi_interconnect_2_M20_AXI_AWREADY,
      M20_AXI_awvalid => axi_interconnect_2_M20_AXI_AWVALID,
      M20_AXI_bready => axi_interconnect_2_M20_AXI_BREADY,
      M20_AXI_bresp(1 downto 0) => axi_interconnect_2_M20_AXI_BRESP(1 downto 0),
      M20_AXI_bvalid => axi_interconnect_2_M20_AXI_BVALID,
      M20_AXI_rdata(31 downto 0) => axi_interconnect_2_M20_AXI_RDATA(31 downto 0),
      M20_AXI_rready => axi_interconnect_2_M20_AXI_RREADY,
      M20_AXI_rresp(1 downto 0) => axi_interconnect_2_M20_AXI_RRESP(1 downto 0),
      M20_AXI_rvalid => axi_interconnect_2_M20_AXI_RVALID,
      M20_AXI_wdata(31 downto 0) => axi_interconnect_2_M20_AXI_WDATA(31 downto 0),
      M20_AXI_wready => axi_interconnect_2_M20_AXI_WREADY,
      M20_AXI_wstrb(3 downto 0) => axi_interconnect_2_M20_AXI_WSTRB(3 downto 0),
      M20_AXI_wvalid => axi_interconnect_2_M20_AXI_WVALID,
      M21_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M21_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M21_AXI_araddr(39 downto 0) => axi_interconnect_2_M21_AXI_ARADDR(39 downto 0),
      M21_AXI_arprot(2 downto 0) => axi_interconnect_2_M21_AXI_ARPROT(2 downto 0),
      M21_AXI_arready => axi_interconnect_2_M21_AXI_ARREADY,
      M21_AXI_arvalid => axi_interconnect_2_M21_AXI_ARVALID,
      M21_AXI_awaddr(39 downto 0) => axi_interconnect_2_M21_AXI_AWADDR(39 downto 0),
      M21_AXI_awprot(2 downto 0) => axi_interconnect_2_M21_AXI_AWPROT(2 downto 0),
      M21_AXI_awready => axi_interconnect_2_M21_AXI_AWREADY,
      M21_AXI_awvalid => axi_interconnect_2_M21_AXI_AWVALID,
      M21_AXI_bready => axi_interconnect_2_M21_AXI_BREADY,
      M21_AXI_bresp(1 downto 0) => axi_interconnect_2_M21_AXI_BRESP(1 downto 0),
      M21_AXI_bvalid => axi_interconnect_2_M21_AXI_BVALID,
      M21_AXI_rdata(31 downto 0) => axi_interconnect_2_M21_AXI_RDATA(31 downto 0),
      M21_AXI_rready => axi_interconnect_2_M21_AXI_RREADY,
      M21_AXI_rresp(1 downto 0) => axi_interconnect_2_M21_AXI_RRESP(1 downto 0),
      M21_AXI_rvalid => axi_interconnect_2_M21_AXI_RVALID,
      M21_AXI_wdata(31 downto 0) => axi_interconnect_2_M21_AXI_WDATA(31 downto 0),
      M21_AXI_wready => axi_interconnect_2_M21_AXI_WREADY,
      M21_AXI_wstrb(3 downto 0) => axi_interconnect_2_M21_AXI_WSTRB(3 downto 0),
      M21_AXI_wvalid => axi_interconnect_2_M21_AXI_WVALID,
      M22_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M22_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M22_AXI_araddr(39 downto 0) => axi_interconnect_2_M22_AXI_ARADDR(39 downto 0),
      M22_AXI_arprot(2 downto 0) => axi_interconnect_2_M22_AXI_ARPROT(2 downto 0),
      M22_AXI_arready => axi_interconnect_2_M22_AXI_ARREADY,
      M22_AXI_arvalid => axi_interconnect_2_M22_AXI_ARVALID,
      M22_AXI_awaddr(39 downto 0) => axi_interconnect_2_M22_AXI_AWADDR(39 downto 0),
      M22_AXI_awprot(2 downto 0) => axi_interconnect_2_M22_AXI_AWPROT(2 downto 0),
      M22_AXI_awready => axi_interconnect_2_M22_AXI_AWREADY,
      M22_AXI_awvalid => axi_interconnect_2_M22_AXI_AWVALID,
      M22_AXI_bready => axi_interconnect_2_M22_AXI_BREADY,
      M22_AXI_bresp(1 downto 0) => axi_interconnect_2_M22_AXI_BRESP(1 downto 0),
      M22_AXI_bvalid => axi_interconnect_2_M22_AXI_BVALID,
      M22_AXI_rdata(31 downto 0) => axi_interconnect_2_M22_AXI_RDATA(31 downto 0),
      M22_AXI_rready => axi_interconnect_2_M22_AXI_RREADY,
      M22_AXI_rresp(1 downto 0) => axi_interconnect_2_M22_AXI_RRESP(1 downto 0),
      M22_AXI_rvalid => axi_interconnect_2_M22_AXI_RVALID,
      M22_AXI_wdata(31 downto 0) => axi_interconnect_2_M22_AXI_WDATA(31 downto 0),
      M22_AXI_wready => axi_interconnect_2_M22_AXI_WREADY,
      M22_AXI_wstrb(3 downto 0) => axi_interconnect_2_M22_AXI_WSTRB(3 downto 0),
      M22_AXI_wvalid => axi_interconnect_2_M22_AXI_WVALID,
      M23_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M23_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M23_AXI_araddr(39 downto 0) => axi_interconnect_2_M23_AXI_ARADDR(39 downto 0),
      M23_AXI_arprot(2 downto 0) => axi_interconnect_2_M23_AXI_ARPROT(2 downto 0),
      M23_AXI_arready => axi_interconnect_2_M23_AXI_ARREADY,
      M23_AXI_arvalid => axi_interconnect_2_M23_AXI_ARVALID,
      M23_AXI_awaddr(39 downto 0) => axi_interconnect_2_M23_AXI_AWADDR(39 downto 0),
      M23_AXI_awprot(2 downto 0) => axi_interconnect_2_M23_AXI_AWPROT(2 downto 0),
      M23_AXI_awready => axi_interconnect_2_M23_AXI_AWREADY,
      M23_AXI_awvalid => axi_interconnect_2_M23_AXI_AWVALID,
      M23_AXI_bready => axi_interconnect_2_M23_AXI_BREADY,
      M23_AXI_bresp(1 downto 0) => axi_interconnect_2_M23_AXI_BRESP(1 downto 0),
      M23_AXI_bvalid => axi_interconnect_2_M23_AXI_BVALID,
      M23_AXI_rdata(31 downto 0) => axi_interconnect_2_M23_AXI_RDATA(31 downto 0),
      M23_AXI_rready => axi_interconnect_2_M23_AXI_RREADY,
      M23_AXI_rresp(1 downto 0) => axi_interconnect_2_M23_AXI_RRESP(1 downto 0),
      M23_AXI_rvalid => axi_interconnect_2_M23_AXI_RVALID,
      M23_AXI_wdata(31 downto 0) => axi_interconnect_2_M23_AXI_WDATA(31 downto 0),
      M23_AXI_wready => axi_interconnect_2_M23_AXI_WREADY,
      M23_AXI_wstrb(3 downto 0) => axi_interconnect_2_M23_AXI_WSTRB(3 downto 0),
      M23_AXI_wvalid => axi_interconnect_2_M23_AXI_WVALID,
      M24_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      M24_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      M24_AXI_araddr(39 downto 0) => axi_interconnect_2_M24_AXI_ARADDR(39 downto 0),
      M24_AXI_arprot(2 downto 0) => axi_interconnect_2_M24_AXI_ARPROT(2 downto 0),
      M24_AXI_arready => axi_interconnect_2_M24_AXI_ARREADY,
      M24_AXI_arvalid => axi_interconnect_2_M24_AXI_ARVALID,
      M24_AXI_awaddr(39 downto 0) => axi_interconnect_2_M24_AXI_AWADDR(39 downto 0),
      M24_AXI_awprot(2 downto 0) => axi_interconnect_2_M24_AXI_AWPROT(2 downto 0),
      M24_AXI_awready => axi_interconnect_2_M24_AXI_AWREADY,
      M24_AXI_awvalid => axi_interconnect_2_M24_AXI_AWVALID,
      M24_AXI_bready => axi_interconnect_2_M24_AXI_BREADY,
      M24_AXI_bresp(1 downto 0) => axi_interconnect_2_M24_AXI_BRESP(1 downto 0),
      M24_AXI_bvalid => axi_interconnect_2_M24_AXI_BVALID,
      M24_AXI_rdata(31 downto 0) => axi_interconnect_2_M24_AXI_RDATA(31 downto 0),
      M24_AXI_rready => axi_interconnect_2_M24_AXI_RREADY,
      M24_AXI_rresp(1 downto 0) => axi_interconnect_2_M24_AXI_RRESP(1 downto 0),
      M24_AXI_rvalid => axi_interconnect_2_M24_AXI_RVALID,
      M24_AXI_wdata(31 downto 0) => axi_interconnect_2_M24_AXI_WDATA(31 downto 0),
      M24_AXI_wready => axi_interconnect_2_M24_AXI_WREADY,
      M24_AXI_wstrb(3 downto 0) => axi_interconnect_2_M24_AXI_WSTRB(3 downto 0),
      M24_AXI_wvalid => axi_interconnect_2_M24_AXI_WVALID,
      S00_ACLK => zynq_ultra_ps_e_0_pl_clk0,
      S00_ARESETN => rst_ps8_0_96M_peripheral_aresetn(0),
      S00_AXI_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      S00_AXI_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      S00_AXI_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      S00_AXI_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      S00_AXI_arlock(0) => S00_AXI_1_ARLOCK,
      S00_AXI_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      S00_AXI_arready => S00_AXI_1_ARREADY,
      S00_AXI_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      S00_AXI_arvalid => S00_AXI_1_ARVALID,
      S00_AXI_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      S00_AXI_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      S00_AXI_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      S00_AXI_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      S00_AXI_awlock(0) => S00_AXI_1_AWLOCK,
      S00_AXI_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      S00_AXI_awready => S00_AXI_1_AWREADY,
      S00_AXI_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      S00_AXI_awvalid => S00_AXI_1_AWVALID,
      S00_AXI_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      S00_AXI_bready => S00_AXI_1_BREADY,
      S00_AXI_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      S00_AXI_bvalid => S00_AXI_1_BVALID,
      S00_AXI_rdata(127 downto 0) => S00_AXI_1_RDATA(127 downto 0),
      S00_AXI_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      S00_AXI_rlast => S00_AXI_1_RLAST,
      S00_AXI_rready => S00_AXI_1_RREADY,
      S00_AXI_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      S00_AXI_rvalid => S00_AXI_1_RVALID,
      S00_AXI_wdata(127 downto 0) => S00_AXI_1_WDATA(127 downto 0),
      S00_AXI_wlast => S00_AXI_1_WLAST,
      S00_AXI_wready => S00_AXI_1_WREADY,
      S00_AXI_wstrb(15 downto 0) => S00_AXI_1_WSTRB(15 downto 0),
      S00_AXI_wvalid => S00_AXI_1_WVALID
    );
control_block: entity work.control_block_imp_10CR7DP
     port map (
      Din_0(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      adc_clk => MTS_Block_adc_clk,
      adc_control => control_block_adc_control,
      dac_clk => MTS_Block_dac_clk1,
      dac_control => control_block_dest_out_0
    );
dac_dma_block: entity work.dac_dma_block_imp_1CO7CYH
     port map (
      M00_AXIS_tdata(255 downto 0) => dac_dma_block_M00_AXIS_TDATA(255 downto 0),
      M00_AXIS_tkeep(31 downto 0) => dac_dma_block_M00_AXIS_TKEEP(31 downto 0),
      M00_AXIS_tlast => dac_dma_block_M00_AXIS_TLAST,
      M00_AXIS_tready => dac_dma_block_M00_AXIS_TREADY,
      M00_AXIS_tvalid => dac_dma_block_M00_AXIS_tvalid,
      M01_AXIS_tdata(255 downto 0) => dac_dma_block_M01_AXIS_TDATA(255 downto 0),
      M01_AXIS_tkeep(31 downto 0) => dac_dma_block_M01_AXIS_TKEEP(31 downto 0),
      M01_AXIS_tlast => dac_dma_block_M01_AXIS_TLAST,
      M01_AXIS_tready => dac_dma_block_M01_AXIS_TREADY,
      M01_AXIS_tvalid => dac_dma_block_M01_AXIS_tvalid,
      M02_AXIS_tdata(255 downto 0) => dac_dma_block_M02_AXIS_TDATA(255 downto 0),
      M02_AXIS_tkeep(31 downto 0) => dac_dma_block_M02_AXIS_TKEEP(31 downto 0),
      M02_AXIS_tlast => dac_dma_block_M02_AXIS_TLAST,
      M02_AXIS_tready => dac_dma_block_M02_AXIS_TREADY,
      M02_AXIS_tvalid => dac_dma_block_M02_AXIS_tvalid,
      M03_AXIS_tdata(255 downto 0) => dac_dma_block_M03_AXIS_TDATA(255 downto 0),
      M03_AXIS_tkeep(31 downto 0) => dac_dma_block_M03_AXIS_TKEEP(31 downto 0),
      M03_AXIS_tlast => dac_dma_block_M03_AXIS_TLAST,
      M03_AXIS_tready => dac_dma_block_M03_AXIS_TREADY,
      M03_AXIS_tvalid => dac_dma_block_M03_AXIS_tvalid,
      M04_AXIS_tdata(255 downto 0) => dac_dma_block_M04_AXIS_TDATA(255 downto 0),
      M04_AXIS_tkeep(31 downto 0) => dac_dma_block_M04_AXIS_TKEEP(31 downto 0),
      M04_AXIS_tlast => dac_dma_block_M04_AXIS_TLAST,
      M04_AXIS_tready => dac_dma_block_M04_AXIS_TREADY,
      M04_AXIS_tvalid => dac_dma_block_M04_AXIS_tvalid,
      M05_AXIS_tdata(255 downto 0) => dac_dma_block_M05_AXIS_TDATA(255 downto 0),
      M05_AXIS_tkeep(31 downto 0) => dac_dma_block_M05_AXIS_TKEEP(31 downto 0),
      M05_AXIS_tlast => dac_dma_block_M05_AXIS_TLAST,
      M05_AXIS_tready => dac_dma_block_M05_AXIS_TREADY,
      M05_AXIS_tvalid => dac_dma_block_M05_AXIS_tvalid,
      M06_AXIS_tdata(255 downto 0) => dac_dma_block_M06_AXIS_TDATA(255 downto 0),
      M06_AXIS_tkeep(31 downto 0) => dac_dma_block_M06_AXIS_TKEEP(31 downto 0),
      M06_AXIS_tlast => dac_dma_block_M06_AXIS_TLAST,
      M06_AXIS_tready => dac_dma_block_M06_AXIS_TREADY,
      M06_AXIS_tvalid => dac_dma_block_M06_AXIS_tvalid,
      M07_AXIS_tdata(255 downto 0) => dac_dma_block_M07_AXIS_TDATA(255 downto 0),
      M07_AXIS_tkeep(31 downto 0) => dac_dma_block_M07_AXIS_TKEEP(31 downto 0),
      M07_AXIS_tlast => dac_dma_block_M07_AXIS_TLAST,
      M07_AXIS_tready => dac_dma_block_M07_AXIS_TREADY,
      M07_AXIS_tvalid => dac_dma_block_M07_AXIS_tvalid,
      M_AXI_MM2S_araddr(63 downto 0) => dac_dma_block_M_AXI_MM2S_ARADDR(63 downto 0),
      M_AXI_MM2S_arburst(1 downto 0) => dac_dma_block_M_AXI_MM2S_ARBURST(1 downto 0),
      M_AXI_MM2S_arcache(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARCACHE(3 downto 0),
      M_AXI_MM2S_arlen(7 downto 0) => dac_dma_block_M_AXI_MM2S_ARLEN(7 downto 0),
      M_AXI_MM2S_arlock(0) => dac_dma_block_M_AXI_MM2S_ARLOCK(0),
      M_AXI_MM2S_arprot(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARPROT(2 downto 0),
      M_AXI_MM2S_arqos(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARQOS(3 downto 0),
      M_AXI_MM2S_arready => dac_dma_block_M_AXI_MM2S_ARREADY,
      M_AXI_MM2S_arregion(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARREGION(3 downto 0),
      M_AXI_MM2S_arsize(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARSIZE(2 downto 0),
      M_AXI_MM2S_arvalid => dac_dma_block_M_AXI_MM2S_ARVALID,
      M_AXI_MM2S_rdata(511 downto 0) => dac_dma_block_M_AXI_MM2S_RDATA(511 downto 0),
      M_AXI_MM2S_rlast => dac_dma_block_M_AXI_MM2S_RLAST,
      M_AXI_MM2S_rready => dac_dma_block_M_AXI_MM2S_RREADY,
      M_AXI_MM2S_rresp(1 downto 0) => dac_dma_block_M_AXI_MM2S_RRESP(1 downto 0),
      M_AXI_MM2S_rvalid => dac_dma_block_M_AXI_MM2S_RVALID,
      S_AXI_LITE_araddr(39 downto 0) => S_AXI_LITE_1_ARADDR(39 downto 0),
      S_AXI_LITE_arready(0) => S_AXI_LITE_1_ARREADY(0),
      S_AXI_LITE_arvalid(0) => S_AXI_LITE_1_ARVALID(0),
      S_AXI_LITE_awaddr(39 downto 0) => S_AXI_LITE_1_AWADDR(39 downto 0),
      S_AXI_LITE_awready(0) => S_AXI_LITE_1_AWREADY(0),
      S_AXI_LITE_awvalid(0) => S_AXI_LITE_1_AWVALID(0),
      S_AXI_LITE_bready(0) => S_AXI_LITE_1_BREADY(0),
      S_AXI_LITE_bresp(1 downto 0) => S_AXI_LITE_1_BRESP(1 downto 0),
      S_AXI_LITE_bvalid(0) => S_AXI_LITE_1_BVALID(0),
      S_AXI_LITE_rdata(31 downto 0) => S_AXI_LITE_1_RDATA(31 downto 0),
      S_AXI_LITE_rready(0) => S_AXI_LITE_1_RREADY(0),
      S_AXI_LITE_rresp(1 downto 0) => S_AXI_LITE_1_RRESP(1 downto 0),
      S_AXI_LITE_rvalid(0) => S_AXI_LITE_1_RVALID(0),
      S_AXI_LITE_wdata(31 downto 0) => S_AXI_LITE_1_WDATA(31 downto 0),
      S_AXI_LITE_wready(0) => S_AXI_LITE_1_WREADY(0),
      S_AXI_LITE_wvalid(0) => S_AXI_LITE_1_WVALID(0),
      aresetn_300Mhz => rst_ddr4_0_333M_peripheral_aresetn(0),
      axi_resetn => rst_ps8_0_96M_peripheral_aresetn(0),
      m_axi_mm2s_aclk => ddr_block_c0_ddr4_ui_clk,
      s_axi_lite_aclk => zynq_ultra_ps_e_0_pl_clk0
    );
ddr_block: entity work.ddr_block_imp_118PY8B
     port map (
      ARESETN => rst_ddr4_0_333M_peripheral_aresetn(0),
      HPM0_AXI_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      HPM0_AXI_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      HPM0_AXI_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      HPM0_AXI_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID(15 downto 0),
      HPM0_AXI_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      HPM0_AXI_arlock(0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK,
      HPM0_AXI_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      HPM0_AXI_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      HPM0_AXI_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY,
      HPM0_AXI_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      HPM0_AXI_aruser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARUSER(15 downto 0),
      HPM0_AXI_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID,
      HPM0_AXI_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      HPM0_AXI_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      HPM0_AXI_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      HPM0_AXI_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID(15 downto 0),
      HPM0_AXI_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      HPM0_AXI_awlock(0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK,
      HPM0_AXI_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      HPM0_AXI_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      HPM0_AXI_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY,
      HPM0_AXI_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      HPM0_AXI_awuser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWUSER(15 downto 0),
      HPM0_AXI_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID,
      HPM0_AXI_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID(15 downto 0),
      HPM0_AXI_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY,
      HPM0_AXI_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      HPM0_AXI_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID,
      HPM0_AXI_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA(127 downto 0),
      HPM0_AXI_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID(15 downto 0),
      HPM0_AXI_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST,
      HPM0_AXI_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY,
      HPM0_AXI_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      HPM0_AXI_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID,
      HPM0_AXI_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA(127 downto 0),
      HPM0_AXI_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST,
      HPM0_AXI_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY,
      HPM0_AXI_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB(15 downto 0),
      HPM0_AXI_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID,
      S00_AXI_araddr(63 downto 0) => ddr_writer_0_M00_AXI_ARADDR(63 downto 0),
      S00_AXI_arburst(1 downto 0) => ddr_writer_0_M00_AXI_ARBURST(1 downto 0),
      S00_AXI_arcache(3 downto 0) => ddr_writer_0_M00_AXI_ARCACHE(3 downto 0),
      S00_AXI_arid(2 downto 0) => ddr_writer_0_M00_AXI_ARID(2 downto 0),
      S00_AXI_arlen(7 downto 0) => ddr_writer_0_M00_AXI_ARLEN(7 downto 0),
      S00_AXI_arlock => ddr_writer_0_M00_AXI_ARLOCK,
      S00_AXI_arprot(2 downto 0) => ddr_writer_0_M00_AXI_ARPROT(2 downto 0),
      S00_AXI_arqos(3 downto 0) => ddr_writer_0_M00_AXI_ARQOS(3 downto 0),
      S00_AXI_arready => ddr_writer_0_M00_AXI_ARREADY,
      S00_AXI_arsize(2 downto 0) => ddr_writer_0_M00_AXI_ARSIZE(2 downto 0),
      S00_AXI_arvalid => ddr_writer_0_M00_AXI_ARVALID,
      S00_AXI_awaddr(63 downto 0) => ddr_writer_0_M00_AXI_AWADDR(63 downto 0),
      S00_AXI_awburst(1 downto 0) => ddr_writer_0_M00_AXI_AWBURST(1 downto 0),
      S00_AXI_awcache(3 downto 0) => ddr_writer_0_M00_AXI_AWCACHE(3 downto 0),
      S00_AXI_awid(2 downto 0) => ddr_writer_0_M00_AXI_AWID(2 downto 0),
      S00_AXI_awlen(7 downto 0) => ddr_writer_0_M00_AXI_AWLEN(7 downto 0),
      S00_AXI_awlock => ddr_writer_0_M00_AXI_AWLOCK,
      S00_AXI_awprot(2 downto 0) => ddr_writer_0_M00_AXI_AWPROT(2 downto 0),
      S00_AXI_awqos(3 downto 0) => ddr_writer_0_M00_AXI_AWQOS(3 downto 0),
      S00_AXI_awready => ddr_writer_0_M00_AXI_AWREADY,
      S00_AXI_awsize(2 downto 0) => ddr_writer_0_M00_AXI_AWSIZE(2 downto 0),
      S00_AXI_awvalid => ddr_writer_0_M00_AXI_AWVALID,
      S00_AXI_bid(2 downto 0) => ddr_writer_0_M00_AXI_BID(2 downto 0),
      S00_AXI_bready => ddr_writer_0_M00_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => ddr_writer_0_M00_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => ddr_writer_0_M00_AXI_BVALID,
      S00_AXI_rdata(511 downto 0) => ddr_writer_0_M00_AXI_RDATA(511 downto 0),
      S00_AXI_rid(2 downto 0) => ddr_writer_0_M00_AXI_RID(2 downto 0),
      S00_AXI_rlast => ddr_writer_0_M00_AXI_RLAST,
      S00_AXI_rready => ddr_writer_0_M00_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => ddr_writer_0_M00_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => ddr_writer_0_M00_AXI_RVALID,
      S00_AXI_wdata(511 downto 0) => ddr_writer_0_M00_AXI_WDATA(511 downto 0),
      S00_AXI_wlast => ddr_writer_0_M00_AXI_WLAST,
      S00_AXI_wready => ddr_writer_0_M00_AXI_WREADY,
      S00_AXI_wstrb(63 downto 0) => ddr_writer_0_M00_AXI_WSTRB(63 downto 0),
      S00_AXI_wvalid => ddr_writer_0_M00_AXI_WVALID,
      S_AXI_araddr(63 downto 0) => dac_dma_block_M_AXI_MM2S_ARADDR(63 downto 0),
      S_AXI_arburst(1 downto 0) => dac_dma_block_M_AXI_MM2S_ARBURST(1 downto 0),
      S_AXI_arcache(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARCACHE(3 downto 0),
      S_AXI_arlen(7 downto 0) => dac_dma_block_M_AXI_MM2S_ARLEN(7 downto 0),
      S_AXI_arlock(0) => dac_dma_block_M_AXI_MM2S_ARLOCK(0),
      S_AXI_arprot(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARPROT(2 downto 0),
      S_AXI_arqos(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARQOS(3 downto 0),
      S_AXI_arready => dac_dma_block_M_AXI_MM2S_ARREADY,
      S_AXI_arregion(3 downto 0) => dac_dma_block_M_AXI_MM2S_ARREGION(3 downto 0),
      S_AXI_arsize(2 downto 0) => dac_dma_block_M_AXI_MM2S_ARSIZE(2 downto 0),
      S_AXI_arvalid => dac_dma_block_M_AXI_MM2S_ARVALID,
      S_AXI_rdata(511 downto 0) => dac_dma_block_M_AXI_MM2S_RDATA(511 downto 0),
      S_AXI_rlast => dac_dma_block_M_AXI_MM2S_RLAST,
      S_AXI_rready => dac_dma_block_M_AXI_MM2S_RREADY,
      S_AXI_rresp(1 downto 0) => dac_dma_block_M_AXI_MM2S_RRESP(1 downto 0),
      S_AXI_rvalid => dac_dma_block_M_AXI_MM2S_RVALID,
      c0_ddr4_ui_clk => ddr_block_c0_ddr4_ui_clk,
      c0_ddr4_ui_clk_sync_rst => ddr4_0_c0_ddr4_ui_clk_sync_rst,
      ddr4_sdram_act_n => ddr4_0_C0_DDR4_ACT_N,
      ddr4_sdram_adr(16 downto 0) => ddr4_0_C0_DDR4_ADR(16 downto 0),
      ddr4_sdram_ba(1 downto 0) => ddr4_0_C0_DDR4_BA(1 downto 0),
      ddr4_sdram_bg => ddr4_0_C0_DDR4_BG,
      ddr4_sdram_ck_c => ddr4_0_C0_DDR4_CK_C,
      ddr4_sdram_ck_t => ddr4_0_C0_DDR4_CK_T,
      ddr4_sdram_cke => ddr4_0_C0_DDR4_CKE,
      ddr4_sdram_cs_n => ddr4_0_C0_DDR4_CS_N,
      ddr4_sdram_dm_n(7 downto 0) => ddr4_sdram_dm_n(7 downto 0),
      ddr4_sdram_dq(63 downto 0) => ddr4_sdram_dq(63 downto 0),
      ddr4_sdram_dqs_c(7 downto 0) => ddr4_sdram_dqs_c(7 downto 0),
      ddr4_sdram_dqs_t(7 downto 0) => ddr4_sdram_dqs_t(7 downto 0),
      ddr4_sdram_odt => ddr4_0_C0_DDR4_ODT,
      ddr4_sdram_reset_n => ddr4_0_C0_DDR4_RESET_N,
      reset => reset_1,
      user_si570_sysclk_clk_n => default_sysclk1_300mhz_1_CLK_N,
      user_si570_sysclk_clk_p => default_sysclk1_300mhz_1_CLK_P
    );
ddr_writer_0: component design_1_ddr_writer_0_7
     port map (
      m00_axi_aclk => ddr_block_c0_ddr4_ui_clk,
      m00_axi_araddr(63 downto 0) => ddr_writer_0_M00_AXI_ARADDR(63 downto 0),
      m00_axi_arburst(1 downto 0) => ddr_writer_0_M00_AXI_ARBURST(1 downto 0),
      m00_axi_arcache(3 downto 0) => ddr_writer_0_M00_AXI_ARCACHE(3 downto 0),
      m00_axi_aresetn => rst_ddr4_0_333M_peripheral_aresetn(0),
      m00_axi_arid(2 downto 0) => ddr_writer_0_M00_AXI_ARID(2 downto 0),
      m00_axi_arlen(7 downto 0) => ddr_writer_0_M00_AXI_ARLEN(7 downto 0),
      m00_axi_arlock => ddr_writer_0_M00_AXI_ARLOCK,
      m00_axi_arprot(2 downto 0) => ddr_writer_0_M00_AXI_ARPROT(2 downto 0),
      m00_axi_arqos(3 downto 0) => ddr_writer_0_M00_AXI_ARQOS(3 downto 0),
      m00_axi_arready => ddr_writer_0_M00_AXI_ARREADY,
      m00_axi_arsize(2 downto 0) => ddr_writer_0_M00_AXI_ARSIZE(2 downto 0),
      m00_axi_arvalid => ddr_writer_0_M00_AXI_ARVALID,
      m00_axi_awaddr(63 downto 0) => ddr_writer_0_M00_AXI_AWADDR(63 downto 0),
      m00_axi_awburst(1 downto 0) => ddr_writer_0_M00_AXI_AWBURST(1 downto 0),
      m00_axi_awcache(3 downto 0) => ddr_writer_0_M00_AXI_AWCACHE(3 downto 0),
      m00_axi_awid(2 downto 0) => ddr_writer_0_M00_AXI_AWID(2 downto 0),
      m00_axi_awlen(7 downto 0) => ddr_writer_0_M00_AXI_AWLEN(7 downto 0),
      m00_axi_awlock => ddr_writer_0_M00_AXI_AWLOCK,
      m00_axi_awprot(2 downto 0) => ddr_writer_0_M00_AXI_AWPROT(2 downto 0),
      m00_axi_awqos(3 downto 0) => ddr_writer_0_M00_AXI_AWQOS(3 downto 0),
      m00_axi_awready => ddr_writer_0_M00_AXI_AWREADY,
      m00_axi_awsize(2 downto 0) => ddr_writer_0_M00_AXI_AWSIZE(2 downto 0),
      m00_axi_awvalid => ddr_writer_0_M00_AXI_AWVALID,
      m00_axi_bid(2 downto 0) => ddr_writer_0_M00_AXI_BID(2 downto 0),
      m00_axi_bready => ddr_writer_0_M00_AXI_BREADY,
      m00_axi_bresp(1 downto 0) => ddr_writer_0_M00_AXI_BRESP(1 downto 0),
      m00_axi_bvalid => ddr_writer_0_M00_AXI_BVALID,
      m00_axi_rdata(511 downto 0) => ddr_writer_0_M00_AXI_RDATA(511 downto 0),
      m00_axi_rid(2 downto 0) => ddr_writer_0_M00_AXI_RID(2 downto 0),
      m00_axi_rlast => ddr_writer_0_M00_AXI_RLAST,
      m00_axi_rready => ddr_writer_0_M00_AXI_RREADY,
      m00_axi_rresp(1 downto 0) => ddr_writer_0_M00_AXI_RRESP(1 downto 0),
      m00_axi_rvalid => ddr_writer_0_M00_AXI_RVALID,
      m00_axi_wdata(511 downto 0) => ddr_writer_0_M00_AXI_WDATA(511 downto 0),
      m00_axi_wlast => ddr_writer_0_M00_AXI_WLAST,
      m00_axi_wready => ddr_writer_0_M00_AXI_WREADY,
      m00_axi_wstrb(63 downto 0) => ddr_writer_0_M00_AXI_WSTRB(63 downto 0),
      m00_axi_wvalid => ddr_writer_0_M00_AXI_WVALID,
      pd_flag => xlconstant_0_dout(0),
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_araddr(3 downto 0) => axi_interconnect_2_M02_AXI_ARADDR(3 downto 0),
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s00_axi_arprot(2 downto 0) => axi_interconnect_2_M02_AXI_ARPROT(2 downto 0),
      s00_axi_arready => axi_interconnect_2_M02_AXI_ARREADY,
      s00_axi_arvalid => axi_interconnect_2_M02_AXI_ARVALID,
      s00_axi_awaddr(3 downto 0) => axi_interconnect_2_M02_AXI_AWADDR(3 downto 0),
      s00_axi_awprot(2 downto 0) => axi_interconnect_2_M02_AXI_AWPROT(2 downto 0),
      s00_axi_awready => axi_interconnect_2_M02_AXI_AWREADY,
      s00_axi_awvalid => axi_interconnect_2_M02_AXI_AWVALID,
      s00_axi_bready => axi_interconnect_2_M02_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => axi_interconnect_2_M02_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => axi_interconnect_2_M02_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => axi_interconnect_2_M02_AXI_RDATA(31 downto 0),
      s00_axi_rready => axi_interconnect_2_M02_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => axi_interconnect_2_M02_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => axi_interconnect_2_M02_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => axi_interconnect_2_M02_AXI_WDATA(31 downto 0),
      s00_axi_wready => axi_interconnect_2_M02_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => axi_interconnect_2_M02_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => axi_interconnect_2_M02_AXI_WVALID,
      s00_axis_aclk => ddr_block_c0_ddr4_ui_clk,
      s00_axis_aresetn => rst_ddr4_0_333M_peripheral_aresetn(0),
      s00_axis_tdata(511 downto 0) => hier_0_m_axi_stream_TDATA(511 downto 0),
      s00_axis_tlast => hier_0_m_axi_stream_TLAST,
      s00_axis_tready => hier_0_m_axi_stream_TREADY,
      s00_axis_tstrb(63 downto 0) => B"1111111111111111111111111111111111111111111111111111111111111111",
      s00_axis_tvalid => hier_0_m_axi_stream_TVALID
    );
reset_block: entity work.reset_block_imp_163H2QK
     port map (
      ext_reset_in => zynq_ultra_ps_e_0_pl_resetn0,
      ext_reset_in1 => ddr4_0_c0_ddr4_ui_clk_sync_rst,
      peripheral_aresetn(0) => rst_ps8_0_96M_peripheral_aresetn(0),
      peripheral_aresetn1(0) => reset_block_peripheral_aresetn1(0),
      peripheral_aresetn2(0) => rst_ddr4_0_333M_peripheral_aresetn(0),
      peripheral_aresetn3(0) => reset_block_peripheral_aresetn3(0),
      slowest_sync_clk => zynq_ultra_ps_e_0_pl_clk0,
      slowest_sync_clk1 => MTS_Block_dac_clk,
      slowest_sync_clk2 => ddr_block_c0_ddr4_ui_clk,
      slowest_sync_clk3 => s_axis_aclk1_1
    );
rx_datapath: entity work.rx_datapath_imp_1CZ6PC5
     port map (
      Din_0(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      S_AXIS0_tdata(127 downto 0) => SPB_blocks_M00_AXIS2_TDATA(127 downto 0),
      S_AXIS0_tlast => SPB_blocks_M00_AXIS2_TLAST,
      S_AXIS0_tready => SPB_blocks_M00_AXIS2_TREADY,
      S_AXIS0_tvalid => SPB_blocks_M00_AXIS2_TVALID,
      S_AXIS1_tdata(127 downto 0) => SPB_blocks_M01_AXIS2_TDATA(127 downto 0),
      S_AXIS1_tlast => SPB_blocks_M01_AXIS2_TLAST,
      S_AXIS1_tready => SPB_blocks_M01_AXIS2_TREADY,
      S_AXIS1_tvalid => SPB_blocks_M01_AXIS2_TVALID,
      S_AXIS22_tdata(127 downto 0) => SPB_blocks_M00_AXIS3_TDATA(127 downto 0),
      S_AXIS22_tlast => SPB_blocks_M00_AXIS3_TLAST,
      S_AXIS22_tready => SPB_blocks_M00_AXIS3_TREADY,
      S_AXIS22_tvalid => SPB_blocks_M00_AXIS3_TVALID,
      S_AXIS2_tdata(127 downto 0) => SPB_blocks_M01_AXIS3_TDATA(127 downto 0),
      S_AXIS2_tlast => SPB_blocks_M01_AXIS3_TLAST,
      S_AXIS2_tready => SPB_blocks_M01_AXIS3_TREADY,
      S_AXIS2_tvalid => SPB_blocks_M01_AXIS3_TVALID,
      S_AXIS3_tdata(127 downto 0) => SPB_blocks_M01_AXIS1_TDATA(127 downto 0),
      S_AXIS3_tlast => SPB_blocks_M01_AXIS1_TLAST,
      S_AXIS3_tready => SPB_blocks_M01_AXIS1_TREADY,
      S_AXIS3_tvalid => SPB_blocks_M01_AXIS1_TVALID,
      S_AXIS4_tdata(127 downto 0) => SPB_blocks_M00_AXIS_TDATA(127 downto 0),
      S_AXIS4_tlast => SPB_blocks_M00_AXIS_TLAST,
      S_AXIS4_tready => SPB_blocks_M00_AXIS_TREADY,
      S_AXIS4_tvalid => SPB_blocks_M00_AXIS_TVALID,
      S_AXIS5_tdata(127 downto 0) => SPB_blocks_M01_AXIS_TDATA(127 downto 0),
      S_AXIS5_tlast => SPB_blocks_M01_AXIS_TLAST,
      S_AXIS5_tready => SPB_blocks_M01_AXIS_TREADY,
      S_AXIS5_tvalid => SPB_blocks_M01_AXIS_TVALID,
      S_AXIS_tdata(127 downto 0) => SPB_blocks_M00_AXIS1_TDATA(127 downto 0),
      S_AXIS_tlast => SPB_blocks_M00_AXIS1_TLAST,
      S_AXIS_tready => SPB_blocks_M00_AXIS1_TREADY,
      S_AXIS_tvalid => SPB_blocks_M00_AXIS1_TVALID,
      adc_clk => s_axis_aclk1_1,
      adc_clk_aresetn(0) => reset_block_peripheral_aresetn3(0),
      adc_clk_soft_aresetn(0) => aresetn_2(0),
      axi_resetn(0) => rst_ddr4_0_333M_peripheral_aresetn(0),
      m_axi_stream_tdata(511 downto 0) => hier_0_m_axi_stream_TDATA(511 downto 0),
      m_axi_stream_tlast => hier_0_m_axi_stream_TLAST,
      m_axi_stream_tready => hier_0_m_axi_stream_TREADY,
      m_axi_stream_tvalid => hier_0_m_axi_stream_TVALID,
      s00_axi1_araddr(39 downto 0) => axi_interconnect_2_M09_AXI_ARADDR(39 downto 0),
      s00_axi1_arprot(2 downto 0) => axi_interconnect_2_M09_AXI_ARPROT(2 downto 0),
      s00_axi1_arready => axi_interconnect_2_M09_AXI_ARREADY,
      s00_axi1_arvalid => axi_interconnect_2_M09_AXI_ARVALID,
      s00_axi1_awaddr(39 downto 0) => axi_interconnect_2_M09_AXI_AWADDR(39 downto 0),
      s00_axi1_awprot(2 downto 0) => axi_interconnect_2_M09_AXI_AWPROT(2 downto 0),
      s00_axi1_awready => axi_interconnect_2_M09_AXI_AWREADY,
      s00_axi1_awvalid => axi_interconnect_2_M09_AXI_AWVALID,
      s00_axi1_bready => axi_interconnect_2_M09_AXI_BREADY,
      s00_axi1_bresp(1 downto 0) => axi_interconnect_2_M09_AXI_BRESP(1 downto 0),
      s00_axi1_bvalid => axi_interconnect_2_M09_AXI_BVALID,
      s00_axi1_rdata(31 downto 0) => axi_interconnect_2_M09_AXI_RDATA(31 downto 0),
      s00_axi1_rready => axi_interconnect_2_M09_AXI_RREADY,
      s00_axi1_rresp(1 downto 0) => axi_interconnect_2_M09_AXI_RRESP(1 downto 0),
      s00_axi1_rvalid => axi_interconnect_2_M09_AXI_RVALID,
      s00_axi1_wdata(31 downto 0) => axi_interconnect_2_M09_AXI_WDATA(31 downto 0),
      s00_axi1_wready => axi_interconnect_2_M09_AXI_WREADY,
      s00_axi1_wstrb(3 downto 0) => axi_interconnect_2_M09_AXI_WSTRB(3 downto 0),
      s00_axi1_wvalid => axi_interconnect_2_M09_AXI_WVALID,
      s00_axi2_araddr(39 downto 0) => axi_interconnect_2_M12_AXI_ARADDR(39 downto 0),
      s00_axi2_arprot(2 downto 0) => axi_interconnect_2_M12_AXI_ARPROT(2 downto 0),
      s00_axi2_arready => axi_interconnect_2_M12_AXI_ARREADY,
      s00_axi2_arvalid => axi_interconnect_2_M12_AXI_ARVALID,
      s00_axi2_awaddr(39 downto 0) => axi_interconnect_2_M12_AXI_AWADDR(39 downto 0),
      s00_axi2_awprot(2 downto 0) => axi_interconnect_2_M12_AXI_AWPROT(2 downto 0),
      s00_axi2_awready => axi_interconnect_2_M12_AXI_AWREADY,
      s00_axi2_awvalid => axi_interconnect_2_M12_AXI_AWVALID,
      s00_axi2_bready => axi_interconnect_2_M12_AXI_BREADY,
      s00_axi2_bresp(1 downto 0) => axi_interconnect_2_M12_AXI_BRESP(1 downto 0),
      s00_axi2_bvalid => axi_interconnect_2_M12_AXI_BVALID,
      s00_axi2_rdata(31 downto 0) => axi_interconnect_2_M12_AXI_RDATA(31 downto 0),
      s00_axi2_rready => axi_interconnect_2_M12_AXI_RREADY,
      s00_axi2_rresp(1 downto 0) => axi_interconnect_2_M12_AXI_RRESP(1 downto 0),
      s00_axi2_rvalid => axi_interconnect_2_M12_AXI_RVALID,
      s00_axi2_wdata(31 downto 0) => axi_interconnect_2_M12_AXI_WDATA(31 downto 0),
      s00_axi2_wready => axi_interconnect_2_M12_AXI_WREADY,
      s00_axi2_wstrb(3 downto 0) => axi_interconnect_2_M12_AXI_WSTRB(3 downto 0),
      s00_axi2_wvalid => axi_interconnect_2_M12_AXI_WVALID,
      s00_axi3_araddr(39 downto 0) => s00_axi3_1_ARADDR(39 downto 0),
      s00_axi3_arprot(2 downto 0) => s00_axi3_1_ARPROT(2 downto 0),
      s00_axi3_arready => s00_axi3_1_ARREADY,
      s00_axi3_arvalid => s00_axi3_1_ARVALID,
      s00_axi3_awaddr(39 downto 0) => s00_axi3_1_AWADDR(39 downto 0),
      s00_axi3_awprot(2 downto 0) => s00_axi3_1_AWPROT(2 downto 0),
      s00_axi3_awready => s00_axi3_1_AWREADY,
      s00_axi3_awvalid => s00_axi3_1_AWVALID,
      s00_axi3_bready => s00_axi3_1_BREADY,
      s00_axi3_bresp(1 downto 0) => s00_axi3_1_BRESP(1 downto 0),
      s00_axi3_bvalid => s00_axi3_1_BVALID,
      s00_axi3_rdata(31 downto 0) => s00_axi3_1_RDATA(31 downto 0),
      s00_axi3_rready => s00_axi3_1_RREADY,
      s00_axi3_rresp(1 downto 0) => s00_axi3_1_RRESP(1 downto 0),
      s00_axi3_rvalid => s00_axi3_1_RVALID,
      s00_axi3_wdata(31 downto 0) => s00_axi3_1_WDATA(31 downto 0),
      s00_axi3_wready => s00_axi3_1_WREADY,
      s00_axi3_wstrb(3 downto 0) => s00_axi3_1_WSTRB(3 downto 0),
      s00_axi3_wvalid => s00_axi3_1_WVALID,
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_araddr(39 downto 0) => axi_interconnect_2_M03_AXI_ARADDR(39 downto 0),
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s00_axi_arprot(2 downto 0) => axi_interconnect_2_M03_AXI_ARPROT(2 downto 0),
      s00_axi_arready => axi_interconnect_2_M03_AXI_ARREADY,
      s00_axi_arvalid => axi_interconnect_2_M03_AXI_ARVALID,
      s00_axi_awaddr(39 downto 0) => axi_interconnect_2_M03_AXI_AWADDR(39 downto 0),
      s00_axi_awprot(2 downto 0) => axi_interconnect_2_M03_AXI_AWPROT(2 downto 0),
      s00_axi_awready => axi_interconnect_2_M03_AXI_AWREADY,
      s00_axi_awvalid => axi_interconnect_2_M03_AXI_AWVALID,
      s00_axi_bready => axi_interconnect_2_M03_AXI_BREADY,
      s00_axi_bresp(1 downto 0) => axi_interconnect_2_M03_AXI_BRESP(1 downto 0),
      s00_axi_bvalid => axi_interconnect_2_M03_AXI_BVALID,
      s00_axi_rdata(31 downto 0) => axi_interconnect_2_M03_AXI_RDATA(31 downto 0),
      s00_axi_rready => axi_interconnect_2_M03_AXI_RREADY,
      s00_axi_rresp(1 downto 0) => axi_interconnect_2_M03_AXI_RRESP(1 downto 0),
      s00_axi_rvalid => axi_interconnect_2_M03_AXI_RVALID,
      s00_axi_wdata(31 downto 0) => axi_interconnect_2_M03_AXI_WDATA(31 downto 0),
      s00_axi_wready => axi_interconnect_2_M03_AXI_WREADY,
      s00_axi_wstrb(3 downto 0) => axi_interconnect_2_M03_AXI_WSTRB(3 downto 0),
      s00_axi_wvalid => axi_interconnect_2_M03_AXI_WVALID,
      s_axis_aclk => ddr_block_c0_ddr4_ui_clk
    );
tx_datapath: entity work.tx_datapath_imp_CKY28M
     port map (
      Din_0(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      S00_AXI1_araddr(39 downto 0) => axi_interconnect_2_M05_AXI_ARADDR(39 downto 0),
      S00_AXI1_arprot(2 downto 0) => axi_interconnect_2_M05_AXI_ARPROT(2 downto 0),
      S00_AXI1_arready => axi_interconnect_2_M05_AXI_ARREADY,
      S00_AXI1_arvalid => axi_interconnect_2_M05_AXI_ARVALID,
      S00_AXI1_awaddr(39 downto 0) => axi_interconnect_2_M05_AXI_AWADDR(39 downto 0),
      S00_AXI1_awprot(2 downto 0) => axi_interconnect_2_M05_AXI_AWPROT(2 downto 0),
      S00_AXI1_awready => axi_interconnect_2_M05_AXI_AWREADY,
      S00_AXI1_awvalid => axi_interconnect_2_M05_AXI_AWVALID,
      S00_AXI1_bready => axi_interconnect_2_M05_AXI_BREADY,
      S00_AXI1_bresp(1 downto 0) => axi_interconnect_2_M05_AXI_BRESP(1 downto 0),
      S00_AXI1_bvalid => axi_interconnect_2_M05_AXI_BVALID,
      S00_AXI1_rdata(31 downto 0) => axi_interconnect_2_M05_AXI_RDATA(31 downto 0),
      S00_AXI1_rready => axi_interconnect_2_M05_AXI_RREADY,
      S00_AXI1_rresp(1 downto 0) => axi_interconnect_2_M05_AXI_RRESP(1 downto 0),
      S00_AXI1_rvalid => axi_interconnect_2_M05_AXI_RVALID,
      S00_AXI1_wdata(31 downto 0) => axi_interconnect_2_M05_AXI_WDATA(31 downto 0),
      S00_AXI1_wready => axi_interconnect_2_M05_AXI_WREADY,
      S00_AXI1_wstrb(3 downto 0) => axi_interconnect_2_M05_AXI_WSTRB(3 downto 0),
      S00_AXI1_wvalid => axi_interconnect_2_M05_AXI_WVALID,
      S00_AXI2_araddr(39 downto 0) => axi_interconnect_2_M17_AXI_ARADDR(39 downto 0),
      S00_AXI2_arprot(2 downto 0) => axi_interconnect_2_M17_AXI_ARPROT(2 downto 0),
      S00_AXI2_arready => axi_interconnect_2_M17_AXI_ARREADY,
      S00_AXI2_arvalid => axi_interconnect_2_M17_AXI_ARVALID,
      S00_AXI2_awaddr(39 downto 0) => axi_interconnect_2_M17_AXI_AWADDR(39 downto 0),
      S00_AXI2_awprot(2 downto 0) => axi_interconnect_2_M17_AXI_AWPROT(2 downto 0),
      S00_AXI2_awready => axi_interconnect_2_M17_AXI_AWREADY,
      S00_AXI2_awvalid => axi_interconnect_2_M17_AXI_AWVALID,
      S00_AXI2_bready => axi_interconnect_2_M17_AXI_BREADY,
      S00_AXI2_bresp(1 downto 0) => axi_interconnect_2_M17_AXI_BRESP(1 downto 0),
      S00_AXI2_bvalid => axi_interconnect_2_M17_AXI_BVALID,
      S00_AXI2_rdata(31 downto 0) => axi_interconnect_2_M17_AXI_RDATA(31 downto 0),
      S00_AXI2_rready => axi_interconnect_2_M17_AXI_RREADY,
      S00_AXI2_rresp(1 downto 0) => axi_interconnect_2_M17_AXI_RRESP(1 downto 0),
      S00_AXI2_rvalid => axi_interconnect_2_M17_AXI_RVALID,
      S00_AXI2_wdata(31 downto 0) => axi_interconnect_2_M17_AXI_WDATA(31 downto 0),
      S00_AXI2_wready => axi_interconnect_2_M17_AXI_WREADY,
      S00_AXI2_wstrb(3 downto 0) => axi_interconnect_2_M17_AXI_WSTRB(3 downto 0),
      S00_AXI2_wvalid => axi_interconnect_2_M17_AXI_WVALID,
      S00_AXI3_araddr(39 downto 0) => axi_interconnect_2_M19_AXI_ARADDR(39 downto 0),
      S00_AXI3_arprot(2 downto 0) => axi_interconnect_2_M19_AXI_ARPROT(2 downto 0),
      S00_AXI3_arready => axi_interconnect_2_M19_AXI_ARREADY,
      S00_AXI3_arvalid => axi_interconnect_2_M19_AXI_ARVALID,
      S00_AXI3_awaddr(39 downto 0) => axi_interconnect_2_M19_AXI_AWADDR(39 downto 0),
      S00_AXI3_awprot(2 downto 0) => axi_interconnect_2_M19_AXI_AWPROT(2 downto 0),
      S00_AXI3_awready => axi_interconnect_2_M19_AXI_AWREADY,
      S00_AXI3_awvalid => axi_interconnect_2_M19_AXI_AWVALID,
      S00_AXI3_bready => axi_interconnect_2_M19_AXI_BREADY,
      S00_AXI3_bresp(1 downto 0) => axi_interconnect_2_M19_AXI_BRESP(1 downto 0),
      S00_AXI3_bvalid => axi_interconnect_2_M19_AXI_BVALID,
      S00_AXI3_rdata(31 downto 0) => axi_interconnect_2_M19_AXI_RDATA(31 downto 0),
      S00_AXI3_rready => axi_interconnect_2_M19_AXI_RREADY,
      S00_AXI3_rresp(1 downto 0) => axi_interconnect_2_M19_AXI_RRESP(1 downto 0),
      S00_AXI3_rvalid => axi_interconnect_2_M19_AXI_RVALID,
      S00_AXI3_wdata(31 downto 0) => axi_interconnect_2_M19_AXI_WDATA(31 downto 0),
      S00_AXI3_wready => axi_interconnect_2_M19_AXI_WREADY,
      S00_AXI3_wstrb(3 downto 0) => axi_interconnect_2_M19_AXI_WSTRB(3 downto 0),
      S00_AXI3_wvalid => axi_interconnect_2_M19_AXI_WVALID,
      S00_AXI4_araddr(39 downto 0) => axi_interconnect_2_M20_AXI_ARADDR(39 downto 0),
      S00_AXI4_arprot(2 downto 0) => axi_interconnect_2_M20_AXI_ARPROT(2 downto 0),
      S00_AXI4_arready => axi_interconnect_2_M20_AXI_ARREADY,
      S00_AXI4_arvalid => axi_interconnect_2_M20_AXI_ARVALID,
      S00_AXI4_awaddr(39 downto 0) => axi_interconnect_2_M20_AXI_AWADDR(39 downto 0),
      S00_AXI4_awprot(2 downto 0) => axi_interconnect_2_M20_AXI_AWPROT(2 downto 0),
      S00_AXI4_awready => axi_interconnect_2_M20_AXI_AWREADY,
      S00_AXI4_awvalid => axi_interconnect_2_M20_AXI_AWVALID,
      S00_AXI4_bready => axi_interconnect_2_M20_AXI_BREADY,
      S00_AXI4_bresp(1 downto 0) => axi_interconnect_2_M20_AXI_BRESP(1 downto 0),
      S00_AXI4_bvalid => axi_interconnect_2_M20_AXI_BVALID,
      S00_AXI4_rdata(31 downto 0) => axi_interconnect_2_M20_AXI_RDATA(31 downto 0),
      S00_AXI4_rready => axi_interconnect_2_M20_AXI_RREADY,
      S00_AXI4_rresp(1 downto 0) => axi_interconnect_2_M20_AXI_RRESP(1 downto 0),
      S00_AXI4_rvalid => axi_interconnect_2_M20_AXI_RVALID,
      S00_AXI4_wdata(31 downto 0) => axi_interconnect_2_M20_AXI_WDATA(31 downto 0),
      S00_AXI4_wready => axi_interconnect_2_M20_AXI_WREADY,
      S00_AXI4_wstrb(3 downto 0) => axi_interconnect_2_M20_AXI_WSTRB(3 downto 0),
      S00_AXI4_wvalid => axi_interconnect_2_M20_AXI_WVALID,
      S00_AXI5_araddr(39 downto 0) => axi_interconnect_2_M14_AXI_ARADDR(39 downto 0),
      S00_AXI5_arprot(2 downto 0) => axi_interconnect_2_M14_AXI_ARPROT(2 downto 0),
      S00_AXI5_arready => axi_interconnect_2_M14_AXI_ARREADY,
      S00_AXI5_arvalid => axi_interconnect_2_M14_AXI_ARVALID,
      S00_AXI5_awaddr(39 downto 0) => axi_interconnect_2_M14_AXI_AWADDR(39 downto 0),
      S00_AXI5_awprot(2 downto 0) => axi_interconnect_2_M14_AXI_AWPROT(2 downto 0),
      S00_AXI5_awready => axi_interconnect_2_M14_AXI_AWREADY,
      S00_AXI5_awvalid => axi_interconnect_2_M14_AXI_AWVALID,
      S00_AXI5_bready => axi_interconnect_2_M14_AXI_BREADY,
      S00_AXI5_bresp(1 downto 0) => axi_interconnect_2_M14_AXI_BRESP(1 downto 0),
      S00_AXI5_bvalid => axi_interconnect_2_M14_AXI_BVALID,
      S00_AXI5_rdata(31 downto 0) => axi_interconnect_2_M14_AXI_RDATA(31 downto 0),
      S00_AXI5_rready => axi_interconnect_2_M14_AXI_RREADY,
      S00_AXI5_rresp(1 downto 0) => axi_interconnect_2_M14_AXI_RRESP(1 downto 0),
      S00_AXI5_rvalid => axi_interconnect_2_M14_AXI_RVALID,
      S00_AXI5_wdata(31 downto 0) => axi_interconnect_2_M14_AXI_WDATA(31 downto 0),
      S00_AXI5_wready => axi_interconnect_2_M14_AXI_WREADY,
      S00_AXI5_wstrb(3 downto 0) => axi_interconnect_2_M14_AXI_WSTRB(3 downto 0),
      S00_AXI5_wvalid => axi_interconnect_2_M14_AXI_WVALID,
      S00_AXI6_araddr(39 downto 0) => axi_interconnect_2_M18_AXI_ARADDR(39 downto 0),
      S00_AXI6_arprot(2 downto 0) => axi_interconnect_2_M18_AXI_ARPROT(2 downto 0),
      S00_AXI6_arready => axi_interconnect_2_M18_AXI_ARREADY,
      S00_AXI6_arvalid => axi_interconnect_2_M18_AXI_ARVALID,
      S00_AXI6_awaddr(39 downto 0) => axi_interconnect_2_M18_AXI_AWADDR(39 downto 0),
      S00_AXI6_awprot(2 downto 0) => axi_interconnect_2_M18_AXI_AWPROT(2 downto 0),
      S00_AXI6_awready => axi_interconnect_2_M18_AXI_AWREADY,
      S00_AXI6_awvalid => axi_interconnect_2_M18_AXI_AWVALID,
      S00_AXI6_bready => axi_interconnect_2_M18_AXI_BREADY,
      S00_AXI6_bresp(1 downto 0) => axi_interconnect_2_M18_AXI_BRESP(1 downto 0),
      S00_AXI6_bvalid => axi_interconnect_2_M18_AXI_BVALID,
      S00_AXI6_rdata(31 downto 0) => axi_interconnect_2_M18_AXI_RDATA(31 downto 0),
      S00_AXI6_rready => axi_interconnect_2_M18_AXI_RREADY,
      S00_AXI6_rresp(1 downto 0) => axi_interconnect_2_M18_AXI_RRESP(1 downto 0),
      S00_AXI6_rvalid => axi_interconnect_2_M18_AXI_RVALID,
      S00_AXI6_wdata(31 downto 0) => axi_interconnect_2_M18_AXI_WDATA(31 downto 0),
      S00_AXI6_wready => axi_interconnect_2_M18_AXI_WREADY,
      S00_AXI6_wstrb(3 downto 0) => axi_interconnect_2_M18_AXI_WSTRB(3 downto 0),
      S00_AXI6_wvalid => axi_interconnect_2_M18_AXI_WVALID,
      S00_AXI7_araddr(39 downto 0) => axi_interconnect_2_M16_AXI_ARADDR(39 downto 0),
      S00_AXI7_arprot(2 downto 0) => axi_interconnect_2_M16_AXI_ARPROT(2 downto 0),
      S00_AXI7_arready => axi_interconnect_2_M16_AXI_ARREADY,
      S00_AXI7_arvalid => axi_interconnect_2_M16_AXI_ARVALID,
      S00_AXI7_awaddr(39 downto 0) => axi_interconnect_2_M16_AXI_AWADDR(39 downto 0),
      S00_AXI7_awprot(2 downto 0) => axi_interconnect_2_M16_AXI_AWPROT(2 downto 0),
      S00_AXI7_awready => axi_interconnect_2_M16_AXI_AWREADY,
      S00_AXI7_awvalid => axi_interconnect_2_M16_AXI_AWVALID,
      S00_AXI7_bready => axi_interconnect_2_M16_AXI_BREADY,
      S00_AXI7_bresp(1 downto 0) => axi_interconnect_2_M16_AXI_BRESP(1 downto 0),
      S00_AXI7_bvalid => axi_interconnect_2_M16_AXI_BVALID,
      S00_AXI7_rdata(31 downto 0) => axi_interconnect_2_M16_AXI_RDATA(31 downto 0),
      S00_AXI7_rready => axi_interconnect_2_M16_AXI_RREADY,
      S00_AXI7_rresp(1 downto 0) => axi_interconnect_2_M16_AXI_RRESP(1 downto 0),
      S00_AXI7_rvalid => axi_interconnect_2_M16_AXI_RVALID,
      S00_AXI7_wdata(31 downto 0) => axi_interconnect_2_M16_AXI_WDATA(31 downto 0),
      S00_AXI7_wready => axi_interconnect_2_M16_AXI_WREADY,
      S00_AXI7_wstrb(3 downto 0) => axi_interconnect_2_M16_AXI_WSTRB(3 downto 0),
      S00_AXI7_wvalid => axi_interconnect_2_M16_AXI_WVALID,
      S00_AXI8_araddr(39 downto 0) => axi_interconnect_2_M11_AXI_ARADDR(39 downto 0),
      S00_AXI8_arprot(2 downto 0) => axi_interconnect_2_M11_AXI_ARPROT(2 downto 0),
      S00_AXI8_arready => axi_interconnect_2_M11_AXI_ARREADY,
      S00_AXI8_arvalid => axi_interconnect_2_M11_AXI_ARVALID,
      S00_AXI8_awaddr(39 downto 0) => axi_interconnect_2_M11_AXI_AWADDR(39 downto 0),
      S00_AXI8_awprot(2 downto 0) => axi_interconnect_2_M11_AXI_AWPROT(2 downto 0),
      S00_AXI8_awready => axi_interconnect_2_M11_AXI_AWREADY,
      S00_AXI8_awvalid => axi_interconnect_2_M11_AXI_AWVALID,
      S00_AXI8_bready => axi_interconnect_2_M11_AXI_BREADY,
      S00_AXI8_bresp(1 downto 0) => axi_interconnect_2_M11_AXI_BRESP(1 downto 0),
      S00_AXI8_bvalid => axi_interconnect_2_M11_AXI_BVALID,
      S00_AXI8_rdata(31 downto 0) => axi_interconnect_2_M11_AXI_RDATA(31 downto 0),
      S00_AXI8_rready => axi_interconnect_2_M11_AXI_RREADY,
      S00_AXI8_rresp(1 downto 0) => axi_interconnect_2_M11_AXI_RRESP(1 downto 0),
      S00_AXI8_rvalid => axi_interconnect_2_M11_AXI_RVALID,
      S00_AXI8_wdata(31 downto 0) => axi_interconnect_2_M11_AXI_WDATA(31 downto 0),
      S00_AXI8_wready => axi_interconnect_2_M11_AXI_WREADY,
      S00_AXI8_wstrb(3 downto 0) => axi_interconnect_2_M11_AXI_WSTRB(3 downto 0),
      S00_AXI8_wvalid => axi_interconnect_2_M11_AXI_WVALID,
      S00_AXI_araddr(39 downto 0) => axi_interconnect_2_M15_AXI_ARADDR(39 downto 0),
      S00_AXI_arprot(2 downto 0) => axi_interconnect_2_M15_AXI_ARPROT(2 downto 0),
      S00_AXI_arready => axi_interconnect_2_M15_AXI_ARREADY,
      S00_AXI_arvalid => axi_interconnect_2_M15_AXI_ARVALID,
      S00_AXI_awaddr(39 downto 0) => axi_interconnect_2_M15_AXI_AWADDR(39 downto 0),
      S00_AXI_awprot(2 downto 0) => axi_interconnect_2_M15_AXI_AWPROT(2 downto 0),
      S00_AXI_awready => axi_interconnect_2_M15_AXI_AWREADY,
      S00_AXI_awvalid => axi_interconnect_2_M15_AXI_AWVALID,
      S00_AXI_bready => axi_interconnect_2_M15_AXI_BREADY,
      S00_AXI_bresp(1 downto 0) => axi_interconnect_2_M15_AXI_BRESP(1 downto 0),
      S00_AXI_bvalid => axi_interconnect_2_M15_AXI_BVALID,
      S00_AXI_rdata(31 downto 0) => axi_interconnect_2_M15_AXI_RDATA(31 downto 0),
      S00_AXI_rready => axi_interconnect_2_M15_AXI_RREADY,
      S00_AXI_rresp(1 downto 0) => axi_interconnect_2_M15_AXI_RRESP(1 downto 0),
      S00_AXI_rvalid => axi_interconnect_2_M15_AXI_RVALID,
      S00_AXI_wdata(31 downto 0) => axi_interconnect_2_M15_AXI_WDATA(31 downto 0),
      S00_AXI_wready => axi_interconnect_2_M15_AXI_WREADY,
      S00_AXI_wstrb(3 downto 0) => axi_interconnect_2_M15_AXI_WSTRB(3 downto 0),
      S00_AXI_wvalid => axi_interconnect_2_M15_AXI_WVALID,
      SLOT_0_AXIS1_tdata(255 downto 0) => tx_SLOT_0_AXIS1_TDATA(255 downto 0),
      SLOT_0_AXIS1_tready => tx_SLOT_0_AXIS1_TREADY,
      SLOT_0_AXIS1_tvalid => tx_SLOT_0_AXIS1_TVALID,
      SLOT_0_AXIS2_tdata(255 downto 0) => tx_SLOT_0_AXIS2_TDATA(255 downto 0),
      SLOT_0_AXIS2_tready => tx_SLOT_0_AXIS2_TREADY,
      SLOT_0_AXIS2_tvalid => tx_SLOT_0_AXIS2_TVALID,
      SLOT_0_AXIS3_tdata(255 downto 0) => tx_SLOT_0_AXIS3_TDATA(255 downto 0),
      SLOT_0_AXIS3_tready => tx_SLOT_0_AXIS3_TREADY,
      SLOT_0_AXIS3_tvalid => tx_SLOT_0_AXIS3_TVALID,
      SLOT_0_AXIS4_tdata(255 downto 0) => tx_SLOT_0_AXIS4_TDATA(255 downto 0),
      SLOT_0_AXIS4_tready => tx_SLOT_0_AXIS4_TREADY,
      SLOT_0_AXIS4_tvalid => tx_SLOT_0_AXIS4_TVALID,
      SLOT_0_AXIS5_tdata(255 downto 0) => tx_SLOT_0_AXIS5_TDATA(255 downto 0),
      SLOT_0_AXIS5_tready => tx_SLOT_0_AXIS5_TREADY,
      SLOT_0_AXIS5_tvalid => tx_SLOT_0_AXIS5_TVALID,
      SLOT_0_AXIS6_tdata(255 downto 0) => tx_SLOT_0_AXIS6_TDATA(255 downto 0),
      SLOT_0_AXIS6_tready => tx_SLOT_0_AXIS6_TREADY,
      SLOT_0_AXIS6_tvalid => tx_SLOT_0_AXIS6_TVALID,
      SLOT_0_AXIS7_tdata(255 downto 0) => tx_SLOT_0_AXIS7_TDATA(255 downto 0),
      SLOT_0_AXIS7_tready => tx_SLOT_0_AXIS7_TREADY,
      SLOT_0_AXIS7_tvalid => tx_SLOT_0_AXIS7_TVALID,
      SLOT_0_AXIS_tdata(255 downto 0) => tx_SLOT_0_AXIS_TDATA(255 downto 0),
      SLOT_0_AXIS_tready => tx_SLOT_0_AXIS_TREADY,
      SLOT_0_AXIS_tvalid => tx_SLOT_0_AXIS_TVALID,
      S_AXIS1_tdata(255 downto 0) => dac_dma_block_M01_AXIS_TDATA(255 downto 0),
      S_AXIS1_tkeep(31 downto 0) => dac_dma_block_M01_AXIS_TKEEP(31 downto 0),
      S_AXIS1_tlast => dac_dma_block_M01_AXIS_TLAST,
      S_AXIS1_tready => dac_dma_block_M01_AXIS_TREADY,
      S_AXIS2_tdata(255 downto 0) => dac_dma_block_M02_AXIS_TDATA(255 downto 0),
      S_AXIS2_tkeep(31 downto 0) => dac_dma_block_M02_AXIS_TKEEP(31 downto 0),
      S_AXIS2_tlast => dac_dma_block_M02_AXIS_TLAST,
      S_AXIS2_tready => dac_dma_block_M02_AXIS_TREADY,
      S_AXIS3_tdata(255 downto 0) => dac_dma_block_M03_AXIS_TDATA(255 downto 0),
      S_AXIS3_tkeep(31 downto 0) => dac_dma_block_M03_AXIS_TKEEP(31 downto 0),
      S_AXIS3_tlast => dac_dma_block_M03_AXIS_TLAST,
      S_AXIS3_tready => dac_dma_block_M03_AXIS_TREADY,
      S_AXIS4_tdata(255 downto 0) => dac_dma_block_M06_AXIS_TDATA(255 downto 0),
      S_AXIS4_tkeep(31 downto 0) => dac_dma_block_M06_AXIS_TKEEP(31 downto 0),
      S_AXIS4_tlast => dac_dma_block_M06_AXIS_TLAST,
      S_AXIS4_tready => dac_dma_block_M06_AXIS_TREADY,
      S_AXIS5_tdata(255 downto 0) => dac_dma_block_M04_AXIS_TDATA(255 downto 0),
      S_AXIS5_tkeep(31 downto 0) => dac_dma_block_M04_AXIS_TKEEP(31 downto 0),
      S_AXIS5_tlast => dac_dma_block_M04_AXIS_TLAST,
      S_AXIS5_tready => dac_dma_block_M04_AXIS_TREADY,
      S_AXIS6_tdata(255 downto 0) => dac_dma_block_M05_AXIS_TDATA(255 downto 0),
      S_AXIS6_tkeep(31 downto 0) => dac_dma_block_M05_AXIS_TKEEP(31 downto 0),
      S_AXIS6_tlast => dac_dma_block_M05_AXIS_TLAST,
      S_AXIS6_tready => dac_dma_block_M05_AXIS_TREADY,
      S_AXIS7_tdata(255 downto 0) => dac_dma_block_M07_AXIS_TDATA(255 downto 0),
      S_AXIS7_tkeep(31 downto 0) => dac_dma_block_M07_AXIS_TKEEP(31 downto 0),
      S_AXIS7_tlast => dac_dma_block_M07_AXIS_TLAST,
      S_AXIS7_tready => dac_dma_block_M07_AXIS_TREADY,
      S_AXIS_tdata(255 downto 0) => dac_dma_block_M00_AXIS_TDATA(255 downto 0),
      S_AXIS_tkeep(31 downto 0) => dac_dma_block_M00_AXIS_TKEEP(31 downto 0),
      S_AXIS_tlast => dac_dma_block_M00_AXIS_TLAST,
      S_AXIS_tready => dac_dma_block_M00_AXIS_TREADY,
      axi_resetn(0) => rst_ddr4_0_333M_peripheral_aresetn(0),
      dac_clk_aresetn(0) => reset_block_peripheral_aresetn1(0),
      dac_control(0) => control_block_dest_out_0,
      s00_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s00_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s_axis_aclk => ddr_block_c0_ddr4_ui_clk,
      s_axis_aclk1 => MTS_Block_dac_clk,
      s_axis_tvalid_i => dac_dma_block_M00_AXIS_tvalid,
      s_axis_tvalid_i1 => dac_dma_block_M01_AXIS_tvalid,
      s_axis_tvalid_i2 => dac_dma_block_M02_AXIS_tvalid,
      s_axis_tvalid_i3 => dac_dma_block_M03_AXIS_tvalid,
      s_axis_tvalid_i4 => dac_dma_block_M06_AXIS_tvalid,
      s_axis_tvalid_i5 => dac_dma_block_M04_AXIS_tvalid,
      s_axis_tvalid_i6 => dac_dma_block_M05_AXIS_tvalid,
      s_axis_tvalid_i7 => dac_dma_block_M07_AXIS_tvalid
    );
usp_rf_data_converter_0: component design_1_usp_rf_data_converter_0_0
     port map (
      adc0_clk_n => adc0_clk_0_1_CLK_N,
      adc0_clk_p => adc0_clk_0_1_CLK_P,
      adc1_clk_n => adc1_clk_0_1_CLK_N,
      adc1_clk_p => adc1_clk_0_1_CLK_P,
      adc2_clk_n => adc2_clk_0_1_CLK_N,
      adc2_clk_p => adc2_clk_0_1_CLK_P,
      adc3_clk_n => adc3_clk_0_1_CLK_N,
      adc3_clk_p => adc3_clk_0_1_CLK_P,
      clk_adc0 => NLW_usp_rf_data_converter_0_clk_adc0_UNCONNECTED,
      clk_adc1 => NLW_usp_rf_data_converter_0_clk_adc1_UNCONNECTED,
      clk_adc2 => NLW_usp_rf_data_converter_0_clk_adc2_UNCONNECTED,
      clk_adc3 => NLW_usp_rf_data_converter_0_clk_adc3_UNCONNECTED,
      clk_dac0 => NLW_usp_rf_data_converter_0_clk_dac0_UNCONNECTED,
      clk_dac1 => NLW_usp_rf_data_converter_0_clk_dac1_UNCONNECTED,
      dac0_clk_n => dac0_clk_0_1_CLK_N,
      dac0_clk_p => dac0_clk_0_1_CLK_P,
      dac1_clk_n => dac1_clk_0_1_CLK_N,
      dac1_clk_p => dac1_clk_0_1_CLK_P,
      irq => NLW_usp_rf_data_converter_0_irq_UNCONNECTED,
      m00_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m00_axis_TDATA(127 downto 0),
      m00_axis_tready => '1',
      m00_axis_tvalid => usp_rf_data_converter_0_m00_axis_tvalid,
      m02_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m02_axis_TDATA(127 downto 0),
      m02_axis_tready => usp_rf_data_converter_0_m02_axis_TREADY,
      m02_axis_tvalid => NLW_usp_rf_data_converter_0_m02_axis_tvalid_UNCONNECTED,
      m0_axis_aclk => s_axis_aclk1_1,
      m0_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m10_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m10_axis_TDATA(127 downto 0),
      m10_axis_tready => usp_rf_data_converter_0_m10_axis_TREADY,
      m10_axis_tvalid => NLW_usp_rf_data_converter_0_m10_axis_tvalid_UNCONNECTED,
      m12_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m12_axis_TDATA(127 downto 0),
      m12_axis_tready => usp_rf_data_converter_0_m12_axis_TREADY,
      m12_axis_tvalid => NLW_usp_rf_data_converter_0_m12_axis_tvalid_UNCONNECTED,
      m1_axis_aclk => s_axis_aclk1_1,
      m1_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m20_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m20_axis_TDATA(127 downto 0),
      m20_axis_tready => usp_rf_data_converter_0_m20_axis_TREADY,
      m20_axis_tvalid => NLW_usp_rf_data_converter_0_m20_axis_tvalid_UNCONNECTED,
      m22_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m22_axis_TDATA(127 downto 0),
      m22_axis_tready => usp_rf_data_converter_0_m22_axis_TREADY,
      m22_axis_tvalid => NLW_usp_rf_data_converter_0_m22_axis_tvalid_UNCONNECTED,
      m2_axis_aclk => s_axis_aclk1_1,
      m2_axis_aresetn => reset_block_peripheral_aresetn3(0),
      m30_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m30_axis_TDATA(127 downto 0),
      m30_axis_tready => usp_rf_data_converter_0_m30_axis_TREADY,
      m30_axis_tvalid => NLW_usp_rf_data_converter_0_m30_axis_tvalid_UNCONNECTED,
      m32_axis_tdata(127 downto 0) => usp_rf_data_converter_0_m32_axis_TDATA(127 downto 0),
      m32_axis_tready => usp_rf_data_converter_0_m32_axis_TREADY,
      m32_axis_tvalid => NLW_usp_rf_data_converter_0_m32_axis_tvalid_UNCONNECTED,
      m3_axis_aclk => s_axis_aclk1_1,
      m3_axis_aresetn => reset_block_peripheral_aresetn3(0),
      s00_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS_TDATA(255 downto 0),
      s00_axis_tready => tx_SLOT_0_AXIS_TREADY,
      s00_axis_tvalid => tx_SLOT_0_AXIS_TVALID,
      s01_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS1_TDATA(255 downto 0),
      s01_axis_tready => tx_SLOT_0_AXIS1_TREADY,
      s01_axis_tvalid => tx_SLOT_0_AXIS1_TVALID,
      s02_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS2_TDATA(255 downto 0),
      s02_axis_tready => tx_SLOT_0_AXIS2_TREADY,
      s02_axis_tvalid => tx_SLOT_0_AXIS2_TVALID,
      s03_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS3_TDATA(255 downto 0),
      s03_axis_tready => tx_SLOT_0_AXIS3_TREADY,
      s03_axis_tvalid => tx_SLOT_0_AXIS3_TVALID,
      s0_axis_aclk => MTS_Block_dac_clk,
      s0_axis_aresetn => reset_block_peripheral_aresetn1(0),
      s10_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS5_TDATA(255 downto 0),
      s10_axis_tready => tx_SLOT_0_AXIS5_TREADY,
      s10_axis_tvalid => tx_SLOT_0_AXIS5_TVALID,
      s11_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS6_TDATA(255 downto 0),
      s11_axis_tready => tx_SLOT_0_AXIS6_TREADY,
      s11_axis_tvalid => tx_SLOT_0_AXIS6_TVALID,
      s12_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS4_TDATA(255 downto 0),
      s12_axis_tready => tx_SLOT_0_AXIS4_TREADY,
      s12_axis_tvalid => tx_SLOT_0_AXIS4_TVALID,
      s13_axis_tdata(255 downto 0) => tx_SLOT_0_AXIS7_TDATA(255 downto 0),
      s13_axis_tready => tx_SLOT_0_AXIS7_TREADY,
      s13_axis_tvalid => tx_SLOT_0_AXIS7_TVALID,
      s1_axis_aclk => MTS_Block_dac_clk,
      s1_axis_aresetn => reset_block_peripheral_aresetn1(0),
      s_axi_aclk => zynq_ultra_ps_e_0_pl_clk0,
      s_axi_araddr(17 downto 0) => axi_interconnect_2_M01_AXI_ARADDR(17 downto 0),
      s_axi_aresetn => rst_ps8_0_96M_peripheral_aresetn(0),
      s_axi_arready => axi_interconnect_2_M01_AXI_ARREADY,
      s_axi_arvalid => axi_interconnect_2_M01_AXI_ARVALID(0),
      s_axi_awaddr(17 downto 0) => axi_interconnect_2_M01_AXI_AWADDR(17 downto 0),
      s_axi_awready => axi_interconnect_2_M01_AXI_AWREADY,
      s_axi_awvalid => axi_interconnect_2_M01_AXI_AWVALID(0),
      s_axi_bready => axi_interconnect_2_M01_AXI_BREADY(0),
      s_axi_bresp(1 downto 0) => axi_interconnect_2_M01_AXI_BRESP(1 downto 0),
      s_axi_bvalid => axi_interconnect_2_M01_AXI_BVALID,
      s_axi_rdata(31 downto 0) => axi_interconnect_2_M01_AXI_RDATA(31 downto 0),
      s_axi_rready => axi_interconnect_2_M01_AXI_RREADY(0),
      s_axi_rresp(1 downto 0) => axi_interconnect_2_M01_AXI_RRESP(1 downto 0),
      s_axi_rvalid => axi_interconnect_2_M01_AXI_RVALID,
      s_axi_wdata(31 downto 0) => axi_interconnect_2_M01_AXI_WDATA(31 downto 0),
      s_axi_wready => axi_interconnect_2_M01_AXI_WREADY,
      s_axi_wstrb(3 downto 0) => axi_interconnect_2_M01_AXI_WSTRB(3 downto 0),
      s_axi_wvalid => axi_interconnect_2_M01_AXI_WVALID(0),
      sysref_in_n => sysref_in_0_1_diff_n,
      sysref_in_p => sysref_in_0_1_diff_p,
      user_sysref_adc => MTS_Block_user_sysref_adc,
      user_sysref_dac => MTS_Block_user_sysref_dac,
      vin0_01_n => vin0_01_0_1_V_N,
      vin0_01_p => vin0_01_0_1_V_P,
      vin0_23_n => vin0_23_0_1_V_N,
      vin0_23_p => vin0_23_0_1_V_P,
      vin1_01_n => vin1_01_0_1_V_N,
      vin1_01_p => vin1_01_0_1_V_P,
      vin1_23_n => vin1_23_0_1_V_N,
      vin1_23_p => vin1_23_0_1_V_P,
      vin2_01_n => vin2_01_0_1_V_N,
      vin2_01_p => vin2_01_0_1_V_P,
      vin2_23_n => vin2_23_0_1_V_N,
      vin2_23_p => vin2_23_0_1_V_P,
      vin3_01_n => vin3_01_0_1_V_N,
      vin3_01_p => vin3_01_0_1_V_P,
      vin3_23_n => vin3_23_0_1_V_N,
      vin3_23_p => vin3_23_0_1_V_P,
      vout00_n => usp_rf_data_converter_0_vout00_V_N,
      vout00_p => usp_rf_data_converter_0_vout00_V_P,
      vout01_n => usp_rf_data_converter_0_vout01_V_N,
      vout01_p => usp_rf_data_converter_0_vout01_V_P,
      vout02_n => usp_rf_data_converter_0_vout02_V_N,
      vout02_p => usp_rf_data_converter_0_vout02_V_P,
      vout03_n => usp_rf_data_converter_0_vout03_V_N,
      vout03_p => usp_rf_data_converter_0_vout03_V_P,
      vout10_n => usp_rf_data_converter_0_vout10_V_N,
      vout10_p => usp_rf_data_converter_0_vout10_V_P,
      vout11_n => usp_rf_data_converter_0_vout11_V_N,
      vout11_p => usp_rf_data_converter_0_vout11_V_P,
      vout12_n => usp_rf_data_converter_0_vout12_V_N,
      vout12_p => usp_rf_data_converter_0_vout12_V_P,
      vout13_n => usp_rf_data_converter_0_vout13_V_N,
      vout13_p => usp_rf_data_converter_0_vout13_V_P
    );
xlconstant_0: component design_1_xlconstant_0_14
     port map (
      dout(0) => xlconstant_0_dout(0)
    );
zynq_ultra_ps_e_0: component design_1_zynq_ultra_ps_e_0_0
     port map (
      emio_gpio_i(94 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      emio_gpio_o(94 downto 0) => zynq_ultra_ps_e_0_emio_gpio_o(94 downto 0),
      emio_gpio_t(94 downto 0) => NLW_zynq_ultra_ps_e_0_emio_gpio_t_UNCONNECTED(94 downto 0),
      maxigp0_araddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARADDR(39 downto 0),
      maxigp0_arburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARBURST(1 downto 0),
      maxigp0_arcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARCACHE(3 downto 0),
      maxigp0_arid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARID(15 downto 0),
      maxigp0_arlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLEN(7 downto 0),
      maxigp0_arlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARLOCK,
      maxigp0_arprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARPROT(2 downto 0),
      maxigp0_arqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARQOS(3 downto 0),
      maxigp0_arready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARREADY,
      maxigp0_arsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARSIZE(2 downto 0),
      maxigp0_aruser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARUSER(15 downto 0),
      maxigp0_arvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_ARVALID,
      maxigp0_awaddr(39 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWADDR(39 downto 0),
      maxigp0_awburst(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWBURST(1 downto 0),
      maxigp0_awcache(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWCACHE(3 downto 0),
      maxigp0_awid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWID(15 downto 0),
      maxigp0_awlen(7 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLEN(7 downto 0),
      maxigp0_awlock => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWLOCK,
      maxigp0_awprot(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWPROT(2 downto 0),
      maxigp0_awqos(3 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWQOS(3 downto 0),
      maxigp0_awready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWREADY,
      maxigp0_awsize(2 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWSIZE(2 downto 0),
      maxigp0_awuser(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWUSER(15 downto 0),
      maxigp0_awvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_AWVALID,
      maxigp0_bid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BID(15 downto 0),
      maxigp0_bready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BREADY,
      maxigp0_bresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BRESP(1 downto 0),
      maxigp0_bvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_BVALID,
      maxigp0_rdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RDATA(127 downto 0),
      maxigp0_rid(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RID(15 downto 0),
      maxigp0_rlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RLAST,
      maxigp0_rready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RREADY,
      maxigp0_rresp(1 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RRESP(1 downto 0),
      maxigp0_rvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_RVALID,
      maxigp0_wdata(127 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WDATA(127 downto 0),
      maxigp0_wlast => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WLAST,
      maxigp0_wready => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WREADY,
      maxigp0_wstrb(15 downto 0) => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WSTRB(15 downto 0),
      maxigp0_wvalid => zynq_ultra_ps_e_0_M_AXI_HPM0_FPD_WVALID,
      maxigp1_araddr(39 downto 0) => S00_AXI_1_ARADDR(39 downto 0),
      maxigp1_arburst(1 downto 0) => S00_AXI_1_ARBURST(1 downto 0),
      maxigp1_arcache(3 downto 0) => S00_AXI_1_ARCACHE(3 downto 0),
      maxigp1_arid(15 downto 0) => S00_AXI_1_ARID(15 downto 0),
      maxigp1_arlen(7 downto 0) => S00_AXI_1_ARLEN(7 downto 0),
      maxigp1_arlock => S00_AXI_1_ARLOCK,
      maxigp1_arprot(2 downto 0) => S00_AXI_1_ARPROT(2 downto 0),
      maxigp1_arqos(3 downto 0) => S00_AXI_1_ARQOS(3 downto 0),
      maxigp1_arready => S00_AXI_1_ARREADY,
      maxigp1_arsize(2 downto 0) => S00_AXI_1_ARSIZE(2 downto 0),
      maxigp1_aruser(15 downto 0) => NLW_zynq_ultra_ps_e_0_maxigp1_aruser_UNCONNECTED(15 downto 0),
      maxigp1_arvalid => S00_AXI_1_ARVALID,
      maxigp1_awaddr(39 downto 0) => S00_AXI_1_AWADDR(39 downto 0),
      maxigp1_awburst(1 downto 0) => S00_AXI_1_AWBURST(1 downto 0),
      maxigp1_awcache(3 downto 0) => S00_AXI_1_AWCACHE(3 downto 0),
      maxigp1_awid(15 downto 0) => S00_AXI_1_AWID(15 downto 0),
      maxigp1_awlen(7 downto 0) => S00_AXI_1_AWLEN(7 downto 0),
      maxigp1_awlock => S00_AXI_1_AWLOCK,
      maxigp1_awprot(2 downto 0) => S00_AXI_1_AWPROT(2 downto 0),
      maxigp1_awqos(3 downto 0) => S00_AXI_1_AWQOS(3 downto 0),
      maxigp1_awready => S00_AXI_1_AWREADY,
      maxigp1_awsize(2 downto 0) => S00_AXI_1_AWSIZE(2 downto 0),
      maxigp1_awuser(15 downto 0) => NLW_zynq_ultra_ps_e_0_maxigp1_awuser_UNCONNECTED(15 downto 0),
      maxigp1_awvalid => S00_AXI_1_AWVALID,
      maxigp1_bid(15 downto 0) => S00_AXI_1_BID(15 downto 0),
      maxigp1_bready => S00_AXI_1_BREADY,
      maxigp1_bresp(1 downto 0) => S00_AXI_1_BRESP(1 downto 0),
      maxigp1_bvalid => S00_AXI_1_BVALID,
      maxigp1_rdata(127 downto 0) => S00_AXI_1_RDATA(127 downto 0),
      maxigp1_rid(15 downto 0) => S00_AXI_1_RID(15 downto 0),
      maxigp1_rlast => S00_AXI_1_RLAST,
      maxigp1_rready => S00_AXI_1_RREADY,
      maxigp1_rresp(1 downto 0) => S00_AXI_1_RRESP(1 downto 0),
      maxigp1_rvalid => S00_AXI_1_RVALID,
      maxigp1_wdata(127 downto 0) => S00_AXI_1_WDATA(127 downto 0),
      maxigp1_wlast => S00_AXI_1_WLAST,
      maxigp1_wready => S00_AXI_1_WREADY,
      maxigp1_wstrb(15 downto 0) => S00_AXI_1_WSTRB(15 downto 0),
      maxigp1_wvalid => S00_AXI_1_WVALID,
      maxihpm0_fpd_aclk => ddr_block_c0_ddr4_ui_clk,
      maxihpm1_fpd_aclk => zynq_ultra_ps_e_0_pl_clk0,
      pl_clk0 => zynq_ultra_ps_e_0_pl_clk0,
      pl_ps_irq0(0) => '0',
      pl_resetn0 => zynq_ultra_ps_e_0_pl_resetn0
    );
end STRUCTURE;
