==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 20ns.
@W [HLS-40] This current release of Vivado HLS is the last one supporting the following device families including any of their associated derivatives: Virtex-6, Virtex-5, Virtex-4, Spartan-6 and Spartan-3. These families will still be supported in the future but will require this current version of Vivado HLS or a previous one.
@I [HLS-10] Setting target device to 'xc3s500efg320-4'
@I [IMPL-8] Exporting the design as a Pcore for EDK.
@I [IMPL-200] Port 'input_V_V' is mapped to 'TDATA' by default.
@I [IMPL-200] Port 'output_V_V' is mapped to 'TDATA' by default.
