# my-Memory-controller

This work is done via the discussion with Prof. Yamin (https://yamin.cis.k.hosei.ac.jp/)

Based on the FIFO module in his book: "Book: Computer Principles and Design in Verilog HDL", I develop and verify by some testbenchs.
I found an issue with his code and report it to prof. Yamin. The final version is correct.

BRs,
mducng
