verilog xil_defaultlib  \
"../../../../UART_project.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
