
*** Running vivado
    with args -log pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 1112.262 ; gain = 181.086 ; free physical = 1088 ; free virtual = 10859
INFO: [Synth 8-638] synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0/synth/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0' (2#1) [/home/bma/git/fpga_design/redpitaya/pid_vco_bypass_pid_only/pid_vco_bypass_pid_only.srcs/sources_1/bd/pid_vco_bypass_pid_only_wrapper/ip/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0/synth/pid_vco_bypass_pid_only_wrapper_xlslice_dds1_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1153.730 ; gain = 222.555 ; free physical = 1029 ; free virtual = 10801
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:45 . Memory (MB): peak = 1153.730 ; gain = 222.555 ; free physical = 1026 ; free virtual = 10798
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1396.895 ; gain = 0.000 ; free physical = 1104 ; free virtual = 10876
Finished Constraint Validation : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1396.895 ; gain = 465.719 ; free physical = 876 ; free virtual = 10649
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:06 ; elapsed = 00:01:25 . Memory (MB): peak = 1396.895 ; gain = 465.719 ; free physical = 874 ; free virtual = 10647
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 1396.895 ; gain = 465.719 ; free physical = 871 ; free virtual = 10644
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:25 . Memory (MB): peak = 1396.895 ; gain = 465.719 ; free physical = 871 ; free virtual = 10643
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:26 . Memory (MB): peak = 1396.895 ; gain = 465.719 ; free physical = 763 ; free virtual = 10535
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:02:01 . Memory (MB): peak = 1435.895 ; gain = 504.719 ; free physical = 367 ; free virtual = 10140
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:02:01 . Memory (MB): peak = 1435.895 ; gain = 504.719 ; free physical = 367 ; free virtual = 10140
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:01 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 358 ; free virtual = 10131
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 356 ; free virtual = 10129
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 356 ; free virtual = 10129
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 356 ; free virtual = 10129
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 356 ; free virtual = 10129
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 356 ; free virtual = 10129
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 356 ; free virtual = 10129

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:03 . Memory (MB): peak = 1445.910 ; gain = 514.734 ; free physical = 356 ; free virtual = 10129
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:41 . Memory (MB): peak = 1449.910 ; gain = 418.230 ; free physical = 311 ; free virtual = 10084
