 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Oct 13 00:00:55 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (File: /home/IC/Labs/LAST/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db)

Number of ports:                         1040
Number of nets:                          3028
Number of cells:                         1958
Number of combinational cells:           1555
Number of sequential cells:               357
Number of macros/black boxes:               0
Number of buf/inv:                        537
Number of references:                      25

Combinational area:              14861.721193
Buf/Inv area:                     3500.682531
Noncombinational area:           10176.101723
Macro/Black Box area:                0.000000
Net Interconnect area:          733043.539154

Total cell area:                 25037.822916
Total area:                     758081.362070

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ------------------------------ 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-   Black-
                                  Total       Total    national    national    boxes   Design
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------
SYS_TOP                           25037.8229    100.0     50.5981      0.0000  0.0000  SYS_TOP
ALU1                               7503.8160     30.0      8.2369      0.0000  0.0000  ALU_test_1
ALU1/U1                              54.1282      0.2     54.1282      0.0000  0.0000  Decoder2X4
ALU1/U2                            5083.3441     20.3    328.2993    593.0568  0.0000  Arithmatic_Unit_Width16_test_1
ALU1/U2/add_20                      231.8099      0.9    231.8099      0.0000  0.0000  Arithmatic_Unit_Width16_DW01_add_0
ALU1/U2/div_35                     1450.8711      5.8   1450.8711      0.0000  0.0000  Arithmatic_Unit_Width16_DW_div_uns_0
ALU1/U2/mult_30                    2215.7261      8.8   1962.7356      0.0000  0.0000  Arithmatic_Unit_Width16_DW02_mult_0
ALU1/U2/mult_30/FS_1                252.9905      1.0    252.9905      0.0000  0.0000  Arithmatic_Unit_Width16_DW01_add_1
ALU1/U2/sub_25                      263.5808      1.1    263.5808      0.0000  0.0000  Arithmatic_Unit_Width16_DW01_sub_0
ALU1/U3                             942.5367      3.8    382.4275    560.1092  0.0000  Logic_Unit_Width16_test_1
ALU1/U4                             427.1421      1.7    328.2993     98.8428  0.0000  CMP_Unit_Width16_test_1
ALU1/U5                             607.1772      2.4    277.7012    329.4760  0.0000  Shift_Unit_Width16_test_1
ALU1/U6                               8.2369      0.0      8.2369      0.0000  0.0000  OR_Gate
ALU1/U7                             373.0139      1.5    373.0139      0.0000  0.0000  Decoder2X4_ALU_OUT_Width16
BUSY_SYNC1                           65.8952      0.3      0.0000     65.8952  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH1_test_0
CLK_Gate1                            22.3573      0.1      5.8835     16.4738  0.0000  CLK_Gate
DFT_CLK_ALU                          12.9437      0.1     12.9437      0.0000  0.0000  MUX2x1_0
DFT_CLK_REF                          12.9437      0.1     12.9437      0.0000  0.0000  MUX2x1_4
DFT_CLK_TX                           12.9437      0.1     12.9437      0.0000  0.0000  MUX2x1_1
DFT_CLK_UART                         12.9437      0.1     12.9437      0.0000  0.0000  MUX2x1_6
DFT_RST_REF                          16.4738      0.1     16.4738      0.0000  0.0000  MUX2x1_3
DFT_RST_SYN                          12.9437      0.1     12.9437      0.0000  0.0000  MUX2x1_2
DFT_RST_UART                         11.7670      0.0     11.7670      0.0000  0.0000  MUX2x1_5
Data_Valid_TX_SYNC1                  70.6020      0.3      4.7068     65.8952  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH1_test_1
REG_FILE1                          8798.1861     35.1   4212.5861   4585.6000  0.0000  Reg_File_test_1
RST_SYNC1                            65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_test_0
RST_SYNC2                            65.8952      0.3      0.0000     65.8952  0.0000  RST_SYNC_test_1
SYNC_RX1                            537.7519      2.1    136.4972    401.2547  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_0
SYNC_TX1                            574.2296      2.3    178.8584    395.3712  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8_test_1
SYS_CTRL1                          2815.8431     11.2     32.9476      0.0000  0.0000  SYS_CTRL_test_1
SYS_CTRL1/RX_Control               1259.0690      5.0    939.0066    320.0624  0.0000  Controller_FSM_RX_test_1
SYS_CTRL1/TX_Control               1523.8265      6.1    600.1170    923.7095  0.0000  Controller_FSM_TX_test_1
TX_DIV1                            1208.4709      4.8    726.0239    482.4470  0.0000  CLK_Divider_test_1
U1                                 3165.3230     12.6      7.0602      0.0000  0.0000  UART_test_1
U1/UARTRX                          2302.8019      9.2      9.4136      0.0000  0.0000  UART_RX_test_1
U1/UARTRX/Check1                     14.1204      0.1     14.1204      0.0000  0.0000  Start_Check
U1/UARTRX/Check2                    194.1555      0.8    161.2079     32.9476  0.0000  Parity_Check_test_1
U1/UARTRX/Check3                     42.3612      0.2     42.3612      0.0000  0.0000  Stop_Check
U1/UARTRX/Counter1                  476.5635      1.9    238.8701    237.6934  0.0000  Edge_Bit_Counter_test_1
U1/UARTRX/Deserializer1             485.9771      1.9    212.9827    272.9944  0.0000  Deserializer_test_1
U1/UARTRX/FSM1                      402.4314      1.6    256.5206    145.9108  0.0000  FSM_RX_test_1
U1/UARTRX/Sample1                   677.7792      2.7    542.4587    135.3205  0.0000  Data_Sampling_test_1
U1/UARTTX                           855.4609      3.4     36.4777      0.0000  0.0000  UART_TX_test_1
U1/UARTTX/U1                        278.8779      1.1    137.6739    141.2040  0.0000  FSM_TX_test_1
U1/UARTTX/U2                         67.0719      0.3     32.9476     34.1243  0.0000  MUX4x1_test_1
U1/UARTTX/U3                        132.9671      0.5     98.8428     34.1243  0.0000  Parity_Calc_test_1
U1/UARTTX/U4                        340.0663      1.4    168.2681    171.7982  0.0000  Serializer_test_1
--------------------------------  ----------  -------  ----------  ----------  ------  ---------------------------------------
Total                                                  14861.7212  10176.1017  0.0000

1
