# PYNQ_Z2_FM_Radio

Hardware Acceleration of FM Demodulation with PYNQ-Z2 & RTL-SDR

## ğŸ“‹ Overview

This project implements a hardware-accelerated FM radio receiver using the PYNQ-Z2 FPGA board and RTL-SDR dongle. The signal processing pipeline is implemented in hardware using Xilinx HLS (High-Level Synthesis), enabling real-time FM demodulation with high performance and low latency.

### System Architecture

```
RTL-SDR â†’ PYNQ-Z2 (FPGA) â†’ Audio Output
            â”‚
            â”œâ”€â”€ FIR Decimation Filter (5x decimation)
            â”œâ”€â”€ Quadrature Demodulator (FM demod)
            â”œâ”€â”€ Low Pass Filter 1st (4x decimation)
            â””â”€â”€ Low Pass Filter 2nd (2x decimation)
```

**Sample Rate Flow:**
- Input: 1.92 MHz (RTL-SDR)
- After FIR Decimation: 384 kHz (Ã·5)
- After Quadrature Demod: 384 kHz
- After LPF 1st: 96 kHz (Ã·4)
- After LPF 2nd: 48 kHz (Ã·2) â†’ Audio Output

## ğŸ“ Project Structure

```
PYNQ_Z2_FM_Radio/
â”œâ”€â”€ hls/                          # HLS source code for signal processing blocks
â”‚   â”œâ”€â”€ fir_decimation_filter/    # FIR filter with 5x decimation (polyphase)
â”‚   â”œâ”€â”€ low_pass_filter_first/    # Low-pass filter with 4x decimation
â”‚   â”œâ”€â”€ low_pass_filter_second/   # Low-pass filter with 2x decimation
â”‚   â””â”€â”€ quadrature_demodulator/   # FM quadrature demodulator
â”œâ”€â”€ pynq/                         # PYNQ Jupyter notebook examples
â”‚   â”œâ”€â”€ plot_test.ipynb           # Signal visualization test
â”‚   â”œâ”€â”€ pynq_fm_test.ipynb        # RTL-SDR connection & HW/SW comparison
â”‚   â”œâ”€â”€ pynq_fm_streaming.ipynb   # Real-time FM streaming example
â”‚   â””â”€â”€ pynq_fm_streaming_version_2.ipynb  # Async pipeline streaming (improved)
â””â”€â”€ vivado/                       # Vivado project files
    â”œâ”€â”€ pynq_fm.bit               # FPGA bitstream
    â”œâ”€â”€ pynq_fm.hwh               # Hardware handoff file
    â”œâ”€â”€ pynq_fm.tcl               # Vivado TCL script
    â””â”€â”€ tb_fm_radio_stream.v      # Verilog testbench
```

## ğŸ”§ HLS Modules

### 1. FIR Decimation Filter
- **File:** [hls/fir_decimation_filter/fir_decimation_filter.cpp](hls/fir_decimation_filter/fir_decimation_filter.cpp)
- **Function:** Initial filtering and 5x decimation using polyphase FIR structure
- **Interface:** AXI4-Stream (8-bit input â†’ 32-bit output)
- **Taps:** 25 taps (5 phases Ã— 5 coefficients)

### 2. Quadrature Demodulator
- **File:** [hls/quadrature_demodulator/quadrature_demodulator.cpp](hls/quadrature_demodulator/quadrature_demodulator.cpp)
- **Function:** FM demodulation using complex signal differentiation
- **Algorithm:** `output = I * d(Q)/dt - Q * d(I)/dt`
- **Interface:** Dual AXI4-Stream input (real/imag) â†’ Single AXI4-Stream output

### 3. Low Pass Filter (1st Stage)
- **File:** [hls/low_pass_filter_first/low_pass_filter_first.cpp](hls/low_pass_filter_first/low_pass_filter_first.cpp)
- **Function:** Audio low-pass filtering with 4x decimation
- **Interface:** AXI4-Stream (32-bit fixed-point)
- **Taps:** 44 taps (4 phases Ã— 11 coefficients)

### 4. Low Pass Filter (2nd Stage)
- **File:** [hls/low_pass_filter_second/low_pass_filter_second.cpp](hls/low_pass_filter_second/low_pass_filter_second.cpp)
- **Function:** Final audio filtering with 2x decimation
- **Interface:** AXI4-Stream (32-bit input â†’ 16-bit output)
- **Taps:** 44 taps (2 phases Ã— 22 coefficients)

## ğŸš€ Getting Started

### Prerequisites
- **Hardware:**
  - PYNQ-Z2 Board
  - RTL-SDR USB Dongle
  - USB Audio Output (optional)

- **Software:**
  - PYNQ v2.x or later
  - Vivado/Vitis HLS (for rebuilding IP)
  - Python packages: `rtlsdr`, `numpy`, `scipy`, `matplotlib`

### Installation

1. **Clone the repository:**
   ```bash
   git clone https://github.com/hyojun01/PYNQ_Z2_FM_Radio.git
   ```

2. **Copy files to PYNQ-Z2:**
   ```bash
   scp -r pynq/* xilinx@<pynq-ip>:/home/xilinx/jupyter_notebooks/fm_radio/
   scp vivado/pynq_fm.* xilinx@<pynq-ip>:/home/xilinx/jupyter_notebooks/fm_radio/overlays/
   ```

3. **Install RTL-SDR driver on PYNQ:**
   ```bash
   sudo apt-get update
   sudo apt-get install librtlsdr-dev rtl-sdr
   echo "blacklist dvb_usb_rtl28xxu" | sudo tee /etc/modprobe.d/blacklist-rtl.conf
   sudo pip3 install pyrtlsdr
   sudo reboot
   ```

### Usage

1. Connect RTL-SDR dongle to PYNQ-Z2 USB port
2. Open Jupyter Notebook on PYNQ
3. Run `pynq_fm_streaming.ipynb` for real-time FM streaming
4. Adjust `fc` (center frequency) to tune to your local FM station

```python
# Example: Tune to 95.9 MHz
fc = 95900000  # Center frequency in Hz
fs = 1920000   # Sample rate
```

## ğŸ“Š Performance

| Metric | Value |
|--------|-------|
| Total Decimation Ratio | 40x |
| Input Sample Rate | 1.92 MHz |
| Output Audio Rate | 48 kHz |
| Fixed-Point Precision | 8-bit input, 16-bit output |
| HLS Target Clock | 100 MHz |

## ï¿½ Async Pipeline Architecture (Version 2)

The `pynq_fm_streaming_version_2.ipynb` implements an efficient asynchronous pipeline using Python's `asyncio` for improved streaming performance.

### Pipeline Structure

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Reader    â”‚â”€â”€â”€â”€â–¶â”‚  Processor  â”‚â”€â”€â”€â”€â–¶â”‚   Player    â”‚
â”‚   (Task 1)  â”‚     â”‚   (Task 2)  â”‚     â”‚   (Task 3)  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚                   â”‚                   â”‚
   RTL-SDR            FPGA DMA            Audio Output
   Streaming          Processing          Playback
```

### Task Descriptions

| Task | Role | Description |
|------|------|-------------|
| **Reader** | Producer | Reads raw IQ data from RTL-SDR asynchronously |
| **Processor** | Transformer | Converts data format and transfers to FPGA via DMA |
| **Player** | Consumer | Plays processed audio output |

### Key Features

- **Async Queue**: Uses `asyncio.Queue` with `maxsize=3` for backpressure control
- **Double Buffering**: Queue-based architecture provides smooth data flow
- **Non-blocking I/O**: Each task runs concurrently without blocking others
- **Memory Safety**: Audio data is copied before passing between tasks

```python
# Pipeline execution example
raw_queue = asyncio.Queue(maxsize=3)
audio_queue = asyncio.Queue(maxsize=3)

task1 = asyncio.create_task(reader_task(raw_queue, ITERATION_NUM))
task2 = asyncio.create_task(processor_task(raw_queue, audio_queue))
task3 = asyncio.create_task(player_task(audio_queue))

await asyncio.gather(task1, task2, task3)
```

## ï¿½ğŸ™ Acknowledgments

- [fm-demod-rtlsdr-pynqz2](https://github.com/hfwang132/fm-demod-rtlsdr-pynqz2) - Reference implementation
- [PYNQ Project](http://www.pynq.io/)
- [RTL-SDR](https://www.rtl-sdr.com/)
- Xilinx Vitis HLS
