
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 3.24

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 1.76 fmax = 567.51

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: y[4]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     7    0.02    0.00    0.00    0.20 ^ reset (in)
                                         reset (net)
                  0.00    0.00    0.20 ^ _151_/B1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.02    0.02    0.22 v _151_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _003_ (net)
                  0.02    0.00    0.22 v y[4]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.22   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ y[4]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 ^ _120_/A (sky130_fd_sc_hd__buf_4)
     8    0.02    0.08    0.12    0.32 ^ _120_/X (sky130_fd_sc_hd__buf_4)
                                         _059_ (net)
                  0.08    0.00    0.32 ^ _132_/B (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.04    0.06    0.38 v _132_/Y (sky130_fd_sc_hd__nand2_1)
                                         _071_ (net)
                  0.04    0.00    0.38 v _133_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.08    0.31    0.69 v _133_/X (sky130_fd_sc_hd__or3_1)
                                         _072_ (net)
                  0.08    0.00    0.69 v _137_/A (sky130_fd_sc_hd__or4_4)
     2    0.01    0.10    0.56    1.25 v _137_/X (sky130_fd_sc_hd__or4_4)
                                         _076_ (net)
                  0.10    0.00    1.25 v _138_/B1 (sky130_fd_sc_hd__o21ai_4)
     5    0.01    0.15    0.09    1.34 ^ _138_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _077_ (net)
                  0.15    0.00    1.34 ^ _183_/A (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.06    0.07    1.41 v _183_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _018_ (net)
                  0.06    0.00    1.41 v _190_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.23    1.64 v _190_/X (sky130_fd_sc_hd__o31a_1)
                                         _004_ (net)
                  0.04    0.00    1.64 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.64   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  3.24   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: x[3] (input port clocked by core_clock)
Endpoint: y[5]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ x[3] (in)
                                         x[3] (net)
                  0.00    0.00    0.20 ^ _120_/A (sky130_fd_sc_hd__buf_4)
     8    0.02    0.08    0.12    0.32 ^ _120_/X (sky130_fd_sc_hd__buf_4)
                                         _059_ (net)
                  0.08    0.00    0.32 ^ _132_/B (sky130_fd_sc_hd__nand2_1)
     2    0.00    0.04    0.06    0.38 v _132_/Y (sky130_fd_sc_hd__nand2_1)
                                         _071_ (net)
                  0.04    0.00    0.38 v _133_/C (sky130_fd_sc_hd__or3_1)
     2    0.00    0.08    0.31    0.69 v _133_/X (sky130_fd_sc_hd__or3_1)
                                         _072_ (net)
                  0.08    0.00    0.69 v _137_/A (sky130_fd_sc_hd__or4_4)
     2    0.01    0.10    0.56    1.25 v _137_/X (sky130_fd_sc_hd__or4_4)
                                         _076_ (net)
                  0.10    0.00    1.25 v _138_/B1 (sky130_fd_sc_hd__o21ai_4)
     5    0.01    0.15    0.09    1.34 ^ _138_/Y (sky130_fd_sc_hd__o21ai_4)
                                         _077_ (net)
                  0.15    0.00    1.34 ^ _183_/A (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.06    0.07    1.41 v _183_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _018_ (net)
                  0.06    0.00    1.41 v _190_/A3 (sky130_fd_sc_hd__o31a_1)
     1    0.00    0.04    0.23    1.64 v _190_/X (sky130_fd_sc_hd__o31a_1)
                                         _004_ (net)
                  0.04    0.00    1.64 v y[5]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.64   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ y[5]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -1.64   data arrival time
-----------------------------------------------------------------------------
                                  3.24   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.52e-05   3.57e-07   7.33e-11   7.56e-05  76.3%
Combinational          1.19e-05   1.16e-05   2.09e-10   2.35e-05  23.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.71e-05   1.19e-05   2.83e-10   9.91e-05 100.0%
                          87.9%      12.1%       0.0%
