<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>6.974</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>6.974</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>6.974</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>3.026</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>3.026</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>3.026</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>3.026</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>8</BRAM>
    <CLB>0</CLB>
    <DSP>3</DSP>
    <FF>7365</FF>
    <LATCH>0</LATCH>
    <LUT>5582</LUT>
    <SRL>941</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="U0" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.vhd" ORIG_REF_NAME="dec_MIMD" TOP_CELL="bd_0_i/hls_inst/U0">
    <SubModules count="14">ALU_operation_U control_s_axi_U data_a_U data_b_U data_result_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166 grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156 grp_dec_MIMD_Pipeline_VITIS_LOOP_28_3_fu_134 grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182 grp_dec_MIMD_Pipeline_VITIS_LOOP_96_1_fu_193</SubModules>
    <Resources BRAM="8" DSP="3" FF="7365" LUT="5582" LogicLUT="4641" RAMB18="8" SRL="941"/>
    <LocalResources FF="325" LUT="3" SRL="3"/>
  </RtlModule>
  <RtlModule CELL="U0/ALU_operation_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="21" LogicLUT="21" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/control_s_axi_U" BINDMODULE="dec_MIMD_control_s_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_control_s_axi">
    <Resources FF="344" LUT="360" LogicLUT="360"/>
  </RtlModule>
  <RtlModule CELL="U0/data_a_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="71" LogicLUT="71" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/data_b_U" BINDMODULE="dec_MIMD_data_a_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_a_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="97" LogicLUT="97" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/data_result_U" BINDMODULE="dec_MIMD_data_result_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_data_result_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem0_m_axi_U" BINDMODULE="dec_MIMD_gmem0_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem0_m_axi">
    <Resources BRAM="1" FF="730" LUT="494" LogicLUT="431" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem1_m_axi_U" BINDMODULE="dec_MIMD_gmem1_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem1_m_axi">
    <Resources BRAM="1" FF="730" LUT="496" LogicLUT="433" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem2_m_axi_U" BINDMODULE="dec_MIMD_gmem2_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem2_m_axi">
    <Resources BRAM="1" FF="966" LUT="716" LogicLUT="544" RAMB18="1" SRL="172"/>
  </RtlModule>
  <RtlModule CELL="U0/gmem3_m_axi_U" BINDMODULE="dec_MIMD_gmem3_m_axi" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_gmem3_m_axi">
    <Resources BRAM="1" FF="730" LUT="495" LogicLUT="432" RAMB18="1" SRL="63"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_12_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="213" LUT="127" LogicLUT="120" SRL="7"/>
    <LocalResources FF="211" LUT="103" LogicLUT="96" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_12_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="24" LogicLUT="24"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_20_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="119" LUT="63" LogicLUT="56" SRL="7"/>
    <LocalResources FF="117" LUT="41" LogicLUT="34" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_20_2.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="22" LogicLUT="22"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_28_3_fu_134" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_28_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="307" LUT="119" LogicLUT="112" SRL="7"/>
    <LocalResources FF="305" LUT="84" LogicLUT="77" SRL="7"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_28_3_fu_134/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_28_3.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_41_1">
    <SubModules count="3">flow_control_loop_pipe_sequential_init_U mul_32s_32s_32_2_1_U19 sdiv_32ns_32ns_32_36_1_U20</SubModules>
    <Resources DSP="3" FF="2823" LUT="2490" LogicLUT="1935" SRL="555"/>
    <LocalResources DSP="3" FF="641" LUT="781" LogicLUT="287" SRL="494"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_41_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/mul_32s_32s_32_2_1_U19" BINDMODULE="dec_MIMD_mul_32s_32s_32_2_1" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_41_1.vhd" ORIG_REF_NAME="dec_MIMD_mul_32s_32s_32_2_1">
    <Resources FF="32"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sdiv_32ns_32ns_32_36_1_U20" BINDMODULE="dec_MIMD_sdiv_32ns_32ns_32_36_1" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_41_1.vhd" ORIG_REF_NAME="dec_MIMD_sdiv_32ns_32ns_32_36_1">
    <Resources FF="2148" LUT="1695" LogicLUT="1634" SRL="61"/>
    <LocalResources FF="96"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_96_1_fu_193" DEPTH="1" FILE_NAME="dec_MIMD.vhd" ORIG_REF_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_96_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="78" LUT="30" LogicLUT="29" SRL="1"/>
    <LocalResources FF="76" LUT="5" LogicLUT="4" SRL="1"/>
  </RtlModule>
  <RtlModule CELL="U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_96_1_fu_193/flow_control_loop_pipe_sequential_init_U" BINDMODULE="dec_MIMD_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="dec_MIMD_dec_MIMD_Pipeline_VITIS_LOOP_96_1.vhd" ORIG_REF_NAME="dec_MIMD_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="25" LogicLUT="25"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="6.447" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.014" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN" LOGIC_LEVELS="6" MAX_FANOUT="129" SLACK="3.026" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2524"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_4__1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="662"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_1__2" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="3482"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.447" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="5.014" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN" LOGIC_LEVELS="6" MAX_FANOUT="129" SLACK="3.026" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2524"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_12_1_fu_166_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3__0" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_4__0" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="662"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_1__1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem1_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="3482"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.430" DATAPATH_LOGIC_DELAY="1.433" DATAPATH_NET_DELAY="4.997" ENDPOINT_PIN="bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg/ENARDEN" LOGIC_LEVELS="6" MAX_FANOUT="65" SLACK="3.043" STARTPOINT_PIN="bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]/C">
    <CELL  NAME="bd_0_i/hls_inst/U0/selec_assign_2_fu_92_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="2524"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_11" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_4" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/grp_dec_MIMD_Pipeline_VITIS_LOOP_20_2_fu_156_ap_start_reg_i_2" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="1231"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_4" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="662"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/control_s_axi_U/mem_reg_i_1__0" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="213"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/gmem3_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="3482"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.889" DATAPATH_LOGIC_DELAY="5.129" DATAPATH_NET_DELAY="1.760" ENDPOINT_PIN="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[29]__0/D" LOGIC_LEVELS="10" MAX_FANOUT="7" SLACK="3.136" STARTPOINT_PIN="bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="66"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7" PRIMITIVE_TYPE="LUT.others.LUT1" LINE_NUMBER="1904"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[27]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="1904"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[31]__0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[29]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1591"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.883" DATAPATH_LOGIC_DELAY="5.123" DATAPATH_NET_DELAY="1.760" ENDPOINT_PIN="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[31]__0/D" LOGIC_LEVELS="10" MAX_FANOUT="7" SLACK="3.142" STARTPOINT_PIN="bd_0_i/hls_inst/U0/data_b_U/ram_reg/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/ram_reg" PRIMITIVE_TYPE="BMEM.bram.RAMB18E1" LINE_NUMBER="66"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520[7]__0_i_7" PRIMITIVE_TYPE="LUT.others.LUT1" LINE_NUMBER="1904"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[7]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[11]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[15]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[19]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[23]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_b_U/sub_ln76_reg_520_reg[27]__0_i_6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520[27]__0_i_5" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="1904"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[27]__0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/data_a_U/sub_ln76_reg_520_reg[31]__0_i_1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="1674"/>
    <CELL  NAME="bd_0_i/hls_inst/U0/grp_dec_MIMD_Pipeline_VITIS_LOOP_41_1_fu_182/sub_ln76_reg_520_reg[31]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1591"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="vhdl/report/dec_MIMD_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="vhdl/report/dec_MIMD_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="vhdl/report/dec_MIMD_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="vhdl/report/dec_MIMD_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="vhdl/report/dec_MIMD_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="vhdl/report/dec_MIMD_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
