// module

vsim -voptargs=+acc work.module
# vsim -voptargs=+acc work.module 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.module(module_arc)
# Loading work.nbit_register(nbit_register_arc)
# Loading work.nbit_mux3x1(nbit_mux3x1_arc)
# Loading work.nbit_mux2x1(nbit_mux2x1_arc)
# Loading work.selectdata(selectdata_arc)
# Loading work.sub(sub_arc)
# Loading work.nbit_adder(nbit_adder_arc)
# Loading work.bit_adder(bit_adder_arc)
# Loading work.inc_dec_module(inc_dec_module_arc)
# Loading work.module_cu(module_cu_arc)
# vsim -voptargs=+acc work.module 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.module(module_arc)
# Loading work.nbit_register(nbit_register_arc)
# Loading work.nbit_mux3x1(nbit_mux3x1_arc)
# Loading work.nbit_mux2x1(nbit_mux2x1_arc)
# Loading work.selectdata(selectdata_arc)
# Loading work.sub(sub_arc)
# Loading work.nbit_adder(nbit_adder_arc)
# Loading work.bit_adder(bit_adder_arc)
# Loading work.module_cu(module_cu_arc)
add wave -position insertpoint sim:/module/*
add wave -position insertpoint sim:/module/modCU/*
force -freeze sim:/module/clk 1 0
force -freeze sim:/module/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/module/rst 1 0
force -freeze sim:/module/ack 0 0
force -freeze sim:/module/start 0 0
force -freeze sim:/module/move_done 0 0
force -freeze sim:/module/cache_data_in 00000000 0
run
run
force -freeze sim:/module/nvm_address_in 000000000000 0
force -freeze sim:/module/rst 0 0
run
run
run
force -freeze sim:/module/start 1 0
run
run
run
force -freeze sim:/module/ack 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# WARNING: No extended dataflow license exists
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run 1200 ps
run
run
run
run
run
run
run
run
run 10000 ps
16 * 100 * 10 ps
# invalid command name "16"
240000 ps
# invalid command name "240000"
run 240000 ps
force -freeze sim:/module/move_done 1 0
run
run
run
run

// subtractor
vsim -voptargs=+acc work.sub
# vsim -voptargs=+acc work.sub 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sub(sub_arc)
# Loading work.nbit_adder(nbit_adder_arc)
# Loading work.bit_adder(bit_adder_arc)
# vsim -voptargs=+acc work.sub 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.sub(sub_arc)
# Loading work.nbit_adder(nbit_adder_arc)
# Loading work.bit_adder(bit_adder_arc)
add wave -position insertpoint sim:/sub/*
force -freeze sim:/sub/A 000000000000000000 0
force -freeze sim:/sub/B 000000000000000000 0
run
