// Seed: 512868480
module module_0 (
    input uwire id_0
    , id_4,
    input supply0 id_1,
    input tri0 id_2
);
  logic id_5;
  assign id_5 = 1;
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input supply0 id_2,
    output wor id_3,
    input wand id_4,
    input supply1 id_5,
    output uwire id_6,
    input wor id_7,
    output tri id_8,
    output supply1 id_9
);
  assign id_1 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.id_2 = 0;
  wire id_11;
endmodule
