// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.3_sdx (win64) Build 1721784 Tue Nov 29 22:12:44 MST 2016
// Date        : Fri Sep 29 16:18:01 2017
// Host        : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top design_1_axi_perf_mon_0_0 -prefix
//               design_1_axi_perf_mon_0_0_ design_1_axi_perf_mon_0_0_sim_netlist.v
// Design      : design_1_axi_perf_mon_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu3eg-sfva625-1-i-es1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr
   (\GEN_ISR_REG[3].ISR_reg[3] ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ,
    CO,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg ,
    Metrics_Cnt_En_reg_rep,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    Q,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    core_aresetn,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output \GEN_ISR_REG[3].ISR_reg[3] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg ;
  input Metrics_Cnt_En_reg_rep;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [31:0]Q;
  input [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input core_aresetn;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF_i_1__6_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2__6_n_0 ;
  wire \Accum_i[15]_i_3__6_n_0 ;
  wire \Accum_i[15]_i_4__6_n_0 ;
  wire \Accum_i[15]_i_5__6_n_0 ;
  wire \Accum_i[15]_i_6__6_n_0 ;
  wire \Accum_i[15]_i_7__6_n_0 ;
  wire \Accum_i[15]_i_8__6_n_0 ;
  wire \Accum_i[15]_i_9__6_n_0 ;
  wire \Accum_i[23]_i_2__6_n_0 ;
  wire \Accum_i[23]_i_3__6_n_0 ;
  wire \Accum_i[23]_i_4__6_n_0 ;
  wire \Accum_i[23]_i_5__6_n_0 ;
  wire \Accum_i[23]_i_6__6_n_0 ;
  wire \Accum_i[23]_i_7__6_n_0 ;
  wire \Accum_i[23]_i_8__6_n_0 ;
  wire \Accum_i[23]_i_9__6_n_0 ;
  wire \Accum_i[31]_i_2__5_n_0 ;
  wire \Accum_i[31]_i_3__6_n_0 ;
  wire \Accum_i[31]_i_4__6_n_0 ;
  wire \Accum_i[31]_i_5__6_n_0 ;
  wire \Accum_i[31]_i_6__6_n_0 ;
  wire \Accum_i[31]_i_7__6_n_0 ;
  wire \Accum_i[31]_i_8__6_n_0 ;
  wire \Accum_i[31]_i_9__6_n_0 ;
  wire \Accum_i[35]_i_2__6_n_0 ;
  wire \Accum_i[35]_i_4__6_n_0 ;
  wire \Accum_i[35]_i_5__6_n_0 ;
  wire \Accum_i[35]_i_6__6_n_0 ;
  wire \Accum_i[35]_i_7__6_n_0 ;
  wire \Accum_i[7]_i_2__6_n_0 ;
  wire \Accum_i[7]_i_3__6_n_0 ;
  wire \Accum_i[7]_i_4__6_n_0 ;
  wire \Accum_i[7]_i_5__6_n_0 ;
  wire \Accum_i[7]_i_6__6_n_0 ;
  wire \Accum_i[7]_i_7__6_n_0 ;
  wire \Accum_i[7]_i_8__6_n_0 ;
  wire \Accum_i[7]_i_9__6_n_0 ;
  wire \Accum_i_reg[15]_i_1__6_n_0 ;
  wire \Accum_i_reg[15]_i_1__6_n_1 ;
  wire \Accum_i_reg[15]_i_1__6_n_2 ;
  wire \Accum_i_reg[15]_i_1__6_n_3 ;
  wire \Accum_i_reg[15]_i_1__6_n_5 ;
  wire \Accum_i_reg[15]_i_1__6_n_6 ;
  wire \Accum_i_reg[15]_i_1__6_n_7 ;
  wire \Accum_i_reg[23]_i_1__6_n_0 ;
  wire \Accum_i_reg[23]_i_1__6_n_1 ;
  wire \Accum_i_reg[23]_i_1__6_n_2 ;
  wire \Accum_i_reg[23]_i_1__6_n_3 ;
  wire \Accum_i_reg[23]_i_1__6_n_5 ;
  wire \Accum_i_reg[23]_i_1__6_n_6 ;
  wire \Accum_i_reg[23]_i_1__6_n_7 ;
  wire \Accum_i_reg[31]_i_1__5_n_0 ;
  wire \Accum_i_reg[31]_i_1__5_n_1 ;
  wire \Accum_i_reg[31]_i_1__5_n_2 ;
  wire \Accum_i_reg[31]_i_1__5_n_3 ;
  wire \Accum_i_reg[31]_i_1__5_n_5 ;
  wire \Accum_i_reg[31]_i_1__5_n_6 ;
  wire \Accum_i_reg[31]_i_1__5_n_7 ;
  wire \Accum_i_reg[35]_i_3__6_n_5 ;
  wire \Accum_i_reg[35]_i_3__6_n_6 ;
  wire \Accum_i_reg[35]_i_3__6_n_7 ;
  wire \Accum_i_reg[7]_i_1__6_n_0 ;
  wire \Accum_i_reg[7]_i_1__6_n_1 ;
  wire \Accum_i_reg[7]_i_1__6_n_2 ;
  wire \Accum_i_reg[7]_i_1__6_n_3 ;
  wire \Accum_i_reg[7]_i_1__6_n_5 ;
  wire \Accum_i_reg[7]_i_1__6_n_6 ;
  wire \Accum_i_reg[7]_i_1__6_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire \GEN_ISR_REG[3].ISR_reg[3] ;
  wire [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire \GEN_MUX_N_CNT.accumulate_reg ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10__6_n_0;
  wire Incr_by_1_i_11__6_n_0;
  wire Incr_by_1_i_12__6_n_0;
  wire Incr_by_1_i_13__6_n_0;
  wire Incr_by_1_i_14__6_n_0;
  wire Incr_by_1_i_15__6_n_0;
  wire Incr_by_1_i_16__6_n_0;
  wire Incr_by_1_i_17__6_n_0;
  wire Incr_by_1_i_18__6_n_0;
  wire Incr_by_1_i_19__6_n_0;
  wire Incr_by_1_i_4__6_n_0;
  wire Incr_by_1_i_5__6_n_0;
  wire Incr_by_1_i_6__6_n_0;
  wire Incr_by_1_i_7__6_n_0;
  wire Incr_by_1_i_8__6_n_0;
  wire Incr_by_1_i_9__6_n_0;
  wire Incr_by_1_reg_i_2__6_n_1;
  wire Incr_by_1_reg_i_2__6_n_2;
  wire Incr_by_1_reg_i_2__6_n_3;
  wire Incr_by_1_reg_i_2__6_n_5;
  wire Incr_by_1_reg_i_2__6_n_6;
  wire Incr_by_1_reg_i_2__6_n_7;
  wire \Incrementer_i[0]_i_2__6_n_0 ;
  wire \Incrementer_i[0]_i_3__6_n_0 ;
  wire \Incrementer_i[0]_i_4__6_n_0 ;
  wire \Incrementer_i[0]_i_5__6_n_0 ;
  wire \Incrementer_i[0]_i_6__6_n_0 ;
  wire \Incrementer_i[0]_i_7__6_n_0 ;
  wire \Incrementer_i[0]_i_8__6_n_0 ;
  wire \Incrementer_i[0]_i_9__6_n_0 ;
  wire \Incrementer_i[16]_i_2__6_n_0 ;
  wire \Incrementer_i[16]_i_3__6_n_0 ;
  wire \Incrementer_i[16]_i_4__6_n_0 ;
  wire \Incrementer_i[16]_i_5__6_n_0 ;
  wire \Incrementer_i[16]_i_6__6_n_0 ;
  wire \Incrementer_i[16]_i_7__6_n_0 ;
  wire \Incrementer_i[16]_i_8__6_n_0 ;
  wire \Incrementer_i[16]_i_9__6_n_0 ;
  wire \Incrementer_i[24]_i_2__6_n_0 ;
  wire \Incrementer_i[24]_i_3__6_n_0 ;
  wire \Incrementer_i[24]_i_4__6_n_0 ;
  wire \Incrementer_i[24]_i_5__6_n_0 ;
  wire \Incrementer_i[24]_i_6__6_n_0 ;
  wire \Incrementer_i[24]_i_7__6_n_0 ;
  wire \Incrementer_i[24]_i_8__6_n_0 ;
  wire \Incrementer_i[24]_i_9__6_n_0 ;
  wire \Incrementer_i[8]_i_2__6_n_0 ;
  wire \Incrementer_i[8]_i_3__6_n_0 ;
  wire \Incrementer_i[8]_i_4__6_n_0 ;
  wire \Incrementer_i[8]_i_5__6_n_0 ;
  wire \Incrementer_i[8]_i_6__6_n_0 ;
  wire \Incrementer_i[8]_i_7__6_n_0 ;
  wire \Incrementer_i[8]_i_8__6_n_0 ;
  wire \Incrementer_i[8]_i_9__6_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__6_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_10 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_11 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_12 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_13 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_14 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_15 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_7 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_8 ;
  wire \Incrementer_i_reg[0]_i_1__6_n_9 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_10 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_11 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_12 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_13 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_14 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_15 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_8 ;
  wire \Incrementer_i_reg[16]_i_1__6_n_9 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_10 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_11 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_12 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_13 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_14 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_15 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_8 ;
  wire \Incrementer_i_reg[24]_i_1__6_n_9 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_10 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_11 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_12 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_13 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_14 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_15 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_8 ;
  wire \Incrementer_i_reg[8]_i_1__6_n_9 ;
  wire Metrics_Cnt_En_reg_rep;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_1__5_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3__6_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__6_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__6_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__6_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2__6_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2__6_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1__6_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1__6_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__6
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1__6_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1__6_n_0),
        .Q(\GEN_ISR_REG[3].ISR_reg[3] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_8__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_9__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .O(\Accum_i[35]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5__6 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [31]),
        .O(\Accum_i[35]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6__6 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [30]),
        .O(\Accum_i[35]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7__6 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [29]),
        .O(\Accum_i[35]_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6__6 
       (.I0(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7__6 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8__6 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8__6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9__6 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg ),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9__6_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [7]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [8]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [9]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [10]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [11]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [12]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Accum_i_reg[15]_i_1__6 
       (.CI(\Accum_i_reg[7]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1__6_n_0 ,\Accum_i_reg[15]_i_1__6_n_1 ,\Accum_i_reg[15]_i_1__6_n_2 ,\Accum_i_reg[15]_i_1__6_n_3 ,\NLW_Accum_i_reg[15]_i_1__6_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1__6_n_5 ,\Accum_i_reg[15]_i_1__6_n_6 ,\Accum_i_reg[15]_i_1__6_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2__6_n_0 ,\Accum_i[15]_i_3__6_n_0 ,\Accum_i[15]_i_4__6_n_0 ,\Accum_i[15]_i_5__6_n_0 ,\Accum_i[15]_i_6__6_n_0 ,\Accum_i[15]_i_7__6_n_0 ,\Accum_i[15]_i_8__6_n_0 ,\Accum_i[15]_i_9__6_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [13]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [14]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [15]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [16]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [17]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [18]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [19]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [20]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Accum_i_reg[23]_i_1__6 
       (.CI(\Accum_i_reg[15]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1__6_n_0 ,\Accum_i_reg[23]_i_1__6_n_1 ,\Accum_i_reg[23]_i_1__6_n_2 ,\Accum_i_reg[23]_i_1__6_n_3 ,\NLW_Accum_i_reg[23]_i_1__6_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1__6_n_5 ,\Accum_i_reg[23]_i_1__6_n_6 ,\Accum_i_reg[23]_i_1__6_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2__6_n_0 ,\Accum_i[23]_i_3__6_n_0 ,\Accum_i[23]_i_4__6_n_0 ,\Accum_i[23]_i_5__6_n_0 ,\Accum_i[23]_i_6__6_n_0 ,\Accum_i[23]_i_7__6_n_0 ,\Accum_i[23]_i_8__6_n_0 ,\Accum_i[23]_i_9__6_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [21]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [22]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [23]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [24]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [25]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [26]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [27]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [28]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Accum_i_reg[31]_i_1__5 
       (.CI(\Accum_i_reg[23]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_1__5_n_0 ,\Accum_i_reg[31]_i_1__5_n_1 ,\Accum_i_reg[31]_i_1__5_n_2 ,\Accum_i_reg[31]_i_1__5_n_3 ,\NLW_Accum_i_reg[31]_i_1__5_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_1__5_n_5 ,\Accum_i_reg[31]_i_1__5_n_6 ,\Accum_i_reg[31]_i_1__5_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_2__5_n_0 ,\Accum_i[31]_i_3__6_n_0 ,\Accum_i[31]_i_4__6_n_0 ,\Accum_i[31]_i_5__6_n_0 ,\Accum_i[31]_i_6__6_n_0 ,\Accum_i[31]_i_7__6_n_0 ,\Accum_i[31]_i_8__6_n_0 ,\Accum_i[31]_i_9__6_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg_0 ));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg_0 ));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg_0 ));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg_0 ));
  CARRY8 \Accum_i_reg[35]_i_3__6 
       (.CI(\Accum_i_reg[31]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3__6_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3__6_n_5 ,\Accum_i_reg[35]_i_3__6_n_6 ,\Accum_i_reg[35]_i_3__6_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3__6_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3__6_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3__6_S_UNCONNECTED [7:4],\Accum_i[35]_i_4__6_n_0 ,\Accum_i[35]_i_5__6_n_0 ,\Accum_i[35]_i_6__6_n_0 ,\Accum_i[35]_i_7__6_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [0]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [1]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [2]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [3]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [4]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Accum_i_reg[7]_i_1__6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1__6_n_0 ,\Accum_i_reg[7]_i_1__6_n_1 ,\Accum_i_reg[7]_i_1__6_n_2 ,\Accum_i_reg[7]_i_1__6_n_3 ,\NLW_Accum_i_reg[7]_i_1__6_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1__6_n_5 ,\Accum_i_reg[7]_i_1__6_n_6 ,\Accum_i_reg[7]_i_1__6_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2__6_n_0 ,\Accum_i[7]_i_3__6_n_0 ,\Accum_i[7]_i_4__6_n_0 ,\Accum_i[7]_i_5__6_n_0 ,\Accum_i[7]_i_6__6_n_0 ,\Accum_i[7]_i_7__6_n_0 ,\Accum_i[7]_i_8__6_n_0 ,\Accum_i[7]_i_9__6_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [5]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__6_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] [6]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10__6
       (.I0(Q[2]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_10__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11__6
       (.I0(Q[0]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_11__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__6
       (.I0(Q[14]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [14]),
        .I2(Q[15]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13__6
       (.I0(Q[12]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [12]),
        .I2(Q[13]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14__6
       (.I0(Q[10]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [10]),
        .I2(Q[11]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15__6
       (.I0(Q[8]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [8]),
        .I2(Q[9]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16__6
       (.I0(Q[6]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [6]),
        .I2(Q[7]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17__6
       (.I0(Q[4]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [4]),
        .I2(Q[5]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__6
       (.I0(Q[2]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [2]),
        .I2(Q[3]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__6
       (.I0(Q[0]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4__6
       (.I0(Q[14]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__6
       (.I0(Q[12]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_5__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__6
       (.I0(Q[10]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_6__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__6
       (.I0(Q[8]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_7__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__6
       (.I0(Q[6]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_8__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9__6
       (.I0(Q[4]),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] [5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_9__6_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2__6
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2__6_n_1,Incr_by_1_reg_i_2__6_n_2,Incr_by_1_reg_i_2__6_n_3,NLW_Incr_by_1_reg_i_2__6_CO_UNCONNECTED[3],Incr_by_1_reg_i_2__6_n_5,Incr_by_1_reg_i_2__6_n_6,Incr_by_1_reg_i_2__6_n_7}),
        .DI({Incr_by_1_i_4__6_n_0,Incr_by_1_i_5__6_n_0,Incr_by_1_i_6__6_n_0,Incr_by_1_i_7__6_n_0,Incr_by_1_i_8__6_n_0,Incr_by_1_i_9__6_n_0,Incr_by_1_i_10__6_n_0,Incr_by_1_i_11__6_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__6_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12__6_n_0,Incr_by_1_i_13__6_n_0,Incr_by_1_i_14__6_n_0,Incr_by_1_i_15__6_n_0,Incr_by_1_i_16__6_n_0,Incr_by_1_i_17__6_n_0,Incr_by_1_i_18__6_n_0,Incr_by_1_i_19__6_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__6 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__6 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__6 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__6 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6__6 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7__6 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8__6 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9__6 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__6 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__6 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__6 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__6 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6__6 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7__6 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8__6 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9__6 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__6 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__6 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__6 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__6 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6__6 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7__6 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8__6 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9__6 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__6 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__6 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__6 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__6 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6__6 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7__6 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8__6 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9__6 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9__6_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Incrementer_i_reg[0]_i_1__6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__6_n_0 ,\Incrementer_i_reg[0]_i_1__6_n_1 ,\Incrementer_i_reg[0]_i_1__6_n_2 ,\Incrementer_i_reg[0]_i_1__6_n_3 ,\NLW_Incrementer_i_reg[0]_i_1__6_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1__6_n_5 ,\Incrementer_i_reg[0]_i_1__6_n_6 ,\Incrementer_i_reg[0]_i_1__6_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1__6_n_8 ,\Incrementer_i_reg[0]_i_1__6_n_9 ,\Incrementer_i_reg[0]_i_1__6_n_10 ,\Incrementer_i_reg[0]_i_1__6_n_11 ,\Incrementer_i_reg[0]_i_1__6_n_12 ,\Incrementer_i_reg[0]_i_1__6_n_13 ,\Incrementer_i_reg[0]_i_1__6_n_14 ,\Incrementer_i_reg[0]_i_1__6_n_15 }),
        .S({\Incrementer_i[0]_i_2__6_n_0 ,\Incrementer_i[0]_i_3__6_n_0 ,\Incrementer_i[0]_i_4__6_n_0 ,\Incrementer_i[0]_i_5__6_n_0 ,\Incrementer_i[0]_i_6__6_n_0 ,\Incrementer_i[0]_i_7__6_n_0 ,\Incrementer_i[0]_i_8__6_n_0 ,\Incrementer_i[0]_i_9__6_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Incrementer_i_reg[16]_i_1__6 
       (.CI(\Incrementer_i_reg[8]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1__6_n_0 ,\Incrementer_i_reg[16]_i_1__6_n_1 ,\Incrementer_i_reg[16]_i_1__6_n_2 ,\Incrementer_i_reg[16]_i_1__6_n_3 ,\NLW_Incrementer_i_reg[16]_i_1__6_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1__6_n_5 ,\Incrementer_i_reg[16]_i_1__6_n_6 ,\Incrementer_i_reg[16]_i_1__6_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1__6_n_8 ,\Incrementer_i_reg[16]_i_1__6_n_9 ,\Incrementer_i_reg[16]_i_1__6_n_10 ,\Incrementer_i_reg[16]_i_1__6_n_11 ,\Incrementer_i_reg[16]_i_1__6_n_12 ,\Incrementer_i_reg[16]_i_1__6_n_13 ,\Incrementer_i_reg[16]_i_1__6_n_14 ,\Incrementer_i_reg[16]_i_1__6_n_15 }),
        .S({\Incrementer_i[16]_i_2__6_n_0 ,\Incrementer_i[16]_i_3__6_n_0 ,\Incrementer_i[16]_i_4__6_n_0 ,\Incrementer_i[16]_i_5__6_n_0 ,\Incrementer_i[16]_i_6__6_n_0 ,\Incrementer_i[16]_i_7__6_n_0 ,\Incrementer_i[16]_i_8__6_n_0 ,\Incrementer_i[16]_i_9__6_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__6_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Incrementer_i_reg[24]_i_1__6 
       (.CI(\Incrementer_i_reg[16]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1__6_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1__6_n_1 ,\Incrementer_i_reg[24]_i_1__6_n_2 ,\Incrementer_i_reg[24]_i_1__6_n_3 ,\NLW_Incrementer_i_reg[24]_i_1__6_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1__6_n_5 ,\Incrementer_i_reg[24]_i_1__6_n_6 ,\Incrementer_i_reg[24]_i_1__6_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1__6_n_8 ,\Incrementer_i_reg[24]_i_1__6_n_9 ,\Incrementer_i_reg[24]_i_1__6_n_10 ,\Incrementer_i_reg[24]_i_1__6_n_11 ,\Incrementer_i_reg[24]_i_1__6_n_12 ,\Incrementer_i_reg[24]_i_1__6_n_13 ,\Incrementer_i_reg[24]_i_1__6_n_14 ,\Incrementer_i_reg[24]_i_1__6_n_15 }),
        .S({\Incrementer_i[24]_i_2__6_n_0 ,\Incrementer_i[24]_i_3__6_n_0 ,\Incrementer_i[24]_i_4__6_n_0 ,\Incrementer_i[24]_i_5__6_n_0 ,\Incrementer_i[24]_i_6__6_n_0 ,\Incrementer_i[24]_i_7__6_n_0 ,\Incrementer_i[24]_i_8__6_n_0 ,\Incrementer_i[24]_i_9__6_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__6_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__6_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  CARRY8 \Incrementer_i_reg[8]_i_1__6 
       (.CI(\Incrementer_i_reg[0]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1__6_n_0 ,\Incrementer_i_reg[8]_i_1__6_n_1 ,\Incrementer_i_reg[8]_i_1__6_n_2 ,\Incrementer_i_reg[8]_i_1__6_n_3 ,\NLW_Incrementer_i_reg[8]_i_1__6_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1__6_n_5 ,\Incrementer_i_reg[8]_i_1__6_n_6 ,\Incrementer_i_reg[8]_i_1__6_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1__6_n_8 ,\Incrementer_i_reg[8]_i_1__6_n_9 ,\Incrementer_i_reg[8]_i_1__6_n_10 ,\Incrementer_i_reg[8]_i_1__6_n_11 ,\Incrementer_i_reg[8]_i_1__6_n_12 ,\Incrementer_i_reg[8]_i_1__6_n_13 ,\Incrementer_i_reg[8]_i_1__6_n_14 ,\Incrementer_i_reg[8]_i_1__6_n_15 }),
        .S({\Incrementer_i[8]_i_2__6_n_0 ,\Incrementer_i[8]_i_3__6_n_0 ,\Incrementer_i[8]_i_4__6_n_0 ,\Incrementer_i[8]_i_5__6_n_0 ,\Incrementer_i[8]_i_6__6_n_0 ,\Incrementer_i[8]_i_7__6_n_0 ,\Incrementer_i[8]_i_8__6_n_0 ,\Incrementer_i[8]_i_9__6_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__6_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(Reset_On_Sample_Int_Lapse_reg));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_n_incr" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_18
   (Acc_OF,
    Q,
    CO,
    \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ,
    core_aresetn,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output Acc_OF;
  output [31:0]Q;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  input [15:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ;
  input core_aresetn;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF;
  wire Acc_OF_i_1_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2_n_0 ;
  wire \Accum_i[15]_i_3_n_0 ;
  wire \Accum_i[15]_i_4_n_0 ;
  wire \Accum_i[15]_i_5_n_0 ;
  wire \Accum_i[15]_i_6_n_0 ;
  wire \Accum_i[15]_i_7_n_0 ;
  wire \Accum_i[15]_i_8_n_0 ;
  wire \Accum_i[15]_i_9_n_0 ;
  wire \Accum_i[23]_i_2_n_0 ;
  wire \Accum_i[23]_i_3_n_0 ;
  wire \Accum_i[23]_i_4_n_0 ;
  wire \Accum_i[23]_i_5_n_0 ;
  wire \Accum_i[23]_i_6_n_0 ;
  wire \Accum_i[23]_i_7_n_0 ;
  wire \Accum_i[23]_i_8_n_0 ;
  wire \Accum_i[23]_i_9_n_0 ;
  wire \Accum_i[31]_i_10_n_0 ;
  wire \Accum_i[31]_i_3_n_0 ;
  wire \Accum_i[31]_i_4_n_0 ;
  wire \Accum_i[31]_i_5_n_0 ;
  wire \Accum_i[31]_i_6_n_0 ;
  wire \Accum_i[31]_i_7_n_0 ;
  wire \Accum_i[31]_i_8_n_0 ;
  wire \Accum_i[31]_i_9_n_0 ;
  wire \Accum_i[35]_i_2_n_0 ;
  wire \Accum_i[35]_i_5_n_0 ;
  wire \Accum_i[35]_i_6_n_0 ;
  wire \Accum_i[35]_i_7_n_0 ;
  wire \Accum_i[35]_i_8_n_0 ;
  wire \Accum_i[7]_i_2_n_0 ;
  wire \Accum_i[7]_i_3_n_0 ;
  wire \Accum_i[7]_i_4_n_0 ;
  wire \Accum_i[7]_i_5_n_0 ;
  wire \Accum_i[7]_i_6_n_0 ;
  wire \Accum_i[7]_i_7_n_0 ;
  wire \Accum_i[7]_i_8_n_0 ;
  wire \Accum_i[7]_i_9_n_0 ;
  wire \Accum_i_reg[15]_i_1_n_0 ;
  wire \Accum_i_reg[15]_i_1_n_1 ;
  wire \Accum_i_reg[15]_i_1_n_2 ;
  wire \Accum_i_reg[15]_i_1_n_3 ;
  wire \Accum_i_reg[15]_i_1_n_5 ;
  wire \Accum_i_reg[15]_i_1_n_6 ;
  wire \Accum_i_reg[15]_i_1_n_7 ;
  wire \Accum_i_reg[23]_i_1_n_0 ;
  wire \Accum_i_reg[23]_i_1_n_1 ;
  wire \Accum_i_reg[23]_i_1_n_2 ;
  wire \Accum_i_reg[23]_i_1_n_3 ;
  wire \Accum_i_reg[23]_i_1_n_5 ;
  wire \Accum_i_reg[23]_i_1_n_6 ;
  wire \Accum_i_reg[23]_i_1_n_7 ;
  wire \Accum_i_reg[31]_i_2_n_0 ;
  wire \Accum_i_reg[31]_i_2_n_1 ;
  wire \Accum_i_reg[31]_i_2_n_2 ;
  wire \Accum_i_reg[31]_i_2_n_3 ;
  wire \Accum_i_reg[31]_i_2_n_5 ;
  wire \Accum_i_reg[31]_i_2_n_6 ;
  wire \Accum_i_reg[31]_i_2_n_7 ;
  wire \Accum_i_reg[35]_i_3_n_5 ;
  wire \Accum_i_reg[35]_i_3_n_6 ;
  wire \Accum_i_reg[35]_i_3_n_7 ;
  wire \Accum_i_reg[7]_i_1_n_0 ;
  wire \Accum_i_reg[7]_i_1_n_1 ;
  wire \Accum_i_reg[7]_i_1_n_2 ;
  wire \Accum_i_reg[7]_i_1_n_3 ;
  wire \Accum_i_reg[7]_i_1_n_5 ;
  wire \Accum_i_reg[7]_i_1_n_6 ;
  wire \Accum_i_reg[7]_i_1_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire [15:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10_n_0;
  wire Incr_by_1_i_11_n_0;
  wire Incr_by_1_i_12_n_0;
  wire Incr_by_1_i_13_n_0;
  wire Incr_by_1_i_14_n_0;
  wire Incr_by_1_i_15_n_0;
  wire Incr_by_1_i_16_n_0;
  wire Incr_by_1_i_17_n_0;
  wire Incr_by_1_i_18_n_0;
  wire Incr_by_1_i_19_n_0;
  wire Incr_by_1_i_4_n_0;
  wire Incr_by_1_i_5_n_0;
  wire Incr_by_1_i_6_n_0;
  wire Incr_by_1_i_7_n_0;
  wire Incr_by_1_i_8_n_0;
  wire Incr_by_1_i_9_n_0;
  wire Incr_by_1_reg_i_2_n_1;
  wire Incr_by_1_reg_i_2_n_2;
  wire Incr_by_1_reg_i_2_n_3;
  wire Incr_by_1_reg_i_2_n_5;
  wire Incr_by_1_reg_i_2_n_6;
  wire Incr_by_1_reg_i_2_n_7;
  wire \Incrementer_i[0]_i_2_n_0 ;
  wire \Incrementer_i[0]_i_3_n_0 ;
  wire \Incrementer_i[0]_i_4_n_0 ;
  wire \Incrementer_i[0]_i_5_n_0 ;
  wire \Incrementer_i[0]_i_6_n_0 ;
  wire \Incrementer_i[0]_i_7_n_0 ;
  wire \Incrementer_i[0]_i_8_n_0 ;
  wire \Incrementer_i[0]_i_9_n_0 ;
  wire \Incrementer_i[16]_i_2_n_0 ;
  wire \Incrementer_i[16]_i_3_n_0 ;
  wire \Incrementer_i[16]_i_4_n_0 ;
  wire \Incrementer_i[16]_i_5_n_0 ;
  wire \Incrementer_i[16]_i_6_n_0 ;
  wire \Incrementer_i[16]_i_7_n_0 ;
  wire \Incrementer_i[16]_i_8_n_0 ;
  wire \Incrementer_i[16]_i_9_n_0 ;
  wire \Incrementer_i[24]_i_2_n_0 ;
  wire \Incrementer_i[24]_i_3_n_0 ;
  wire \Incrementer_i[24]_i_4_n_0 ;
  wire \Incrementer_i[24]_i_5_n_0 ;
  wire \Incrementer_i[24]_i_6_n_0 ;
  wire \Incrementer_i[24]_i_7_n_0 ;
  wire \Incrementer_i[24]_i_8_n_0 ;
  wire \Incrementer_i[24]_i_9_n_0 ;
  wire \Incrementer_i[8]_i_2_n_0 ;
  wire \Incrementer_i[8]_i_3_n_0 ;
  wire \Incrementer_i[8]_i_4_n_0 ;
  wire \Incrementer_i[8]_i_5_n_0 ;
  wire \Incrementer_i[8]_i_6_n_0 ;
  wire \Incrementer_i[8]_i_7_n_0 ;
  wire \Incrementer_i[8]_i_8_n_0 ;
  wire \Incrementer_i[8]_i_9_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1_n_0 ;
  wire \Incrementer_i_reg[0]_i_1_n_1 ;
  wire \Incrementer_i_reg[0]_i_1_n_10 ;
  wire \Incrementer_i_reg[0]_i_1_n_11 ;
  wire \Incrementer_i_reg[0]_i_1_n_12 ;
  wire \Incrementer_i_reg[0]_i_1_n_13 ;
  wire \Incrementer_i_reg[0]_i_1_n_14 ;
  wire \Incrementer_i_reg[0]_i_1_n_15 ;
  wire \Incrementer_i_reg[0]_i_1_n_2 ;
  wire \Incrementer_i_reg[0]_i_1_n_3 ;
  wire \Incrementer_i_reg[0]_i_1_n_5 ;
  wire \Incrementer_i_reg[0]_i_1_n_6 ;
  wire \Incrementer_i_reg[0]_i_1_n_7 ;
  wire \Incrementer_i_reg[0]_i_1_n_8 ;
  wire \Incrementer_i_reg[0]_i_1_n_9 ;
  wire \Incrementer_i_reg[16]_i_1_n_0 ;
  wire \Incrementer_i_reg[16]_i_1_n_1 ;
  wire \Incrementer_i_reg[16]_i_1_n_10 ;
  wire \Incrementer_i_reg[16]_i_1_n_11 ;
  wire \Incrementer_i_reg[16]_i_1_n_12 ;
  wire \Incrementer_i_reg[16]_i_1_n_13 ;
  wire \Incrementer_i_reg[16]_i_1_n_14 ;
  wire \Incrementer_i_reg[16]_i_1_n_15 ;
  wire \Incrementer_i_reg[16]_i_1_n_2 ;
  wire \Incrementer_i_reg[16]_i_1_n_3 ;
  wire \Incrementer_i_reg[16]_i_1_n_5 ;
  wire \Incrementer_i_reg[16]_i_1_n_6 ;
  wire \Incrementer_i_reg[16]_i_1_n_7 ;
  wire \Incrementer_i_reg[16]_i_1_n_8 ;
  wire \Incrementer_i_reg[16]_i_1_n_9 ;
  wire \Incrementer_i_reg[24]_i_1_n_1 ;
  wire \Incrementer_i_reg[24]_i_1_n_10 ;
  wire \Incrementer_i_reg[24]_i_1_n_11 ;
  wire \Incrementer_i_reg[24]_i_1_n_12 ;
  wire \Incrementer_i_reg[24]_i_1_n_13 ;
  wire \Incrementer_i_reg[24]_i_1_n_14 ;
  wire \Incrementer_i_reg[24]_i_1_n_15 ;
  wire \Incrementer_i_reg[24]_i_1_n_2 ;
  wire \Incrementer_i_reg[24]_i_1_n_3 ;
  wire \Incrementer_i_reg[24]_i_1_n_5 ;
  wire \Incrementer_i_reg[24]_i_1_n_6 ;
  wire \Incrementer_i_reg[24]_i_1_n_7 ;
  wire \Incrementer_i_reg[24]_i_1_n_8 ;
  wire \Incrementer_i_reg[24]_i_1_n_9 ;
  wire \Incrementer_i_reg[8]_i_1_n_0 ;
  wire \Incrementer_i_reg[8]_i_1_n_1 ;
  wire \Incrementer_i_reg[8]_i_1_n_10 ;
  wire \Incrementer_i_reg[8]_i_1_n_11 ;
  wire \Incrementer_i_reg[8]_i_1_n_12 ;
  wire \Incrementer_i_reg[8]_i_1_n_13 ;
  wire \Incrementer_i_reg[8]_i_1_n_14 ;
  wire \Incrementer_i_reg[8]_i_1_n_15 ;
  wire \Incrementer_i_reg[8]_i_1_n_2 ;
  wire \Incrementer_i_reg[8]_i_1_n_3 ;
  wire \Incrementer_i_reg[8]_i_1_n_5 ;
  wire \Incrementer_i_reg[8]_i_1_n_6 ;
  wire \Incrementer_i_reg[8]_i_1_n_7 ;
  wire \Incrementer_i_reg[8]_i_1_n_8 ;
  wire \Incrementer_i_reg[8]_i_1_n_9 ;
  wire Metrics_Cnt_En_reg_rep;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1_n_0),
        .Q(Acc_OF),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2 
       (.I0(Q[12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [15]),
        .O(\Accum_i[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3 
       (.I0(Q[11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .O(\Accum_i[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4 
       (.I0(Q[10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .O(\Accum_i[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5 
       (.I0(Q[9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .O(\Accum_i[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6 
       (.I0(Q[8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .O(\Accum_i[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7 
       (.I0(Q[7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .O(\Accum_i[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8 
       (.I0(Q[6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .O(\Accum_i[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9 
       (.I0(Q[5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .O(\Accum_i[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2 
       (.I0(Q[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [23]),
        .O(\Accum_i[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3 
       (.I0(Q[19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [22]),
        .O(\Accum_i[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4 
       (.I0(Q[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [21]),
        .O(\Accum_i[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5 
       (.I0(Q[17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [20]),
        .O(\Accum_i[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6 
       (.I0(Q[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [19]),
        .O(\Accum_i[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7 
       (.I0(Q[15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [18]),
        .O(\Accum_i[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8 
       (.I0(Q[14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [17]),
        .O(\Accum_i[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9 
       (.I0(Q[13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [16]),
        .O(\Accum_i[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_10 
       (.I0(Q[21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [24]),
        .O(\Accum_i[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3 
       (.I0(Q[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [31]),
        .O(\Accum_i[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4 
       (.I0(Q[27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [30]),
        .O(\Accum_i[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5 
       (.I0(Q[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [29]),
        .O(\Accum_i[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6 
       (.I0(Q[25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [28]),
        .O(\Accum_i[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7 
       (.I0(Q[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [27]),
        .O(\Accum_i[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8 
       (.I0(Q[23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [26]),
        .O(\Accum_i[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9 
       (.I0(Q[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [25]),
        .O(\Accum_i[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .O(\Accum_i[35]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Q[31]),
        .O(\Accum_i[35]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Q[30]),
        .O(\Accum_i[35]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_8 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Q[29]),
        .O(\Accum_i[35]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2 
       (.I0(Q[4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .O(\Accum_i[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3 
       (.I0(Q[3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .O(\Accum_i[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4 
       (.I0(Q[2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .O(\Accum_i[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5 
       (.I0(Q[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .O(\Accum_i[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6 
       (.I0(Q[0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .O(\Accum_i[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .O(\Accum_i[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .O(\Accum_i[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .O(\Accum_i[7]_i_9_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(Q[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(Q[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(Q[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(Q[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(Q[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(Q[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[15]_i_1 
       (.CI(\Accum_i_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1_n_0 ,\Accum_i_reg[15]_i_1_n_1 ,\Accum_i_reg[15]_i_1_n_2 ,\Accum_i_reg[15]_i_1_n_3 ,\NLW_Accum_i_reg[15]_i_1_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1_n_5 ,\Accum_i_reg[15]_i_1_n_6 ,\Accum_i_reg[15]_i_1_n_7 }),
        .DI(\GEN_MUX_N_CNT.Add_in_reg[31] [15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2_n_0 ,\Accum_i[15]_i_3_n_0 ,\Accum_i[15]_i_4_n_0 ,\Accum_i[15]_i_5_n_0 ,\Accum_i[15]_i_6_n_0 ,\Accum_i[15]_i_7_n_0 ,\Accum_i[15]_i_8_n_0 ,\Accum_i[15]_i_9_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(Q[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(Q[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(Q[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(Q[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(Q[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(Q[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(Q[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(Q[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[23]_i_1 
       (.CI(\Accum_i_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1_n_0 ,\Accum_i_reg[23]_i_1_n_1 ,\Accum_i_reg[23]_i_1_n_2 ,\Accum_i_reg[23]_i_1_n_3 ,\NLW_Accum_i_reg[23]_i_1_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1_n_5 ,\Accum_i_reg[23]_i_1_n_6 ,\Accum_i_reg[23]_i_1_n_7 }),
        .DI(\GEN_MUX_N_CNT.Add_in_reg[31] [23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2_n_0 ,\Accum_i[23]_i_3_n_0 ,\Accum_i[23]_i_4_n_0 ,\Accum_i[23]_i_5_n_0 ,\Accum_i[23]_i_6_n_0 ,\Accum_i[23]_i_7_n_0 ,\Accum_i[23]_i_8_n_0 ,\Accum_i[23]_i_9_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(Q[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(Q[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(Q[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(Q[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(Q[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(Q[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(Q[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(Q[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[31]_i_2 
       (.CI(\Accum_i_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_2_n_0 ,\Accum_i_reg[31]_i_2_n_1 ,\Accum_i_reg[31]_i_2_n_2 ,\Accum_i_reg[31]_i_2_n_3 ,\NLW_Accum_i_reg[31]_i_2_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_2_n_5 ,\Accum_i_reg[31]_i_2_n_6 ,\Accum_i_reg[31]_i_2_n_7 }),
        .DI(\GEN_MUX_N_CNT.Add_in_reg[31] [31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_3_n_0 ,\Accum_i[31]_i_4_n_0 ,\Accum_i[31]_i_5_n_0 ,\Accum_i[31]_i_6_n_0 ,\Accum_i[31]_i_7_n_0 ,\Accum_i[31]_i_8_n_0 ,\Accum_i[31]_i_9_n_0 ,\Accum_i[31]_i_10_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(Q[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(Q[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(Q[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  CARRY8 \Accum_i_reg[35]_i_3 
       (.CI(\Accum_i_reg[31]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3_n_5 ,\Accum_i_reg[35]_i_3_n_6 ,\Accum_i_reg[35]_i_3_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3_S_UNCONNECTED [7:4],\Accum_i[35]_i_5_n_0 ,\Accum_i[35]_i_6_n_0 ,\Accum_i[35]_i_7_n_0 ,\Accum_i[35]_i_8_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(Q[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(Q[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(Q[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(Q[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(Q[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1_n_0 ,\Accum_i_reg[7]_i_1_n_1 ,\Accum_i_reg[7]_i_1_n_2 ,\Accum_i_reg[7]_i_1_n_3 ,\NLW_Accum_i_reg[7]_i_1_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1_n_5 ,\Accum_i_reg[7]_i_1_n_6 ,\Accum_i_reg[7]_i_1_n_7 }),
        .DI(\GEN_MUX_N_CNT.Add_in_reg[31] [7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2_n_0 ,\Accum_i[7]_i_3_n_0 ,\Accum_i[7]_i_4_n_0 ,\Accum_i[7]_i_5_n_0 ,\Accum_i[7]_i_6_n_0 ,\Accum_i[7]_i_7_n_0 ,\Accum_i[7]_i_8_n_0 ,\Accum_i[7]_i_9_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(Q[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(Q[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .O(Incr_by_1_i_10_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .O(Incr_by_1_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [15]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [2]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [3]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [0]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31] [1]),
        .I3(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [14]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [15]),
        .O(Incr_by_1_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [12]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [13]),
        .O(Incr_by_1_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [10]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [11]),
        .O(Incr_by_1_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [8]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [9]),
        .O(Incr_by_1_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [6]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [7]),
        .O(Incr_by_1_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31] [4]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31] [5]),
        .O(Incr_by_1_i_9_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2_n_1,Incr_by_1_reg_i_2_n_2,Incr_by_1_reg_i_2_n_3,NLW_Incr_by_1_reg_i_2_CO_UNCONNECTED[3],Incr_by_1_reg_i_2_n_5,Incr_by_1_reg_i_2_n_6,Incr_by_1_reg_i_2_n_7}),
        .DI({Incr_by_1_i_4_n_0,Incr_by_1_i_5_n_0,Incr_by_1_i_6_n_0,Incr_by_1_i_7_n_0,Incr_by_1_i_8_n_0,Incr_by_1_i_9_n_0,Incr_by_1_i_10_n_0,Incr_by_1_i_11_n_0}),
        .O(NLW_Incr_by_1_reg_i_2_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12_n_0,Incr_by_1_i_13_n_0,Incr_by_1_i_14_n_0,Incr_by_1_i_15_n_0,Incr_by_1_i_16_n_0,Incr_by_1_i_17_n_0,Incr_by_1_i_18_n_0,Incr_by_1_i_19_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1_n_0 ,\Incrementer_i_reg[0]_i_1_n_1 ,\Incrementer_i_reg[0]_i_1_n_2 ,\Incrementer_i_reg[0]_i_1_n_3 ,\NLW_Incrementer_i_reg[0]_i_1_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1_n_5 ,\Incrementer_i_reg[0]_i_1_n_6 ,\Incrementer_i_reg[0]_i_1_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1_n_8 ,\Incrementer_i_reg[0]_i_1_n_9 ,\Incrementer_i_reg[0]_i_1_n_10 ,\Incrementer_i_reg[0]_i_1_n_11 ,\Incrementer_i_reg[0]_i_1_n_12 ,\Incrementer_i_reg[0]_i_1_n_13 ,\Incrementer_i_reg[0]_i_1_n_14 ,\Incrementer_i_reg[0]_i_1_n_15 }),
        .S({\Incrementer_i[0]_i_2_n_0 ,\Incrementer_i[0]_i_3_n_0 ,\Incrementer_i[0]_i_4_n_0 ,\Incrementer_i[0]_i_5_n_0 ,\Incrementer_i[0]_i_6_n_0 ,\Incrementer_i[0]_i_7_n_0 ,\Incrementer_i[0]_i_8_n_0 ,\Incrementer_i[0]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[16]_i_1 
       (.CI(\Incrementer_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1_n_0 ,\Incrementer_i_reg[16]_i_1_n_1 ,\Incrementer_i_reg[16]_i_1_n_2 ,\Incrementer_i_reg[16]_i_1_n_3 ,\NLW_Incrementer_i_reg[16]_i_1_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1_n_5 ,\Incrementer_i_reg[16]_i_1_n_6 ,\Incrementer_i_reg[16]_i_1_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1_n_8 ,\Incrementer_i_reg[16]_i_1_n_9 ,\Incrementer_i_reg[16]_i_1_n_10 ,\Incrementer_i_reg[16]_i_1_n_11 ,\Incrementer_i_reg[16]_i_1_n_12 ,\Incrementer_i_reg[16]_i_1_n_13 ,\Incrementer_i_reg[16]_i_1_n_14 ,\Incrementer_i_reg[16]_i_1_n_15 }),
        .S({\Incrementer_i[16]_i_2_n_0 ,\Incrementer_i[16]_i_3_n_0 ,\Incrementer_i[16]_i_4_n_0 ,\Incrementer_i[16]_i_5_n_0 ,\Incrementer_i[16]_i_6_n_0 ,\Incrementer_i[16]_i_7_n_0 ,\Incrementer_i[16]_i_8_n_0 ,\Incrementer_i[16]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[24]_i_1 
       (.CI(\Incrementer_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1_n_1 ,\Incrementer_i_reg[24]_i_1_n_2 ,\Incrementer_i_reg[24]_i_1_n_3 ,\NLW_Incrementer_i_reg[24]_i_1_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1_n_5 ,\Incrementer_i_reg[24]_i_1_n_6 ,\Incrementer_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1_n_8 ,\Incrementer_i_reg[24]_i_1_n_9 ,\Incrementer_i_reg[24]_i_1_n_10 ,\Incrementer_i_reg[24]_i_1_n_11 ,\Incrementer_i_reg[24]_i_1_n_12 ,\Incrementer_i_reg[24]_i_1_n_13 ,\Incrementer_i_reg[24]_i_1_n_14 ,\Incrementer_i_reg[24]_i_1_n_15 }),
        .S({\Incrementer_i[24]_i_2_n_0 ,\Incrementer_i[24]_i_3_n_0 ,\Incrementer_i[24]_i_4_n_0 ,\Incrementer_i[24]_i_5_n_0 ,\Incrementer_i[24]_i_6_n_0 ,\Incrementer_i[24]_i_7_n_0 ,\Incrementer_i[24]_i_8_n_0 ,\Incrementer_i[24]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[8]_i_1 
       (.CI(\Incrementer_i_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1_n_0 ,\Incrementer_i_reg[8]_i_1_n_1 ,\Incrementer_i_reg[8]_i_1_n_2 ,\Incrementer_i_reg[8]_i_1_n_3 ,\NLW_Incrementer_i_reg[8]_i_1_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1_n_5 ,\Incrementer_i_reg[8]_i_1_n_6 ,\Incrementer_i_reg[8]_i_1_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1_n_8 ,\Incrementer_i_reg[8]_i_1_n_9 ,\Incrementer_i_reg[8]_i_1_n_10 ,\Incrementer_i_reg[8]_i_1_n_11 ,\Incrementer_i_reg[8]_i_1_n_12 ,\Incrementer_i_reg[8]_i_1_n_13 ,\Incrementer_i_reg[8]_i_1_n_14 ,\Incrementer_i_reg[8]_i_1_n_15 }),
        .S({\Incrementer_i[8]_i_2_n_0 ,\Incrementer_i[8]_i_3_n_0 ,\Incrementer_i[8]_i_4_n_0 ,\Incrementer_i[8]_i_5_n_0 ,\Incrementer_i[8]_i_6_n_0 ,\Incrementer_i[8]_i_7_n_0 ,\Incrementer_i[8]_i_8_n_0 ,\Incrementer_i[8]_i_9_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_n_incr" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_19
   (\GEN_ISR_REG[9].ISR_reg[9] ,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ,
    CO,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    Q,
    \GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ,
    core_aresetn,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output \GEN_ISR_REG[9].ISR_reg[9] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [31:0]Q;
  input [15:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ;
  input core_aresetn;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF_i_1__4_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2__4_n_0 ;
  wire \Accum_i[15]_i_3__4_n_0 ;
  wire \Accum_i[15]_i_4__4_n_0 ;
  wire \Accum_i[15]_i_5__4_n_0 ;
  wire \Accum_i[15]_i_6__4_n_0 ;
  wire \Accum_i[15]_i_7__4_n_0 ;
  wire \Accum_i[15]_i_8__4_n_0 ;
  wire \Accum_i[15]_i_9__4_n_0 ;
  wire \Accum_i[23]_i_2__4_n_0 ;
  wire \Accum_i[23]_i_3__4_n_0 ;
  wire \Accum_i[23]_i_4__4_n_0 ;
  wire \Accum_i[23]_i_5__4_n_0 ;
  wire \Accum_i[23]_i_6__4_n_0 ;
  wire \Accum_i[23]_i_7__4_n_0 ;
  wire \Accum_i[23]_i_8__4_n_0 ;
  wire \Accum_i[23]_i_9__4_n_0 ;
  wire \Accum_i[31]_i_2__3_n_0 ;
  wire \Accum_i[31]_i_3__4_n_0 ;
  wire \Accum_i[31]_i_4__4_n_0 ;
  wire \Accum_i[31]_i_5__4_n_0 ;
  wire \Accum_i[31]_i_6__4_n_0 ;
  wire \Accum_i[31]_i_7__4_n_0 ;
  wire \Accum_i[31]_i_8__4_n_0 ;
  wire \Accum_i[31]_i_9__4_n_0 ;
  wire \Accum_i[35]_i_2__4_n_0 ;
  wire \Accum_i[35]_i_4__4_n_0 ;
  wire \Accum_i[35]_i_5__4_n_0 ;
  wire \Accum_i[35]_i_6__4_n_0 ;
  wire \Accum_i[35]_i_7__4_n_0 ;
  wire \Accum_i[7]_i_2__4_n_0 ;
  wire \Accum_i[7]_i_3__4_n_0 ;
  wire \Accum_i[7]_i_4__4_n_0 ;
  wire \Accum_i[7]_i_5__4_n_0 ;
  wire \Accum_i[7]_i_6__4_n_0 ;
  wire \Accum_i[7]_i_7__4_n_0 ;
  wire \Accum_i[7]_i_8__4_n_0 ;
  wire \Accum_i[7]_i_9__4_n_0 ;
  wire \Accum_i_reg[15]_i_1__4_n_0 ;
  wire \Accum_i_reg[15]_i_1__4_n_1 ;
  wire \Accum_i_reg[15]_i_1__4_n_2 ;
  wire \Accum_i_reg[15]_i_1__4_n_3 ;
  wire \Accum_i_reg[15]_i_1__4_n_5 ;
  wire \Accum_i_reg[15]_i_1__4_n_6 ;
  wire \Accum_i_reg[15]_i_1__4_n_7 ;
  wire \Accum_i_reg[23]_i_1__4_n_0 ;
  wire \Accum_i_reg[23]_i_1__4_n_1 ;
  wire \Accum_i_reg[23]_i_1__4_n_2 ;
  wire \Accum_i_reg[23]_i_1__4_n_3 ;
  wire \Accum_i_reg[23]_i_1__4_n_5 ;
  wire \Accum_i_reg[23]_i_1__4_n_6 ;
  wire \Accum_i_reg[23]_i_1__4_n_7 ;
  wire \Accum_i_reg[31]_i_1__3_n_0 ;
  wire \Accum_i_reg[31]_i_1__3_n_1 ;
  wire \Accum_i_reg[31]_i_1__3_n_2 ;
  wire \Accum_i_reg[31]_i_1__3_n_3 ;
  wire \Accum_i_reg[31]_i_1__3_n_5 ;
  wire \Accum_i_reg[31]_i_1__3_n_6 ;
  wire \Accum_i_reg[31]_i_1__3_n_7 ;
  wire \Accum_i_reg[35]_i_3__4_n_5 ;
  wire \Accum_i_reg[35]_i_3__4_n_6 ;
  wire \Accum_i_reg[35]_i_3__4_n_7 ;
  wire \Accum_i_reg[7]_i_1__4_n_0 ;
  wire \Accum_i_reg[7]_i_1__4_n_1 ;
  wire \Accum_i_reg[7]_i_1__4_n_2 ;
  wire \Accum_i_reg[7]_i_1__4_n_3 ;
  wire \Accum_i_reg[7]_i_1__4_n_5 ;
  wire \Accum_i_reg[7]_i_1__4_n_6 ;
  wire \Accum_i_reg[7]_i_1__4_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire \GEN_ISR_REG[9].ISR_reg[9] ;
  wire [15:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10__4_n_0;
  wire Incr_by_1_i_11__4_n_0;
  wire Incr_by_1_i_12__4_n_0;
  wire Incr_by_1_i_13__4_n_0;
  wire Incr_by_1_i_14__4_n_0;
  wire Incr_by_1_i_15__4_n_0;
  wire Incr_by_1_i_16__4_n_0;
  wire Incr_by_1_i_17__4_n_0;
  wire Incr_by_1_i_18__4_n_0;
  wire Incr_by_1_i_19__4_n_0;
  wire Incr_by_1_i_4__4_n_0;
  wire Incr_by_1_i_5__4_n_0;
  wire Incr_by_1_i_6__4_n_0;
  wire Incr_by_1_i_7__4_n_0;
  wire Incr_by_1_i_8__4_n_0;
  wire Incr_by_1_i_9__4_n_0;
  wire Incr_by_1_reg_i_2__4_n_1;
  wire Incr_by_1_reg_i_2__4_n_2;
  wire Incr_by_1_reg_i_2__4_n_3;
  wire Incr_by_1_reg_i_2__4_n_5;
  wire Incr_by_1_reg_i_2__4_n_6;
  wire Incr_by_1_reg_i_2__4_n_7;
  wire \Incrementer_i[0]_i_2__4_n_0 ;
  wire \Incrementer_i[0]_i_3__4_n_0 ;
  wire \Incrementer_i[0]_i_4__4_n_0 ;
  wire \Incrementer_i[0]_i_5__4_n_0 ;
  wire \Incrementer_i[0]_i_6__4_n_0 ;
  wire \Incrementer_i[0]_i_7__4_n_0 ;
  wire \Incrementer_i[0]_i_8__4_n_0 ;
  wire \Incrementer_i[0]_i_9__4_n_0 ;
  wire \Incrementer_i[16]_i_2__4_n_0 ;
  wire \Incrementer_i[16]_i_3__4_n_0 ;
  wire \Incrementer_i[16]_i_4__4_n_0 ;
  wire \Incrementer_i[16]_i_5__4_n_0 ;
  wire \Incrementer_i[16]_i_6__4_n_0 ;
  wire \Incrementer_i[16]_i_7__4_n_0 ;
  wire \Incrementer_i[16]_i_8__4_n_0 ;
  wire \Incrementer_i[16]_i_9__4_n_0 ;
  wire \Incrementer_i[24]_i_2__4_n_0 ;
  wire \Incrementer_i[24]_i_3__4_n_0 ;
  wire \Incrementer_i[24]_i_4__4_n_0 ;
  wire \Incrementer_i[24]_i_5__4_n_0 ;
  wire \Incrementer_i[24]_i_6__4_n_0 ;
  wire \Incrementer_i[24]_i_7__4_n_0 ;
  wire \Incrementer_i[24]_i_8__4_n_0 ;
  wire \Incrementer_i[24]_i_9__4_n_0 ;
  wire \Incrementer_i[8]_i_2__4_n_0 ;
  wire \Incrementer_i[8]_i_3__4_n_0 ;
  wire \Incrementer_i[8]_i_4__4_n_0 ;
  wire \Incrementer_i[8]_i_5__4_n_0 ;
  wire \Incrementer_i[8]_i_6__4_n_0 ;
  wire \Incrementer_i[8]_i_7__4_n_0 ;
  wire \Incrementer_i[8]_i_8__4_n_0 ;
  wire \Incrementer_i[8]_i_9__4_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__4_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_10 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_11 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_12 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_13 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_14 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_15 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_7 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_8 ;
  wire \Incrementer_i_reg[0]_i_1__4_n_9 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_10 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_11 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_12 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_13 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_14 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_15 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_8 ;
  wire \Incrementer_i_reg[16]_i_1__4_n_9 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_10 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_11 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_12 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_13 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_14 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_15 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_8 ;
  wire \Incrementer_i_reg[24]_i_1__4_n_9 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_10 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_11 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_12 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_13 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_14 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_15 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_8 ;
  wire \Incrementer_i_reg[8]_i_1__4_n_9 ;
  wire Metrics_Cnt_En_reg_rep;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_1__3_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3__4_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__4_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__4_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__4_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2__4_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2__4_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1__4_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__4
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1__4_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1__4_n_0),
        .Q(\GEN_ISR_REG[9].ISR_reg[9] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_8__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_9__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .O(\Accum_i[35]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5__4 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [31]),
        .O(\Accum_i[35]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6__4 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [30]),
        .O(\Accum_i[35]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7__4 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [29]),
        .O(\Accum_i[35]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7__4 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8__4 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9__4 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9__4_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[15]_i_1__4 
       (.CI(\Accum_i_reg[7]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1__4_n_0 ,\Accum_i_reg[15]_i_1__4_n_1 ,\Accum_i_reg[15]_i_1__4_n_2 ,\Accum_i_reg[15]_i_1__4_n_3 ,\NLW_Accum_i_reg[15]_i_1__4_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1__4_n_5 ,\Accum_i_reg[15]_i_1__4_n_6 ,\Accum_i_reg[15]_i_1__4_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2__4_n_0 ,\Accum_i[15]_i_3__4_n_0 ,\Accum_i[15]_i_4__4_n_0 ,\Accum_i[15]_i_5__4_n_0 ,\Accum_i[15]_i_6__4_n_0 ,\Accum_i[15]_i_7__4_n_0 ,\Accum_i[15]_i_8__4_n_0 ,\Accum_i[15]_i_9__4_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[23]_i_1__4 
       (.CI(\Accum_i_reg[15]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1__4_n_0 ,\Accum_i_reg[23]_i_1__4_n_1 ,\Accum_i_reg[23]_i_1__4_n_2 ,\Accum_i_reg[23]_i_1__4_n_3 ,\NLW_Accum_i_reg[23]_i_1__4_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1__4_n_5 ,\Accum_i_reg[23]_i_1__4_n_6 ,\Accum_i_reg[23]_i_1__4_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2__4_n_0 ,\Accum_i[23]_i_3__4_n_0 ,\Accum_i[23]_i_4__4_n_0 ,\Accum_i[23]_i_5__4_n_0 ,\Accum_i[23]_i_6__4_n_0 ,\Accum_i[23]_i_7__4_n_0 ,\Accum_i[23]_i_8__4_n_0 ,\Accum_i[23]_i_9__4_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[31]_i_1__3 
       (.CI(\Accum_i_reg[23]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_1__3_n_0 ,\Accum_i_reg[31]_i_1__3_n_1 ,\Accum_i_reg[31]_i_1__3_n_2 ,\Accum_i_reg[31]_i_1__3_n_3 ,\NLW_Accum_i_reg[31]_i_1__3_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_1__3_n_5 ,\Accum_i_reg[31]_i_1__3_n_6 ,\Accum_i_reg[31]_i_1__3_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_2__3_n_0 ,\Accum_i[31]_i_3__4_n_0 ,\Accum_i[31]_i_4__4_n_0 ,\Accum_i[31]_i_5__4_n_0 ,\Accum_i[31]_i_6__4_n_0 ,\Accum_i[31]_i_7__4_n_0 ,\Accum_i[31]_i_8__4_n_0 ,\Accum_i[31]_i_9__4_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  CARRY8 \Accum_i_reg[35]_i_3__4 
       (.CI(\Accum_i_reg[31]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3__4_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3__4_n_5 ,\Accum_i_reg[35]_i_3__4_n_6 ,\Accum_i_reg[35]_i_3__4_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3__4_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3__4_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3__4_S_UNCONNECTED [7:4],\Accum_i[35]_i_4__4_n_0 ,\Accum_i[35]_i_5__4_n_0 ,\Accum_i[35]_i_6__4_n_0 ,\Accum_i[35]_i_7__4_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[7]_i_1__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1__4_n_0 ,\Accum_i_reg[7]_i_1__4_n_1 ,\Accum_i_reg[7]_i_1__4_n_2 ,\Accum_i_reg[7]_i_1__4_n_3 ,\NLW_Accum_i_reg[7]_i_1__4_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1__4_n_5 ,\Accum_i_reg[7]_i_1__4_n_6 ,\Accum_i_reg[7]_i_1__4_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2__4_n_0 ,\Accum_i[7]_i_3__4_n_0 ,\Accum_i[7]_i_4__4_n_0 ,\Accum_i[7]_i_5__4_n_0 ,\Accum_i[7]_i_6__4_n_0 ,\Accum_i[7]_i_7__4_n_0 ,\Accum_i[7]_i_8__4_n_0 ,\Accum_i[7]_i_9__4_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__4_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10__4
       (.I0(Q[2]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_10__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11__4
       (.I0(Q[0]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_11__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__4
       (.I0(Q[14]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [14]),
        .I2(Q[15]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13__4
       (.I0(Q[12]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [12]),
        .I2(Q[13]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14__4
       (.I0(Q[10]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [10]),
        .I2(Q[11]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15__4
       (.I0(Q[8]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [8]),
        .I2(Q[9]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16__4
       (.I0(Q[6]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [6]),
        .I2(Q[7]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17__4
       (.I0(Q[4]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [4]),
        .I2(Q[5]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__4
       (.I0(Q[2]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [2]),
        .I2(Q[3]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__4
       (.I0(Q[0]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4__4
       (.I0(Q[14]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_4__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__4
       (.I0(Q[12]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_5__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__4
       (.I0(Q[10]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_6__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__4
       (.I0(Q[8]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_7__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__4
       (.I0(Q[6]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_8__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9__4
       (.I0(Q[4]),
        .I1(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] [5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_9__4_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2__4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2__4_n_1,Incr_by_1_reg_i_2__4_n_2,Incr_by_1_reg_i_2__4_n_3,NLW_Incr_by_1_reg_i_2__4_CO_UNCONNECTED[3],Incr_by_1_reg_i_2__4_n_5,Incr_by_1_reg_i_2__4_n_6,Incr_by_1_reg_i_2__4_n_7}),
        .DI({Incr_by_1_i_4__4_n_0,Incr_by_1_i_5__4_n_0,Incr_by_1_i_6__4_n_0,Incr_by_1_i_7__4_n_0,Incr_by_1_i_8__4_n_0,Incr_by_1_i_9__4_n_0,Incr_by_1_i_10__4_n_0,Incr_by_1_i_11__4_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__4_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12__4_n_0,Incr_by_1_i_13__4_n_0,Incr_by_1_i_14__4_n_0,Incr_by_1_i_15__4_n_0,Incr_by_1_i_16__4_n_0,Incr_by_1_i_17__4_n_0,Incr_by_1_i_18__4_n_0,Incr_by_1_i_19__4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__4 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__4 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__4 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__4 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6__4 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7__4 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8__4 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9__4 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__4 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__4 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__4 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__4 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6__4 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7__4 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8__4 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9__4 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__4 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__4 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__4 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__4 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6__4 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7__4 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8__4 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9__4 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__4 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__4 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__4 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__4 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6__4 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7__4 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8__4 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9__4 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9__4_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[0]_i_1__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__4_n_0 ,\Incrementer_i_reg[0]_i_1__4_n_1 ,\Incrementer_i_reg[0]_i_1__4_n_2 ,\Incrementer_i_reg[0]_i_1__4_n_3 ,\NLW_Incrementer_i_reg[0]_i_1__4_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1__4_n_5 ,\Incrementer_i_reg[0]_i_1__4_n_6 ,\Incrementer_i_reg[0]_i_1__4_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1__4_n_8 ,\Incrementer_i_reg[0]_i_1__4_n_9 ,\Incrementer_i_reg[0]_i_1__4_n_10 ,\Incrementer_i_reg[0]_i_1__4_n_11 ,\Incrementer_i_reg[0]_i_1__4_n_12 ,\Incrementer_i_reg[0]_i_1__4_n_13 ,\Incrementer_i_reg[0]_i_1__4_n_14 ,\Incrementer_i_reg[0]_i_1__4_n_15 }),
        .S({\Incrementer_i[0]_i_2__4_n_0 ,\Incrementer_i[0]_i_3__4_n_0 ,\Incrementer_i[0]_i_4__4_n_0 ,\Incrementer_i[0]_i_5__4_n_0 ,\Incrementer_i[0]_i_6__4_n_0 ,\Incrementer_i[0]_i_7__4_n_0 ,\Incrementer_i[0]_i_8__4_n_0 ,\Incrementer_i[0]_i_9__4_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[16]_i_1__4 
       (.CI(\Incrementer_i_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1__4_n_0 ,\Incrementer_i_reg[16]_i_1__4_n_1 ,\Incrementer_i_reg[16]_i_1__4_n_2 ,\Incrementer_i_reg[16]_i_1__4_n_3 ,\NLW_Incrementer_i_reg[16]_i_1__4_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1__4_n_5 ,\Incrementer_i_reg[16]_i_1__4_n_6 ,\Incrementer_i_reg[16]_i_1__4_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1__4_n_8 ,\Incrementer_i_reg[16]_i_1__4_n_9 ,\Incrementer_i_reg[16]_i_1__4_n_10 ,\Incrementer_i_reg[16]_i_1__4_n_11 ,\Incrementer_i_reg[16]_i_1__4_n_12 ,\Incrementer_i_reg[16]_i_1__4_n_13 ,\Incrementer_i_reg[16]_i_1__4_n_14 ,\Incrementer_i_reg[16]_i_1__4_n_15 }),
        .S({\Incrementer_i[16]_i_2__4_n_0 ,\Incrementer_i[16]_i_3__4_n_0 ,\Incrementer_i[16]_i_4__4_n_0 ,\Incrementer_i[16]_i_5__4_n_0 ,\Incrementer_i[16]_i_6__4_n_0 ,\Incrementer_i[16]_i_7__4_n_0 ,\Incrementer_i[16]_i_8__4_n_0 ,\Incrementer_i[16]_i_9__4_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__4_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[24]_i_1__4 
       (.CI(\Incrementer_i_reg[16]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1__4_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1__4_n_1 ,\Incrementer_i_reg[24]_i_1__4_n_2 ,\Incrementer_i_reg[24]_i_1__4_n_3 ,\NLW_Incrementer_i_reg[24]_i_1__4_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1__4_n_5 ,\Incrementer_i_reg[24]_i_1__4_n_6 ,\Incrementer_i_reg[24]_i_1__4_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1__4_n_8 ,\Incrementer_i_reg[24]_i_1__4_n_9 ,\Incrementer_i_reg[24]_i_1__4_n_10 ,\Incrementer_i_reg[24]_i_1__4_n_11 ,\Incrementer_i_reg[24]_i_1__4_n_12 ,\Incrementer_i_reg[24]_i_1__4_n_13 ,\Incrementer_i_reg[24]_i_1__4_n_14 ,\Incrementer_i_reg[24]_i_1__4_n_15 }),
        .S({\Incrementer_i[24]_i_2__4_n_0 ,\Incrementer_i[24]_i_3__4_n_0 ,\Incrementer_i[24]_i_4__4_n_0 ,\Incrementer_i[24]_i_5__4_n_0 ,\Incrementer_i[24]_i_6__4_n_0 ,\Incrementer_i[24]_i_7__4_n_0 ,\Incrementer_i[24]_i_8__4_n_0 ,\Incrementer_i[24]_i_9__4_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__4_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__4_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[8]_i_1__4 
       (.CI(\Incrementer_i_reg[0]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1__4_n_0 ,\Incrementer_i_reg[8]_i_1__4_n_1 ,\Incrementer_i_reg[8]_i_1__4_n_2 ,\Incrementer_i_reg[8]_i_1__4_n_3 ,\NLW_Incrementer_i_reg[8]_i_1__4_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1__4_n_5 ,\Incrementer_i_reg[8]_i_1__4_n_6 ,\Incrementer_i_reg[8]_i_1__4_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1__4_n_8 ,\Incrementer_i_reg[8]_i_1__4_n_9 ,\Incrementer_i_reg[8]_i_1__4_n_10 ,\Incrementer_i_reg[8]_i_1__4_n_11 ,\Incrementer_i_reg[8]_i_1__4_n_12 ,\Incrementer_i_reg[8]_i_1__4_n_13 ,\Incrementer_i_reg[8]_i_1__4_n_14 ,\Incrementer_i_reg[8]_i_1__4_n_15 }),
        .S({\Incrementer_i[8]_i_2__4_n_0 ,\Incrementer_i[8]_i_3__4_n_0 ,\Incrementer_i[8]_i_4__4_n_0 ,\Incrementer_i[8]_i_5__4_n_0 ,\Incrementer_i[8]_i_6__4_n_0 ,\Incrementer_i[8]_i_7__4_n_0 ,\Incrementer_i[8]_i_8__4_n_0 ,\Incrementer_i[8]_i_9__4_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__4_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_n_incr" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_20
   (\GEN_ISR_REG[8].ISR_reg[8] ,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ,
    CO,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep__0,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    Q,
    \GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ,
    core_aresetn,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output \GEN_ISR_REG[8].ISR_reg[8] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep__0;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [31:0]Q;
  input [15:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ;
  input core_aresetn;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF_i_1__3_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2__3_n_0 ;
  wire \Accum_i[15]_i_3__3_n_0 ;
  wire \Accum_i[15]_i_4__3_n_0 ;
  wire \Accum_i[15]_i_5__3_n_0 ;
  wire \Accum_i[15]_i_6__3_n_0 ;
  wire \Accum_i[15]_i_7__3_n_0 ;
  wire \Accum_i[15]_i_8__3_n_0 ;
  wire \Accum_i[15]_i_9__3_n_0 ;
  wire \Accum_i[23]_i_2__3_n_0 ;
  wire \Accum_i[23]_i_3__3_n_0 ;
  wire \Accum_i[23]_i_4__3_n_0 ;
  wire \Accum_i[23]_i_5__3_n_0 ;
  wire \Accum_i[23]_i_6__3_n_0 ;
  wire \Accum_i[23]_i_7__3_n_0 ;
  wire \Accum_i[23]_i_8__3_n_0 ;
  wire \Accum_i[23]_i_9__3_n_0 ;
  wire \Accum_i[31]_i_2__2_n_0 ;
  wire \Accum_i[31]_i_3__3_n_0 ;
  wire \Accum_i[31]_i_4__3_n_0 ;
  wire \Accum_i[31]_i_5__3_n_0 ;
  wire \Accum_i[31]_i_6__3_n_0 ;
  wire \Accum_i[31]_i_7__3_n_0 ;
  wire \Accum_i[31]_i_8__3_n_0 ;
  wire \Accum_i[31]_i_9__3_n_0 ;
  wire \Accum_i[35]_i_2__3_n_0 ;
  wire \Accum_i[35]_i_4__3_n_0 ;
  wire \Accum_i[35]_i_5__3_n_0 ;
  wire \Accum_i[35]_i_6__3_n_0 ;
  wire \Accum_i[35]_i_7__3_n_0 ;
  wire \Accum_i[7]_i_2__3_n_0 ;
  wire \Accum_i[7]_i_3__3_n_0 ;
  wire \Accum_i[7]_i_4__3_n_0 ;
  wire \Accum_i[7]_i_5__3_n_0 ;
  wire \Accum_i[7]_i_6__3_n_0 ;
  wire \Accum_i[7]_i_7__3_n_0 ;
  wire \Accum_i[7]_i_8__3_n_0 ;
  wire \Accum_i[7]_i_9__3_n_0 ;
  wire \Accum_i_reg[15]_i_1__3_n_0 ;
  wire \Accum_i_reg[15]_i_1__3_n_1 ;
  wire \Accum_i_reg[15]_i_1__3_n_2 ;
  wire \Accum_i_reg[15]_i_1__3_n_3 ;
  wire \Accum_i_reg[15]_i_1__3_n_5 ;
  wire \Accum_i_reg[15]_i_1__3_n_6 ;
  wire \Accum_i_reg[15]_i_1__3_n_7 ;
  wire \Accum_i_reg[23]_i_1__3_n_0 ;
  wire \Accum_i_reg[23]_i_1__3_n_1 ;
  wire \Accum_i_reg[23]_i_1__3_n_2 ;
  wire \Accum_i_reg[23]_i_1__3_n_3 ;
  wire \Accum_i_reg[23]_i_1__3_n_5 ;
  wire \Accum_i_reg[23]_i_1__3_n_6 ;
  wire \Accum_i_reg[23]_i_1__3_n_7 ;
  wire \Accum_i_reg[31]_i_1__2_n_0 ;
  wire \Accum_i_reg[31]_i_1__2_n_1 ;
  wire \Accum_i_reg[31]_i_1__2_n_2 ;
  wire \Accum_i_reg[31]_i_1__2_n_3 ;
  wire \Accum_i_reg[31]_i_1__2_n_5 ;
  wire \Accum_i_reg[31]_i_1__2_n_6 ;
  wire \Accum_i_reg[31]_i_1__2_n_7 ;
  wire \Accum_i_reg[35]_i_3__3_n_5 ;
  wire \Accum_i_reg[35]_i_3__3_n_6 ;
  wire \Accum_i_reg[35]_i_3__3_n_7 ;
  wire \Accum_i_reg[7]_i_1__3_n_0 ;
  wire \Accum_i_reg[7]_i_1__3_n_1 ;
  wire \Accum_i_reg[7]_i_1__3_n_2 ;
  wire \Accum_i_reg[7]_i_1__3_n_3 ;
  wire \Accum_i_reg[7]_i_1__3_n_5 ;
  wire \Accum_i_reg[7]_i_1__3_n_6 ;
  wire \Accum_i_reg[7]_i_1__3_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire \GEN_ISR_REG[8].ISR_reg[8] ;
  wire [15:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10__3_n_0;
  wire Incr_by_1_i_11__3_n_0;
  wire Incr_by_1_i_12__3_n_0;
  wire Incr_by_1_i_13__3_n_0;
  wire Incr_by_1_i_14__3_n_0;
  wire Incr_by_1_i_15__3_n_0;
  wire Incr_by_1_i_16__3_n_0;
  wire Incr_by_1_i_17__3_n_0;
  wire Incr_by_1_i_18__3_n_0;
  wire Incr_by_1_i_19__3_n_0;
  wire Incr_by_1_i_4__3_n_0;
  wire Incr_by_1_i_5__3_n_0;
  wire Incr_by_1_i_6__3_n_0;
  wire Incr_by_1_i_7__3_n_0;
  wire Incr_by_1_i_8__3_n_0;
  wire Incr_by_1_i_9__3_n_0;
  wire Incr_by_1_reg_i_2__3_n_1;
  wire Incr_by_1_reg_i_2__3_n_2;
  wire Incr_by_1_reg_i_2__3_n_3;
  wire Incr_by_1_reg_i_2__3_n_5;
  wire Incr_by_1_reg_i_2__3_n_6;
  wire Incr_by_1_reg_i_2__3_n_7;
  wire \Incrementer_i[0]_i_2__3_n_0 ;
  wire \Incrementer_i[0]_i_3__3_n_0 ;
  wire \Incrementer_i[0]_i_4__3_n_0 ;
  wire \Incrementer_i[0]_i_5__3_n_0 ;
  wire \Incrementer_i[0]_i_6__3_n_0 ;
  wire \Incrementer_i[0]_i_7__3_n_0 ;
  wire \Incrementer_i[0]_i_8__3_n_0 ;
  wire \Incrementer_i[0]_i_9__3_n_0 ;
  wire \Incrementer_i[16]_i_2__3_n_0 ;
  wire \Incrementer_i[16]_i_3__3_n_0 ;
  wire \Incrementer_i[16]_i_4__3_n_0 ;
  wire \Incrementer_i[16]_i_5__3_n_0 ;
  wire \Incrementer_i[16]_i_6__3_n_0 ;
  wire \Incrementer_i[16]_i_7__3_n_0 ;
  wire \Incrementer_i[16]_i_8__3_n_0 ;
  wire \Incrementer_i[16]_i_9__3_n_0 ;
  wire \Incrementer_i[24]_i_2__3_n_0 ;
  wire \Incrementer_i[24]_i_3__3_n_0 ;
  wire \Incrementer_i[24]_i_4__3_n_0 ;
  wire \Incrementer_i[24]_i_5__3_n_0 ;
  wire \Incrementer_i[24]_i_6__3_n_0 ;
  wire \Incrementer_i[24]_i_7__3_n_0 ;
  wire \Incrementer_i[24]_i_8__3_n_0 ;
  wire \Incrementer_i[24]_i_9__3_n_0 ;
  wire \Incrementer_i[8]_i_2__3_n_0 ;
  wire \Incrementer_i[8]_i_3__3_n_0 ;
  wire \Incrementer_i[8]_i_4__3_n_0 ;
  wire \Incrementer_i[8]_i_5__3_n_0 ;
  wire \Incrementer_i[8]_i_6__3_n_0 ;
  wire \Incrementer_i[8]_i_7__3_n_0 ;
  wire \Incrementer_i[8]_i_8__3_n_0 ;
  wire \Incrementer_i[8]_i_9__3_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__3_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_10 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_11 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_12 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_13 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_14 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_15 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_7 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_8 ;
  wire \Incrementer_i_reg[0]_i_1__3_n_9 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_10 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_11 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_12 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_13 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_14 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_15 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_8 ;
  wire \Incrementer_i_reg[16]_i_1__3_n_9 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_10 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_11 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_12 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_13 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_14 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_15 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_8 ;
  wire \Incrementer_i_reg[24]_i_1__3_n_9 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_10 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_11 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_12 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_13 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_14 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_15 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_8 ;
  wire \Incrementer_i_reg[8]_i_1__3_n_9 ;
  wire Metrics_Cnt_En_reg_rep__0;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_1__2_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3__3_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__3_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__3_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__3_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2__3_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2__3_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1__3_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__3
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1__3_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1__3_n_0),
        .Q(\GEN_ISR_REG[8].ISR_reg[8] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_8__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .O(\Accum_i[35]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5__3 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [31]),
        .O(\Accum_i[35]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6__3 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [30]),
        .O(\Accum_i[35]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7__3 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [29]),
        .O(\Accum_i[35]_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6__3 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7__3 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8__3 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8__3_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9__3 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9__3_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[15]_i_1__3 
       (.CI(\Accum_i_reg[7]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1__3_n_0 ,\Accum_i_reg[15]_i_1__3_n_1 ,\Accum_i_reg[15]_i_1__3_n_2 ,\Accum_i_reg[15]_i_1__3_n_3 ,\NLW_Accum_i_reg[15]_i_1__3_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1__3_n_5 ,\Accum_i_reg[15]_i_1__3_n_6 ,\Accum_i_reg[15]_i_1__3_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2__3_n_0 ,\Accum_i[15]_i_3__3_n_0 ,\Accum_i[15]_i_4__3_n_0 ,\Accum_i[15]_i_5__3_n_0 ,\Accum_i[15]_i_6__3_n_0 ,\Accum_i[15]_i_7__3_n_0 ,\Accum_i[15]_i_8__3_n_0 ,\Accum_i[15]_i_9__3_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[23]_i_1__3 
       (.CI(\Accum_i_reg[15]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1__3_n_0 ,\Accum_i_reg[23]_i_1__3_n_1 ,\Accum_i_reg[23]_i_1__3_n_2 ,\Accum_i_reg[23]_i_1__3_n_3 ,\NLW_Accum_i_reg[23]_i_1__3_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1__3_n_5 ,\Accum_i_reg[23]_i_1__3_n_6 ,\Accum_i_reg[23]_i_1__3_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2__3_n_0 ,\Accum_i[23]_i_3__3_n_0 ,\Accum_i[23]_i_4__3_n_0 ,\Accum_i[23]_i_5__3_n_0 ,\Accum_i[23]_i_6__3_n_0 ,\Accum_i[23]_i_7__3_n_0 ,\Accum_i[23]_i_8__3_n_0 ,\Accum_i[23]_i_9__3_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[31]_i_1__2 
       (.CI(\Accum_i_reg[23]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_1__2_n_0 ,\Accum_i_reg[31]_i_1__2_n_1 ,\Accum_i_reg[31]_i_1__2_n_2 ,\Accum_i_reg[31]_i_1__2_n_3 ,\NLW_Accum_i_reg[31]_i_1__2_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_1__2_n_5 ,\Accum_i_reg[31]_i_1__2_n_6 ,\Accum_i_reg[31]_i_1__2_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_2__2_n_0 ,\Accum_i[31]_i_3__3_n_0 ,\Accum_i[31]_i_4__3_n_0 ,\Accum_i[31]_i_5__3_n_0 ,\Accum_i[31]_i_6__3_n_0 ,\Accum_i[31]_i_7__3_n_0 ,\Accum_i[31]_i_8__3_n_0 ,\Accum_i[31]_i_9__3_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  CARRY8 \Accum_i_reg[35]_i_3__3 
       (.CI(\Accum_i_reg[31]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3__3_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3__3_n_5 ,\Accum_i_reg[35]_i_3__3_n_6 ,\Accum_i_reg[35]_i_3__3_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3__3_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3__3_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3__3_S_UNCONNECTED [7:4],\Accum_i[35]_i_4__3_n_0 ,\Accum_i[35]_i_5__3_n_0 ,\Accum_i[35]_i_6__3_n_0 ,\Accum_i[35]_i_7__3_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[7]_i_1__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1__3_n_0 ,\Accum_i_reg[7]_i_1__3_n_1 ,\Accum_i_reg[7]_i_1__3_n_2 ,\Accum_i_reg[7]_i_1__3_n_3 ,\NLW_Accum_i_reg[7]_i_1__3_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1__3_n_5 ,\Accum_i_reg[7]_i_1__3_n_6 ,\Accum_i_reg[7]_i_1__3_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2__3_n_0 ,\Accum_i[7]_i_3__3_n_0 ,\Accum_i[7]_i_4__3_n_0 ,\Accum_i[7]_i_5__3_n_0 ,\Accum_i[7]_i_6__3_n_0 ,\Accum_i[7]_i_7__3_n_0 ,\Accum_i[7]_i_8__3_n_0 ,\Accum_i[7]_i_9__3_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__3_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10__3
       (.I0(Q[2]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_10__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11__3
       (.I0(Q[0]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_11__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__3
       (.I0(Q[14]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [14]),
        .I2(Q[15]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13__3
       (.I0(Q[12]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [12]),
        .I2(Q[13]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14__3
       (.I0(Q[10]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [10]),
        .I2(Q[11]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15__3
       (.I0(Q[8]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [8]),
        .I2(Q[9]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16__3
       (.I0(Q[6]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [6]),
        .I2(Q[7]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17__3
       (.I0(Q[4]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [4]),
        .I2(Q[5]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__3
       (.I0(Q[2]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [2]),
        .I2(Q[3]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__3
       (.I0(Q[0]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4__3
       (.I0(Q[14]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__3
       (.I0(Q[12]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_5__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__3
       (.I0(Q[10]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_6__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__3
       (.I0(Q[8]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_7__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__3
       (.I0(Q[6]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_8__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9__3
       (.I0(Q[4]),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] [5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_9__3_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2__3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2__3_n_1,Incr_by_1_reg_i_2__3_n_2,Incr_by_1_reg_i_2__3_n_3,NLW_Incr_by_1_reg_i_2__3_CO_UNCONNECTED[3],Incr_by_1_reg_i_2__3_n_5,Incr_by_1_reg_i_2__3_n_6,Incr_by_1_reg_i_2__3_n_7}),
        .DI({Incr_by_1_i_4__3_n_0,Incr_by_1_i_5__3_n_0,Incr_by_1_i_6__3_n_0,Incr_by_1_i_7__3_n_0,Incr_by_1_i_8__3_n_0,Incr_by_1_i_9__3_n_0,Incr_by_1_i_10__3_n_0,Incr_by_1_i_11__3_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__3_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12__3_n_0,Incr_by_1_i_13__3_n_0,Incr_by_1_i_14__3_n_0,Incr_by_1_i_15__3_n_0,Incr_by_1_i_16__3_n_0,Incr_by_1_i_17__3_n_0,Incr_by_1_i_18__3_n_0,Incr_by_1_i_19__3_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__3 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__3 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__3 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__3 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6__3 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7__3 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8__3 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9__3 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__3 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__3 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__3 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__3 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6__3 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7__3 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8__3 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9__3 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__3 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__3 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__3 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__3 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6__3 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7__3 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8__3 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9__3 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__3 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__3 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__3 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__3 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6__3 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7__3 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8__3 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9__3 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9__3_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[0]_i_1__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__3_n_0 ,\Incrementer_i_reg[0]_i_1__3_n_1 ,\Incrementer_i_reg[0]_i_1__3_n_2 ,\Incrementer_i_reg[0]_i_1__3_n_3 ,\NLW_Incrementer_i_reg[0]_i_1__3_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1__3_n_5 ,\Incrementer_i_reg[0]_i_1__3_n_6 ,\Incrementer_i_reg[0]_i_1__3_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1__3_n_8 ,\Incrementer_i_reg[0]_i_1__3_n_9 ,\Incrementer_i_reg[0]_i_1__3_n_10 ,\Incrementer_i_reg[0]_i_1__3_n_11 ,\Incrementer_i_reg[0]_i_1__3_n_12 ,\Incrementer_i_reg[0]_i_1__3_n_13 ,\Incrementer_i_reg[0]_i_1__3_n_14 ,\Incrementer_i_reg[0]_i_1__3_n_15 }),
        .S({\Incrementer_i[0]_i_2__3_n_0 ,\Incrementer_i[0]_i_3__3_n_0 ,\Incrementer_i[0]_i_4__3_n_0 ,\Incrementer_i[0]_i_5__3_n_0 ,\Incrementer_i[0]_i_6__3_n_0 ,\Incrementer_i[0]_i_7__3_n_0 ,\Incrementer_i[0]_i_8__3_n_0 ,\Incrementer_i[0]_i_9__3_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[16]_i_1__3 
       (.CI(\Incrementer_i_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1__3_n_0 ,\Incrementer_i_reg[16]_i_1__3_n_1 ,\Incrementer_i_reg[16]_i_1__3_n_2 ,\Incrementer_i_reg[16]_i_1__3_n_3 ,\NLW_Incrementer_i_reg[16]_i_1__3_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1__3_n_5 ,\Incrementer_i_reg[16]_i_1__3_n_6 ,\Incrementer_i_reg[16]_i_1__3_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1__3_n_8 ,\Incrementer_i_reg[16]_i_1__3_n_9 ,\Incrementer_i_reg[16]_i_1__3_n_10 ,\Incrementer_i_reg[16]_i_1__3_n_11 ,\Incrementer_i_reg[16]_i_1__3_n_12 ,\Incrementer_i_reg[16]_i_1__3_n_13 ,\Incrementer_i_reg[16]_i_1__3_n_14 ,\Incrementer_i_reg[16]_i_1__3_n_15 }),
        .S({\Incrementer_i[16]_i_2__3_n_0 ,\Incrementer_i[16]_i_3__3_n_0 ,\Incrementer_i[16]_i_4__3_n_0 ,\Incrementer_i[16]_i_5__3_n_0 ,\Incrementer_i[16]_i_6__3_n_0 ,\Incrementer_i[16]_i_7__3_n_0 ,\Incrementer_i[16]_i_8__3_n_0 ,\Incrementer_i[16]_i_9__3_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__3_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[24]_i_1__3 
       (.CI(\Incrementer_i_reg[16]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1__3_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1__3_n_1 ,\Incrementer_i_reg[24]_i_1__3_n_2 ,\Incrementer_i_reg[24]_i_1__3_n_3 ,\NLW_Incrementer_i_reg[24]_i_1__3_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1__3_n_5 ,\Incrementer_i_reg[24]_i_1__3_n_6 ,\Incrementer_i_reg[24]_i_1__3_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1__3_n_8 ,\Incrementer_i_reg[24]_i_1__3_n_9 ,\Incrementer_i_reg[24]_i_1__3_n_10 ,\Incrementer_i_reg[24]_i_1__3_n_11 ,\Incrementer_i_reg[24]_i_1__3_n_12 ,\Incrementer_i_reg[24]_i_1__3_n_13 ,\Incrementer_i_reg[24]_i_1__3_n_14 ,\Incrementer_i_reg[24]_i_1__3_n_15 }),
        .S({\Incrementer_i[24]_i_2__3_n_0 ,\Incrementer_i[24]_i_3__3_n_0 ,\Incrementer_i[24]_i_4__3_n_0 ,\Incrementer_i[24]_i_5__3_n_0 ,\Incrementer_i[24]_i_6__3_n_0 ,\Incrementer_i[24]_i_7__3_n_0 ,\Incrementer_i[24]_i_8__3_n_0 ,\Incrementer_i[24]_i_9__3_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__3_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__3_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[8]_i_1__3 
       (.CI(\Incrementer_i_reg[0]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1__3_n_0 ,\Incrementer_i_reg[8]_i_1__3_n_1 ,\Incrementer_i_reg[8]_i_1__3_n_2 ,\Incrementer_i_reg[8]_i_1__3_n_3 ,\NLW_Incrementer_i_reg[8]_i_1__3_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1__3_n_5 ,\Incrementer_i_reg[8]_i_1__3_n_6 ,\Incrementer_i_reg[8]_i_1__3_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1__3_n_8 ,\Incrementer_i_reg[8]_i_1__3_n_9 ,\Incrementer_i_reg[8]_i_1__3_n_10 ,\Incrementer_i_reg[8]_i_1__3_n_11 ,\Incrementer_i_reg[8]_i_1__3_n_12 ,\Incrementer_i_reg[8]_i_1__3_n_13 ,\Incrementer_i_reg[8]_i_1__3_n_14 ,\Incrementer_i_reg[8]_i_1__3_n_15 }),
        .S({\Incrementer_i[8]_i_2__3_n_0 ,\Incrementer_i[8]_i_3__3_n_0 ,\Incrementer_i[8]_i_4__3_n_0 ,\Incrementer_i[8]_i_5__3_n_0 ,\Incrementer_i[8]_i_6__3_n_0 ,\Incrementer_i[8]_i_7__3_n_0 ,\Incrementer_i[8]_i_8__3_n_0 ,\Incrementer_i[8]_i_9__3_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__3_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_n_incr" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_21
   (\GEN_ISR_REG[7].ISR_reg[7] ,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ,
    CO,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep__0,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    Q,
    \GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ,
    core_aresetn,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output \GEN_ISR_REG[7].ISR_reg[7] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep__0;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [31:0]Q;
  input [15:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ;
  input core_aresetn;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF_i_1__2_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2__2_n_0 ;
  wire \Accum_i[15]_i_3__2_n_0 ;
  wire \Accum_i[15]_i_4__2_n_0 ;
  wire \Accum_i[15]_i_5__2_n_0 ;
  wire \Accum_i[15]_i_6__2_n_0 ;
  wire \Accum_i[15]_i_7__2_n_0 ;
  wire \Accum_i[15]_i_8__2_n_0 ;
  wire \Accum_i[15]_i_9__2_n_0 ;
  wire \Accum_i[23]_i_2__2_n_0 ;
  wire \Accum_i[23]_i_3__2_n_0 ;
  wire \Accum_i[23]_i_4__2_n_0 ;
  wire \Accum_i[23]_i_5__2_n_0 ;
  wire \Accum_i[23]_i_6__2_n_0 ;
  wire \Accum_i[23]_i_7__2_n_0 ;
  wire \Accum_i[23]_i_8__2_n_0 ;
  wire \Accum_i[23]_i_9__2_n_0 ;
  wire \Accum_i[31]_i_2__1_n_0 ;
  wire \Accum_i[31]_i_3__2_n_0 ;
  wire \Accum_i[31]_i_4__2_n_0 ;
  wire \Accum_i[31]_i_5__2_n_0 ;
  wire \Accum_i[31]_i_6__2_n_0 ;
  wire \Accum_i[31]_i_7__2_n_0 ;
  wire \Accum_i[31]_i_8__2_n_0 ;
  wire \Accum_i[31]_i_9__2_n_0 ;
  wire \Accum_i[35]_i_2__2_n_0 ;
  wire \Accum_i[35]_i_4__2_n_0 ;
  wire \Accum_i[35]_i_5__2_n_0 ;
  wire \Accum_i[35]_i_6__2_n_0 ;
  wire \Accum_i[35]_i_7__2_n_0 ;
  wire \Accum_i[7]_i_2__2_n_0 ;
  wire \Accum_i[7]_i_3__2_n_0 ;
  wire \Accum_i[7]_i_4__2_n_0 ;
  wire \Accum_i[7]_i_5__2_n_0 ;
  wire \Accum_i[7]_i_6__2_n_0 ;
  wire \Accum_i[7]_i_7__2_n_0 ;
  wire \Accum_i[7]_i_8__2_n_0 ;
  wire \Accum_i[7]_i_9__2_n_0 ;
  wire \Accum_i_reg[15]_i_1__2_n_0 ;
  wire \Accum_i_reg[15]_i_1__2_n_1 ;
  wire \Accum_i_reg[15]_i_1__2_n_2 ;
  wire \Accum_i_reg[15]_i_1__2_n_3 ;
  wire \Accum_i_reg[15]_i_1__2_n_5 ;
  wire \Accum_i_reg[15]_i_1__2_n_6 ;
  wire \Accum_i_reg[15]_i_1__2_n_7 ;
  wire \Accum_i_reg[23]_i_1__2_n_0 ;
  wire \Accum_i_reg[23]_i_1__2_n_1 ;
  wire \Accum_i_reg[23]_i_1__2_n_2 ;
  wire \Accum_i_reg[23]_i_1__2_n_3 ;
  wire \Accum_i_reg[23]_i_1__2_n_5 ;
  wire \Accum_i_reg[23]_i_1__2_n_6 ;
  wire \Accum_i_reg[23]_i_1__2_n_7 ;
  wire \Accum_i_reg[31]_i_1__1_n_0 ;
  wire \Accum_i_reg[31]_i_1__1_n_1 ;
  wire \Accum_i_reg[31]_i_1__1_n_2 ;
  wire \Accum_i_reg[31]_i_1__1_n_3 ;
  wire \Accum_i_reg[31]_i_1__1_n_5 ;
  wire \Accum_i_reg[31]_i_1__1_n_6 ;
  wire \Accum_i_reg[31]_i_1__1_n_7 ;
  wire \Accum_i_reg[35]_i_3__2_n_5 ;
  wire \Accum_i_reg[35]_i_3__2_n_6 ;
  wire \Accum_i_reg[35]_i_3__2_n_7 ;
  wire \Accum_i_reg[7]_i_1__2_n_0 ;
  wire \Accum_i_reg[7]_i_1__2_n_1 ;
  wire \Accum_i_reg[7]_i_1__2_n_2 ;
  wire \Accum_i_reg[7]_i_1__2_n_3 ;
  wire \Accum_i_reg[7]_i_1__2_n_5 ;
  wire \Accum_i_reg[7]_i_1__2_n_6 ;
  wire \Accum_i_reg[7]_i_1__2_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire \GEN_ISR_REG[7].ISR_reg[7] ;
  wire [15:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10__2_n_0;
  wire Incr_by_1_i_11__2_n_0;
  wire Incr_by_1_i_12__2_n_0;
  wire Incr_by_1_i_13__2_n_0;
  wire Incr_by_1_i_14__2_n_0;
  wire Incr_by_1_i_15__2_n_0;
  wire Incr_by_1_i_16__2_n_0;
  wire Incr_by_1_i_17__2_n_0;
  wire Incr_by_1_i_18__2_n_0;
  wire Incr_by_1_i_19__2_n_0;
  wire Incr_by_1_i_4__2_n_0;
  wire Incr_by_1_i_5__2_n_0;
  wire Incr_by_1_i_6__2_n_0;
  wire Incr_by_1_i_7__2_n_0;
  wire Incr_by_1_i_8__2_n_0;
  wire Incr_by_1_i_9__2_n_0;
  wire Incr_by_1_reg_i_2__2_n_1;
  wire Incr_by_1_reg_i_2__2_n_2;
  wire Incr_by_1_reg_i_2__2_n_3;
  wire Incr_by_1_reg_i_2__2_n_5;
  wire Incr_by_1_reg_i_2__2_n_6;
  wire Incr_by_1_reg_i_2__2_n_7;
  wire \Incrementer_i[0]_i_2__2_n_0 ;
  wire \Incrementer_i[0]_i_3__2_n_0 ;
  wire \Incrementer_i[0]_i_4__2_n_0 ;
  wire \Incrementer_i[0]_i_5__2_n_0 ;
  wire \Incrementer_i[0]_i_6__2_n_0 ;
  wire \Incrementer_i[0]_i_7__2_n_0 ;
  wire \Incrementer_i[0]_i_8__2_n_0 ;
  wire \Incrementer_i[0]_i_9__2_n_0 ;
  wire \Incrementer_i[16]_i_2__2_n_0 ;
  wire \Incrementer_i[16]_i_3__2_n_0 ;
  wire \Incrementer_i[16]_i_4__2_n_0 ;
  wire \Incrementer_i[16]_i_5__2_n_0 ;
  wire \Incrementer_i[16]_i_6__2_n_0 ;
  wire \Incrementer_i[16]_i_7__2_n_0 ;
  wire \Incrementer_i[16]_i_8__2_n_0 ;
  wire \Incrementer_i[16]_i_9__2_n_0 ;
  wire \Incrementer_i[24]_i_2__2_n_0 ;
  wire \Incrementer_i[24]_i_3__2_n_0 ;
  wire \Incrementer_i[24]_i_4__2_n_0 ;
  wire \Incrementer_i[24]_i_5__2_n_0 ;
  wire \Incrementer_i[24]_i_6__2_n_0 ;
  wire \Incrementer_i[24]_i_7__2_n_0 ;
  wire \Incrementer_i[24]_i_8__2_n_0 ;
  wire \Incrementer_i[24]_i_9__2_n_0 ;
  wire \Incrementer_i[8]_i_2__2_n_0 ;
  wire \Incrementer_i[8]_i_3__2_n_0 ;
  wire \Incrementer_i[8]_i_4__2_n_0 ;
  wire \Incrementer_i[8]_i_5__2_n_0 ;
  wire \Incrementer_i[8]_i_6__2_n_0 ;
  wire \Incrementer_i[8]_i_7__2_n_0 ;
  wire \Incrementer_i[8]_i_8__2_n_0 ;
  wire \Incrementer_i[8]_i_9__2_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__2_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_10 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_11 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_12 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_13 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_14 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_15 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_7 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_8 ;
  wire \Incrementer_i_reg[0]_i_1__2_n_9 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_10 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_11 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_12 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_13 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_14 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_15 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_8 ;
  wire \Incrementer_i_reg[16]_i_1__2_n_9 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_10 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_11 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_12 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_13 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_14 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_15 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_8 ;
  wire \Incrementer_i_reg[24]_i_1__2_n_9 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_10 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_11 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_12 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_13 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_14 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_15 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_8 ;
  wire \Incrementer_i_reg[8]_i_1__2_n_9 ;
  wire Metrics_Cnt_En_reg_rep__0;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_1__1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3__2_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__2_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__2_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__2_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2__2_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2__2_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1__2_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__2
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1__2_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1__2_n_0),
        .Q(\GEN_ISR_REG[7].ISR_reg[7] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .O(\Accum_i[35]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5__2 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [31]),
        .O(\Accum_i[35]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6__2 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [30]),
        .O(\Accum_i[35]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7__2 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [29]),
        .O(\Accum_i[35]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6__2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7__2 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8__2 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8__2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9__2 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__0),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9__2_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[15]_i_1__2 
       (.CI(\Accum_i_reg[7]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1__2_n_0 ,\Accum_i_reg[15]_i_1__2_n_1 ,\Accum_i_reg[15]_i_1__2_n_2 ,\Accum_i_reg[15]_i_1__2_n_3 ,\NLW_Accum_i_reg[15]_i_1__2_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1__2_n_5 ,\Accum_i_reg[15]_i_1__2_n_6 ,\Accum_i_reg[15]_i_1__2_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2__2_n_0 ,\Accum_i[15]_i_3__2_n_0 ,\Accum_i[15]_i_4__2_n_0 ,\Accum_i[15]_i_5__2_n_0 ,\Accum_i[15]_i_6__2_n_0 ,\Accum_i[15]_i_7__2_n_0 ,\Accum_i[15]_i_8__2_n_0 ,\Accum_i[15]_i_9__2_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[23]_i_1__2 
       (.CI(\Accum_i_reg[15]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1__2_n_0 ,\Accum_i_reg[23]_i_1__2_n_1 ,\Accum_i_reg[23]_i_1__2_n_2 ,\Accum_i_reg[23]_i_1__2_n_3 ,\NLW_Accum_i_reg[23]_i_1__2_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1__2_n_5 ,\Accum_i_reg[23]_i_1__2_n_6 ,\Accum_i_reg[23]_i_1__2_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2__2_n_0 ,\Accum_i[23]_i_3__2_n_0 ,\Accum_i[23]_i_4__2_n_0 ,\Accum_i[23]_i_5__2_n_0 ,\Accum_i[23]_i_6__2_n_0 ,\Accum_i[23]_i_7__2_n_0 ,\Accum_i[23]_i_8__2_n_0 ,\Accum_i[23]_i_9__2_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[31]_i_1__1 
       (.CI(\Accum_i_reg[23]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_1__1_n_0 ,\Accum_i_reg[31]_i_1__1_n_1 ,\Accum_i_reg[31]_i_1__1_n_2 ,\Accum_i_reg[31]_i_1__1_n_3 ,\NLW_Accum_i_reg[31]_i_1__1_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_1__1_n_5 ,\Accum_i_reg[31]_i_1__1_n_6 ,\Accum_i_reg[31]_i_1__1_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_2__1_n_0 ,\Accum_i[31]_i_3__2_n_0 ,\Accum_i[31]_i_4__2_n_0 ,\Accum_i[31]_i_5__2_n_0 ,\Accum_i[31]_i_6__2_n_0 ,\Accum_i[31]_i_7__2_n_0 ,\Accum_i[31]_i_8__2_n_0 ,\Accum_i[31]_i_9__2_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  CARRY8 \Accum_i_reg[35]_i_3__2 
       (.CI(\Accum_i_reg[31]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3__2_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3__2_n_5 ,\Accum_i_reg[35]_i_3__2_n_6 ,\Accum_i_reg[35]_i_3__2_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3__2_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3__2_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3__2_S_UNCONNECTED [7:4],\Accum_i[35]_i_4__2_n_0 ,\Accum_i[35]_i_5__2_n_0 ,\Accum_i[35]_i_6__2_n_0 ,\Accum_i[35]_i_7__2_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[7]_i_1__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1__2_n_0 ,\Accum_i_reg[7]_i_1__2_n_1 ,\Accum_i_reg[7]_i_1__2_n_2 ,\Accum_i_reg[7]_i_1__2_n_3 ,\NLW_Accum_i_reg[7]_i_1__2_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1__2_n_5 ,\Accum_i_reg[7]_i_1__2_n_6 ,\Accum_i_reg[7]_i_1__2_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2__2_n_0 ,\Accum_i[7]_i_3__2_n_0 ,\Accum_i[7]_i_4__2_n_0 ,\Accum_i[7]_i_5__2_n_0 ,\Accum_i[7]_i_6__2_n_0 ,\Accum_i[7]_i_7__2_n_0 ,\Accum_i[7]_i_8__2_n_0 ,\Accum_i[7]_i_9__2_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__2_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10__2
       (.I0(Q[2]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_10__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11__2
       (.I0(Q[0]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_11__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__2
       (.I0(Q[14]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [14]),
        .I2(Q[15]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13__2
       (.I0(Q[12]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [12]),
        .I2(Q[13]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14__2
       (.I0(Q[10]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [10]),
        .I2(Q[11]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15__2
       (.I0(Q[8]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [8]),
        .I2(Q[9]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16__2
       (.I0(Q[6]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [6]),
        .I2(Q[7]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17__2
       (.I0(Q[4]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [4]),
        .I2(Q[5]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__2
       (.I0(Q[2]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [2]),
        .I2(Q[3]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__2
       (.I0(Q[0]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4__2
       (.I0(Q[14]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__2
       (.I0(Q[12]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_5__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__2
       (.I0(Q[10]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_6__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__2
       (.I0(Q[8]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_7__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__2
       (.I0(Q[6]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_8__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9__2
       (.I0(Q[4]),
        .I1(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] [5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_9__2_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2__2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2__2_n_1,Incr_by_1_reg_i_2__2_n_2,Incr_by_1_reg_i_2__2_n_3,NLW_Incr_by_1_reg_i_2__2_CO_UNCONNECTED[3],Incr_by_1_reg_i_2__2_n_5,Incr_by_1_reg_i_2__2_n_6,Incr_by_1_reg_i_2__2_n_7}),
        .DI({Incr_by_1_i_4__2_n_0,Incr_by_1_i_5__2_n_0,Incr_by_1_i_6__2_n_0,Incr_by_1_i_7__2_n_0,Incr_by_1_i_8__2_n_0,Incr_by_1_i_9__2_n_0,Incr_by_1_i_10__2_n_0,Incr_by_1_i_11__2_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__2_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12__2_n_0,Incr_by_1_i_13__2_n_0,Incr_by_1_i_14__2_n_0,Incr_by_1_i_15__2_n_0,Incr_by_1_i_16__2_n_0,Incr_by_1_i_17__2_n_0,Incr_by_1_i_18__2_n_0,Incr_by_1_i_19__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__2 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__2 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__2 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__2 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6__2 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7__2 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8__2 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9__2 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__2 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__2 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__2 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__2 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6__2 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7__2 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8__2 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9__2 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__2 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__2 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__2 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__2 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6__2 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7__2 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8__2 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9__2 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__2 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__2 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__2 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__2 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6__2 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7__2 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8__2 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9__2 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9__2_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[0]_i_1__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__2_n_0 ,\Incrementer_i_reg[0]_i_1__2_n_1 ,\Incrementer_i_reg[0]_i_1__2_n_2 ,\Incrementer_i_reg[0]_i_1__2_n_3 ,\NLW_Incrementer_i_reg[0]_i_1__2_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1__2_n_5 ,\Incrementer_i_reg[0]_i_1__2_n_6 ,\Incrementer_i_reg[0]_i_1__2_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1__2_n_8 ,\Incrementer_i_reg[0]_i_1__2_n_9 ,\Incrementer_i_reg[0]_i_1__2_n_10 ,\Incrementer_i_reg[0]_i_1__2_n_11 ,\Incrementer_i_reg[0]_i_1__2_n_12 ,\Incrementer_i_reg[0]_i_1__2_n_13 ,\Incrementer_i_reg[0]_i_1__2_n_14 ,\Incrementer_i_reg[0]_i_1__2_n_15 }),
        .S({\Incrementer_i[0]_i_2__2_n_0 ,\Incrementer_i[0]_i_3__2_n_0 ,\Incrementer_i[0]_i_4__2_n_0 ,\Incrementer_i[0]_i_5__2_n_0 ,\Incrementer_i[0]_i_6__2_n_0 ,\Incrementer_i[0]_i_7__2_n_0 ,\Incrementer_i[0]_i_8__2_n_0 ,\Incrementer_i[0]_i_9__2_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[16]_i_1__2 
       (.CI(\Incrementer_i_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1__2_n_0 ,\Incrementer_i_reg[16]_i_1__2_n_1 ,\Incrementer_i_reg[16]_i_1__2_n_2 ,\Incrementer_i_reg[16]_i_1__2_n_3 ,\NLW_Incrementer_i_reg[16]_i_1__2_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1__2_n_5 ,\Incrementer_i_reg[16]_i_1__2_n_6 ,\Incrementer_i_reg[16]_i_1__2_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1__2_n_8 ,\Incrementer_i_reg[16]_i_1__2_n_9 ,\Incrementer_i_reg[16]_i_1__2_n_10 ,\Incrementer_i_reg[16]_i_1__2_n_11 ,\Incrementer_i_reg[16]_i_1__2_n_12 ,\Incrementer_i_reg[16]_i_1__2_n_13 ,\Incrementer_i_reg[16]_i_1__2_n_14 ,\Incrementer_i_reg[16]_i_1__2_n_15 }),
        .S({\Incrementer_i[16]_i_2__2_n_0 ,\Incrementer_i[16]_i_3__2_n_0 ,\Incrementer_i[16]_i_4__2_n_0 ,\Incrementer_i[16]_i_5__2_n_0 ,\Incrementer_i[16]_i_6__2_n_0 ,\Incrementer_i[16]_i_7__2_n_0 ,\Incrementer_i[16]_i_8__2_n_0 ,\Incrementer_i[16]_i_9__2_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__2_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[24]_i_1__2 
       (.CI(\Incrementer_i_reg[16]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1__2_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1__2_n_1 ,\Incrementer_i_reg[24]_i_1__2_n_2 ,\Incrementer_i_reg[24]_i_1__2_n_3 ,\NLW_Incrementer_i_reg[24]_i_1__2_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1__2_n_5 ,\Incrementer_i_reg[24]_i_1__2_n_6 ,\Incrementer_i_reg[24]_i_1__2_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1__2_n_8 ,\Incrementer_i_reg[24]_i_1__2_n_9 ,\Incrementer_i_reg[24]_i_1__2_n_10 ,\Incrementer_i_reg[24]_i_1__2_n_11 ,\Incrementer_i_reg[24]_i_1__2_n_12 ,\Incrementer_i_reg[24]_i_1__2_n_13 ,\Incrementer_i_reg[24]_i_1__2_n_14 ,\Incrementer_i_reg[24]_i_1__2_n_15 }),
        .S({\Incrementer_i[24]_i_2__2_n_0 ,\Incrementer_i[24]_i_3__2_n_0 ,\Incrementer_i[24]_i_4__2_n_0 ,\Incrementer_i[24]_i_5__2_n_0 ,\Incrementer_i[24]_i_6__2_n_0 ,\Incrementer_i[24]_i_7__2_n_0 ,\Incrementer_i[24]_i_8__2_n_0 ,\Incrementer_i[24]_i_9__2_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__2_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__2_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[8]_i_1__2 
       (.CI(\Incrementer_i_reg[0]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1__2_n_0 ,\Incrementer_i_reg[8]_i_1__2_n_1 ,\Incrementer_i_reg[8]_i_1__2_n_2 ,\Incrementer_i_reg[8]_i_1__2_n_3 ,\NLW_Incrementer_i_reg[8]_i_1__2_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1__2_n_5 ,\Incrementer_i_reg[8]_i_1__2_n_6 ,\Incrementer_i_reg[8]_i_1__2_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1__2_n_8 ,\Incrementer_i_reg[8]_i_1__2_n_9 ,\Incrementer_i_reg[8]_i_1__2_n_10 ,\Incrementer_i_reg[8]_i_1__2_n_11 ,\Incrementer_i_reg[8]_i_1__2_n_12 ,\Incrementer_i_reg[8]_i_1__2_n_13 ,\Incrementer_i_reg[8]_i_1__2_n_14 ,\Incrementer_i_reg[8]_i_1__2_n_15 }),
        .S({\Incrementer_i[8]_i_2__2_n_0 ,\Incrementer_i[8]_i_3__2_n_0 ,\Incrementer_i[8]_i_4__2_n_0 ,\Incrementer_i[8]_i_5__2_n_0 ,\Incrementer_i[8]_i_6__2_n_0 ,\Incrementer_i[8]_i_7__2_n_0 ,\Incrementer_i[8]_i_8__2_n_0 ,\Incrementer_i[8]_i_9__2_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__2_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_n_incr" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_22
   (\GEN_ISR_REG[6].ISR_reg[6] ,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ,
    CO,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep__1,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    Q,
    \GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ,
    core_aresetn,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output \GEN_ISR_REG[6].ISR_reg[6] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep__1;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [31:0]Q;
  input [15:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ;
  input core_aresetn;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF_i_1__1_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2__1_n_0 ;
  wire \Accum_i[15]_i_3__1_n_0 ;
  wire \Accum_i[15]_i_4__1_n_0 ;
  wire \Accum_i[15]_i_5__1_n_0 ;
  wire \Accum_i[15]_i_6__1_n_0 ;
  wire \Accum_i[15]_i_7__1_n_0 ;
  wire \Accum_i[15]_i_8__1_n_0 ;
  wire \Accum_i[15]_i_9__1_n_0 ;
  wire \Accum_i[23]_i_2__1_n_0 ;
  wire \Accum_i[23]_i_3__1_n_0 ;
  wire \Accum_i[23]_i_4__1_n_0 ;
  wire \Accum_i[23]_i_5__1_n_0 ;
  wire \Accum_i[23]_i_6__1_n_0 ;
  wire \Accum_i[23]_i_7__1_n_0 ;
  wire \Accum_i[23]_i_8__1_n_0 ;
  wire \Accum_i[23]_i_9__1_n_0 ;
  wire \Accum_i[31]_i_2__0_n_0 ;
  wire \Accum_i[31]_i_3__1_n_0 ;
  wire \Accum_i[31]_i_4__1_n_0 ;
  wire \Accum_i[31]_i_5__1_n_0 ;
  wire \Accum_i[31]_i_6__1_n_0 ;
  wire \Accum_i[31]_i_7__1_n_0 ;
  wire \Accum_i[31]_i_8__1_n_0 ;
  wire \Accum_i[31]_i_9__1_n_0 ;
  wire \Accum_i[35]_i_2__1_n_0 ;
  wire \Accum_i[35]_i_4__1_n_0 ;
  wire \Accum_i[35]_i_5__1_n_0 ;
  wire \Accum_i[35]_i_6__1_n_0 ;
  wire \Accum_i[35]_i_7__1_n_0 ;
  wire \Accum_i[7]_i_2__1_n_0 ;
  wire \Accum_i[7]_i_3__1_n_0 ;
  wire \Accum_i[7]_i_4__1_n_0 ;
  wire \Accum_i[7]_i_5__1_n_0 ;
  wire \Accum_i[7]_i_6__1_n_0 ;
  wire \Accum_i[7]_i_7__1_n_0 ;
  wire \Accum_i[7]_i_8__1_n_0 ;
  wire \Accum_i[7]_i_9__1_n_0 ;
  wire \Accum_i_reg[15]_i_1__1_n_0 ;
  wire \Accum_i_reg[15]_i_1__1_n_1 ;
  wire \Accum_i_reg[15]_i_1__1_n_2 ;
  wire \Accum_i_reg[15]_i_1__1_n_3 ;
  wire \Accum_i_reg[15]_i_1__1_n_5 ;
  wire \Accum_i_reg[15]_i_1__1_n_6 ;
  wire \Accum_i_reg[15]_i_1__1_n_7 ;
  wire \Accum_i_reg[23]_i_1__1_n_0 ;
  wire \Accum_i_reg[23]_i_1__1_n_1 ;
  wire \Accum_i_reg[23]_i_1__1_n_2 ;
  wire \Accum_i_reg[23]_i_1__1_n_3 ;
  wire \Accum_i_reg[23]_i_1__1_n_5 ;
  wire \Accum_i_reg[23]_i_1__1_n_6 ;
  wire \Accum_i_reg[23]_i_1__1_n_7 ;
  wire \Accum_i_reg[31]_i_1__0_n_0 ;
  wire \Accum_i_reg[31]_i_1__0_n_1 ;
  wire \Accum_i_reg[31]_i_1__0_n_2 ;
  wire \Accum_i_reg[31]_i_1__0_n_3 ;
  wire \Accum_i_reg[31]_i_1__0_n_5 ;
  wire \Accum_i_reg[31]_i_1__0_n_6 ;
  wire \Accum_i_reg[31]_i_1__0_n_7 ;
  wire \Accum_i_reg[35]_i_3__1_n_5 ;
  wire \Accum_i_reg[35]_i_3__1_n_6 ;
  wire \Accum_i_reg[35]_i_3__1_n_7 ;
  wire \Accum_i_reg[7]_i_1__1_n_0 ;
  wire \Accum_i_reg[7]_i_1__1_n_1 ;
  wire \Accum_i_reg[7]_i_1__1_n_2 ;
  wire \Accum_i_reg[7]_i_1__1_n_3 ;
  wire \Accum_i_reg[7]_i_1__1_n_5 ;
  wire \Accum_i_reg[7]_i_1__1_n_6 ;
  wire \Accum_i_reg[7]_i_1__1_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire \GEN_ISR_REG[6].ISR_reg[6] ;
  wire [15:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10__1_n_0;
  wire Incr_by_1_i_11__1_n_0;
  wire Incr_by_1_i_12__1_n_0;
  wire Incr_by_1_i_13__1_n_0;
  wire Incr_by_1_i_14__1_n_0;
  wire Incr_by_1_i_15__1_n_0;
  wire Incr_by_1_i_16__1_n_0;
  wire Incr_by_1_i_17__1_n_0;
  wire Incr_by_1_i_18__1_n_0;
  wire Incr_by_1_i_19__1_n_0;
  wire Incr_by_1_i_4__1_n_0;
  wire Incr_by_1_i_5__1_n_0;
  wire Incr_by_1_i_6__1_n_0;
  wire Incr_by_1_i_7__1_n_0;
  wire Incr_by_1_i_8__1_n_0;
  wire Incr_by_1_i_9__1_n_0;
  wire Incr_by_1_reg_i_2__1_n_1;
  wire Incr_by_1_reg_i_2__1_n_2;
  wire Incr_by_1_reg_i_2__1_n_3;
  wire Incr_by_1_reg_i_2__1_n_5;
  wire Incr_by_1_reg_i_2__1_n_6;
  wire Incr_by_1_reg_i_2__1_n_7;
  wire \Incrementer_i[0]_i_2__1_n_0 ;
  wire \Incrementer_i[0]_i_3__1_n_0 ;
  wire \Incrementer_i[0]_i_4__1_n_0 ;
  wire \Incrementer_i[0]_i_5__1_n_0 ;
  wire \Incrementer_i[0]_i_6__1_n_0 ;
  wire \Incrementer_i[0]_i_7__1_n_0 ;
  wire \Incrementer_i[0]_i_8__1_n_0 ;
  wire \Incrementer_i[0]_i_9__1_n_0 ;
  wire \Incrementer_i[16]_i_2__1_n_0 ;
  wire \Incrementer_i[16]_i_3__1_n_0 ;
  wire \Incrementer_i[16]_i_4__1_n_0 ;
  wire \Incrementer_i[16]_i_5__1_n_0 ;
  wire \Incrementer_i[16]_i_6__1_n_0 ;
  wire \Incrementer_i[16]_i_7__1_n_0 ;
  wire \Incrementer_i[16]_i_8__1_n_0 ;
  wire \Incrementer_i[16]_i_9__1_n_0 ;
  wire \Incrementer_i[24]_i_2__1_n_0 ;
  wire \Incrementer_i[24]_i_3__1_n_0 ;
  wire \Incrementer_i[24]_i_4__1_n_0 ;
  wire \Incrementer_i[24]_i_5__1_n_0 ;
  wire \Incrementer_i[24]_i_6__1_n_0 ;
  wire \Incrementer_i[24]_i_7__1_n_0 ;
  wire \Incrementer_i[24]_i_8__1_n_0 ;
  wire \Incrementer_i[24]_i_9__1_n_0 ;
  wire \Incrementer_i[8]_i_2__1_n_0 ;
  wire \Incrementer_i[8]_i_3__1_n_0 ;
  wire \Incrementer_i[8]_i_4__1_n_0 ;
  wire \Incrementer_i[8]_i_5__1_n_0 ;
  wire \Incrementer_i[8]_i_6__1_n_0 ;
  wire \Incrementer_i[8]_i_7__1_n_0 ;
  wire \Incrementer_i[8]_i_8__1_n_0 ;
  wire \Incrementer_i[8]_i_9__1_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_10 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_11 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_12 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_13 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_14 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_15 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_8 ;
  wire \Incrementer_i_reg[0]_i_1__1_n_9 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_10 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_11 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_12 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_13 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_14 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_15 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_8 ;
  wire \Incrementer_i_reg[16]_i_1__1_n_9 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_10 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_11 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_12 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_13 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_14 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_15 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_8 ;
  wire \Incrementer_i_reg[24]_i_1__1_n_9 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_10 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_11 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_12 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_13 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_14 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_15 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_8 ;
  wire \Incrementer_i_reg[8]_i_1__1_n_9 ;
  wire Metrics_Cnt_En_reg_rep__1;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3__1_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__1_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__1_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__1_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2__1_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2__1_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1__1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1__1_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1__1_n_0),
        .Q(\GEN_ISR_REG[6].ISR_reg[6] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .O(\Accum_i[35]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [31]),
        .O(\Accum_i[35]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [30]),
        .O(\Accum_i[35]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7__1 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [29]),
        .O(\Accum_i[35]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6__1 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7__1 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8__1 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8__1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9__1 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9__1_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[15]_i_1__1 
       (.CI(\Accum_i_reg[7]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1__1_n_0 ,\Accum_i_reg[15]_i_1__1_n_1 ,\Accum_i_reg[15]_i_1__1_n_2 ,\Accum_i_reg[15]_i_1__1_n_3 ,\NLW_Accum_i_reg[15]_i_1__1_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1__1_n_5 ,\Accum_i_reg[15]_i_1__1_n_6 ,\Accum_i_reg[15]_i_1__1_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2__1_n_0 ,\Accum_i[15]_i_3__1_n_0 ,\Accum_i[15]_i_4__1_n_0 ,\Accum_i[15]_i_5__1_n_0 ,\Accum_i[15]_i_6__1_n_0 ,\Accum_i[15]_i_7__1_n_0 ,\Accum_i[15]_i_8__1_n_0 ,\Accum_i[15]_i_9__1_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[23]_i_1__1 
       (.CI(\Accum_i_reg[15]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1__1_n_0 ,\Accum_i_reg[23]_i_1__1_n_1 ,\Accum_i_reg[23]_i_1__1_n_2 ,\Accum_i_reg[23]_i_1__1_n_3 ,\NLW_Accum_i_reg[23]_i_1__1_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1__1_n_5 ,\Accum_i_reg[23]_i_1__1_n_6 ,\Accum_i_reg[23]_i_1__1_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2__1_n_0 ,\Accum_i[23]_i_3__1_n_0 ,\Accum_i[23]_i_4__1_n_0 ,\Accum_i[23]_i_5__1_n_0 ,\Accum_i[23]_i_6__1_n_0 ,\Accum_i[23]_i_7__1_n_0 ,\Accum_i[23]_i_8__1_n_0 ,\Accum_i[23]_i_9__1_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[31]_i_1__0 
       (.CI(\Accum_i_reg[23]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_1__0_n_0 ,\Accum_i_reg[31]_i_1__0_n_1 ,\Accum_i_reg[31]_i_1__0_n_2 ,\Accum_i_reg[31]_i_1__0_n_3 ,\NLW_Accum_i_reg[31]_i_1__0_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_1__0_n_5 ,\Accum_i_reg[31]_i_1__0_n_6 ,\Accum_i_reg[31]_i_1__0_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_2__0_n_0 ,\Accum_i[31]_i_3__1_n_0 ,\Accum_i[31]_i_4__1_n_0 ,\Accum_i[31]_i_5__1_n_0 ,\Accum_i[31]_i_6__1_n_0 ,\Accum_i[31]_i_7__1_n_0 ,\Accum_i[31]_i_8__1_n_0 ,\Accum_i[31]_i_9__1_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  CARRY8 \Accum_i_reg[35]_i_3__1 
       (.CI(\Accum_i_reg[31]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3__1_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3__1_n_5 ,\Accum_i_reg[35]_i_3__1_n_6 ,\Accum_i_reg[35]_i_3__1_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3__1_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3__1_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3__1_S_UNCONNECTED [7:4],\Accum_i[35]_i_4__1_n_0 ,\Accum_i[35]_i_5__1_n_0 ,\Accum_i[35]_i_6__1_n_0 ,\Accum_i[35]_i_7__1_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[7]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1__1_n_0 ,\Accum_i_reg[7]_i_1__1_n_1 ,\Accum_i_reg[7]_i_1__1_n_2 ,\Accum_i_reg[7]_i_1__1_n_3 ,\NLW_Accum_i_reg[7]_i_1__1_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1__1_n_5 ,\Accum_i_reg[7]_i_1__1_n_6 ,\Accum_i_reg[7]_i_1__1_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2__1_n_0 ,\Accum_i[7]_i_3__1_n_0 ,\Accum_i[7]_i_4__1_n_0 ,\Accum_i[7]_i_5__1_n_0 ,\Accum_i[7]_i_6__1_n_0 ,\Accum_i[7]_i_7__1_n_0 ,\Accum_i[7]_i_8__1_n_0 ,\Accum_i[7]_i_9__1_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__1_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10__1
       (.I0(Q[2]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_10__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11__1
       (.I0(Q[0]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_11__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__1
       (.I0(Q[14]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [14]),
        .I2(Q[15]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13__1
       (.I0(Q[12]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [12]),
        .I2(Q[13]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14__1
       (.I0(Q[10]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [10]),
        .I2(Q[11]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15__1
       (.I0(Q[8]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [8]),
        .I2(Q[9]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16__1
       (.I0(Q[6]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [6]),
        .I2(Q[7]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17__1
       (.I0(Q[4]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [4]),
        .I2(Q[5]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__1
       (.I0(Q[2]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [2]),
        .I2(Q[3]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__1
       (.I0(Q[0]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4__1
       (.I0(Q[14]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_4__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__1
       (.I0(Q[12]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_5__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__1
       (.I0(Q[10]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_6__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__1
       (.I0(Q[8]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_7__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__1
       (.I0(Q[6]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_8__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9__1
       (.I0(Q[4]),
        .I1(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] [5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_9__1_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2__1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2__1_n_1,Incr_by_1_reg_i_2__1_n_2,Incr_by_1_reg_i_2__1_n_3,NLW_Incr_by_1_reg_i_2__1_CO_UNCONNECTED[3],Incr_by_1_reg_i_2__1_n_5,Incr_by_1_reg_i_2__1_n_6,Incr_by_1_reg_i_2__1_n_7}),
        .DI({Incr_by_1_i_4__1_n_0,Incr_by_1_i_5__1_n_0,Incr_by_1_i_6__1_n_0,Incr_by_1_i_7__1_n_0,Incr_by_1_i_8__1_n_0,Incr_by_1_i_9__1_n_0,Incr_by_1_i_10__1_n_0,Incr_by_1_i_11__1_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__1_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12__1_n_0,Incr_by_1_i_13__1_n_0,Incr_by_1_i_14__1_n_0,Incr_by_1_i_15__1_n_0,Incr_by_1_i_16__1_n_0,Incr_by_1_i_17__1_n_0,Incr_by_1_i_18__1_n_0,Incr_by_1_i_19__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__1 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__1 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__1 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__1 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6__1 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7__1 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8__1 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9__1 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__1 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__1 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__1 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__1 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6__1 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7__1 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8__1 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9__1 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__1 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__1 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__1 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__1 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6__1 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7__1 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8__1 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9__1 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__1 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__1 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__1 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__1 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6__1 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7__1 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8__1 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9__1 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9__1_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[0]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__1_n_0 ,\Incrementer_i_reg[0]_i_1__1_n_1 ,\Incrementer_i_reg[0]_i_1__1_n_2 ,\Incrementer_i_reg[0]_i_1__1_n_3 ,\NLW_Incrementer_i_reg[0]_i_1__1_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1__1_n_5 ,\Incrementer_i_reg[0]_i_1__1_n_6 ,\Incrementer_i_reg[0]_i_1__1_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1__1_n_8 ,\Incrementer_i_reg[0]_i_1__1_n_9 ,\Incrementer_i_reg[0]_i_1__1_n_10 ,\Incrementer_i_reg[0]_i_1__1_n_11 ,\Incrementer_i_reg[0]_i_1__1_n_12 ,\Incrementer_i_reg[0]_i_1__1_n_13 ,\Incrementer_i_reg[0]_i_1__1_n_14 ,\Incrementer_i_reg[0]_i_1__1_n_15 }),
        .S({\Incrementer_i[0]_i_2__1_n_0 ,\Incrementer_i[0]_i_3__1_n_0 ,\Incrementer_i[0]_i_4__1_n_0 ,\Incrementer_i[0]_i_5__1_n_0 ,\Incrementer_i[0]_i_6__1_n_0 ,\Incrementer_i[0]_i_7__1_n_0 ,\Incrementer_i[0]_i_8__1_n_0 ,\Incrementer_i[0]_i_9__1_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[16]_i_1__1 
       (.CI(\Incrementer_i_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1__1_n_0 ,\Incrementer_i_reg[16]_i_1__1_n_1 ,\Incrementer_i_reg[16]_i_1__1_n_2 ,\Incrementer_i_reg[16]_i_1__1_n_3 ,\NLW_Incrementer_i_reg[16]_i_1__1_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1__1_n_5 ,\Incrementer_i_reg[16]_i_1__1_n_6 ,\Incrementer_i_reg[16]_i_1__1_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1__1_n_8 ,\Incrementer_i_reg[16]_i_1__1_n_9 ,\Incrementer_i_reg[16]_i_1__1_n_10 ,\Incrementer_i_reg[16]_i_1__1_n_11 ,\Incrementer_i_reg[16]_i_1__1_n_12 ,\Incrementer_i_reg[16]_i_1__1_n_13 ,\Incrementer_i_reg[16]_i_1__1_n_14 ,\Incrementer_i_reg[16]_i_1__1_n_15 }),
        .S({\Incrementer_i[16]_i_2__1_n_0 ,\Incrementer_i[16]_i_3__1_n_0 ,\Incrementer_i[16]_i_4__1_n_0 ,\Incrementer_i[16]_i_5__1_n_0 ,\Incrementer_i[16]_i_6__1_n_0 ,\Incrementer_i[16]_i_7__1_n_0 ,\Incrementer_i[16]_i_8__1_n_0 ,\Incrementer_i[16]_i_9__1_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__1_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[24]_i_1__1 
       (.CI(\Incrementer_i_reg[16]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1__1_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1__1_n_1 ,\Incrementer_i_reg[24]_i_1__1_n_2 ,\Incrementer_i_reg[24]_i_1__1_n_3 ,\NLW_Incrementer_i_reg[24]_i_1__1_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1__1_n_5 ,\Incrementer_i_reg[24]_i_1__1_n_6 ,\Incrementer_i_reg[24]_i_1__1_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1__1_n_8 ,\Incrementer_i_reg[24]_i_1__1_n_9 ,\Incrementer_i_reg[24]_i_1__1_n_10 ,\Incrementer_i_reg[24]_i_1__1_n_11 ,\Incrementer_i_reg[24]_i_1__1_n_12 ,\Incrementer_i_reg[24]_i_1__1_n_13 ,\Incrementer_i_reg[24]_i_1__1_n_14 ,\Incrementer_i_reg[24]_i_1__1_n_15 }),
        .S({\Incrementer_i[24]_i_2__1_n_0 ,\Incrementer_i[24]_i_3__1_n_0 ,\Incrementer_i[24]_i_4__1_n_0 ,\Incrementer_i[24]_i_5__1_n_0 ,\Incrementer_i[24]_i_6__1_n_0 ,\Incrementer_i[24]_i_7__1_n_0 ,\Incrementer_i[24]_i_8__1_n_0 ,\Incrementer_i[24]_i_9__1_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__1_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__1_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[8]_i_1__1 
       (.CI(\Incrementer_i_reg[0]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1__1_n_0 ,\Incrementer_i_reg[8]_i_1__1_n_1 ,\Incrementer_i_reg[8]_i_1__1_n_2 ,\Incrementer_i_reg[8]_i_1__1_n_3 ,\NLW_Incrementer_i_reg[8]_i_1__1_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1__1_n_5 ,\Incrementer_i_reg[8]_i_1__1_n_6 ,\Incrementer_i_reg[8]_i_1__1_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1__1_n_8 ,\Incrementer_i_reg[8]_i_1__1_n_9 ,\Incrementer_i_reg[8]_i_1__1_n_10 ,\Incrementer_i_reg[8]_i_1__1_n_11 ,\Incrementer_i_reg[8]_i_1__1_n_12 ,\Incrementer_i_reg[8]_i_1__1_n_13 ,\Incrementer_i_reg[8]_i_1__1_n_14 ,\Incrementer_i_reg[8]_i_1__1_n_15 }),
        .S({\Incrementer_i[8]_i_2__1_n_0 ,\Incrementer_i[8]_i_3__1_n_0 ,\Incrementer_i[8]_i_4__1_n_0 ,\Incrementer_i[8]_i_5__1_n_0 ,\Incrementer_i[8]_i_6__1_n_0 ,\Incrementer_i[8]_i_7__1_n_0 ,\Incrementer_i[8]_i_8__1_n_0 ,\Incrementer_i[8]_i_9__1_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__1_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_n_incr" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_23
   (\GEN_ISR_REG[5].ISR_reg[5] ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ,
    CO,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ,
    SR,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep__1,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    Q,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ,
    core_aresetn,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output \GEN_ISR_REG[5].ISR_reg[5] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep__1;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [31:0]Q;
  input [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ;
  input core_aresetn;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF_i_1__0_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2__0_n_0 ;
  wire \Accum_i[15]_i_3__0_n_0 ;
  wire \Accum_i[15]_i_4__0_n_0 ;
  wire \Accum_i[15]_i_5__0_n_0 ;
  wire \Accum_i[15]_i_6__0_n_0 ;
  wire \Accum_i[15]_i_7__0_n_0 ;
  wire \Accum_i[15]_i_8__0_n_0 ;
  wire \Accum_i[15]_i_9__0_n_0 ;
  wire \Accum_i[23]_i_2__0_n_0 ;
  wire \Accum_i[23]_i_3__0_n_0 ;
  wire \Accum_i[23]_i_4__0_n_0 ;
  wire \Accum_i[23]_i_5__0_n_0 ;
  wire \Accum_i[23]_i_6__0_n_0 ;
  wire \Accum_i[23]_i_7__0_n_0 ;
  wire \Accum_i[23]_i_8__0_n_0 ;
  wire \Accum_i[23]_i_9__0_n_0 ;
  wire \Accum_i[31]_i_2_n_0 ;
  wire \Accum_i[31]_i_3__0_n_0 ;
  wire \Accum_i[31]_i_4__0_n_0 ;
  wire \Accum_i[31]_i_5__0_n_0 ;
  wire \Accum_i[31]_i_6__0_n_0 ;
  wire \Accum_i[31]_i_7__0_n_0 ;
  wire \Accum_i[31]_i_8__0_n_0 ;
  wire \Accum_i[31]_i_9__0_n_0 ;
  wire \Accum_i[35]_i_2__0_n_0 ;
  wire \Accum_i[35]_i_4__0_n_0 ;
  wire \Accum_i[35]_i_5__0_n_0 ;
  wire \Accum_i[35]_i_6__0_n_0 ;
  wire \Accum_i[35]_i_7__0_n_0 ;
  wire \Accum_i[7]_i_2__0_n_0 ;
  wire \Accum_i[7]_i_3__0_n_0 ;
  wire \Accum_i[7]_i_4__0_n_0 ;
  wire \Accum_i[7]_i_5__0_n_0 ;
  wire \Accum_i[7]_i_6__0_n_0 ;
  wire \Accum_i[7]_i_7__0_n_0 ;
  wire \Accum_i[7]_i_8__0_n_0 ;
  wire \Accum_i[7]_i_9__0_n_0 ;
  wire \Accum_i_reg[15]_i_1__0_n_0 ;
  wire \Accum_i_reg[15]_i_1__0_n_1 ;
  wire \Accum_i_reg[15]_i_1__0_n_2 ;
  wire \Accum_i_reg[15]_i_1__0_n_3 ;
  wire \Accum_i_reg[15]_i_1__0_n_5 ;
  wire \Accum_i_reg[15]_i_1__0_n_6 ;
  wire \Accum_i_reg[15]_i_1__0_n_7 ;
  wire \Accum_i_reg[23]_i_1__0_n_0 ;
  wire \Accum_i_reg[23]_i_1__0_n_1 ;
  wire \Accum_i_reg[23]_i_1__0_n_2 ;
  wire \Accum_i_reg[23]_i_1__0_n_3 ;
  wire \Accum_i_reg[23]_i_1__0_n_5 ;
  wire \Accum_i_reg[23]_i_1__0_n_6 ;
  wire \Accum_i_reg[23]_i_1__0_n_7 ;
  wire \Accum_i_reg[31]_i_1_n_0 ;
  wire \Accum_i_reg[31]_i_1_n_1 ;
  wire \Accum_i_reg[31]_i_1_n_2 ;
  wire \Accum_i_reg[31]_i_1_n_3 ;
  wire \Accum_i_reg[31]_i_1_n_5 ;
  wire \Accum_i_reg[31]_i_1_n_6 ;
  wire \Accum_i_reg[31]_i_1_n_7 ;
  wire \Accum_i_reg[35]_i_3__0_n_5 ;
  wire \Accum_i_reg[35]_i_3__0_n_6 ;
  wire \Accum_i_reg[35]_i_3__0_n_7 ;
  wire \Accum_i_reg[7]_i_1__0_n_0 ;
  wire \Accum_i_reg[7]_i_1__0_n_1 ;
  wire \Accum_i_reg[7]_i_1__0_n_2 ;
  wire \Accum_i_reg[7]_i_1__0_n_3 ;
  wire \Accum_i_reg[7]_i_1__0_n_5 ;
  wire \Accum_i_reg[7]_i_1__0_n_6 ;
  wire \Accum_i_reg[7]_i_1__0_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire \GEN_ISR_REG[5].ISR_reg[5] ;
  wire [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10__0_n_0;
  wire Incr_by_1_i_11__0_n_0;
  wire Incr_by_1_i_12__0_n_0;
  wire Incr_by_1_i_13__0_n_0;
  wire Incr_by_1_i_14__0_n_0;
  wire Incr_by_1_i_15__0_n_0;
  wire Incr_by_1_i_16__0_n_0;
  wire Incr_by_1_i_17__0_n_0;
  wire Incr_by_1_i_18__0_n_0;
  wire Incr_by_1_i_19__0_n_0;
  wire Incr_by_1_i_4__0_n_0;
  wire Incr_by_1_i_5__0_n_0;
  wire Incr_by_1_i_6__0_n_0;
  wire Incr_by_1_i_7__0_n_0;
  wire Incr_by_1_i_8__0_n_0;
  wire Incr_by_1_i_9__0_n_0;
  wire Incr_by_1_reg_i_2__0_n_1;
  wire Incr_by_1_reg_i_2__0_n_2;
  wire Incr_by_1_reg_i_2__0_n_3;
  wire Incr_by_1_reg_i_2__0_n_5;
  wire Incr_by_1_reg_i_2__0_n_6;
  wire Incr_by_1_reg_i_2__0_n_7;
  wire \Incrementer_i[0]_i_2__0_n_0 ;
  wire \Incrementer_i[0]_i_3__0_n_0 ;
  wire \Incrementer_i[0]_i_4__0_n_0 ;
  wire \Incrementer_i[0]_i_5__0_n_0 ;
  wire \Incrementer_i[0]_i_6__0_n_0 ;
  wire \Incrementer_i[0]_i_7__0_n_0 ;
  wire \Incrementer_i[0]_i_8__0_n_0 ;
  wire \Incrementer_i[0]_i_9__0_n_0 ;
  wire \Incrementer_i[16]_i_2__0_n_0 ;
  wire \Incrementer_i[16]_i_3__0_n_0 ;
  wire \Incrementer_i[16]_i_4__0_n_0 ;
  wire \Incrementer_i[16]_i_5__0_n_0 ;
  wire \Incrementer_i[16]_i_6__0_n_0 ;
  wire \Incrementer_i[16]_i_7__0_n_0 ;
  wire \Incrementer_i[16]_i_8__0_n_0 ;
  wire \Incrementer_i[16]_i_9__0_n_0 ;
  wire \Incrementer_i[24]_i_2__0_n_0 ;
  wire \Incrementer_i[24]_i_3__0_n_0 ;
  wire \Incrementer_i[24]_i_4__0_n_0 ;
  wire \Incrementer_i[24]_i_5__0_n_0 ;
  wire \Incrementer_i[24]_i_6__0_n_0 ;
  wire \Incrementer_i[24]_i_7__0_n_0 ;
  wire \Incrementer_i[24]_i_8__0_n_0 ;
  wire \Incrementer_i[24]_i_9__0_n_0 ;
  wire \Incrementer_i[8]_i_2__0_n_0 ;
  wire \Incrementer_i[8]_i_3__0_n_0 ;
  wire \Incrementer_i[8]_i_4__0_n_0 ;
  wire \Incrementer_i[8]_i_5__0_n_0 ;
  wire \Incrementer_i[8]_i_6__0_n_0 ;
  wire \Incrementer_i[8]_i_7__0_n_0 ;
  wire \Incrementer_i[8]_i_8__0_n_0 ;
  wire \Incrementer_i[8]_i_9__0_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_10 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_11 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_12 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_13 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_14 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_15 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_8 ;
  wire \Incrementer_i_reg[0]_i_1__0_n_9 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_10 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_11 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_12 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_13 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_14 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_15 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_8 ;
  wire \Incrementer_i_reg[16]_i_1__0_n_9 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_10 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_11 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_12 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_13 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_14 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_15 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_8 ;
  wire \Incrementer_i_reg[24]_i_1__0_n_9 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_10 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_11 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_12 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_13 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_14 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_15 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_8 ;
  wire \Incrementer_i_reg[8]_i_1__0_n_9 ;
  wire Metrics_Cnt_En_reg_rep__1;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3__0_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__0_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__0_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__0_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2__0_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2__0_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1__0_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__0
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1__0_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1__0_n_0),
        .Q(\GEN_ISR_REG[5].ISR_reg[5] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .O(\Accum_i[35]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [31]),
        .O(\Accum_i[35]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [30]),
        .O(\Accum_i[35]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7__0 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [29]),
        .O(\Accum_i[35]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6__0 
       (.I0(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7__0 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8__0 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8__0_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9__0 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep__1),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9__0_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[15]_i_1__0 
       (.CI(\Accum_i_reg[7]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1__0_n_0 ,\Accum_i_reg[15]_i_1__0_n_1 ,\Accum_i_reg[15]_i_1__0_n_2 ,\Accum_i_reg[15]_i_1__0_n_3 ,\NLW_Accum_i_reg[15]_i_1__0_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1__0_n_5 ,\Accum_i_reg[15]_i_1__0_n_6 ,\Accum_i_reg[15]_i_1__0_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2__0_n_0 ,\Accum_i[15]_i_3__0_n_0 ,\Accum_i[15]_i_4__0_n_0 ,\Accum_i[15]_i_5__0_n_0 ,\Accum_i[15]_i_6__0_n_0 ,\Accum_i[15]_i_7__0_n_0 ,\Accum_i[15]_i_8__0_n_0 ,\Accum_i[15]_i_9__0_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[23]_i_1__0 
       (.CI(\Accum_i_reg[15]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1__0_n_0 ,\Accum_i_reg[23]_i_1__0_n_1 ,\Accum_i_reg[23]_i_1__0_n_2 ,\Accum_i_reg[23]_i_1__0_n_3 ,\NLW_Accum_i_reg[23]_i_1__0_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1__0_n_5 ,\Accum_i_reg[23]_i_1__0_n_6 ,\Accum_i_reg[23]_i_1__0_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2__0_n_0 ,\Accum_i[23]_i_3__0_n_0 ,\Accum_i[23]_i_4__0_n_0 ,\Accum_i[23]_i_5__0_n_0 ,\Accum_i[23]_i_6__0_n_0 ,\Accum_i[23]_i_7__0_n_0 ,\Accum_i[23]_i_8__0_n_0 ,\Accum_i[23]_i_9__0_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[31]_i_1 
       (.CI(\Accum_i_reg[23]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_1_n_0 ,\Accum_i_reg[31]_i_1_n_1 ,\Accum_i_reg[31]_i_1_n_2 ,\Accum_i_reg[31]_i_1_n_3 ,\NLW_Accum_i_reg[31]_i_1_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_1_n_5 ,\Accum_i_reg[31]_i_1_n_6 ,\Accum_i_reg[31]_i_1_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_2_n_0 ,\Accum_i[31]_i_3__0_n_0 ,\Accum_i[31]_i_4__0_n_0 ,\Accum_i[31]_i_5__0_n_0 ,\Accum_i[31]_i_6__0_n_0 ,\Accum_i[31]_i_7__0_n_0 ,\Accum_i[31]_i_8__0_n_0 ,\Accum_i[31]_i_9__0_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  CARRY8 \Accum_i_reg[35]_i_3__0 
       (.CI(\Accum_i_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3__0_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3__0_n_5 ,\Accum_i_reg[35]_i_3__0_n_6 ,\Accum_i_reg[35]_i_3__0_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3__0_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3__0_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3__0_S_UNCONNECTED [7:4],\Accum_i[35]_i_4__0_n_0 ,\Accum_i[35]_i_5__0_n_0 ,\Accum_i[35]_i_6__0_n_0 ,\Accum_i[35]_i_7__0_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[7]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1__0_n_0 ,\Accum_i_reg[7]_i_1__0_n_1 ,\Accum_i_reg[7]_i_1__0_n_2 ,\Accum_i_reg[7]_i_1__0_n_3 ,\NLW_Accum_i_reg[7]_i_1__0_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1__0_n_5 ,\Accum_i_reg[7]_i_1__0_n_6 ,\Accum_i_reg[7]_i_1__0_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2__0_n_0 ,\Accum_i[7]_i_3__0_n_0 ,\Accum_i[7]_i_4__0_n_0 ,\Accum_i[7]_i_5__0_n_0 ,\Accum_i[7]_i_6__0_n_0 ,\Accum_i[7]_i_7__0_n_0 ,\Accum_i[7]_i_8__0_n_0 ,\Accum_i[7]_i_9__0_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__0_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10__0
       (.I0(Q[2]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_10__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11__0
       (.I0(Q[0]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_11__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__0
       (.I0(Q[14]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [14]),
        .I2(Q[15]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13__0
       (.I0(Q[12]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [12]),
        .I2(Q[13]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14__0
       (.I0(Q[10]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [10]),
        .I2(Q[11]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15__0
       (.I0(Q[8]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [8]),
        .I2(Q[9]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16__0
       (.I0(Q[6]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [6]),
        .I2(Q[7]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17__0
       (.I0(Q[4]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [4]),
        .I2(Q[5]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__0
       (.I0(Q[2]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [2]),
        .I2(Q[3]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__0
       (.I0(Q[0]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4__0
       (.I0(Q[14]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__0
       (.I0(Q[12]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__0
       (.I0(Q[10]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__0
       (.I0(Q[8]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__0
       (.I0(Q[6]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9__0
       (.I0(Q[4]),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] [5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_9__0_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2__0_n_1,Incr_by_1_reg_i_2__0_n_2,Incr_by_1_reg_i_2__0_n_3,NLW_Incr_by_1_reg_i_2__0_CO_UNCONNECTED[3],Incr_by_1_reg_i_2__0_n_5,Incr_by_1_reg_i_2__0_n_6,Incr_by_1_reg_i_2__0_n_7}),
        .DI({Incr_by_1_i_4__0_n_0,Incr_by_1_i_5__0_n_0,Incr_by_1_i_6__0_n_0,Incr_by_1_i_7__0_n_0,Incr_by_1_i_8__0_n_0,Incr_by_1_i_9__0_n_0,Incr_by_1_i_10__0_n_0,Incr_by_1_i_11__0_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__0_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12__0_n_0,Incr_by_1_i_13__0_n_0,Incr_by_1_i_14__0_n_0,Incr_by_1_i_15__0_n_0,Incr_by_1_i_16__0_n_0,Incr_by_1_i_17__0_n_0,Incr_by_1_i_18__0_n_0,Incr_by_1_i_19__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__0 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__0 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__0 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__0 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6__0 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7__0 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8__0 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9__0 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__0 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__0 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__0 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__0 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6__0 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7__0 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8__0 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9__0 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__0 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__0 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__0 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__0 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6__0 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7__0 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8__0 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9__0 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__0 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__0 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__0 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__0 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6__0 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7__0 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8__0 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9__0 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9__0_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__0_n_0 ,\Incrementer_i_reg[0]_i_1__0_n_1 ,\Incrementer_i_reg[0]_i_1__0_n_2 ,\Incrementer_i_reg[0]_i_1__0_n_3 ,\NLW_Incrementer_i_reg[0]_i_1__0_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1__0_n_5 ,\Incrementer_i_reg[0]_i_1__0_n_6 ,\Incrementer_i_reg[0]_i_1__0_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1__0_n_8 ,\Incrementer_i_reg[0]_i_1__0_n_9 ,\Incrementer_i_reg[0]_i_1__0_n_10 ,\Incrementer_i_reg[0]_i_1__0_n_11 ,\Incrementer_i_reg[0]_i_1__0_n_12 ,\Incrementer_i_reg[0]_i_1__0_n_13 ,\Incrementer_i_reg[0]_i_1__0_n_14 ,\Incrementer_i_reg[0]_i_1__0_n_15 }),
        .S({\Incrementer_i[0]_i_2__0_n_0 ,\Incrementer_i[0]_i_3__0_n_0 ,\Incrementer_i[0]_i_4__0_n_0 ,\Incrementer_i[0]_i_5__0_n_0 ,\Incrementer_i[0]_i_6__0_n_0 ,\Incrementer_i[0]_i_7__0_n_0 ,\Incrementer_i[0]_i_8__0_n_0 ,\Incrementer_i[0]_i_9__0_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[16]_i_1__0 
       (.CI(\Incrementer_i_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1__0_n_0 ,\Incrementer_i_reg[16]_i_1__0_n_1 ,\Incrementer_i_reg[16]_i_1__0_n_2 ,\Incrementer_i_reg[16]_i_1__0_n_3 ,\NLW_Incrementer_i_reg[16]_i_1__0_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1__0_n_5 ,\Incrementer_i_reg[16]_i_1__0_n_6 ,\Incrementer_i_reg[16]_i_1__0_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1__0_n_8 ,\Incrementer_i_reg[16]_i_1__0_n_9 ,\Incrementer_i_reg[16]_i_1__0_n_10 ,\Incrementer_i_reg[16]_i_1__0_n_11 ,\Incrementer_i_reg[16]_i_1__0_n_12 ,\Incrementer_i_reg[16]_i_1__0_n_13 ,\Incrementer_i_reg[16]_i_1__0_n_14 ,\Incrementer_i_reg[16]_i_1__0_n_15 }),
        .S({\Incrementer_i[16]_i_2__0_n_0 ,\Incrementer_i[16]_i_3__0_n_0 ,\Incrementer_i[16]_i_4__0_n_0 ,\Incrementer_i[16]_i_5__0_n_0 ,\Incrementer_i[16]_i_6__0_n_0 ,\Incrementer_i[16]_i_7__0_n_0 ,\Incrementer_i[16]_i_8__0_n_0 ,\Incrementer_i[16]_i_9__0_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__0_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[24]_i_1__0 
       (.CI(\Incrementer_i_reg[16]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1__0_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1__0_n_1 ,\Incrementer_i_reg[24]_i_1__0_n_2 ,\Incrementer_i_reg[24]_i_1__0_n_3 ,\NLW_Incrementer_i_reg[24]_i_1__0_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1__0_n_5 ,\Incrementer_i_reg[24]_i_1__0_n_6 ,\Incrementer_i_reg[24]_i_1__0_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1__0_n_8 ,\Incrementer_i_reg[24]_i_1__0_n_9 ,\Incrementer_i_reg[24]_i_1__0_n_10 ,\Incrementer_i_reg[24]_i_1__0_n_11 ,\Incrementer_i_reg[24]_i_1__0_n_12 ,\Incrementer_i_reg[24]_i_1__0_n_13 ,\Incrementer_i_reg[24]_i_1__0_n_14 ,\Incrementer_i_reg[24]_i_1__0_n_15 }),
        .S({\Incrementer_i[24]_i_2__0_n_0 ,\Incrementer_i[24]_i_3__0_n_0 ,\Incrementer_i[24]_i_4__0_n_0 ,\Incrementer_i[24]_i_5__0_n_0 ,\Incrementer_i[24]_i_6__0_n_0 ,\Incrementer_i[24]_i_7__0_n_0 ,\Incrementer_i[24]_i_8__0_n_0 ,\Incrementer_i[24]_i_9__0_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__0_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__0_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[8]_i_1__0 
       (.CI(\Incrementer_i_reg[0]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1__0_n_0 ,\Incrementer_i_reg[8]_i_1__0_n_1 ,\Incrementer_i_reg[8]_i_1__0_n_2 ,\Incrementer_i_reg[8]_i_1__0_n_3 ,\NLW_Incrementer_i_reg[8]_i_1__0_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1__0_n_5 ,\Incrementer_i_reg[8]_i_1__0_n_6 ,\Incrementer_i_reg[8]_i_1__0_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1__0_n_8 ,\Incrementer_i_reg[8]_i_1__0_n_9 ,\Incrementer_i_reg[8]_i_1__0_n_10 ,\Incrementer_i_reg[8]_i_1__0_n_11 ,\Incrementer_i_reg[8]_i_1__0_n_12 ,\Incrementer_i_reg[8]_i_1__0_n_13 ,\Incrementer_i_reg[8]_i_1__0_n_14 ,\Incrementer_i_reg[8]_i_1__0_n_15 }),
        .S({\Incrementer_i[8]_i_2__0_n_0 ,\Incrementer_i[8]_i_3__0_n_0 ,\Incrementer_i[8]_i_4__0_n_0 ,\Incrementer_i[8]_i_5__0_n_0 ,\Incrementer_i[8]_i_6__0_n_0 ,\Incrementer_i[8]_i_7__0_n_0 ,\Incrementer_i[8]_i_8__0_n_0 ,\Incrementer_i[8]_i_9__0_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__0_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_acc_n_incr" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_24
   (SR,
    \GEN_ISR_REG[4].ISR_reg[4] ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ,
    CO,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    core_aresetn,
    Q,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] );
  output [0:0]SR;
  output \GEN_ISR_REG[4].ISR_reg[4] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  output [0:0]CO;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  input \GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input core_aresetn;
  input [31:0]Q;
  input [15:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ;
  input [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;

  wire Acc_OF_i_1__5_n_0;
  wire [35:0]Accum_i1_in;
  wire \Accum_i[15]_i_2__5_n_0 ;
  wire \Accum_i[15]_i_3__5_n_0 ;
  wire \Accum_i[15]_i_4__5_n_0 ;
  wire \Accum_i[15]_i_5__5_n_0 ;
  wire \Accum_i[15]_i_6__5_n_0 ;
  wire \Accum_i[15]_i_7__5_n_0 ;
  wire \Accum_i[15]_i_8__5_n_0 ;
  wire \Accum_i[15]_i_9__5_n_0 ;
  wire \Accum_i[23]_i_2__5_n_0 ;
  wire \Accum_i[23]_i_3__5_n_0 ;
  wire \Accum_i[23]_i_4__5_n_0 ;
  wire \Accum_i[23]_i_5__5_n_0 ;
  wire \Accum_i[23]_i_6__5_n_0 ;
  wire \Accum_i[23]_i_7__5_n_0 ;
  wire \Accum_i[23]_i_8__5_n_0 ;
  wire \Accum_i[23]_i_9__5_n_0 ;
  wire \Accum_i[31]_i_2__4_n_0 ;
  wire \Accum_i[31]_i_3__5_n_0 ;
  wire \Accum_i[31]_i_4__5_n_0 ;
  wire \Accum_i[31]_i_5__5_n_0 ;
  wire \Accum_i[31]_i_6__5_n_0 ;
  wire \Accum_i[31]_i_7__5_n_0 ;
  wire \Accum_i[31]_i_8__5_n_0 ;
  wire \Accum_i[31]_i_9__5_n_0 ;
  wire \Accum_i[35]_i_2__5_n_0 ;
  wire \Accum_i[35]_i_4__5_n_0 ;
  wire \Accum_i[35]_i_5__5_n_0 ;
  wire \Accum_i[35]_i_6__5_n_0 ;
  wire \Accum_i[35]_i_7__5_n_0 ;
  wire \Accum_i[7]_i_2__5_n_0 ;
  wire \Accum_i[7]_i_3__5_n_0 ;
  wire \Accum_i[7]_i_4__5_n_0 ;
  wire \Accum_i[7]_i_5__5_n_0 ;
  wire \Accum_i[7]_i_6__5_n_0 ;
  wire \Accum_i[7]_i_7__5_n_0 ;
  wire \Accum_i[7]_i_8__5_n_0 ;
  wire \Accum_i[7]_i_9__5_n_0 ;
  wire \Accum_i_reg[15]_i_1__5_n_0 ;
  wire \Accum_i_reg[15]_i_1__5_n_1 ;
  wire \Accum_i_reg[15]_i_1__5_n_2 ;
  wire \Accum_i_reg[15]_i_1__5_n_3 ;
  wire \Accum_i_reg[15]_i_1__5_n_5 ;
  wire \Accum_i_reg[15]_i_1__5_n_6 ;
  wire \Accum_i_reg[15]_i_1__5_n_7 ;
  wire \Accum_i_reg[23]_i_1__5_n_0 ;
  wire \Accum_i_reg[23]_i_1__5_n_1 ;
  wire \Accum_i_reg[23]_i_1__5_n_2 ;
  wire \Accum_i_reg[23]_i_1__5_n_3 ;
  wire \Accum_i_reg[23]_i_1__5_n_5 ;
  wire \Accum_i_reg[23]_i_1__5_n_6 ;
  wire \Accum_i_reg[23]_i_1__5_n_7 ;
  wire \Accum_i_reg[31]_i_1__4_n_0 ;
  wire \Accum_i_reg[31]_i_1__4_n_1 ;
  wire \Accum_i_reg[31]_i_1__4_n_2 ;
  wire \Accum_i_reg[31]_i_1__4_n_3 ;
  wire \Accum_i_reg[31]_i_1__4_n_5 ;
  wire \Accum_i_reg[31]_i_1__4_n_6 ;
  wire \Accum_i_reg[31]_i_1__4_n_7 ;
  wire \Accum_i_reg[35]_i_3__5_n_5 ;
  wire \Accum_i_reg[35]_i_3__5_n_6 ;
  wire \Accum_i_reg[35]_i_3__5_n_7 ;
  wire \Accum_i_reg[7]_i_1__5_n_0 ;
  wire \Accum_i_reg[7]_i_1__5_n_1 ;
  wire \Accum_i_reg[7]_i_1__5_n_2 ;
  wire \Accum_i_reg[7]_i_1__5_n_3 ;
  wire \Accum_i_reg[7]_i_1__5_n_5 ;
  wire \Accum_i_reg[7]_i_1__5_n_6 ;
  wire \Accum_i_reg[7]_i_1__5_n_7 ;
  wire \Accum_i_reg_n_0_[0] ;
  wire \Accum_i_reg_n_0_[1] ;
  wire \Accum_i_reg_n_0_[2] ;
  wire [0:0]CO;
  wire \GEN_ISR_REG[4].ISR_reg[4] ;
  wire [15:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [31:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  wire Incr_by_1;
  wire Incr_by_1_i_10__5_n_0;
  wire Incr_by_1_i_11__5_n_0;
  wire Incr_by_1_i_12__5_n_0;
  wire Incr_by_1_i_13__5_n_0;
  wire Incr_by_1_i_14__5_n_0;
  wire Incr_by_1_i_15__5_n_0;
  wire Incr_by_1_i_16__5_n_0;
  wire Incr_by_1_i_17__5_n_0;
  wire Incr_by_1_i_18__5_n_0;
  wire Incr_by_1_i_19__5_n_0;
  wire Incr_by_1_i_4__5_n_0;
  wire Incr_by_1_i_5__5_n_0;
  wire Incr_by_1_i_6__5_n_0;
  wire Incr_by_1_i_7__5_n_0;
  wire Incr_by_1_i_8__5_n_0;
  wire Incr_by_1_i_9__5_n_0;
  wire Incr_by_1_reg_i_2__5_n_1;
  wire Incr_by_1_reg_i_2__5_n_2;
  wire Incr_by_1_reg_i_2__5_n_3;
  wire Incr_by_1_reg_i_2__5_n_5;
  wire Incr_by_1_reg_i_2__5_n_6;
  wire Incr_by_1_reg_i_2__5_n_7;
  wire \Incrementer_i[0]_i_2__5_n_0 ;
  wire \Incrementer_i[0]_i_3__5_n_0 ;
  wire \Incrementer_i[0]_i_4__5_n_0 ;
  wire \Incrementer_i[0]_i_5__5_n_0 ;
  wire \Incrementer_i[0]_i_6__5_n_0 ;
  wire \Incrementer_i[0]_i_7__5_n_0 ;
  wire \Incrementer_i[0]_i_8__5_n_0 ;
  wire \Incrementer_i[0]_i_9__5_n_0 ;
  wire \Incrementer_i[16]_i_2__5_n_0 ;
  wire \Incrementer_i[16]_i_3__5_n_0 ;
  wire \Incrementer_i[16]_i_4__5_n_0 ;
  wire \Incrementer_i[16]_i_5__5_n_0 ;
  wire \Incrementer_i[16]_i_6__5_n_0 ;
  wire \Incrementer_i[16]_i_7__5_n_0 ;
  wire \Incrementer_i[16]_i_8__5_n_0 ;
  wire \Incrementer_i[16]_i_9__5_n_0 ;
  wire \Incrementer_i[24]_i_2__5_n_0 ;
  wire \Incrementer_i[24]_i_3__5_n_0 ;
  wire \Incrementer_i[24]_i_4__5_n_0 ;
  wire \Incrementer_i[24]_i_5__5_n_0 ;
  wire \Incrementer_i[24]_i_6__5_n_0 ;
  wire \Incrementer_i[24]_i_7__5_n_0 ;
  wire \Incrementer_i[24]_i_8__5_n_0 ;
  wire \Incrementer_i[24]_i_9__5_n_0 ;
  wire \Incrementer_i[8]_i_2__5_n_0 ;
  wire \Incrementer_i[8]_i_3__5_n_0 ;
  wire \Incrementer_i[8]_i_4__5_n_0 ;
  wire \Incrementer_i[8]_i_5__5_n_0 ;
  wire \Incrementer_i[8]_i_6__5_n_0 ;
  wire \Incrementer_i[8]_i_7__5_n_0 ;
  wire \Incrementer_i[8]_i_8__5_n_0 ;
  wire \Incrementer_i[8]_i_9__5_n_0 ;
  wire [31:0]Incrementer_i_reg;
  wire \Incrementer_i_reg[0]_i_1__5_n_0 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_1 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_10 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_11 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_12 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_13 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_14 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_15 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_2 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_3 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_5 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_6 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_7 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_8 ;
  wire \Incrementer_i_reg[0]_i_1__5_n_9 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_0 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_1 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_10 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_11 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_12 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_13 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_14 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_15 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_2 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_3 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_5 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_6 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_7 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_8 ;
  wire \Incrementer_i_reg[16]_i_1__5_n_9 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_1 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_10 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_11 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_12 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_13 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_14 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_15 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_2 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_3 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_5 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_6 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_7 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_8 ;
  wire \Incrementer_i_reg[24]_i_1__5_n_9 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_0 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_1 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_10 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_11 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_12 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_13 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_14 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_15 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_2 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_3 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_5 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_6 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_7 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_8 ;
  wire \Incrementer_i_reg[8]_i_1__5_n_9 ;
  wire Metrics_Cnt_En_reg_rep;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [31:0]in;
  wire [3:3]\NLW_Accum_i_reg[15]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[23]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[31]_i_1__4_CO_UNCONNECTED ;
  wire [7:3]\NLW_Accum_i_reg[35]_i_3__5_CO_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__5_DI_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__5_O_UNCONNECTED ;
  wire [7:4]\NLW_Accum_i_reg[35]_i_3__5_S_UNCONNECTED ;
  wire [3:3]\NLW_Accum_i_reg[7]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_2__5_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_2__5_O_UNCONNECTED;
  wire [3:3]\NLW_Incrementer_i_reg[0]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[16]_i_1__5_CO_UNCONNECTED ;
  wire [7:3]\NLW_Incrementer_i_reg[24]_i_1__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_Incrementer_i_reg[8]_i_1__5_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h2)) 
    Acc_OF_i_1__5
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Acc_OF_i_1__5_n_0));
  FDRE Acc_OF_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Acc_OF_i_1__5_n_0),
        .Q(\GEN_ISR_REG[4].ISR_reg[4] ),
        .R(SR));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_2__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [12]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[15]),
        .O(\Accum_i[15]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_3__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [11]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[14]),
        .O(\Accum_i[15]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_4__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [10]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[13]),
        .O(\Accum_i[15]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_5__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [9]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[12]),
        .O(\Accum_i[15]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_6__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [8]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[11]),
        .O(\Accum_i[15]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_7__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [7]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[10]),
        .O(\Accum_i[15]_i_7__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_8__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [6]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[9]),
        .O(\Accum_i[15]_i_8__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[15]_i_9__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [5]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[8]),
        .O(\Accum_i[15]_i_9__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_2__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [20]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[23]),
        .O(\Accum_i[23]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_3__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [19]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[22]),
        .O(\Accum_i[23]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_4__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [18]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[21]),
        .O(\Accum_i[23]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_5__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [17]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[20]),
        .O(\Accum_i[23]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_6__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [16]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[19]),
        .O(\Accum_i[23]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_7__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [15]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[18]),
        .O(\Accum_i[23]_i_7__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_8__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [14]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[17]),
        .O(\Accum_i[23]_i_8__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[23]_i_9__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [13]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[16]),
        .O(\Accum_i[23]_i_9__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_2__4 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [28]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[31]),
        .O(\Accum_i[31]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_3__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [27]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[30]),
        .O(\Accum_i[31]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_4__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [26]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[29]),
        .O(\Accum_i[31]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_5__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [25]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[28]),
        .O(\Accum_i[31]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_6__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [24]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[27]),
        .O(\Accum_i[31]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_7__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [23]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[26]),
        .O(\Accum_i[31]_i_7__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_8__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [22]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[25]),
        .O(\Accum_i[31]_i_8__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[31]_i_9__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [21]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[24]),
        .O(\Accum_i[31]_i_9__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Accum_i[35]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .O(\Accum_i[35]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(Overflow),
        .O(\Accum_i[35]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_5__5 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [31]),
        .O(\Accum_i[35]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_6__5 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [30]),
        .O(\Accum_i[35]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \Accum_i[35]_i_7__5 
       (.I0(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I3(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [29]),
        .O(\Accum_i[35]_i_7__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_2__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[7]),
        .O(\Accum_i[7]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_3__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[6]),
        .O(\Accum_i[7]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_4__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[5]),
        .O(\Accum_i[7]_i_4__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_5__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[4]),
        .O(\Accum_i[7]_i_5__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_6__5 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[3]),
        .O(\Accum_i[7]_i_6__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_7__5 
       (.I0(\Accum_i_reg_n_0_[2] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[2]),
        .O(\Accum_i[7]_i_7__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_8__5 
       (.I0(\Accum_i_reg_n_0_[1] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[1]),
        .O(\Accum_i[7]_i_8__5_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \Accum_i[7]_i_9__5 
       (.I0(\Accum_i_reg_n_0_[0] ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .I4(Q[0]),
        .O(\Accum_i[7]_i_9__5_n_0 ));
  FDRE \Accum_i_reg[0] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[0]),
        .Q(\Accum_i_reg_n_0_[0] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[10] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[11] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[12] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[13] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[14] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[15] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[15]_i_1__5 
       (.CI(\Accum_i_reg[7]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[15]_i_1__5_n_0 ,\Accum_i_reg[15]_i_1__5_n_1 ,\Accum_i_reg[15]_i_1__5_n_2 ,\Accum_i_reg[15]_i_1__5_n_3 ,\NLW_Accum_i_reg[15]_i_1__5_CO_UNCONNECTED [3],\Accum_i_reg[15]_i_1__5_n_5 ,\Accum_i_reg[15]_i_1__5_n_6 ,\Accum_i_reg[15]_i_1__5_n_7 }),
        .DI(Q[15:8]),
        .O(Accum_i1_in[15:8]),
        .S({\Accum_i[15]_i_2__5_n_0 ,\Accum_i[15]_i_3__5_n_0 ,\Accum_i[15]_i_4__5_n_0 ,\Accum_i[15]_i_5__5_n_0 ,\Accum_i[15]_i_6__5_n_0 ,\Accum_i[15]_i_7__5_n_0 ,\Accum_i[15]_i_8__5_n_0 ,\Accum_i[15]_i_9__5_n_0 }));
  FDRE \Accum_i_reg[16] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[17] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[18] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[19] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[1] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[1]),
        .Q(\Accum_i_reg_n_0_[1] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[20] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[21] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[22] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[23] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[23]_i_1__5 
       (.CI(\Accum_i_reg[15]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[23]_i_1__5_n_0 ,\Accum_i_reg[23]_i_1__5_n_1 ,\Accum_i_reg[23]_i_1__5_n_2 ,\Accum_i_reg[23]_i_1__5_n_3 ,\NLW_Accum_i_reg[23]_i_1__5_CO_UNCONNECTED [3],\Accum_i_reg[23]_i_1__5_n_5 ,\Accum_i_reg[23]_i_1__5_n_6 ,\Accum_i_reg[23]_i_1__5_n_7 }),
        .DI(Q[23:16]),
        .O(Accum_i1_in[23:16]),
        .S({\Accum_i[23]_i_2__5_n_0 ,\Accum_i[23]_i_3__5_n_0 ,\Accum_i[23]_i_4__5_n_0 ,\Accum_i[23]_i_5__5_n_0 ,\Accum_i[23]_i_6__5_n_0 ,\Accum_i[23]_i_7__5_n_0 ,\Accum_i[23]_i_8__5_n_0 ,\Accum_i[23]_i_9__5_n_0 }));
  FDRE \Accum_i_reg[24] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[25] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[26] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[27] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[28] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[29] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[2] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[2]),
        .Q(\Accum_i_reg_n_0_[2] ),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[30] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[31] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[31]_i_1__4 
       (.CI(\Accum_i_reg[23]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[31]_i_1__4_n_0 ,\Accum_i_reg[31]_i_1__4_n_1 ,\Accum_i_reg[31]_i_1__4_n_2 ,\Accum_i_reg[31]_i_1__4_n_3 ,\NLW_Accum_i_reg[31]_i_1__4_CO_UNCONNECTED [3],\Accum_i_reg[31]_i_1__4_n_5 ,\Accum_i_reg[31]_i_1__4_n_6 ,\Accum_i_reg[31]_i_1__4_n_7 }),
        .DI(Q[31:24]),
        .O(Accum_i1_in[31:24]),
        .S({\Accum_i[31]_i_2__4_n_0 ,\Accum_i[31]_i_3__5_n_0 ,\Accum_i[31]_i_4__5_n_0 ,\Accum_i[31]_i_5__5_n_0 ,\Accum_i[31]_i_6__5_n_0 ,\Accum_i[31]_i_7__5_n_0 ,\Accum_i[31]_i_8__5_n_0 ,\Accum_i[31]_i_9__5_n_0 }));
  FDRE \Accum_i_reg[32] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[32]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[33] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[33]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[34] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[34]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  FDRE \Accum_i_reg[35] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[35]),
        .Q(Overflow),
        .R(\GEN_MUX_N_CNT.accumulate_reg [1]));
  CARRY8 \Accum_i_reg[35]_i_3__5 
       (.CI(\Accum_i_reg[31]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Accum_i_reg[35]_i_3__5_CO_UNCONNECTED [7:3],\Accum_i_reg[35]_i_3__5_n_5 ,\Accum_i_reg[35]_i_3__5_n_6 ,\Accum_i_reg[35]_i_3__5_n_7 }),
        .DI({\NLW_Accum_i_reg[35]_i_3__5_DI_UNCONNECTED [7:4],1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_Accum_i_reg[35]_i_3__5_O_UNCONNECTED [7:4],Accum_i1_in[35:32]}),
        .S({\NLW_Accum_i_reg[35]_i_3__5_S_UNCONNECTED [7:4],\Accum_i[35]_i_4__5_n_0 ,\Accum_i[35]_i_5__5_n_0 ,\Accum_i[35]_i_6__5_n_0 ,\Accum_i[35]_i_7__5_n_0 }));
  FDRE \Accum_i_reg[3] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[4] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[5] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[6] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[7] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Accum_i_reg[7]_i_1__5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Accum_i_reg[7]_i_1__5_n_0 ,\Accum_i_reg[7]_i_1__5_n_1 ,\Accum_i_reg[7]_i_1__5_n_2 ,\Accum_i_reg[7]_i_1__5_n_3 ,\NLW_Accum_i_reg[7]_i_1__5_CO_UNCONNECTED [3],\Accum_i_reg[7]_i_1__5_n_5 ,\Accum_i_reg[7]_i_1__5_n_6 ,\Accum_i_reg[7]_i_1__5_n_7 }),
        .DI(Q[7:0]),
        .O(Accum_i1_in[7:0]),
        .S({\Accum_i[7]_i_2__5_n_0 ,\Accum_i[7]_i_3__5_n_0 ,\Accum_i[7]_i_4__5_n_0 ,\Accum_i[7]_i_5__5_n_0 ,\Accum_i[7]_i_6__5_n_0 ,\Accum_i[7]_i_7__5_n_0 ,\Accum_i[7]_i_8__5_n_0 ,\Accum_i[7]_i_9__5_n_0 }));
  FDRE \Accum_i_reg[8] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Accum_i_reg[9] 
       (.C(core_aclk),
        .CE(\Accum_i[35]_i_2__5_n_0 ),
        .D(Accum_i1_in[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_10__5
       (.I0(Q[2]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [2]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [3]),
        .I3(Q[3]),
        .O(Incr_by_1_i_10__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_11__5
       (.I0(Q[0]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [0]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [1]),
        .I3(Q[1]),
        .O(Incr_by_1_i_11__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_12__5
       (.I0(Q[14]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [14]),
        .I2(Q[15]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [15]),
        .O(Incr_by_1_i_12__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_13__5
       (.I0(Q[12]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [12]),
        .I2(Q[13]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [13]),
        .O(Incr_by_1_i_13__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_14__5
       (.I0(Q[10]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [10]),
        .I2(Q[11]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [11]),
        .O(Incr_by_1_i_14__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_15__5
       (.I0(Q[8]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [8]),
        .I2(Q[9]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [9]),
        .O(Incr_by_1_i_15__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_16__5
       (.I0(Q[6]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [6]),
        .I2(Q[7]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [7]),
        .O(Incr_by_1_i_16__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_17__5
       (.I0(Q[4]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [4]),
        .I2(Q[5]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [5]),
        .O(Incr_by_1_i_17__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_18__5
       (.I0(Q[2]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [2]),
        .I2(Q[3]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [3]),
        .O(Incr_by_1_i_18__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_19__5
       (.I0(Q[0]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [0]),
        .I2(Q[1]),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [1]),
        .O(Incr_by_1_i_19__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_4__5
       (.I0(Q[14]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [14]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [15]),
        .I3(Q[15]),
        .O(Incr_by_1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_5__5
       (.I0(Q[12]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [12]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [13]),
        .I3(Q[13]),
        .O(Incr_by_1_i_5__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_6__5
       (.I0(Q[10]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [10]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [11]),
        .I3(Q[11]),
        .O(Incr_by_1_i_6__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_7__5
       (.I0(Q[8]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [8]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [9]),
        .I3(Q[9]),
        .O(Incr_by_1_i_7__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_8__5
       (.I0(Q[6]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [6]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [7]),
        .I3(Q[7]),
        .O(Incr_by_1_i_8__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_9__5
       (.I0(Q[4]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [4]),
        .I2(\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] [5]),
        .I3(Q[5]),
        .O(Incr_by_1_i_9__5_n_0));
  FDRE Incr_by_1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .Q(Incr_by_1),
        .R(1'b0));
  CARRY8 Incr_by_1_reg_i_2__5
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_2__5_n_1,Incr_by_1_reg_i_2__5_n_2,Incr_by_1_reg_i_2__5_n_3,NLW_Incr_by_1_reg_i_2__5_CO_UNCONNECTED[3],Incr_by_1_reg_i_2__5_n_5,Incr_by_1_reg_i_2__5_n_6,Incr_by_1_reg_i_2__5_n_7}),
        .DI({Incr_by_1_i_4__5_n_0,Incr_by_1_i_5__5_n_0,Incr_by_1_i_6__5_n_0,Incr_by_1_i_7__5_n_0,Incr_by_1_i_8__5_n_0,Incr_by_1_i_9__5_n_0,Incr_by_1_i_10__5_n_0,Incr_by_1_i_11__5_n_0}),
        .O(NLW_Incr_by_1_reg_i_2__5_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_12__5_n_0,Incr_by_1_i_13__5_n_0,Incr_by_1_i_14__5_n_0,Incr_by_1_i_15__5_n_0,Incr_by_1_i_16__5_n_0,Incr_by_1_i_17__5_n_0,Incr_by_1_i_18__5_n_0,Incr_by_1_i_19__5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_2__5 
       (.I0(in[7]),
        .I1(Incrementer_i_reg[7]),
        .O(\Incrementer_i[0]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_3__5 
       (.I0(in[6]),
        .I1(Incrementer_i_reg[6]),
        .O(\Incrementer_i[0]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_4__5 
       (.I0(in[5]),
        .I1(Incrementer_i_reg[5]),
        .O(\Incrementer_i[0]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_5__5 
       (.I0(in[4]),
        .I1(Incrementer_i_reg[4]),
        .O(\Incrementer_i[0]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_6__5 
       (.I0(in[3]),
        .I1(Incrementer_i_reg[3]),
        .O(\Incrementer_i[0]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_7__5 
       (.I0(in[2]),
        .I1(Incrementer_i_reg[2]),
        .O(\Incrementer_i[0]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_8__5 
       (.I0(in[1]),
        .I1(Incrementer_i_reg[1]),
        .O(\Incrementer_i[0]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[0]_i_9__5 
       (.I0(in[0]),
        .I1(Incrementer_i_reg[0]),
        .O(\Incrementer_i[0]_i_9__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_2__5 
       (.I0(in[23]),
        .I1(Incrementer_i_reg[23]),
        .O(\Incrementer_i[16]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_3__5 
       (.I0(in[22]),
        .I1(Incrementer_i_reg[22]),
        .O(\Incrementer_i[16]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_4__5 
       (.I0(in[21]),
        .I1(Incrementer_i_reg[21]),
        .O(\Incrementer_i[16]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_5__5 
       (.I0(in[20]),
        .I1(Incrementer_i_reg[20]),
        .O(\Incrementer_i[16]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_6__5 
       (.I0(in[19]),
        .I1(Incrementer_i_reg[19]),
        .O(\Incrementer_i[16]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_7__5 
       (.I0(in[18]),
        .I1(Incrementer_i_reg[18]),
        .O(\Incrementer_i[16]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_8__5 
       (.I0(in[17]),
        .I1(Incrementer_i_reg[17]),
        .O(\Incrementer_i[16]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[16]_i_9__5 
       (.I0(in[16]),
        .I1(Incrementer_i_reg[16]),
        .O(\Incrementer_i[16]_i_9__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_2__5 
       (.I0(in[31]),
        .I1(Incrementer_i_reg[31]),
        .O(\Incrementer_i[24]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_3__5 
       (.I0(in[30]),
        .I1(Incrementer_i_reg[30]),
        .O(\Incrementer_i[24]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_4__5 
       (.I0(in[29]),
        .I1(Incrementer_i_reg[29]),
        .O(\Incrementer_i[24]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_5__5 
       (.I0(in[28]),
        .I1(Incrementer_i_reg[28]),
        .O(\Incrementer_i[24]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_6__5 
       (.I0(in[27]),
        .I1(Incrementer_i_reg[27]),
        .O(\Incrementer_i[24]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_7__5 
       (.I0(in[26]),
        .I1(Incrementer_i_reg[26]),
        .O(\Incrementer_i[24]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_8__5 
       (.I0(in[25]),
        .I1(Incrementer_i_reg[25]),
        .O(\Incrementer_i[24]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[24]_i_9__5 
       (.I0(in[24]),
        .I1(Incrementer_i_reg[24]),
        .O(\Incrementer_i[24]_i_9__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_2__5 
       (.I0(in[15]),
        .I1(Incrementer_i_reg[15]),
        .O(\Incrementer_i[8]_i_2__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_3__5 
       (.I0(in[14]),
        .I1(Incrementer_i_reg[14]),
        .O(\Incrementer_i[8]_i_3__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_4__5 
       (.I0(in[13]),
        .I1(Incrementer_i_reg[13]),
        .O(\Incrementer_i[8]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_5__5 
       (.I0(in[12]),
        .I1(Incrementer_i_reg[12]),
        .O(\Incrementer_i[8]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_6__5 
       (.I0(in[11]),
        .I1(Incrementer_i_reg[11]),
        .O(\Incrementer_i[8]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_7__5 
       (.I0(in[10]),
        .I1(Incrementer_i_reg[10]),
        .O(\Incrementer_i[8]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_8__5 
       (.I0(in[9]),
        .I1(Incrementer_i_reg[9]),
        .O(\Incrementer_i[8]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Incrementer_i[8]_i_9__5 
       (.I0(in[8]),
        .I1(Incrementer_i_reg[8]),
        .O(\Incrementer_i[8]_i_9__5_n_0 ));
  FDRE \Incrementer_i_reg[0] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_15 ),
        .Q(Incrementer_i_reg[0]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[0]_i_1__5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[0]_i_1__5_n_0 ,\Incrementer_i_reg[0]_i_1__5_n_1 ,\Incrementer_i_reg[0]_i_1__5_n_2 ,\Incrementer_i_reg[0]_i_1__5_n_3 ,\NLW_Incrementer_i_reg[0]_i_1__5_CO_UNCONNECTED [3],\Incrementer_i_reg[0]_i_1__5_n_5 ,\Incrementer_i_reg[0]_i_1__5_n_6 ,\Incrementer_i_reg[0]_i_1__5_n_7 }),
        .DI(in[7:0]),
        .O({\Incrementer_i_reg[0]_i_1__5_n_8 ,\Incrementer_i_reg[0]_i_1__5_n_9 ,\Incrementer_i_reg[0]_i_1__5_n_10 ,\Incrementer_i_reg[0]_i_1__5_n_11 ,\Incrementer_i_reg[0]_i_1__5_n_12 ,\Incrementer_i_reg[0]_i_1__5_n_13 ,\Incrementer_i_reg[0]_i_1__5_n_14 ,\Incrementer_i_reg[0]_i_1__5_n_15 }),
        .S({\Incrementer_i[0]_i_2__5_n_0 ,\Incrementer_i[0]_i_3__5_n_0 ,\Incrementer_i[0]_i_4__5_n_0 ,\Incrementer_i[0]_i_5__5_n_0 ,\Incrementer_i[0]_i_6__5_n_0 ,\Incrementer_i[0]_i_7__5_n_0 ,\Incrementer_i[0]_i_8__5_n_0 ,\Incrementer_i[0]_i_9__5_n_0 }));
  FDRE \Incrementer_i_reg[10] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_13 ),
        .Q(Incrementer_i_reg[10]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[11] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_12 ),
        .Q(Incrementer_i_reg[11]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[12] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_11 ),
        .Q(Incrementer_i_reg[12]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[13] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_10 ),
        .Q(Incrementer_i_reg[13]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[14] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_9 ),
        .Q(Incrementer_i_reg[14]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[15] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_8 ),
        .Q(Incrementer_i_reg[15]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[16] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_15 ),
        .Q(Incrementer_i_reg[16]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[16]_i_1__5 
       (.CI(\Incrementer_i_reg[8]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[16]_i_1__5_n_0 ,\Incrementer_i_reg[16]_i_1__5_n_1 ,\Incrementer_i_reg[16]_i_1__5_n_2 ,\Incrementer_i_reg[16]_i_1__5_n_3 ,\NLW_Incrementer_i_reg[16]_i_1__5_CO_UNCONNECTED [3],\Incrementer_i_reg[16]_i_1__5_n_5 ,\Incrementer_i_reg[16]_i_1__5_n_6 ,\Incrementer_i_reg[16]_i_1__5_n_7 }),
        .DI(in[23:16]),
        .O({\Incrementer_i_reg[16]_i_1__5_n_8 ,\Incrementer_i_reg[16]_i_1__5_n_9 ,\Incrementer_i_reg[16]_i_1__5_n_10 ,\Incrementer_i_reg[16]_i_1__5_n_11 ,\Incrementer_i_reg[16]_i_1__5_n_12 ,\Incrementer_i_reg[16]_i_1__5_n_13 ,\Incrementer_i_reg[16]_i_1__5_n_14 ,\Incrementer_i_reg[16]_i_1__5_n_15 }),
        .S({\Incrementer_i[16]_i_2__5_n_0 ,\Incrementer_i[16]_i_3__5_n_0 ,\Incrementer_i[16]_i_4__5_n_0 ,\Incrementer_i[16]_i_5__5_n_0 ,\Incrementer_i[16]_i_6__5_n_0 ,\Incrementer_i[16]_i_7__5_n_0 ,\Incrementer_i[16]_i_8__5_n_0 ,\Incrementer_i[16]_i_9__5_n_0 }));
  FDRE \Incrementer_i_reg[17] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_14 ),
        .Q(Incrementer_i_reg[17]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[18] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_13 ),
        .Q(Incrementer_i_reg[18]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[19] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_12 ),
        .Q(Incrementer_i_reg[19]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[1] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_14 ),
        .Q(Incrementer_i_reg[1]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[20] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_11 ),
        .Q(Incrementer_i_reg[20]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[21] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_10 ),
        .Q(Incrementer_i_reg[21]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[22] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_9 ),
        .Q(Incrementer_i_reg[22]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[23] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[16]_i_1__5_n_8 ),
        .Q(Incrementer_i_reg[23]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[24] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_15 ),
        .Q(Incrementer_i_reg[24]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[24]_i_1__5 
       (.CI(\Incrementer_i_reg[16]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Incrementer_i_reg[24]_i_1__5_CO_UNCONNECTED [7],\Incrementer_i_reg[24]_i_1__5_n_1 ,\Incrementer_i_reg[24]_i_1__5_n_2 ,\Incrementer_i_reg[24]_i_1__5_n_3 ,\NLW_Incrementer_i_reg[24]_i_1__5_CO_UNCONNECTED [3],\Incrementer_i_reg[24]_i_1__5_n_5 ,\Incrementer_i_reg[24]_i_1__5_n_6 ,\Incrementer_i_reg[24]_i_1__5_n_7 }),
        .DI({1'b0,in[30:24]}),
        .O({\Incrementer_i_reg[24]_i_1__5_n_8 ,\Incrementer_i_reg[24]_i_1__5_n_9 ,\Incrementer_i_reg[24]_i_1__5_n_10 ,\Incrementer_i_reg[24]_i_1__5_n_11 ,\Incrementer_i_reg[24]_i_1__5_n_12 ,\Incrementer_i_reg[24]_i_1__5_n_13 ,\Incrementer_i_reg[24]_i_1__5_n_14 ,\Incrementer_i_reg[24]_i_1__5_n_15 }),
        .S({\Incrementer_i[24]_i_2__5_n_0 ,\Incrementer_i[24]_i_3__5_n_0 ,\Incrementer_i[24]_i_4__5_n_0 ,\Incrementer_i[24]_i_5__5_n_0 ,\Incrementer_i[24]_i_6__5_n_0 ,\Incrementer_i[24]_i_7__5_n_0 ,\Incrementer_i[24]_i_8__5_n_0 ,\Incrementer_i[24]_i_9__5_n_0 }));
  FDRE \Incrementer_i_reg[25] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_14 ),
        .Q(Incrementer_i_reg[25]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[26] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_13 ),
        .Q(Incrementer_i_reg[26]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[27] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_12 ),
        .Q(Incrementer_i_reg[27]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[28] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_11 ),
        .Q(Incrementer_i_reg[28]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[29] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_10 ),
        .Q(Incrementer_i_reg[29]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[2] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_13 ),
        .Q(Incrementer_i_reg[2]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[30] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_9 ),
        .Q(Incrementer_i_reg[30]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[31] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[24]_i_1__5_n_8 ),
        .Q(Incrementer_i_reg[31]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[3] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_12 ),
        .Q(Incrementer_i_reg[3]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[4] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_11 ),
        .Q(Incrementer_i_reg[4]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[5] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_10 ),
        .Q(Incrementer_i_reg[5]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[6] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_9 ),
        .Q(Incrementer_i_reg[6]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[7] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[0]_i_1__5_n_8 ),
        .Q(Incrementer_i_reg[7]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_i_reg[8] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_15 ),
        .Q(Incrementer_i_reg[8]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  CARRY8 \Incrementer_i_reg[8]_i_1__5 
       (.CI(\Incrementer_i_reg[0]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Incrementer_i_reg[8]_i_1__5_n_0 ,\Incrementer_i_reg[8]_i_1__5_n_1 ,\Incrementer_i_reg[8]_i_1__5_n_2 ,\Incrementer_i_reg[8]_i_1__5_n_3 ,\NLW_Incrementer_i_reg[8]_i_1__5_CO_UNCONNECTED [3],\Incrementer_i_reg[8]_i_1__5_n_5 ,\Incrementer_i_reg[8]_i_1__5_n_6 ,\Incrementer_i_reg[8]_i_1__5_n_7 }),
        .DI(in[15:8]),
        .O({\Incrementer_i_reg[8]_i_1__5_n_8 ,\Incrementer_i_reg[8]_i_1__5_n_9 ,\Incrementer_i_reg[8]_i_1__5_n_10 ,\Incrementer_i_reg[8]_i_1__5_n_11 ,\Incrementer_i_reg[8]_i_1__5_n_12 ,\Incrementer_i_reg[8]_i_1__5_n_13 ,\Incrementer_i_reg[8]_i_1__5_n_14 ,\Incrementer_i_reg[8]_i_1__5_n_15 }),
        .S({\Incrementer_i[8]_i_2__5_n_0 ,\Incrementer_i[8]_i_3__5_n_0 ,\Incrementer_i[8]_i_4__5_n_0 ,\Incrementer_i[8]_i_5__5_n_0 ,\Incrementer_i[8]_i_6__5_n_0 ,\Incrementer_i[8]_i_7__5_n_0 ,\Incrementer_i[8]_i_8__5_n_0 ,\Incrementer_i[8]_i_9__5_n_0 }));
  FDRE \Incrementer_i_reg[9] 
       (.C(core_aclk),
        .CE(Incr_by_1),
        .D(\Incrementer_i_reg[8]_i_1__5_n_14 ),
        .Q(Incrementer_i_reg[9]),
        .R(\GEN_MUX_N_CNT.accumulate_reg [0]));
  FDRE \Incrementer_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[0]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [0]),
        .R(SR));
  FDRE \Incrementer_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[10]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [10]),
        .R(SR));
  FDRE \Incrementer_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[11]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [11]),
        .R(SR));
  FDRE \Incrementer_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[12]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [12]),
        .R(SR));
  FDRE \Incrementer_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[13]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [13]),
        .R(SR));
  FDRE \Incrementer_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[14]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [14]),
        .R(SR));
  FDRE \Incrementer_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[15]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [15]),
        .R(SR));
  FDRE \Incrementer_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[16]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [16]),
        .R(SR));
  FDRE \Incrementer_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[17]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [17]),
        .R(SR));
  FDRE \Incrementer_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[18]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [18]),
        .R(SR));
  FDRE \Incrementer_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[19]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [19]),
        .R(SR));
  FDRE \Incrementer_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[1]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [1]),
        .R(SR));
  FDRE \Incrementer_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[20]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [20]),
        .R(SR));
  FDRE \Incrementer_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[21]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [21]),
        .R(SR));
  FDRE \Incrementer_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[22]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [22]),
        .R(SR));
  FDRE \Incrementer_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[23]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [23]),
        .R(SR));
  FDRE \Incrementer_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[24]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [24]),
        .R(SR));
  FDRE \Incrementer_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[25]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [25]),
        .R(SR));
  FDRE \Incrementer_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[26]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [26]),
        .R(SR));
  FDRE \Incrementer_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[27]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [27]),
        .R(SR));
  FDRE \Incrementer_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[28]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [28]),
        .R(SR));
  FDRE \Incrementer_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[29]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [29]),
        .R(SR));
  FDRE \Incrementer_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[2]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [2]),
        .R(SR));
  FDRE \Incrementer_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[30]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [30]),
        .R(SR));
  FDRE \Incrementer_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[31]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [31]),
        .R(SR));
  FDRE \Incrementer_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[3]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [3]),
        .R(SR));
  FDRE \Incrementer_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[4]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [4]),
        .R(SR));
  FDRE \Incrementer_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[5]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [5]),
        .R(SR));
  FDRE \Incrementer_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[6]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [6]),
        .R(SR));
  FDRE \Incrementer_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[7]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [7]),
        .R(SR));
  FDRE \Incrementer_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[8]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [8]),
        .R(SR));
  FDRE \Incrementer_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Incrementer_i_reg[9]),
        .Q(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
  FDRE \incrementer_input_reg_val_i_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]),
        .Q(in[0]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]),
        .Q(in[10]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]),
        .Q(in[11]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]),
        .Q(in[12]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]),
        .Q(in[13]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]),
        .Q(in[14]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]),
        .Q(in[15]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]),
        .Q(in[16]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]),
        .Q(in[17]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]),
        .Q(in[18]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]),
        .Q(in[19]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]),
        .Q(in[1]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]),
        .Q(in[20]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]),
        .Q(in[21]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]),
        .Q(in[22]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]),
        .Q(in[23]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]),
        .Q(in[24]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]),
        .Q(in[25]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]),
        .Q(in[26]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]),
        .Q(in[27]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]),
        .Q(in[28]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]),
        .Q(in[29]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]),
        .Q(in[2]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]),
        .Q(in[30]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [31]),
        .Q(in[31]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]),
        .Q(in[3]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]),
        .Q(in[4]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]),
        .Q(in[5]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]),
        .Q(in[6]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]),
        .Q(in[7]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]),
        .Q(in[8]),
        .R(1'b0));
  FDRE \incrementer_input_reg_val_i_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]),
        .Q(in[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    trigger_in_ack_r_i_1
       (.I0(core_aresetn),
        .O(SR));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_advanced
   (SR,
    interrupt,
    trigger_in_ack,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_awready,
    s_axi_bvalid,
    E,
    \wptr_reg[0] ,
    Metrics_Cnt_Reset,
    s_axi_wready,
    Q,
    \dout_reg[0] ,
    DIA,
    DIB,
    \dout_reg[57] ,
    \dout_reg[29] ,
    \dout_reg[29]_0 ,
    s_axi_rdata,
    out,
    O301,
    \wptr_reg[4] ,
    O303,
    \wptr_reg[5] ,
    O304,
    O305,
    O306,
    O307,
    \wptr_reg[0]_0 ,
    O308,
    O309,
    \wptr_reg[0]_1 ,
    O310,
    O311,
    O312,
    O315,
    \wptr_reg[0]_2 ,
    O316,
    O317,
    O318,
    \wptr_reg[5]_0 ,
    O319,
    O320,
    O321,
    O322,
    O324,
    O325,
    core_aclk,
    dout0_0,
    dout0_1,
    dout0_2,
    dout0_3,
    dout0_4,
    slot_0_axi_awready,
    slot_0_axi_awvalid,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    ext_clk_0,
    din,
    s_axi_aclk,
    trigger_in,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_aresetn,
    s_axi_arvalid,
    s_axi_bready,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axi_rlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_wlast,
    slot_0_axi_arid,
    core_aresetn,
    ext_rstn_0,
    D,
    dout0,
    \Count_Out_i_reg[29] ,
    \Rd_Latency_Fifo_Wr_Data_reg[29] ,
    \Beat_fifo_Wr_data_reg[57] ,
    \Slv_Wr_Idle_Fifo_Wr_data_reg[29] ,
    slot_0_axi_arsize,
    UNCONN_IN,
    s_axi_awaddr,
    s_axi_wdata,
    s_level_out_d4_reg,
    slot_0_axi_wstrb,
    slot_0_axi_awid,
    slot_0_axi_bready,
    slot_0_axi_bvalid,
    slot_0_axi_rid,
    slot_0_axi_bid,
    s_axi_araddr,
    capture_event_sync);
  output [0:0]SR;
  output interrupt;
  output trigger_in_ack;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_awready;
  output s_axi_bvalid;
  output [0:0]E;
  output [0:0]\wptr_reg[0] ;
  output Metrics_Cnt_Reset;
  output s_axi_wready;
  output [32:0]Q;
  output \dout_reg[0] ;
  output [0:0]DIA;
  output [1:0]DIB;
  output [63:0]\dout_reg[57] ;
  output [32:0]\dout_reg[29] ;
  output [31:0]\dout_reg[29]_0 ;
  output [31:0]s_axi_rdata;
  output [4:0]out;
  output [4:0]O301;
  output [0:0]\wptr_reg[4] ;
  output [4:0]O303;
  output [0:0]\wptr_reg[5] ;
  output [4:0]O304;
  output [4:0]O305;
  output [4:0]O306;
  output [4:0]O307;
  output [0:0]\wptr_reg[0]_0 ;
  output [4:0]O308;
  output [4:0]O309;
  output [0:0]\wptr_reg[0]_1 ;
  output [4:0]O310;
  output [4:0]O311;
  output [4:0]O312;
  output [4:0]O315;
  output [0:0]\wptr_reg[0]_2 ;
  output [4:0]O316;
  output [4:0]O317;
  output [4:0]O318;
  output [0:0]\wptr_reg[5]_0 ;
  output [4:0]O319;
  output [4:0]O320;
  output [4:0]O321;
  output [4:0]O322;
  output [4:0]O324;
  output [4:0]O325;
  input core_aclk;
  input dout0_0;
  input dout0_1;
  input dout0_2;
  input dout0_3;
  input dout0_4;
  input slot_0_axi_awready;
  input slot_0_axi_awvalid;
  input slot_0_axi_arvalid;
  input slot_0_axi_arready;
  input ext_clk_0;
  input [2:0]din;
  input s_axi_aclk;
  input trigger_in;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_aresetn;
  input s_axi_arvalid;
  input s_axi_bready;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axi_rlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input slot_0_axi_wlast;
  input [15:0]slot_0_axi_arid;
  input core_aresetn;
  input ext_rstn_0;
  input [7:0]D;
  input [32:0]dout0;
  input [32:0]\Count_Out_i_reg[29] ;
  input [32:0]\Rd_Latency_Fifo_Wr_Data_reg[29] ;
  input [63:0]\Beat_fifo_Wr_data_reg[57] ;
  input [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[29] ;
  input [2:0]slot_0_axi_arsize;
  input [1:0]UNCONN_IN;
  input [15:0]s_axi_awaddr;
  input [31:0]s_axi_wdata;
  input [0:0]s_level_out_d4_reg;
  input [7:0]slot_0_axi_wstrb;
  input [15:0]slot_0_axi_awid;
  input slot_0_axi_bready;
  input slot_0_axi_bvalid;
  input [15:0]slot_0_axi_rid;
  input [15:0]slot_0_axi_bid;
  input [15:0]s_axi_araddr;
  input capture_event_sync;

  wire [0:0]A;
  wire [15:0]ARID_reg;
  wire Acc_OF_0;
  wire Acc_OF_1;
  wire Acc_OF_2;
  wire Acc_OF_3;
  wire Acc_OF_4;
  wire Acc_OF_5;
  wire Acc_OF_6;
  wire Acc_OF_7;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Addr_7downto4_is_0x1;
  wire Addr_7downto4_is_0x2;
  wire Addr_7downto4_is_0x3;
  wire Addr_7downto4_is_0x4;
  wire Addr_7downto4_is_0x5;
  wire Addr_7downto4_is_0x6;
  wire Addr_7downto4_is_0x7;
  wire [63:0]\Beat_fifo_Wr_data_reg[57] ;
  wire [9:2]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [31:1]Count_Out_i;
  wire [32:0]\Count_Out_i_reg[29] ;
  wire [7:0]D;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [0:0]E;
  wire En_Id_Based_sync;
  wire Event_Log_Set_Rd_En;
  wire Ext_Event0_Sync_Data_Valid;
  wire Ext_Event_going_on;
  wire Ext_Trig_Metric_en;
  wire External_Event_Cnt_En;
  wire F12_Rd_Vld;
  wire F1_Rd_Data;
  wire F2_Rd_Data;
  wire FBC_Rd_Data;
  wire FSWI_Rd_Data;
  wire FSWI_Rd_Vld;
  wire FWL_Rd_Data;
  wire FWL_Rd_Vld;
  wire [31:0]\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/Add_in ;
  wire \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/Add_in_Valid ;
  wire [34:34]\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/incrementer_input_reg_val ;
  wire [31:0]\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/Add_in ;
  wire \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/Add_in_Valid ;
  wire [34:34]\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/incrementer_input_reg_val ;
  wire [31:0]\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/Add_in ;
  wire \GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/Add_in_Valid ;
  wire [34:34]\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/incrementer_input_reg_val ;
  wire [31:0]\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/Add_in ;
  wire \GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/Add_in_Valid ;
  wire [34:34]\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/incrementer_input_reg_val ;
  wire [31:0]\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/Add_in ;
  wire \GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/Add_in_Valid ;
  wire [34:34]\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/incrementer_input_reg_val ;
  wire [31:0]\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/Add_in ;
  wire \GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/Add_in_Valid ;
  wire [34:34]\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/incrementer_input_reg_val ;
  wire [31:0]\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/Add_in ;
  wire \GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/Add_in_Valid ;
  wire [34:34]\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/accumulate ;
  wire [31:0]\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/incrementer_input_reg_val ;
  wire [31:0]Global_Clk_Cnt;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_OF;
  wire Global_Clk_Cnt_Reset_sync;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire Global_Intr_En;
  wire Global_Intr_En_i_1_n_0;
  wire ID_Mask_Rd_En;
  wire ID_Mask_Wr_En;
  wire [31:0]IP2Bus_Data;
  wire IP2Bus_DataValid;
  wire Incr_Reg_Set_Rd_En;
  wire [31:0]Incrementer_0;
  wire [31:0]Incrementer_1;
  wire [31:0]Incrementer_2;
  wire [31:0]Incrementer_3;
  wire [31:0]Incrementer_4;
  wire [31:0]Incrementer_5;
  wire [31:0]Incrementer_6;
  wire [31:0]Incrementer_7;
  wire Interval_Cnt_En;
  wire Interval_Cnt_En0;
  wire [12:0]Intr_Reg_IER;
  wire Intr_Reg_IER_Wr_En;
  wire [10:0]Intr_Reg_ISR;
  wire Latency_ID_Rd_En;
  wire Latency_ID_Wr_En;
  wire [31:0]Metric_Cnt_0;
  wire [31:0]Metric_Cnt_1;
  wire [31:0]Metric_Cnt_2;
  wire [31:0]Metric_Cnt_3;
  wire [31:0]Metric_Cnt_4;
  wire [31:0]Metric_Cnt_5;
  wire [31:0]Metric_Cnt_6;
  wire [31:0]Metric_Cnt_7;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire [5:0]Metric_Sel_0;
  wire [3:0]Metric_Sel_1;
  wire [5:0]Metric_Sel_2;
  wire [5:0]Metric_Sel_3;
  wire [5:0]Metric_Sel_4;
  wire [5:0]Metric_Sel_5;
  wire [5:0]Metric_Sel_6;
  wire [3:0]Metric_Sel_7;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metric_Sel_Reg_0_Wr_En;
  wire Metric_Sel_Reg_1_Rd_En;
  wire Metric_Sel_Reg_1_Wr_En;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_Reset;
  wire Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire No_Rd_Ready_i_1_n_0;
  wire No_Wr_Ready_i_1_n_0;
  wire Num_BValids_En;
  wire Num_BValids_En0;
  wire Num_WLasts_En;
  wire [4:0]O301;
  wire [4:0]O303;
  wire [4:0]O304;
  wire [4:0]O305;
  wire [4:0]O306;
  wire [4:0]O307;
  wire [4:0]O308;
  wire [4:0]O309;
  wire [4:0]O310;
  wire [4:0]O311;
  wire [4:0]O312;
  wire [4:0]O315;
  wire [4:0]O316;
  wire [4:0]O317;
  wire [4:0]O318;
  wire [4:0]O319;
  wire [4:0]O320;
  wire [4:0]O321;
  wire [4:0]O322;
  wire [4:0]O324;
  wire [4:0]O325;
  wire [32:0]Q;
  wire [15:0]Range_Reg_0;
  wire Range_Reg_0_CDC0;
  wire [15:0]Range_Reg_1;
  wire Range_Reg_1_CDC0;
  wire [15:0]Range_Reg_2;
  wire Range_Reg_2_CDC0;
  wire [15:0]Range_Reg_3;
  wire [15:0]Range_Reg_4;
  wire [15:0]Range_Reg_5;
  wire [15:0]Range_Reg_6;
  wire Range_Reg_6_CDC0;
  wire [15:0]Range_Reg_7;
  wire Range_Reg_7_CDC0;
  wire Rd_En_sync;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Rd_En1;
  wire [32:0]\Rd_Latency_Fifo_Wr_Data_reg[29] ;
  wire Rd_Latency_Fifo_Wr_En1;
  wire Read_Latency_One;
  wire Rng_Reg_Set_Rd_En;
  wire Rtrans_Cnt_En0;
  wire [31:0]S0_Max_Read_Latency;
  wire [31:0]S0_Max_Write_Latency;
  wire [31:0]S0_Min_Read_Latency;
  wire [31:0]S0_Min_Write_Latency;
  wire [16:0]S0_Read_Byte_Cnt;
  wire S0_Read_Byte_Cnt_En;
  wire [31:0]S0_Read_Latency;
  wire [2:2]S0_S_Null_Byte_Cnt;
  wire [31:0]S0_Write_Latency;
  wire [0:0]SR;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire [31:0]Samp_Incrementer_0;
  wire [31:0]Samp_Incrementer_1;
  wire [31:0]Samp_Incrementer_2;
  wire [31:0]Samp_Incrementer_3;
  wire [31:0]Samp_Incrementer_4;
  wire [31:0]Samp_Incrementer_5;
  wire [31:0]Samp_Incrementer_6;
  wire [31:0]Samp_Incrementer_7;
  wire [31:0]Samp_Metric_Cnt_0;
  wire [31:0]Samp_Metric_Cnt_1;
  wire [31:0]Samp_Metric_Cnt_2;
  wire [31:0]Samp_Metric_Cnt_3;
  wire [31:0]Samp_Metric_Cnt_4;
  wire [31:0]Samp_Metric_Cnt_5;
  wire [31:0]Samp_Metric_Cnt_6;
  wire [31:0]Samp_Metric_Cnt_7;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Sample_Cnt_Ld__0;
  wire Sample_En;
  wire Sample_Interval_Cnt_Lapse;
  wire Sample_Interval_i_reg_CDC0;
  wire Slv_Wr_Idle_Cnt_En;
  wire [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[29] ;
  wire [1:0]UNCONN_IN;
  wire Use_Ext_Trig;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Write_Beat_Cnt_En;
  wire Write_Latency_En;
  wire Wtrans_Cnt_En0;
  wire axi_interface_inst_n_14;
  wire axi_interface_inst_n_15;
  wire axi_interface_inst_n_16;
  wire axi_interface_inst_n_18;
  wire axi_interface_inst_n_19;
  wire axi_interface_inst_n_20;
  wire axi_interface_inst_n_21;
  wire axi_interface_inst_n_22;
  wire axi_interface_inst_n_23;
  wire axi_interface_inst_n_24;
  wire axi_interface_inst_n_26;
  wire axi_interface_inst_n_27;
  wire axi_interface_inst_n_28;
  wire axi_interface_inst_n_29;
  wire axi_interface_inst_n_30;
  wire axi_interface_inst_n_31;
  wire axi_interface_inst_n_5;
  wire [31:0]\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/Add_in ;
  wire \axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/Add_in_Valid ;
  wire [34:31]\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ;
  wire \axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ;
  wire \axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/accumulate ;
  wire [31:0]\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/incrementer_input_reg_val ;
  wire capture_event_sync;
  wire \cdc_sync_inst1/p_0_in ;
  wire \cdc_sync_inst1/p_1_in ;
  wire \cdc_sync_inst1/s_out_re ;
  wire \cdc_sync_inst2/p_0_in ;
  wire \cdc_sync_inst2/p_0_in0_in ;
  wire \cdc_sync_inst2/p_1_in ;
  wire \cdc_sync_inst2/p_in_d1_cdc_from_reg0 ;
  wire \cdc_sync_inst2/s_out_re ;
  wire core_aclk;
  wire core_aresetn;
  wire [2:0]din;
  wire [32:0]dout0;
  wire dout0_0;
  wire dout0_1;
  wire dout0_2;
  wire dout0_3;
  wire dout0_4;
  wire \dout_reg[0] ;
  wire [32:0]\dout_reg[29] ;
  wire [31:0]\dout_reg[29]_0 ;
  wire [63:0]\dout_reg[57] ;
  wire ext_clk_0;
  wire ext_rstn_0;
  wire id_matched0_return;
  wire id_matched3_return;
  wire interrupt;
  wire metric_calc_inst0_n_100;
  wire metric_calc_inst0_n_101;
  wire metric_calc_inst0_n_102;
  wire metric_calc_inst0_n_103;
  wire metric_calc_inst0_n_104;
  wire metric_calc_inst0_n_105;
  wire metric_calc_inst0_n_106;
  wire metric_calc_inst0_n_107;
  wire metric_calc_inst0_n_108;
  wire metric_calc_inst0_n_109;
  wire metric_calc_inst0_n_110;
  wire metric_calc_inst0_n_111;
  wire metric_calc_inst0_n_112;
  wire metric_calc_inst0_n_113;
  wire metric_calc_inst0_n_114;
  wire metric_calc_inst0_n_115;
  wire metric_calc_inst0_n_116;
  wire metric_calc_inst0_n_117;
  wire metric_calc_inst0_n_118;
  wire metric_calc_inst0_n_119;
  wire metric_calc_inst0_n_120;
  wire metric_calc_inst0_n_121;
  wire metric_calc_inst0_n_16;
  wire metric_calc_inst0_n_17;
  wire metric_calc_inst0_n_178;
  wire metric_calc_inst0_n_19;
  wire metric_calc_inst0_n_271;
  wire metric_calc_inst0_n_272;
  wire metric_calc_inst0_n_273;
  wire metric_calc_inst0_n_274;
  wire metric_calc_inst0_n_275;
  wire metric_calc_inst0_n_276;
  wire metric_calc_inst0_n_277;
  wire metric_calc_inst0_n_278;
  wire metric_calc_inst0_n_279;
  wire metric_calc_inst0_n_280;
  wire metric_calc_inst0_n_281;
  wire metric_calc_inst0_n_282;
  wire metric_calc_inst0_n_283;
  wire metric_calc_inst0_n_284;
  wire metric_calc_inst0_n_285;
  wire metric_calc_inst0_n_286;
  wire metric_calc_inst0_n_287;
  wire metric_calc_inst0_n_288;
  wire metric_calc_inst0_n_289;
  wire metric_calc_inst0_n_321;
  wire metric_calc_inst0_n_322;
  wire metric_calc_inst0_n_323;
  wire metric_calc_inst0_n_324;
  wire metric_calc_inst0_n_325;
  wire metric_calc_inst0_n_326;
  wire metric_calc_inst0_n_327;
  wire metric_calc_inst0_n_328;
  wire metric_calc_inst0_n_329;
  wire metric_calc_inst0_n_330;
  wire metric_calc_inst0_n_331;
  wire metric_calc_inst0_n_332;
  wire metric_calc_inst0_n_333;
  wire metric_calc_inst0_n_334;
  wire metric_calc_inst0_n_335;
  wire metric_calc_inst0_n_336;
  wire metric_calc_inst0_n_337;
  wire metric_calc_inst0_n_338;
  wire metric_calc_inst0_n_339;
  wire metric_calc_inst0_n_371;
  wire metric_calc_inst0_n_372;
  wire metric_calc_inst0_n_373;
  wire metric_calc_inst0_n_374;
  wire metric_calc_inst0_n_375;
  wire metric_calc_inst0_n_376;
  wire metric_calc_inst0_n_377;
  wire metric_calc_inst0_n_378;
  wire metric_calc_inst0_n_379;
  wire metric_calc_inst0_n_380;
  wire metric_calc_inst0_n_381;
  wire metric_calc_inst0_n_382;
  wire metric_calc_inst0_n_383;
  wire metric_calc_inst0_n_384;
  wire metric_calc_inst0_n_385;
  wire metric_calc_inst0_n_386;
  wire metric_calc_inst0_n_387;
  wire metric_calc_inst0_n_388;
  wire metric_calc_inst0_n_389;
  wire metric_calc_inst0_n_421;
  wire metric_calc_inst0_n_422;
  wire metric_calc_inst0_n_423;
  wire metric_calc_inst0_n_424;
  wire metric_calc_inst0_n_425;
  wire metric_calc_inst0_n_426;
  wire metric_calc_inst0_n_427;
  wire metric_calc_inst0_n_428;
  wire metric_calc_inst0_n_429;
  wire metric_calc_inst0_n_430;
  wire metric_calc_inst0_n_431;
  wire metric_calc_inst0_n_432;
  wire metric_calc_inst0_n_433;
  wire metric_calc_inst0_n_434;
  wire metric_calc_inst0_n_435;
  wire metric_calc_inst0_n_436;
  wire metric_calc_inst0_n_437;
  wire metric_calc_inst0_n_438;
  wire metric_calc_inst0_n_439;
  wire metric_calc_inst0_n_471;
  wire metric_calc_inst0_n_472;
  wire metric_calc_inst0_n_473;
  wire metric_calc_inst0_n_474;
  wire metric_calc_inst0_n_475;
  wire metric_calc_inst0_n_476;
  wire metric_calc_inst0_n_477;
  wire metric_calc_inst0_n_478;
  wire metric_calc_inst0_n_479;
  wire metric_calc_inst0_n_480;
  wire metric_calc_inst0_n_481;
  wire metric_calc_inst0_n_482;
  wire metric_calc_inst0_n_483;
  wire metric_calc_inst0_n_484;
  wire metric_calc_inst0_n_485;
  wire metric_calc_inst0_n_486;
  wire metric_calc_inst0_n_487;
  wire metric_calc_inst0_n_488;
  wire metric_calc_inst0_n_489;
  wire metric_calc_inst0_n_521;
  wire metric_calc_inst0_n_522;
  wire metric_calc_inst0_n_523;
  wire metric_calc_inst0_n_524;
  wire metric_calc_inst0_n_525;
  wire metric_calc_inst0_n_526;
  wire metric_calc_inst0_n_527;
  wire metric_calc_inst0_n_528;
  wire metric_calc_inst0_n_529;
  wire metric_calc_inst0_n_530;
  wire metric_calc_inst0_n_531;
  wire metric_calc_inst0_n_532;
  wire metric_calc_inst0_n_533;
  wire metric_calc_inst0_n_534;
  wire metric_calc_inst0_n_535;
  wire metric_calc_inst0_n_536;
  wire metric_calc_inst0_n_537;
  wire metric_calc_inst0_n_538;
  wire metric_calc_inst0_n_56;
  wire metric_calc_inst0_n_57;
  wire metric_calc_inst0_n_570;
  wire metric_calc_inst0_n_571;
  wire metric_calc_inst0_n_572;
  wire metric_calc_inst0_n_573;
  wire metric_calc_inst0_n_574;
  wire metric_calc_inst0_n_575;
  wire metric_calc_inst0_n_576;
  wire metric_calc_inst0_n_577;
  wire metric_calc_inst0_n_578;
  wire metric_calc_inst0_n_579;
  wire metric_calc_inst0_n_58;
  wire metric_calc_inst0_n_580;
  wire metric_calc_inst0_n_581;
  wire metric_calc_inst0_n_582;
  wire metric_calc_inst0_n_583;
  wire metric_calc_inst0_n_584;
  wire metric_calc_inst0_n_585;
  wire metric_calc_inst0_n_586;
  wire metric_calc_inst0_n_587;
  wire metric_calc_inst0_n_588;
  wire metric_calc_inst0_n_59;
  wire metric_calc_inst0_n_60;
  wire metric_calc_inst0_n_61;
  wire metric_calc_inst0_n_62;
  wire metric_calc_inst0_n_620;
  wire metric_calc_inst0_n_621;
  wire metric_calc_inst0_n_622;
  wire metric_calc_inst0_n_623;
  wire metric_calc_inst0_n_624;
  wire metric_calc_inst0_n_625;
  wire metric_calc_inst0_n_626;
  wire metric_calc_inst0_n_627;
  wire metric_calc_inst0_n_628;
  wire metric_calc_inst0_n_629;
  wire metric_calc_inst0_n_63;
  wire metric_calc_inst0_n_630;
  wire metric_calc_inst0_n_631;
  wire metric_calc_inst0_n_632;
  wire metric_calc_inst0_n_633;
  wire metric_calc_inst0_n_634;
  wire metric_calc_inst0_n_635;
  wire metric_calc_inst0_n_636;
  wire metric_calc_inst0_n_637;
  wire metric_calc_inst0_n_64;
  wire metric_calc_inst0_n_65;
  wire metric_calc_inst0_n_66;
  wire metric_calc_inst0_n_67;
  wire metric_calc_inst0_n_68;
  wire metric_calc_inst0_n_69;
  wire metric_calc_inst0_n_70;
  wire metric_calc_inst0_n_71;
  wire metric_calc_inst0_n_72;
  wire metric_calc_inst0_n_73;
  wire metric_calc_inst0_n_74;
  wire metric_calc_inst0_n_75;
  wire metric_calc_inst0_n_76;
  wire metric_calc_inst0_n_77;
  wire metric_calc_inst0_n_78;
  wire metric_calc_inst0_n_79;
  wire metric_calc_inst0_n_80;
  wire metric_calc_inst0_n_81;
  wire metric_calc_inst0_n_82;
  wire metric_calc_inst0_n_83;
  wire metric_calc_inst0_n_84;
  wire metric_calc_inst0_n_85;
  wire metric_calc_inst0_n_86;
  wire metric_calc_inst0_n_87;
  wire metric_calc_inst0_n_88;
  wire metric_calc_inst0_n_89;
  wire metric_calc_inst0_n_90;
  wire metric_calc_inst0_n_91;
  wire metric_calc_inst0_n_92;
  wire metric_calc_inst0_n_93;
  wire metric_calc_inst0_n_94;
  wire metric_calc_inst0_n_95;
  wire metric_calc_inst0_n_96;
  wire metric_calc_inst0_n_97;
  wire metric_calc_inst0_n_98;
  wire metric_calc_inst0_n_99;
  wire metric_counters_inst_n_10;
  wire metric_counters_inst_n_12;
  wire metric_counters_inst_n_2;
  wire metric_counters_inst_n_20;
  wire metric_counters_inst_n_22;
  wire metric_counters_inst_n_281;
  wire metric_counters_inst_n_282;
  wire metric_counters_inst_n_283;
  wire metric_counters_inst_n_284;
  wire metric_counters_inst_n_285;
  wire metric_counters_inst_n_286;
  wire metric_counters_inst_n_287;
  wire metric_counters_inst_n_288;
  wire metric_counters_inst_n_289;
  wire metric_counters_inst_n_290;
  wire metric_counters_inst_n_291;
  wire metric_counters_inst_n_292;
  wire metric_counters_inst_n_293;
  wire metric_counters_inst_n_294;
  wire metric_counters_inst_n_295;
  wire metric_counters_inst_n_296;
  wire metric_counters_inst_n_297;
  wire metric_counters_inst_n_298;
  wire metric_counters_inst_n_299;
  wire metric_counters_inst_n_300;
  wire metric_counters_inst_n_301;
  wire metric_counters_inst_n_302;
  wire metric_counters_inst_n_303;
  wire metric_counters_inst_n_304;
  wire metric_counters_inst_n_305;
  wire metric_counters_inst_n_306;
  wire metric_counters_inst_n_307;
  wire metric_counters_inst_n_308;
  wire metric_counters_inst_n_309;
  wire metric_counters_inst_n_310;
  wire metric_counters_inst_n_311;
  wire metric_counters_inst_n_312;
  wire metric_counters_inst_n_313;
  wire metric_counters_inst_n_314;
  wire metric_counters_inst_n_315;
  wire metric_counters_inst_n_316;
  wire metric_counters_inst_n_317;
  wire metric_counters_inst_n_318;
  wire metric_counters_inst_n_319;
  wire metric_counters_inst_n_320;
  wire metric_counters_inst_n_321;
  wire metric_counters_inst_n_322;
  wire metric_counters_inst_n_323;
  wire metric_counters_inst_n_324;
  wire metric_counters_inst_n_325;
  wire metric_counters_inst_n_326;
  wire metric_counters_inst_n_327;
  wire metric_counters_inst_n_328;
  wire metric_counters_inst_n_329;
  wire metric_counters_inst_n_330;
  wire metric_counters_inst_n_331;
  wire metric_counters_inst_n_332;
  wire metric_counters_inst_n_333;
  wire metric_counters_inst_n_334;
  wire metric_counters_inst_n_335;
  wire metric_counters_inst_n_336;
  wire metric_counters_inst_n_337;
  wire metric_counters_inst_n_338;
  wire metric_counters_inst_n_339;
  wire metric_counters_inst_n_340;
  wire metric_counters_inst_n_341;
  wire metric_counters_inst_n_342;
  wire metric_counters_inst_n_343;
  wire metric_counters_inst_n_344;
  wire metric_counters_inst_n_345;
  wire metric_counters_inst_n_346;
  wire metric_counters_inst_n_347;
  wire metric_counters_inst_n_348;
  wire metric_counters_inst_n_349;
  wire metric_counters_inst_n_350;
  wire metric_counters_inst_n_351;
  wire metric_counters_inst_n_352;
  wire metric_counters_inst_n_353;
  wire metric_counters_inst_n_354;
  wire metric_counters_inst_n_355;
  wire metric_counters_inst_n_356;
  wire metric_counters_inst_n_357;
  wire metric_counters_inst_n_358;
  wire metric_counters_inst_n_359;
  wire metric_counters_inst_n_360;
  wire metric_counters_inst_n_361;
  wire metric_counters_inst_n_362;
  wire metric_counters_inst_n_363;
  wire metric_counters_inst_n_364;
  wire metric_counters_inst_n_365;
  wire metric_counters_inst_n_366;
  wire metric_counters_inst_n_367;
  wire metric_counters_inst_n_368;
  wire metric_counters_inst_n_369;
  wire metric_counters_inst_n_370;
  wire metric_counters_inst_n_371;
  wire metric_counters_inst_n_372;
  wire metric_counters_inst_n_373;
  wire metric_counters_inst_n_374;
  wire metric_counters_inst_n_375;
  wire metric_counters_inst_n_376;
  wire metric_counters_inst_n_377;
  wire metric_counters_inst_n_378;
  wire metric_counters_inst_n_379;
  wire metric_counters_inst_n_380;
  wire metric_counters_inst_n_381;
  wire metric_counters_inst_n_382;
  wire metric_counters_inst_n_383;
  wire metric_counters_inst_n_384;
  wire metric_counters_inst_n_385;
  wire metric_counters_inst_n_386;
  wire metric_counters_inst_n_387;
  wire metric_counters_inst_n_388;
  wire metric_counters_inst_n_389;
  wire metric_counters_inst_n_390;
  wire metric_counters_inst_n_391;
  wire metric_counters_inst_n_392;
  wire metric_counters_inst_n_393;
  wire metric_counters_inst_n_394;
  wire metric_counters_inst_n_395;
  wire metric_counters_inst_n_396;
  wire metric_counters_inst_n_397;
  wire metric_counters_inst_n_398;
  wire metric_counters_inst_n_399;
  wire metric_counters_inst_n_4;
  wire metric_counters_inst_n_400;
  wire metric_counters_inst_n_401;
  wire metric_counters_inst_n_402;
  wire metric_counters_inst_n_403;
  wire metric_counters_inst_n_404;
  wire metric_counters_inst_n_405;
  wire metric_counters_inst_n_406;
  wire metric_counters_inst_n_407;
  wire metric_counters_inst_n_408;
  wire metric_counters_inst_n_6;
  wire metric_counters_inst_n_8;
  wire mon_fifo_ext_event0_inst_n_1;
  wire mon_fifo_ext_event0_inst_n_2;
  wire [4:0]out;
  wire p_10_out11_out;
  wire p_13_out;
  wire p_14_out;
  wire [31:0]p_1_in;
  wire p_1_in_1;
  wire p_1_in__0;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out7_out;
  wire p_8_out;
  wire p_9_out;
  wire register_module_inst_n_20;
  wire register_module_inst_n_21;
  wire register_module_inst_n_22;
  wire register_module_inst_n_226;
  wire register_module_inst_n_23;
  wire register_module_inst_n_266;
  wire register_module_inst_n_268;
  wire register_module_inst_n_307;
  wire register_module_inst_n_309;
  wire register_module_inst_n_32;
  wire register_module_inst_n_34;
  wire register_module_inst_n_348;
  wire register_module_inst_n_350;
  wire register_module_inst_n_36;
  wire register_module_inst_n_389;
  wire register_module_inst_n_39;
  wire register_module_inst_n_391;
  wire register_module_inst_n_430;
  wire register_module_inst_n_432;
  wire register_module_inst_n_433;
  wire register_module_inst_n_434;
  wire register_module_inst_n_435;
  wire register_module_inst_n_436;
  wire register_module_inst_n_437;
  wire register_module_inst_n_438;
  wire register_module_inst_n_439;
  wire register_module_inst_n_440;
  wire register_module_inst_n_441;
  wire register_module_inst_n_442;
  wire register_module_inst_n_443;
  wire register_module_inst_n_444;
  wire register_module_inst_n_445;
  wire register_module_inst_n_446;
  wire register_module_inst_n_447;
  wire register_module_inst_n_448;
  wire register_module_inst_n_449;
  wire register_module_inst_n_450;
  wire register_module_inst_n_49;
  wire register_module_inst_n_519;
  wire register_module_inst_n_559;
  wire register_module_inst_n_561;
  wire register_module_inst_n_562;
  wire register_module_inst_n_563;
  wire register_module_inst_n_564;
  wire register_module_inst_n_565;
  wire register_module_inst_n_566;
  wire register_module_inst_n_567;
  wire register_module_inst_n_83;
  wire rid_match_reg;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n;
  (* MAX_FANOUT = "300" *) (* RTL_MAX_FANOUT = "found" *) wire rst_int_n_0;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [0:0]s_level_out_bus_d6;
  wire [0:0]s_level_out_d4_reg;
  wire [15:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [15:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [15:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [15:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire trigger_in;
  wire trigger_in_ack;
  wire trigger_in_sync;
  wire wid_match_reg;
  wire wid_match_reg_i_1_n_0;
  wire [0:0]\wptr_reg[0] ;
  wire [0:0]\wptr_reg[0]_0 ;
  wire [0:0]\wptr_reg[0]_1 ;
  wire [0:0]\wptr_reg[0]_2 ;
  wire [0:0]\wptr_reg[4] ;
  wire [0:0]\wptr_reg[5] ;
  wire [0:0]\wptr_reg[5]_0 ;
  wire wr_latency_start;

  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12 
       (.I0(FSWI_Rd_Vld),
        .I1(FSWI_Rd_Data),
        .O(Slv_Wr_Idle_Cnt_En));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_14 
       (.I0(metric_calc_inst0_n_19),
        .I1(FBC_Rd_Data),
        .O(Write_Beat_Cnt_En));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_15 
       (.I0(FWL_Rd_Vld),
        .I1(FWL_Rd_Data),
        .O(Num_WLasts_En));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_samp_intl_cnt \GEN_SAMPLE_METRIC_CNT.sample_interval_counter_inst 
       (.\Count_Out_i_reg[31] (Count_Out_i),
        .D(p_1_in),
        .E(register_module_inst_n_49),
        .Interval_Cnt_En(Interval_Cnt_En),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(A),
        .SR(SR),
        .Sample_Cnt_Ld__0(Sample_Cnt_Ld__0),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  LUT4 #(
    .INIT(16'hFB08)) 
    Global_Intr_En_i_1
       (.I0(s_axi_wdata[0]),
        .I1(axi_interface_inst_n_15),
        .I2(axi_interface_inst_n_5),
        .I3(Global_Intr_En),
        .O(Global_Intr_En_i_1_n_0));
  LUT4 #(
    .INIT(16'h0008)) 
    No_Rd_Ready_i_1
       (.I0(rst_int_n_0),
        .I1(slot_0_axi_arvalid),
        .I2(slot_0_axi_arready),
        .I3(Rd_Lat_Start),
        .O(No_Rd_Ready_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    No_Wr_Ready_i_1
       (.I0(slot_0_axi_awready),
        .I1(slot_0_axi_awvalid),
        .I2(rst_int_n_0),
        .O(No_Wr_Ready_i_1_n_0));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_axi_interface axi_interface_inst
       (.Acc_OF(Acc_OF_7),
        .Acc_OF_reg(Acc_OF_5),
        .Acc_OF_reg_0(Acc_OF_3),
        .Acc_OF_reg_1(Acc_OF_1),
        .Acc_OF_reg_2(Acc_OF_0),
        .Acc_OF_reg_3(Acc_OF_2),
        .Acc_OF_reg_4(Acc_OF_4),
        .Acc_OF_reg_5(Acc_OF_6),
        .Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Addr_7downto4_is_0x0(Addr_7downto4_is_0x0),
        .Addr_7downto4_is_0x1(Addr_7downto4_is_0x1),
        .Addr_7downto4_is_0x2(Addr_7downto4_is_0x2),
        .Addr_7downto4_is_0x3(Addr_7downto4_is_0x3),
        .Addr_7downto4_is_0x4(Addr_7downto4_is_0x4),
        .Addr_7downto4_is_0x5(Addr_7downto4_is_0x5),
        .Addr_7downto4_is_0x6(Addr_7downto4_is_0x6),
        .Addr_7downto4_is_0x7(Addr_7downto4_is_0x7),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .E(axi_interface_inst_n_24),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] (Metric_Sel_Reg_0_Wr_En),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] (Range_Reg_0_CDC0),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] (Range_Reg_1_CDC0),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] (Range_Reg_2_CDC0),
        .\GEN_METRIC_3.Range_Reg_3_CDC_reg[0] (axi_interface_inst_n_30),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[7] (Metric_Sel_Reg_1_Wr_En),
        .\GEN_METRIC_4.Range_Reg_4_CDC_reg[0] (axi_interface_inst_n_31),
        .\GEN_METRIC_5.Range_Reg_5_CDC_reg[0] (axi_interface_inst_n_29),
        .\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] (Range_Reg_6_CDC0),
        .\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] (Range_Reg_7_CDC0),
        .Global_Clk_Cnt_LSB_Rd_En(Global_Clk_Cnt_LSB_Rd_En),
        .Global_Clk_Cnt_MSB_Rd_En(Global_Clk_Cnt_MSB_Rd_En),
        .Global_Clk_Cnt_OF(Global_Clk_Cnt_OF),
        .Global_Clk_Cnt_Set_Rd_En(Global_Clk_Cnt_Set_Rd_En),
        .ID_Mask_Rd_En(ID_Mask_Rd_En),
        .\IER_reg[12] (axi_interface_inst_n_5),
        .\IER_reg[12]_0 (Intr_Reg_IER_Wr_En),
        .IP2Bus_DataValid_reg(register_module_inst_n_23),
        .IP2Bus_DataValid_reg_0(IP2Bus_DataValid),
        .\IP2Bus_Data_reg[31] (IP2Bus_Data),
        .Incr_Reg_Set_Rd_En(Incr_Reg_Set_Rd_En),
        .Interval_Cnt_En0(Interval_Cnt_En0),
        .Intr_Reg_ISR({Intr_Reg_ISR[10:3],Intr_Reg_ISR[1:0]}),
        .Lat_Addr_3downto0_is_0x8_reg(axi_interface_inst_n_23),
        .Lat_Enlog_Reg_Set_Rd_En_reg(axi_interface_inst_n_28),
        .Lat_Intr_Reg_GIE_Rd_En_reg(axi_interface_inst_n_19),
        .Lat_Intr_Reg_IER_Rd_En_reg(axi_interface_inst_n_21),
        .Lat_Intr_Reg_ISR_Rd_En_reg(axi_interface_inst_n_22),
        .Lat_Intr_Reg_Set_Rd_En_reg(axi_interface_inst_n_20),
        .Lat_Sample_Interval_Rd_En_reg(axi_interface_inst_n_26),
        .Lat_Sel_Reg_Set_Rd_En_reg(axi_interface_inst_n_27),
        .Lat_Status_Reg_FOC_Rd_En_reg(axi_interface_inst_n_14),
        .Lat_Status_Reg_FOC_Rd_En_reg_0(axi_interface_inst_n_15),
        .Lat_Status_Reg_Set_Rd_En_reg(axi_interface_inst_n_18),
        .Lat_Status_Reg_WIF_Rd_En_reg(axi_interface_inst_n_16),
        .Latency_ID_Rd_En(Latency_ID_Rd_En),
        .\Latency_WID_CDC_reg[15] (Latency_ID_Wr_En),
        .Metric_Cnt_Reg_Set_Rd_En(Metric_Cnt_Reg_Set_Rd_En),
        .Metric_Sel_Reg_0_Rd_En(Metric_Sel_Reg_0_Rd_En),
        .Metric_Sel_Reg_1_Rd_En(Metric_Sel_Reg_1_Rd_En),
        .Q(Bus2IP_Addr),
        .Rng_Reg_Set_Rd_En(Rng_Reg_Set_Rd_En),
        .Samp_Incr_Reg_Set_Rd_En(Samp_Incr_Reg_Set_Rd_En),
        .Samp_Metric_Cnt_Reg_Set_Rd_En(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .\Sample_Interval_i_reg_CDC_reg[31] (Sample_Interval_i_reg_CDC0),
        .\WID_Mask_CDC_reg[15] (ID_Mask_Wr_En),
        .p_10_out11_out(p_10_out11_out),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out7_out(p_6_out7_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata({s_axi_wdata[10:3],s_axi_wdata[1:0]}),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_level_out_bus_d6(s_level_out_bus_d6));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_ext_calc ext_calc_inst0
       (.Ext_Event0_Sync_Data_Valid(Ext_Event0_Sync_Data_Valid),
        .Ext_Event_going_on(Ext_Event_going_on),
        .Ext_Event_going_on_reg_0(mon_fifo_ext_event0_inst_n_1),
        .External_Event_Cnt_En(External_Event_Cnt_En),
        .Metrics_Cnt_En_reg_rep(register_module_inst_n_20),
        .Metrics_Cnt_Reset_reg(register_module_inst_n_39),
        .Q(mon_fifo_ext_event0_inst_n_2),
        .core_aclk(core_aclk),
        .rst_int_n(rst_int_n));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_glbl_clk_cnt global_clock_counter_inst
       (.E(register_module_inst_n_83),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_OF(Global_Clk_Cnt_OF),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .Q(Global_Clk_Cnt),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_interrupt_module interrupt_module_inst
       (.E(Intr_Reg_IER_Wr_En),
        .Global_Intr_En(Global_Intr_En),
        .Intr_Reg_ISR({Intr_Reg_ISR[10:3],Intr_Reg_ISR[1:0]}),
        .Q({Intr_Reg_IER[12:3],Intr_Reg_IER[1:0]}),
        .interrupt(interrupt),
        .p_10_out11_out(p_10_out11_out),
        .p_13_out(p_13_out),
        .p_14_out(p_14_out),
        .p_2_out(p_2_out),
        .p_3_out(p_3_out),
        .p_4_out(p_4_out),
        .p_5_out(p_5_out),
        .p_6_out7_out(p_6_out7_out),
        .p_8_out(p_8_out),
        .p_9_out(p_9_out),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_wdata({s_axi_wdata[12:3],s_axi_wdata[1:0]}),
        .s_level_out_bus_d6(s_level_out_bus_d6));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_calc metric_calc_inst0
       (.\Beat_fifo_Wr_data_reg[57]_0 (\Beat_fifo_Wr_data_reg[57] ),
        .\Count_Out_i_reg[29] (\Count_Out_i_reg[29] ),
        .D(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/incrementer_input_reg_val [31:1]),
        .DIA(DIA),
        .DIB(DIB),
        .E(E),
        .En_Id_Based_reg(register_module_inst_n_34),
        .En_Id_Based_sync(En_Id_Based_sync),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .F12_Rd_Vld(F12_Rd_Vld),
        .F1_Rd_Data(F1_Rd_Data),
        .F2_Rd_Data(F2_Rd_Data),
        .FBC_Rd_Data(FBC_Rd_Data),
        .FSWI_Rd_Data(FSWI_Rd_Data),
        .FSWI_Rd_Vld(FSWI_Rd_Vld),
        .FWL_Rd_Data(FWL_Rd_Data),
        .FWL_Rd_Vld(FWL_Rd_Vld),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] (register_module_inst_n_566),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] (register_module_inst_n_559),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 (register_module_inst_n_565),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 (register_module_inst_n_567),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ({Metric_Sel_0[5:2],Metric_Sel_0[0]}),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] (register_module_inst_n_563),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] (register_module_inst_n_519),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 (register_module_inst_n_562),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_1 (register_module_inst_n_564),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_2 ({Metric_Sel_1[3:2],Metric_Sel_1[0]}),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] (register_module_inst_n_437),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] (register_module_inst_n_266),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 (register_module_inst_n_436),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_1 (register_module_inst_n_438),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ({Metric_Sel_2[5:2],Metric_Sel_2[0]}),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] (register_module_inst_n_440),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] (register_module_inst_n_307),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 (register_module_inst_n_439),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_1 (register_module_inst_n_441),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ({Metric_Sel_3[5:2],Metric_Sel_3[0]}),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] (register_module_inst_n_443),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] (register_module_inst_n_348),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 (register_module_inst_n_442),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_1 (register_module_inst_n_444),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ({Metric_Sel_4[5:2],Metric_Sel_4[0]}),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] (register_module_inst_n_446),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] (register_module_inst_n_389),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 (register_module_inst_n_445),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_1 (register_module_inst_n_447),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ({Metric_Sel_5[5:2],Metric_Sel_5[0]}),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] (register_module_inst_n_449),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] (register_module_inst_n_430),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 (register_module_inst_n_448),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_1 (register_module_inst_n_450),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ({Metric_Sel_6[5:2],Metric_Sel_6[0]}),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] (register_module_inst_n_434),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] (register_module_inst_n_226),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 (register_module_inst_n_433),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_1 (register_module_inst_n_435),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_2 ({Metric_Sel_7[3:2],Metric_Sel_7[0]}),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (metric_calc_inst0_n_19),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (metric_calc_inst0_n_286),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_1 (metric_calc_inst0_n_287),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_10 (metric_calc_inst0_n_388),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_11 (metric_calc_inst0_n_389),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_12 (metric_calc_inst0_n_436),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_13 (metric_calc_inst0_n_437),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_14 (metric_calc_inst0_n_438),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_15 (metric_calc_inst0_n_439),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_16 (metric_calc_inst0_n_486),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_17 (metric_calc_inst0_n_487),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_18 (metric_calc_inst0_n_488),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_19 (metric_calc_inst0_n_489),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_2 (metric_calc_inst0_n_288),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_20 (metric_calc_inst0_n_536),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_21 (metric_calc_inst0_n_537),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_22 (metric_calc_inst0_n_538),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_23 (metric_calc_inst0_n_585),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_24 (metric_calc_inst0_n_586),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_25 (metric_calc_inst0_n_587),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_26 (metric_calc_inst0_n_588),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_27 (metric_calc_inst0_n_635),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_28 (metric_calc_inst0_n_636),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_29 (metric_calc_inst0_n_637),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_3 (metric_calc_inst0_n_289),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_4 (metric_calc_inst0_n_336),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_5 (metric_calc_inst0_n_337),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_6 (metric_calc_inst0_n_338),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_7 (metric_calc_inst0_n_339),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_8 (metric_calc_inst0_n_386),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_9 (metric_calc_inst0_n_387),
        .\GEN_MUX_N_CNT.Add_in_reg[0] (metric_calc_inst0_n_56),
        .\GEN_MUX_N_CNT.Add_in_reg[10] (metric_calc_inst0_n_66),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_0 (metric_calc_inst0_n_83),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_1 (metric_calc_inst0_n_100),
        .\GEN_MUX_N_CNT.Add_in_reg[11] (metric_calc_inst0_n_67),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_0 (metric_calc_inst0_n_84),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_1 (metric_calc_inst0_n_101),
        .\GEN_MUX_N_CNT.Add_in_reg[12] (metric_calc_inst0_n_68),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_0 (metric_calc_inst0_n_85),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_1 (metric_calc_inst0_n_102),
        .\GEN_MUX_N_CNT.Add_in_reg[13] (metric_calc_inst0_n_69),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_0 (metric_calc_inst0_n_86),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_1 (metric_calc_inst0_n_103),
        .\GEN_MUX_N_CNT.Add_in_reg[14] (metric_calc_inst0_n_70),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_0 (metric_calc_inst0_n_87),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_1 (metric_calc_inst0_n_104),
        .\GEN_MUX_N_CNT.Add_in_reg[15] (metric_calc_inst0_n_71),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_0 (metric_calc_inst0_n_88),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_1 (metric_calc_inst0_n_105),
        .\GEN_MUX_N_CNT.Add_in_reg[16] (metric_calc_inst0_n_72),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_0 (metric_calc_inst0_n_89),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_1 (metric_calc_inst0_n_106),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_2 (S0_Read_Byte_Cnt),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (metric_calc_inst0_n_107),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_0 (metric_calc_inst0_n_271),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_1 (metric_calc_inst0_n_321),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_2 (metric_calc_inst0_n_371),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_3 (metric_calc_inst0_n_421),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_4 (metric_calc_inst0_n_471),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_5 (metric_calc_inst0_n_521),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_6 (metric_calc_inst0_n_570),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_7 (metric_calc_inst0_n_620),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (metric_calc_inst0_n_108),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_0 (metric_calc_inst0_n_272),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_1 (metric_calc_inst0_n_322),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_2 (metric_calc_inst0_n_372),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_3 (metric_calc_inst0_n_422),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_4 (metric_calc_inst0_n_472),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_5 (metric_calc_inst0_n_522),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_6 (metric_calc_inst0_n_571),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_7 (metric_calc_inst0_n_621),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (metric_calc_inst0_n_109),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_0 (metric_calc_inst0_n_273),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_1 (metric_calc_inst0_n_323),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_2 (metric_calc_inst0_n_373),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_3 (metric_calc_inst0_n_423),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_4 (metric_calc_inst0_n_473),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_5 (metric_calc_inst0_n_523),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_6 (metric_calc_inst0_n_572),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_7 (metric_calc_inst0_n_622),
        .\GEN_MUX_N_CNT.Add_in_reg[1] (metric_calc_inst0_n_57),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_0 (metric_calc_inst0_n_74),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_1 (metric_calc_inst0_n_91),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (metric_calc_inst0_n_110),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_0 (metric_calc_inst0_n_274),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_1 (metric_calc_inst0_n_324),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_2 (metric_calc_inst0_n_374),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_3 (metric_calc_inst0_n_424),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_4 (metric_calc_inst0_n_474),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_5 (metric_calc_inst0_n_524),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_6 (metric_calc_inst0_n_573),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_7 (metric_calc_inst0_n_623),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (metric_calc_inst0_n_111),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_0 (metric_calc_inst0_n_275),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_1 (metric_calc_inst0_n_325),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_2 (metric_calc_inst0_n_375),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_3 (metric_calc_inst0_n_425),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_4 (metric_calc_inst0_n_475),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_5 (metric_calc_inst0_n_525),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_6 (metric_calc_inst0_n_574),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_7 (metric_calc_inst0_n_624),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (metric_calc_inst0_n_112),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_0 (metric_calc_inst0_n_276),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_1 (metric_calc_inst0_n_326),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_2 (metric_calc_inst0_n_376),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_3 (metric_calc_inst0_n_426),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_4 (metric_calc_inst0_n_476),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_5 (metric_calc_inst0_n_526),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_6 (metric_calc_inst0_n_575),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_7 (metric_calc_inst0_n_625),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (metric_calc_inst0_n_113),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_0 (metric_calc_inst0_n_277),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_1 (metric_calc_inst0_n_327),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_2 (metric_calc_inst0_n_377),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_3 (metric_calc_inst0_n_427),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_4 (metric_calc_inst0_n_477),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_5 (metric_calc_inst0_n_527),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_6 (metric_calc_inst0_n_576),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_7 (metric_calc_inst0_n_626),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (metric_calc_inst0_n_114),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_0 (metric_calc_inst0_n_278),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_1 (metric_calc_inst0_n_328),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_2 (metric_calc_inst0_n_378),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_3 (metric_calc_inst0_n_428),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_4 (metric_calc_inst0_n_478),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_5 (metric_calc_inst0_n_528),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_6 (metric_calc_inst0_n_577),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_7 (metric_calc_inst0_n_627),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (metric_calc_inst0_n_115),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_0 (metric_calc_inst0_n_279),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_1 (metric_calc_inst0_n_329),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_2 (metric_calc_inst0_n_379),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_3 (metric_calc_inst0_n_429),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_4 (metric_calc_inst0_n_479),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_5 (metric_calc_inst0_n_529),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_6 (metric_calc_inst0_n_578),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_7 (metric_calc_inst0_n_628),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (metric_calc_inst0_n_116),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_0 (metric_calc_inst0_n_280),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_1 (metric_calc_inst0_n_330),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_2 (metric_calc_inst0_n_380),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_3 (metric_calc_inst0_n_430),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_4 (metric_calc_inst0_n_480),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_5 (metric_calc_inst0_n_530),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_6 (metric_calc_inst0_n_579),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_7 (metric_calc_inst0_n_629),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (metric_calc_inst0_n_117),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_0 (metric_calc_inst0_n_281),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_1 (metric_calc_inst0_n_331),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_2 (metric_calc_inst0_n_381),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_3 (metric_calc_inst0_n_431),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_4 (metric_calc_inst0_n_481),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_5 (metric_calc_inst0_n_531),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_6 (metric_calc_inst0_n_580),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_7 (metric_calc_inst0_n_630),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (metric_calc_inst0_n_118),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_0 (metric_calc_inst0_n_282),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_1 (metric_calc_inst0_n_332),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_2 (metric_calc_inst0_n_382),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_3 (metric_calc_inst0_n_432),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_4 (metric_calc_inst0_n_482),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_5 (metric_calc_inst0_n_532),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_6 (metric_calc_inst0_n_581),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_7 (metric_calc_inst0_n_631),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (metric_calc_inst0_n_119),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_0 (metric_calc_inst0_n_283),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_1 (metric_calc_inst0_n_333),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_2 (metric_calc_inst0_n_383),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_3 (metric_calc_inst0_n_433),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_4 (metric_calc_inst0_n_483),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_5 (metric_calc_inst0_n_533),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_6 (metric_calc_inst0_n_582),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_7 (metric_calc_inst0_n_632),
        .\GEN_MUX_N_CNT.Add_in_reg[2] (metric_calc_inst0_n_58),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_0 (metric_calc_inst0_n_75),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_1 (metric_calc_inst0_n_92),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (metric_calc_inst0_n_120),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_0 (metric_calc_inst0_n_284),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_1 (metric_calc_inst0_n_334),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_2 (metric_calc_inst0_n_384),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_3 (metric_calc_inst0_n_434),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_4 (metric_calc_inst0_n_484),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_5 (metric_calc_inst0_n_534),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_6 (metric_calc_inst0_n_583),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_7 (metric_calc_inst0_n_633),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (metric_calc_inst0_n_121),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (metric_calc_inst0_n_285),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (metric_calc_inst0_n_335),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_10 (S0_Min_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (metric_calc_inst0_n_385),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (metric_calc_inst0_n_435),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (metric_calc_inst0_n_485),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_5 (metric_calc_inst0_n_535),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_6 (metric_calc_inst0_n_584),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_7 (metric_calc_inst0_n_634),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_8 (S0_Write_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_9 (S0_Max_Read_Latency),
        .\GEN_MUX_N_CNT.Add_in_reg[3] (metric_calc_inst0_n_59),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_0 (metric_calc_inst0_n_76),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_1 (metric_calc_inst0_n_93),
        .\GEN_MUX_N_CNT.Add_in_reg[4] (metric_calc_inst0_n_60),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_0 (metric_calc_inst0_n_77),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_1 (metric_calc_inst0_n_94),
        .\GEN_MUX_N_CNT.Add_in_reg[5] (metric_calc_inst0_n_61),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_0 (metric_calc_inst0_n_78),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_1 (metric_calc_inst0_n_95),
        .\GEN_MUX_N_CNT.Add_in_reg[6] (metric_calc_inst0_n_62),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_0 (metric_calc_inst0_n_79),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_1 (metric_calc_inst0_n_96),
        .\GEN_MUX_N_CNT.Add_in_reg[7] (metric_calc_inst0_n_63),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_0 (metric_calc_inst0_n_80),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_1 (metric_calc_inst0_n_97),
        .\GEN_MUX_N_CNT.Add_in_reg[8] (metric_calc_inst0_n_64),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_0 (metric_calc_inst0_n_81),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_1 (metric_calc_inst0_n_98),
        .\GEN_MUX_N_CNT.Add_in_reg[9] (metric_calc_inst0_n_65),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_0 (metric_calc_inst0_n_82),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_1 (metric_calc_inst0_n_99),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] (metric_calc_inst0_n_73),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 (metric_calc_inst0_n_90),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/incrementer_input_reg_val [31:1]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/incrementer_input_reg_val [31:1]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 (\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/incrementer_input_reg_val [31:1]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 (\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/incrementer_input_reg_val [31:1]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 (\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/incrementer_input_reg_val [31:1]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 (\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/incrementer_input_reg_val [31:1]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 (\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/incrementer_input_reg_val [31:1]),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Metrics_Cnt_En_reg(register_module_inst_n_36),
        .Metrics_Cnt_En_reg_rep(register_module_inst_n_32),
        .Metrics_Cnt_En_reg_rep_0(register_module_inst_n_20),
        .Metrics_Cnt_Reset_reg(register_module_inst_n_39),
        .Mst_Rd_Idle_Cnt_En(Mst_Rd_Idle_Cnt_En),
        .Mst_Rd_Idle_Cnt_En0(Mst_Rd_Idle_Cnt_En0),
        .Num_BValids_En(Num_BValids_En),
        .Num_BValids_En0(Num_BValids_En0),
        .Num_WLasts_En(Num_WLasts_En),
        .Q(Q),
        .Rd_Add_Issue_reg_0(Rd_Latency_Fifo_Wr_En1),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Empty(Rd_Latency_Fifo_Empty),
        .Rd_Latency_Fifo_Rd_En1(Rd_Latency_Fifo_Rd_En1),
        .\Rd_Latency_Fifo_Wr_Data_reg[29]_0 (\Rd_Latency_Fifo_Wr_Data_reg[29] ),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_0 (metric_calc_inst0_n_17),
        .\Rd_Latency_Fifo_Wr_Data_reg[32]_1 (ARID_reg),
        .Read_Latency_One(Read_Latency_One),
        .Read_Latency_One_reg_0(metric_calc_inst0_n_178),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .S0_Read_Latency(S0_Read_Latency),
        .S0_S_Null_Byte_Cnt(S0_S_Null_Byte_Cnt),
        .\Slv_Wr_Idle_Fifo_Wr_data_reg[29]_0 (\Slv_Wr_Idle_Fifo_Wr_data_reg[29] ),
        .UNCONN_IN(UNCONN_IN),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En),
        .Write_Latency_En(Write_Latency_En),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0),
        .core_aclk(core_aclk),
        .dout0(dout0),
        .dout0_0(dout0_0),
        .dout0_1(dout0_1),
        .dout0_2(dout0_2),
        .dout0_3(dout0_3),
        .dout0_4(dout0_4),
        .\dout_reg[0] (\dout_reg[0] ),
        .\dout_reg[0]_0 (wid_match_reg_i_1_n_0),
        .\dout_reg[29] (\dout_reg[29] ),
        .\dout_reg[29]_0 (\dout_reg[29]_0 ),
        .\dout_reg[57] (\dout_reg[57] ),
        .empty_reg(metric_calc_inst0_n_16),
        .id_matched0_return(id_matched0_return),
        .id_matched3_return(id_matched3_return),
        .rid_match_reg(rid_match_reg),
        .\rptr_reg[4] (out),
        .\rptr_reg[4]_0 (D),
        .\rptr_reg[5] (O317),
        .\rptr_reg[5]_0 (O315),
        .\rptr_reg[5]_1 (O324),
        .\rptr_reg[5]_2 (O321),
        .\rptr_reg[5]_3 (O319),
        .\rptr_reg[5]_4 (O311),
        .\rptr_reg[5]_5 (O309),
        .\rptr_reg[5]_6 (O307),
        .\rptr_reg[5]_7 (O305),
        .\rptr_reg[5]_8 (O303),
        .rst_int_n(rst_int_n_0),
        .rst_int_n_reg_0(No_Wr_Ready_i_1_n_0),
        .rst_int_n_reg_1(No_Rd_Ready_i_1_n_0),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .update_max_Wr_Lat_reg_0(S0_Max_Write_Latency),
        .update_min_Wr_Lat_reg_0(S0_Min_Write_Latency),
        .wid_match_reg(wid_match_reg),
        .\wptr_reg[0] (\wptr_reg[0] ),
        .\wptr_reg[0]_0 (\wptr_reg[0]_2 ),
        .\wptr_reg[0]_1 (\wptr_reg[0]_1 ),
        .\wptr_reg[0]_2 (\wptr_reg[0]_0 ),
        .\wptr_reg[4] (O301),
        .\wptr_reg[4]_0 (\wptr_reg[4] ),
        .\wptr_reg[5] (O304),
        .\wptr_reg[5]_0 (O306),
        .\wptr_reg[5]_1 (O308),
        .\wptr_reg[5]_10 (O312),
        .\wptr_reg[5]_2 (O310),
        .\wptr_reg[5]_3 (O316),
        .\wptr_reg[5]_4 (O318),
        .\wptr_reg[5]_5 (O320),
        .\wptr_reg[5]_6 (O322),
        .\wptr_reg[5]_7 (O325),
        .\wptr_reg[5]_8 (\wptr_reg[5] ),
        .\wptr_reg[5]_9 (\wptr_reg[5]_0 ),
        .wr_latency_start(wr_latency_start));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_counters metric_counters_inst
       (.Acc_OF(Acc_OF_7),
        .\Accum_i_reg[0] (metric_counters_inst_n_2),
        .\Accum_i_reg[0]_0 (metric_counters_inst_n_4),
        .\Accum_i_reg[0]_1 (metric_counters_inst_n_6),
        .\Accum_i_reg[0]_2 (metric_counters_inst_n_8),
        .\Accum_i_reg[0]_3 (metric_counters_inst_n_10),
        .\Accum_i_reg[0]_4 (metric_counters_inst_n_12),
        .\Accum_i_reg[0]_5 (metric_counters_inst_n_20),
        .\Accum_i_reg[0]_6 (metric_counters_inst_n_22),
        .\Accum_i_reg[15] ({metric_counters_inst_n_281,metric_counters_inst_n_282,metric_counters_inst_n_283,metric_counters_inst_n_284,metric_counters_inst_n_285,metric_counters_inst_n_286,metric_counters_inst_n_287,metric_counters_inst_n_288,metric_counters_inst_n_289,metric_counters_inst_n_290,metric_counters_inst_n_291,metric_counters_inst_n_292,metric_counters_inst_n_293,metric_counters_inst_n_294,metric_counters_inst_n_295,metric_counters_inst_n_296}),
        .\Accum_i_reg[15]_0 ({metric_counters_inst_n_297,metric_counters_inst_n_298,metric_counters_inst_n_299,metric_counters_inst_n_300,metric_counters_inst_n_301,metric_counters_inst_n_302,metric_counters_inst_n_303,metric_counters_inst_n_304,metric_counters_inst_n_305,metric_counters_inst_n_306,metric_counters_inst_n_307,metric_counters_inst_n_308,metric_counters_inst_n_309,metric_counters_inst_n_310,metric_counters_inst_n_311,metric_counters_inst_n_312}),
        .\Accum_i_reg[15]_1 ({metric_counters_inst_n_313,metric_counters_inst_n_314,metric_counters_inst_n_315,metric_counters_inst_n_316,metric_counters_inst_n_317,metric_counters_inst_n_318,metric_counters_inst_n_319,metric_counters_inst_n_320,metric_counters_inst_n_321,metric_counters_inst_n_322,metric_counters_inst_n_323,metric_counters_inst_n_324,metric_counters_inst_n_325,metric_counters_inst_n_326,metric_counters_inst_n_327,metric_counters_inst_n_328}),
        .\Accum_i_reg[15]_2 ({metric_counters_inst_n_329,metric_counters_inst_n_330,metric_counters_inst_n_331,metric_counters_inst_n_332,metric_counters_inst_n_333,metric_counters_inst_n_334,metric_counters_inst_n_335,metric_counters_inst_n_336,metric_counters_inst_n_337,metric_counters_inst_n_338,metric_counters_inst_n_339,metric_counters_inst_n_340,metric_counters_inst_n_341,metric_counters_inst_n_342,metric_counters_inst_n_343,metric_counters_inst_n_344}),
        .\Accum_i_reg[15]_3 ({metric_counters_inst_n_345,metric_counters_inst_n_346,metric_counters_inst_n_347,metric_counters_inst_n_348,metric_counters_inst_n_349,metric_counters_inst_n_350,metric_counters_inst_n_351,metric_counters_inst_n_352,metric_counters_inst_n_353,metric_counters_inst_n_354,metric_counters_inst_n_355,metric_counters_inst_n_356,metric_counters_inst_n_357,metric_counters_inst_n_358,metric_counters_inst_n_359,metric_counters_inst_n_360}),
        .\Accum_i_reg[15]_4 ({metric_counters_inst_n_361,metric_counters_inst_n_362,metric_counters_inst_n_363,metric_counters_inst_n_364,metric_counters_inst_n_365,metric_counters_inst_n_366,metric_counters_inst_n_367,metric_counters_inst_n_368,metric_counters_inst_n_369,metric_counters_inst_n_370,metric_counters_inst_n_371,metric_counters_inst_n_372,metric_counters_inst_n_373,metric_counters_inst_n_374,metric_counters_inst_n_375,metric_counters_inst_n_376}),
        .\Accum_i_reg[15]_5 ({metric_counters_inst_n_377,metric_counters_inst_n_378,metric_counters_inst_n_379,metric_counters_inst_n_380,metric_counters_inst_n_381,metric_counters_inst_n_382,metric_counters_inst_n_383,metric_counters_inst_n_384,metric_counters_inst_n_385,metric_counters_inst_n_386,metric_counters_inst_n_387,metric_counters_inst_n_388,metric_counters_inst_n_389,metric_counters_inst_n_390,metric_counters_inst_n_391,metric_counters_inst_n_392}),
        .\Accum_i_reg[15]_6 ({metric_counters_inst_n_393,metric_counters_inst_n_394,metric_counters_inst_n_395,metric_counters_inst_n_396,metric_counters_inst_n_397,metric_counters_inst_n_398,metric_counters_inst_n_399,metric_counters_inst_n_400,metric_counters_inst_n_401,metric_counters_inst_n_402,metric_counters_inst_n_403,metric_counters_inst_n_404,metric_counters_inst_n_405,metric_counters_inst_n_406,metric_counters_inst_n_407,metric_counters_inst_n_408}),
        .Add_in_Valid(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/Add_in_Valid ),
        .Add_in_Valid_10(\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/Add_in_Valid ),
        .Add_in_Valid_11(\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/Add_in_Valid ),
        .Add_in_Valid_12(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/Add_in_Valid ),
        .Add_in_Valid_13(\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/Add_in_Valid ),
        .Add_in_Valid_7(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/Add_in_Valid ),
        .Add_in_Valid_8(\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/Add_in_Valid ),
        .Add_in_Valid_9(\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/Add_in_Valid ),
        .CO(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .D(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/Add_in ),
        .FSWI_Rd_Vld_reg(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/incrementer_input_reg_val ),
        .FSWI_Rd_Vld_reg_0(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/incrementer_input_reg_val ),
        .FSWI_Rd_Vld_reg_1(\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/incrementer_input_reg_val ),
        .FSWI_Rd_Vld_reg_2(\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/incrementer_input_reg_val ),
        .FSWI_Rd_Vld_reg_3(\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/incrementer_input_reg_val ),
        .FSWI_Rd_Vld_reg_4(\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/incrementer_input_reg_val ),
        .FSWI_Rd_Vld_reg_5(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/incrementer_input_reg_val ),
        .FSWI_Rd_Vld_reg_6(\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/incrementer_input_reg_val ),
        .\GEN_ISR_REG[3].ISR_reg[3] (Acc_OF_0),
        .\GEN_ISR_REG[4].ISR_reg[4] (Acc_OF_1),
        .\GEN_ISR_REG[5].ISR_reg[5] (Acc_OF_2),
        .\GEN_ISR_REG[6].ISR_reg[6] (Acc_OF_3),
        .\GEN_ISR_REG[7].ISR_reg[7] (Acc_OF_4),
        .\GEN_ISR_REG[8].ISR_reg[8] (Acc_OF_5),
        .\GEN_ISR_REG[9].ISR_reg[9] (Acc_OF_6),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] (register_module_inst_n_561),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] (Range_Reg_0),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] (\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] (Range_Reg_1),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] (\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] (register_module_inst_n_268),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] (Range_Reg_2),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] (register_module_inst_n_309),
        .\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] (Range_Reg_3),
        .\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] (\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] (register_module_inst_n_350),
        .\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] (Range_Reg_4),
        .\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] (\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] (register_module_inst_n_391),
        .\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] (Range_Reg_5),
        .\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] (\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] (register_module_inst_n_432),
        .\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] (Range_Reg_6),
        .\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] (\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] (Range_Reg_7),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ,\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [31]}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\GEN_MUX_N_CNT.accumulate_reg_1 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\GEN_MUX_N_CNT.accumulate_reg_2 (\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\GEN_MUX_N_CNT.accumulate_reg_3 (\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\GEN_MUX_N_CNT.accumulate_reg_4 (\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\GEN_MUX_N_CNT.accumulate_reg_5 (\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\GEN_MUX_N_CNT.accumulate_reg_6 (\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [34]),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] (Incrementer_0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] (Metric_Cnt_0),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] (Incrementer_1),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] (Metric_Cnt_1),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] (Incrementer_2),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] (Metric_Cnt_2),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] (Incrementer_3),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] (Metric_Cnt_3),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] (Incrementer_4),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] (Metric_Cnt_4),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] (Incrementer_5),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] (Metric_Cnt_5),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] (Incrementer_6),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] (Metric_Cnt_6),
        .\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] (Incrementer_7),
        .Metrics_Cnt_En_reg_rep(register_module_inst_n_20),
        .Metrics_Cnt_En_reg_rep__0(register_module_inst_n_21),
        .Metrics_Cnt_En_reg_rep__1(register_module_inst_n_22),
        .Q(Metric_Cnt_7),
        .\Read_Latency_Int_reg[31] (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/Add_in ),
        .\Read_Latency_Int_reg[31]_0 (\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/Add_in ),
        .\Read_Latency_Int_reg[31]_1 (\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/Add_in ),
        .\Read_Latency_Int_reg[31]_2 (\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/Add_in ),
        .\Read_Latency_Int_reg[31]_3 (\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/Add_in ),
        .\Read_Latency_Int_reg[31]_4 (\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/Add_in ),
        .\Read_Latency_Int_reg[31]_5 (\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/Add_in ),
        .SR(SR),
        .accumulate(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/accumulate ),
        .accumulate_0(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/accumulate ),
        .accumulate_1(\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/accumulate ),
        .accumulate_2(\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/accumulate ),
        .accumulate_3(\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/accumulate ),
        .accumulate_4(\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/accumulate ),
        .accumulate_5(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/accumulate ),
        .accumulate_6(\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/accumulate ),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .p_1_in(p_1_in_1),
        .p_1_in__0(p_1_in__0));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_mon_fifo__parameterized0 mon_fifo_ext_event0_inst
       (.Ext_Event0_Sync_Data_Valid(Ext_Event0_Sync_Data_Valid),
        .Ext_Event_going_on(Ext_Event_going_on),
        .Ext_Event_going_on_reg(mon_fifo_ext_event0_inst_n_1),
        .Q(mon_fifo_ext_event0_inst_n_2),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .din(din),
        .ext_clk_0(ext_clk_0),
        .ext_rstn_0(ext_rstn_0),
        .rst_int_n(rst_int_n));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1__0
       (.I0(Rd_En_sync),
        .I1(\cdc_sync_inst2/p_0_in0_in ),
        .O(\cdc_sync_inst2/p_in_d1_cdc_from_reg0 ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_register_module register_module_inst
       (.\ARID_reg_reg[15] (ARID_reg),
        .\Accum_i_reg[34] (register_module_inst_n_21),
        .\Accum_i_reg[34]_0 (register_module_inst_n_22),
        .\Accum_i_reg[34]_1 ({\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ,\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [31]}),
        .\Accum_i_reg[34]_10 (Metric_Cnt_6),
        .\Accum_i_reg[34]_11 (Metric_Cnt_5),
        .\Accum_i_reg[34]_12 (Metric_Cnt_4),
        .\Accum_i_reg[34]_13 (Metric_Cnt_3),
        .\Accum_i_reg[34]_14 (Metric_Cnt_2),
        .\Accum_i_reg[34]_15 (Metric_Cnt_1),
        .\Accum_i_reg[34]_16 (Metric_Cnt_0),
        .\Accum_i_reg[34]_2 (\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\Accum_i_reg[34]_3 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\Accum_i_reg[34]_4 (\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\Accum_i_reg[34]_5 (\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\Accum_i_reg[34]_6 (\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\Accum_i_reg[34]_7 (\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i ),
        .\Accum_i_reg[34]_8 (\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Accum_i [34]),
        .\Accum_i_reg[34]_9 (Metric_Cnt_7),
        .Add_in_Valid(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/Add_in_Valid ),
        .Add_in_Valid_0(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/Add_in_Valid ),
        .Add_in_Valid_1(\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/Add_in_Valid ),
        .Add_in_Valid_2(\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/Add_in_Valid ),
        .Add_in_Valid_3(\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/Add_in_Valid ),
        .Add_in_Valid_4(\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/Add_in_Valid ),
        .Add_in_Valid_5(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/Add_in_Valid ),
        .Add_in_Valid_6(\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/Add_in_Valid ),
        .Addr_3downto0_is_0x4(Addr_3downto0_is_0x4),
        .Addr_3downto0_is_0xC(Addr_3downto0_is_0xC),
        .Addr_7downto4_is_0x0(Addr_7downto4_is_0x0),
        .Addr_7downto4_is_0x1(Addr_7downto4_is_0x1),
        .Addr_7downto4_is_0x2(Addr_7downto4_is_0x2),
        .Addr_7downto4_is_0x3(Addr_7downto4_is_0x3),
        .Addr_7downto4_is_0x4(Addr_7downto4_is_0x4),
        .Addr_7downto4_is_0x5(Addr_7downto4_is_0x5),
        .Addr_7downto4_is_0x6(Addr_7downto4_is_0x6),
        .Addr_7downto4_is_0x7(Addr_7downto4_is_0x7),
        .Bus2IP_RdCE(Bus2IP_RdCE),
        .CO(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Control_Set_Rd_En(Control_Set_Rd_En),
        .Control_Set_Wr_En(Control_Set_Wr_En),
        .\Count_Out_i_reg[0] (register_module_inst_n_49),
        .\Count_Out_i_reg[0]_0 (register_module_inst_n_83),
        .\Count_Out_i_reg[0]_1 (A),
        .\Count_Out_i_reg[31] (Count_Out_i),
        .\Count_Out_i_reg[31]_0 (Global_Clk_Cnt),
        .\Count_Out_i_reg[32] (register_module_inst_n_36),
        .D(p_1_in),
        .E(axi_interface_inst_n_24),
        .En_Id_Based_sync(En_Id_Based_sync),
        .Event_Log_Set_Rd_En(Event_Log_Set_Rd_En),
        .Ext_Trig_Metric_en(Ext_Trig_Metric_en),
        .External_Event_Cnt_En(External_Event_Cnt_En),
        .FBC_Rd_Vld_reg(metric_calc_inst0_n_64),
        .FBC_Rd_Vld_reg_0(metric_calc_inst0_n_81),
        .FBC_Rd_Vld_reg_1(metric_calc_inst0_n_65),
        .FBC_Rd_Vld_reg_10(metric_calc_inst0_n_86),
        .FBC_Rd_Vld_reg_11(metric_calc_inst0_n_70),
        .FBC_Rd_Vld_reg_12(metric_calc_inst0_n_87),
        .FBC_Rd_Vld_reg_13(metric_calc_inst0_n_71),
        .FBC_Rd_Vld_reg_14(metric_calc_inst0_n_88),
        .FBC_Rd_Vld_reg_15(metric_calc_inst0_n_72),
        .FBC_Rd_Vld_reg_16(metric_calc_inst0_n_89),
        .FBC_Rd_Vld_reg_2(metric_calc_inst0_n_82),
        .FBC_Rd_Vld_reg_3(metric_calc_inst0_n_66),
        .FBC_Rd_Vld_reg_4(metric_calc_inst0_n_83),
        .FBC_Rd_Vld_reg_5(metric_calc_inst0_n_67),
        .FBC_Rd_Vld_reg_6(metric_calc_inst0_n_84),
        .FBC_Rd_Vld_reg_7(metric_calc_inst0_n_68),
        .FBC_Rd_Vld_reg_8(metric_calc_inst0_n_85),
        .FBC_Rd_Vld_reg_9(metric_calc_inst0_n_69),
        .FBC_Rd_Vld_reg_rep__0(metric_calc_inst0_n_73),
        .FBC_Rd_Vld_reg_rep__0_0(metric_calc_inst0_n_56),
        .FBC_Rd_Vld_reg_rep__0_1(metric_calc_inst0_n_57),
        .FBC_Rd_Vld_reg_rep__0_10(metric_calc_inst0_n_78),
        .FBC_Rd_Vld_reg_rep__0_11(metric_calc_inst0_n_62),
        .FBC_Rd_Vld_reg_rep__0_12(metric_calc_inst0_n_79),
        .FBC_Rd_Vld_reg_rep__0_13(metric_calc_inst0_n_63),
        .FBC_Rd_Vld_reg_rep__0_14(metric_calc_inst0_n_80),
        .FBC_Rd_Vld_reg_rep__0_2(metric_calc_inst0_n_74),
        .FBC_Rd_Vld_reg_rep__0_3(metric_calc_inst0_n_58),
        .FBC_Rd_Vld_reg_rep__0_4(metric_calc_inst0_n_75),
        .FBC_Rd_Vld_reg_rep__0_5(metric_calc_inst0_n_59),
        .FBC_Rd_Vld_reg_rep__0_6(metric_calc_inst0_n_76),
        .FBC_Rd_Vld_reg_rep__0_7(metric_calc_inst0_n_60),
        .FBC_Rd_Vld_reg_rep__0_8(metric_calc_inst0_n_77),
        .FBC_Rd_Vld_reg_rep__0_9(metric_calc_inst0_n_61),
        .FSWI_Rd_Vld_reg(metric_calc_inst0_n_90),
        .FSWI_Rd_Vld_reg_0(metric_calc_inst0_n_107),
        .FSWI_Rd_Vld_reg_1(metric_calc_inst0_n_108),
        .FSWI_Rd_Vld_reg_10(metric_calc_inst0_n_117),
        .FSWI_Rd_Vld_reg_11(metric_calc_inst0_n_118),
        .FSWI_Rd_Vld_reg_12(metric_calc_inst0_n_119),
        .FSWI_Rd_Vld_reg_13(metric_calc_inst0_n_120),
        .FSWI_Rd_Vld_reg_14(metric_calc_inst0_n_121),
        .FSWI_Rd_Vld_reg_15(metric_calc_inst0_n_91),
        .FSWI_Rd_Vld_reg_16(metric_calc_inst0_n_92),
        .FSWI_Rd_Vld_reg_17(metric_calc_inst0_n_93),
        .FSWI_Rd_Vld_reg_18(metric_calc_inst0_n_94),
        .FSWI_Rd_Vld_reg_19(metric_calc_inst0_n_95),
        .FSWI_Rd_Vld_reg_2(metric_calc_inst0_n_109),
        .FSWI_Rd_Vld_reg_20(metric_calc_inst0_n_96),
        .FSWI_Rd_Vld_reg_21(metric_calc_inst0_n_97),
        .FSWI_Rd_Vld_reg_22(metric_calc_inst0_n_98),
        .FSWI_Rd_Vld_reg_23(metric_calc_inst0_n_99),
        .FSWI_Rd_Vld_reg_24(metric_calc_inst0_n_100),
        .FSWI_Rd_Vld_reg_25(metric_calc_inst0_n_101),
        .FSWI_Rd_Vld_reg_26(metric_calc_inst0_n_102),
        .FSWI_Rd_Vld_reg_27(metric_calc_inst0_n_103),
        .FSWI_Rd_Vld_reg_28(metric_calc_inst0_n_104),
        .FSWI_Rd_Vld_reg_29(metric_calc_inst0_n_105),
        .FSWI_Rd_Vld_reg_3(metric_calc_inst0_n_110),
        .FSWI_Rd_Vld_reg_30(metric_calc_inst0_n_106),
        .FSWI_Rd_Vld_reg_4(metric_calc_inst0_n_111),
        .FSWI_Rd_Vld_reg_5(metric_calc_inst0_n_112),
        .FSWI_Rd_Vld_reg_6(metric_calc_inst0_n_113),
        .FSWI_Rd_Vld_reg_7(metric_calc_inst0_n_114),
        .FSWI_Rd_Vld_reg_8(metric_calc_inst0_n_115),
        .FSWI_Rd_Vld_reg_9(metric_calc_inst0_n_116),
        .First_Read_reg_reg(metric_calc_inst0_n_178),
        .\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg (register_module_inst_n_20),
        .\GEN_ARSIZE_AXI4.Num_RLasts_En_reg (register_module_inst_n_32),
        .\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 (register_module_inst_n_34),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] (S0_Read_Byte_Cnt),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg (metric_calc_inst0_n_287),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 (metric_calc_inst0_n_337),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 (metric_calc_inst0_n_387),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 (metric_calc_inst0_n_437),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 (metric_calc_inst0_n_487),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 (metric_calc_inst0_n_537),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 (metric_calc_inst0_n_586),
        .\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 (metric_calc_inst0_n_636),
        .\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 (Rd_En_sync),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]_0 (metric_calc_inst0_n_635),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[2]_0 (metric_calc_inst0_n_585),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[2]_0 (metric_calc_inst0_n_336),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[2]_0 (metric_calc_inst0_n_386),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[2]_0 (metric_calc_inst0_n_436),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[2]_0 (metric_calc_inst0_n_486),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[2]_0 (metric_calc_inst0_n_536),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[2]_0 (metric_calc_inst0_n_286),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg ({Metric_Sel_0[5:2],Metric_Sel_0[0]}),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (metric_counters_inst_n_2),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_1 (metric_counters_inst_n_4),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_2 (metric_counters_inst_n_6),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_3 (metric_counters_inst_n_8),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_4 (metric_counters_inst_n_10),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_5 (metric_counters_inst_n_12),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_6 (metric_counters_inst_n_20),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_7 (metric_counters_inst_n_22),
        .\GEN_MUX_N_CNT.Add_in_reg[15] ({metric_counters_inst_n_281,metric_counters_inst_n_282,metric_counters_inst_n_283,metric_counters_inst_n_284,metric_counters_inst_n_285,metric_counters_inst_n_286,metric_counters_inst_n_287,metric_counters_inst_n_288,metric_counters_inst_n_289,metric_counters_inst_n_290,metric_counters_inst_n_291,metric_counters_inst_n_292,metric_counters_inst_n_293,metric_counters_inst_n_294,metric_counters_inst_n_295,metric_counters_inst_n_296}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_0 ({metric_counters_inst_n_297,metric_counters_inst_n_298,metric_counters_inst_n_299,metric_counters_inst_n_300,metric_counters_inst_n_301,metric_counters_inst_n_302,metric_counters_inst_n_303,metric_counters_inst_n_304,metric_counters_inst_n_305,metric_counters_inst_n_306,metric_counters_inst_n_307,metric_counters_inst_n_308,metric_counters_inst_n_309,metric_counters_inst_n_310,metric_counters_inst_n_311,metric_counters_inst_n_312}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_1 ({metric_counters_inst_n_313,metric_counters_inst_n_314,metric_counters_inst_n_315,metric_counters_inst_n_316,metric_counters_inst_n_317,metric_counters_inst_n_318,metric_counters_inst_n_319,metric_counters_inst_n_320,metric_counters_inst_n_321,metric_counters_inst_n_322,metric_counters_inst_n_323,metric_counters_inst_n_324,metric_counters_inst_n_325,metric_counters_inst_n_326,metric_counters_inst_n_327,metric_counters_inst_n_328}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_2 ({metric_counters_inst_n_329,metric_counters_inst_n_330,metric_counters_inst_n_331,metric_counters_inst_n_332,metric_counters_inst_n_333,metric_counters_inst_n_334,metric_counters_inst_n_335,metric_counters_inst_n_336,metric_counters_inst_n_337,metric_counters_inst_n_338,metric_counters_inst_n_339,metric_counters_inst_n_340,metric_counters_inst_n_341,metric_counters_inst_n_342,metric_counters_inst_n_343,metric_counters_inst_n_344}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_3 ({metric_counters_inst_n_345,metric_counters_inst_n_346,metric_counters_inst_n_347,metric_counters_inst_n_348,metric_counters_inst_n_349,metric_counters_inst_n_350,metric_counters_inst_n_351,metric_counters_inst_n_352,metric_counters_inst_n_353,metric_counters_inst_n_354,metric_counters_inst_n_355,metric_counters_inst_n_356,metric_counters_inst_n_357,metric_counters_inst_n_358,metric_counters_inst_n_359,metric_counters_inst_n_360}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_4 ({metric_counters_inst_n_361,metric_counters_inst_n_362,metric_counters_inst_n_363,metric_counters_inst_n_364,metric_counters_inst_n_365,metric_counters_inst_n_366,metric_counters_inst_n_367,metric_counters_inst_n_368,metric_counters_inst_n_369,metric_counters_inst_n_370,metric_counters_inst_n_371,metric_counters_inst_n_372,metric_counters_inst_n_373,metric_counters_inst_n_374,metric_counters_inst_n_375,metric_counters_inst_n_376}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_5 ({metric_counters_inst_n_377,metric_counters_inst_n_378,metric_counters_inst_n_379,metric_counters_inst_n_380,metric_counters_inst_n_381,metric_counters_inst_n_382,metric_counters_inst_n_383,metric_counters_inst_n_384,metric_counters_inst_n_385,metric_counters_inst_n_386,metric_counters_inst_n_387,metric_counters_inst_n_388,metric_counters_inst_n_389,metric_counters_inst_n_390,metric_counters_inst_n_391,metric_counters_inst_n_392}),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_6 ({metric_counters_inst_n_393,metric_counters_inst_n_394,metric_counters_inst_n_395,metric_counters_inst_n_396,metric_counters_inst_n_397,metric_counters_inst_n_398,metric_counters_inst_n_399,metric_counters_inst_n_400,metric_counters_inst_n_401,metric_counters_inst_n_402,metric_counters_inst_n_403,metric_counters_inst_n_404,metric_counters_inst_n_405,metric_counters_inst_n_406,metric_counters_inst_n_407,metric_counters_inst_n_408}),
        .\GEN_MUX_N_CNT.Add_in_reg[1] (register_module_inst_n_434),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_0 (register_module_inst_n_435),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_1 (register_module_inst_n_437),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_10 (register_module_inst_n_450),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_11 (register_module_inst_n_563),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_12 (register_module_inst_n_564),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_13 (register_module_inst_n_566),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_14 (register_module_inst_n_567),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_2 (register_module_inst_n_438),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_3 (register_module_inst_n_440),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_4 (register_module_inst_n_441),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_5 (register_module_inst_n_443),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_6 (register_module_inst_n_444),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_7 (register_module_inst_n_446),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_8 (register_module_inst_n_447),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_9 (register_module_inst_n_449),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_5 (\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/Add_in ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_6 (\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/Add_in ),
        .\GEN_MUX_N_CNT.accumulate_reg (register_module_inst_n_268),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (register_module_inst_n_309),
        .\GEN_MUX_N_CNT.accumulate_reg_1 (register_module_inst_n_350),
        .\GEN_MUX_N_CNT.accumulate_reg_2 (register_module_inst_n_391),
        .\GEN_MUX_N_CNT.accumulate_reg_3 (register_module_inst_n_432),
        .\GEN_MUX_N_CNT.accumulate_reg_4 (register_module_inst_n_561),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ({Metric_Sel_1[3:2],Metric_Sel_1[0]}),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 (\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_1 (\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_2 (\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_3 (\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_4 (\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_5 (\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_6 (\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_7 (\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/incrementer_input_reg_val [0]),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (register_module_inst_n_226),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (register_module_inst_n_266),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 (register_module_inst_n_307),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 (register_module_inst_n_448),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 (register_module_inst_n_519),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 (register_module_inst_n_559),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 (register_module_inst_n_562),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 (register_module_inst_n_565),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 (register_module_inst_n_348),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 (register_module_inst_n_389),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 (register_module_inst_n_430),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 (register_module_inst_n_433),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 (register_module_inst_n_436),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 (register_module_inst_n_439),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 (register_module_inst_n_442),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 (register_module_inst_n_445),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] (Samp_Incrementer_0),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] (Sample_En),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 (Samp_Metric_Cnt_0),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] (Samp_Incrementer_1),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] (Samp_Metric_Cnt_1),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] (Samp_Incrementer_2),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] (Samp_Metric_Cnt_2),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] (Samp_Incrementer_3),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] (Samp_Metric_Cnt_3),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] (Samp_Incrementer_4),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] (Samp_Metric_Cnt_4),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] (Samp_Incrementer_5),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] (Samp_Metric_Cnt_5),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] (Samp_Incrementer_6),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] (Samp_Metric_Cnt_6),
        .\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] (Samp_Incrementer_7),
        .\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] (Samp_Metric_Cnt_7),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_LSB_Rd_En(Global_Clk_Cnt_LSB_Rd_En),
        .Global_Clk_Cnt_MSB_Rd_En(Global_Clk_Cnt_MSB_Rd_En),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .Global_Clk_Cnt_Set_Rd_En(Global_Clk_Cnt_Set_Rd_En),
        .Global_Intr_En(Global_Intr_En),
        .Global_Intr_En_reg_0(Global_Intr_En_i_1_n_0),
        .ID_Mask_Rd_En(ID_Mask_Rd_En),
        .\IER_reg[12] ({Intr_Reg_IER[12:3],Intr_Reg_IER[1:0]}),
        .\IP2Bus_Data_reg[13]_0 ({Metric_Sel_5[5:2],Metric_Sel_5[0]}),
        .\IP2Bus_Data_reg[15]_0 (Range_Reg_7),
        .\IP2Bus_Data_reg[15]_1 (Range_Reg_2),
        .\IP2Bus_Data_reg[15]_2 (Range_Reg_3),
        .\IP2Bus_Data_reg[15]_3 (Range_Reg_4),
        .\IP2Bus_Data_reg[15]_4 (Range_Reg_5),
        .\IP2Bus_Data_reg[15]_5 (Range_Reg_6),
        .\IP2Bus_Data_reg[15]_6 (Range_Reg_1),
        .\IP2Bus_Data_reg[15]_7 (Range_Reg_0),
        .\IP2Bus_Data_reg[21]_0 ({Metric_Sel_2[5:2],Metric_Sel_2[0]}),
        .\IP2Bus_Data_reg[21]_1 ({Metric_Sel_6[5:2],Metric_Sel_6[0]}),
        .\IP2Bus_Data_reg[29]_0 ({Metric_Sel_3[5:2],Metric_Sel_3[0]}),
        .\IP2Bus_Data_reg[5]_0 ({Metric_Sel_4[5:2],Metric_Sel_4[0]}),
        .\IP2Bus_Data_sampled_reg[31] (IP2Bus_DataValid),
        .\IP2Bus_Data_sampled_reg[31]_0 (IP2Bus_Data),
        .Incr_Reg_Set_Rd_En(Incr_Reg_Set_Rd_En),
        .Incr_by_1_reg(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_0(\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_1(\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_2(\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_3(\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_4(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .Incr_by_1_reg_5(\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/GEN_MUX_N_CNT.acc_n_incr_inst/Incr_by_12 ),
        .\Incrementer_reg[31] (Incrementer_7),
        .\Incrementer_reg[31]_0 (Incrementer_6),
        .\Incrementer_reg[31]_1 (Incrementer_5),
        .\Incrementer_reg[31]_2 (Incrementer_4),
        .\Incrementer_reg[31]_3 (Incrementer_3),
        .\Incrementer_reg[31]_4 (Incrementer_2),
        .\Incrementer_reg[31]_5 (Incrementer_1),
        .\Incrementer_reg[31]_6 (Incrementer_0),
        .Interval_Cnt_En(Interval_Cnt_En),
        .Interval_Cnt_En0(Interval_Cnt_En0),
        .Intr_Reg_ISR({Intr_Reg_ISR[10:3],Intr_Reg_ISR[1:0]}),
        .Latency_ID_Rd_En(Latency_ID_Rd_En),
        .\Max_Read_Latency_Int_reg[31] (S0_Max_Read_Latency),
        .\Max_Write_Latency_Int_reg[31] (S0_Max_Write_Latency),
        .Metric_Cnt_Reg_Set_Rd_En(Metric_Cnt_Reg_Set_Rd_En),
        .Metric_Sel_Reg_0_Rd_En(Metric_Sel_Reg_0_Rd_En),
        .Metric_Sel_Reg_1_Rd_En(Metric_Sel_Reg_1_Rd_En),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .\Min_Read_Latency_Int_reg[31] (S0_Min_Read_Latency),
        .\Min_Write_Latency_Int_reg[31] (S0_Min_Write_Latency),
        .Mst_Rd_Idle_Cnt_En(Mst_Rd_Idle_Cnt_En),
        .Mst_Rd_Idle_Cnt_En0(Mst_Rd_Idle_Cnt_En0),
        .Num_BValids_En(Num_BValids_En),
        .Num_BValids_En0(Num_BValids_En0),
        .Q({Metric_Sel_7[3:2],Metric_Sel_7[0]}),
        .Rd_Add_Issue_reg(metric_calc_inst0_n_17),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start(Rd_Lat_Start),
        .Rd_Latency_Fifo_Empty(Rd_Latency_Fifo_Empty),
        .Rd_Latency_Fifo_Rd_En1(Rd_Latency_Fifo_Rd_En1),
        .\Rd_Latency_Fifo_Wr_Data_reg[32] (Rd_Latency_Fifo_Wr_En1),
        .Read_Latency_One(Read_Latency_One),
        .Rng_Reg_Set_Rd_En(Rng_Reg_Set_Rd_En),
        .Rtrans_Cnt_En0(Rtrans_Cnt_En0),
        .S0_Read_Byte_Cnt_En(S0_Read_Byte_Cnt_En),
        .S0_Read_Latency(S0_Read_Latency),
        .S0_S_Null_Byte_Cnt(S0_S_Null_Byte_Cnt),
        .SR(SR),
        .Samp_Incr_Reg_Set_Rd_En(Samp_Incr_Reg_Set_Rd_En),
        .Samp_Metric_Cnt_Reg_Set_Rd_En(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Sample_Cnt_Ld__0(Sample_Cnt_Ld__0),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .Slv_Wr_Idle_Cnt_En(Slv_Wr_Idle_Cnt_En),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_Add_Issue_reg(metric_calc_inst0_n_16),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Write_Latency_En(Write_Latency_En),
        .Write_Latency_En_Int_reg(metric_calc_inst0_n_289),
        .Write_Latency_En_Int_reg_0(metric_calc_inst0_n_339),
        .Write_Latency_En_Int_reg_1(metric_calc_inst0_n_389),
        .Write_Latency_En_Int_reg_2(metric_calc_inst0_n_439),
        .Write_Latency_En_Int_reg_3(metric_calc_inst0_n_489),
        .Write_Latency_En_Int_reg_4(metric_calc_inst0_n_588),
        .\Write_Latency_Int_reg[31] (S0_Write_Latency),
        .Wtrans_Cnt_En0(Wtrans_Cnt_En0),
        .accumulate(\GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7/accumulate ),
        .accumulate_10(\GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4/accumulate ),
        .accumulate_11(\GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5/accumulate ),
        .accumulate_12(\GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6/accumulate ),
        .accumulate_13(\GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1/accumulate ),
        .accumulate_14(\axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0/accumulate ),
        .accumulate_8(\GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2/accumulate ),
        .accumulate_9(\GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3/accumulate ),
        .\bus2ip_addr_i_reg[0] (axi_interface_inst_n_28),
        .\bus2ip_addr_i_reg[2] (axi_interface_inst_n_23),
        .\bus2ip_addr_i_reg[3] (axi_interface_inst_n_19),
        .\bus2ip_addr_i_reg[4] (axi_interface_inst_n_26),
        .\bus2ip_addr_i_reg[4]_0 (axi_interface_inst_n_20),
        .\bus2ip_addr_i_reg[4]_1 (Range_Reg_7_CDC0),
        .\bus2ip_addr_i_reg[4]_2 (Range_Reg_6_CDC0),
        .\bus2ip_addr_i_reg[4]_3 (axi_interface_inst_n_30),
        .\bus2ip_addr_i_reg[4]_4 (Range_Reg_2_CDC0),
        .\bus2ip_addr_i_reg[5] (axi_interface_inst_n_18),
        .\bus2ip_addr_i_reg[5]_0 (axi_interface_inst_n_29),
        .\bus2ip_addr_i_reg[5]_1 (Range_Reg_1_CDC0),
        .\bus2ip_addr_i_reg[5]_2 (Range_Reg_0_CDC0),
        .\bus2ip_addr_i_reg[5]_3 (ID_Mask_Wr_En),
        .\bus2ip_addr_i_reg[5]_4 (Latency_ID_Wr_En),
        .\bus2ip_addr_i_reg[5]_5 (Metric_Sel_Reg_1_Wr_En),
        .\bus2ip_addr_i_reg[5]_6 (Metric_Sel_Reg_0_Wr_En),
        .\bus2ip_addr_i_reg[6] (axi_interface_inst_n_16),
        .\bus2ip_addr_i_reg[6]_0 (axi_interface_inst_n_14),
        .\bus2ip_addr_i_reg[7] (axi_interface_inst_n_27),
        .\bus2ip_addr_i_reg[7]_0 (axi_interface_inst_n_22),
        .\bus2ip_addr_i_reg[7]_1 (axi_interface_inst_n_21),
        .\bus2ip_addr_i_reg[7]_2 (axi_interface_inst_n_31),
        .\bus2ip_addr_i_reg[7]_3 (Sample_Interval_i_reg_CDC0),
        .\bus2ip_addr_i_reg[9] (Bus2IP_Addr),
        .capture_event_sync(capture_event_sync),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .\dout_reg[0] (metric_calc_inst0_n_288),
        .\dout_reg[0]_0 (metric_calc_inst0_n_587),
        .\dout_reg[0]_1 (metric_calc_inst0_n_338),
        .\dout_reg[0]_2 (metric_calc_inst0_n_388),
        .\dout_reg[0]_3 (metric_calc_inst0_n_438),
        .\dout_reg[0]_4 (metric_calc_inst0_n_488),
        .\dout_reg[0]_5 (metric_calc_inst0_n_538),
        .\dout_reg[0]_6 (metric_calc_inst0_n_637),
        .\dout_reg[17] (metric_calc_inst0_n_271),
        .\dout_reg[17]_0 (metric_calc_inst0_n_321),
        .\dout_reg[17]_1 (metric_calc_inst0_n_371),
        .\dout_reg[17]_2 (metric_calc_inst0_n_421),
        .\dout_reg[17]_3 (metric_calc_inst0_n_471),
        .\dout_reg[17]_4 (metric_calc_inst0_n_521),
        .\dout_reg[17]_5 (metric_calc_inst0_n_570),
        .\dout_reg[17]_6 (metric_calc_inst0_n_620),
        .\dout_reg[18] (metric_calc_inst0_n_272),
        .\dout_reg[18]_0 (metric_calc_inst0_n_322),
        .\dout_reg[18]_1 (metric_calc_inst0_n_372),
        .\dout_reg[18]_2 (metric_calc_inst0_n_422),
        .\dout_reg[18]_3 (metric_calc_inst0_n_472),
        .\dout_reg[18]_4 (metric_calc_inst0_n_522),
        .\dout_reg[18]_5 (metric_calc_inst0_n_571),
        .\dout_reg[18]_6 (metric_calc_inst0_n_621),
        .\dout_reg[19] (metric_calc_inst0_n_273),
        .\dout_reg[19]_0 (metric_calc_inst0_n_323),
        .\dout_reg[19]_1 (metric_calc_inst0_n_373),
        .\dout_reg[19]_2 (metric_calc_inst0_n_423),
        .\dout_reg[19]_3 (metric_calc_inst0_n_473),
        .\dout_reg[19]_4 (metric_calc_inst0_n_523),
        .\dout_reg[19]_5 (metric_calc_inst0_n_572),
        .\dout_reg[19]_6 (metric_calc_inst0_n_622),
        .\dout_reg[20] (metric_calc_inst0_n_274),
        .\dout_reg[20]_0 (metric_calc_inst0_n_324),
        .\dout_reg[20]_1 (metric_calc_inst0_n_374),
        .\dout_reg[20]_2 (metric_calc_inst0_n_424),
        .\dout_reg[20]_3 (metric_calc_inst0_n_474),
        .\dout_reg[20]_4 (metric_calc_inst0_n_524),
        .\dout_reg[20]_5 (metric_calc_inst0_n_573),
        .\dout_reg[20]_6 (metric_calc_inst0_n_623),
        .\dout_reg[21] (metric_calc_inst0_n_275),
        .\dout_reg[21]_0 (metric_calc_inst0_n_325),
        .\dout_reg[21]_1 (metric_calc_inst0_n_375),
        .\dout_reg[21]_2 (metric_calc_inst0_n_425),
        .\dout_reg[21]_3 (metric_calc_inst0_n_475),
        .\dout_reg[21]_4 (metric_calc_inst0_n_525),
        .\dout_reg[21]_5 (metric_calc_inst0_n_574),
        .\dout_reg[21]_6 (metric_calc_inst0_n_624),
        .\dout_reg[22] (metric_calc_inst0_n_276),
        .\dout_reg[22]_0 (metric_calc_inst0_n_326),
        .\dout_reg[22]_1 (metric_calc_inst0_n_376),
        .\dout_reg[22]_2 (metric_calc_inst0_n_426),
        .\dout_reg[22]_3 (metric_calc_inst0_n_476),
        .\dout_reg[22]_4 (metric_calc_inst0_n_526),
        .\dout_reg[22]_5 (metric_calc_inst0_n_575),
        .\dout_reg[22]_6 (metric_calc_inst0_n_625),
        .\dout_reg[23] (metric_calc_inst0_n_277),
        .\dout_reg[23]_0 (metric_calc_inst0_n_327),
        .\dout_reg[23]_1 (metric_calc_inst0_n_377),
        .\dout_reg[23]_2 (metric_calc_inst0_n_427),
        .\dout_reg[23]_3 (metric_calc_inst0_n_477),
        .\dout_reg[23]_4 (metric_calc_inst0_n_527),
        .\dout_reg[23]_5 (metric_calc_inst0_n_576),
        .\dout_reg[23]_6 (metric_calc_inst0_n_626),
        .\dout_reg[24] (metric_calc_inst0_n_278),
        .\dout_reg[24]_0 (metric_calc_inst0_n_328),
        .\dout_reg[24]_1 (metric_calc_inst0_n_378),
        .\dout_reg[24]_2 (metric_calc_inst0_n_428),
        .\dout_reg[24]_3 (metric_calc_inst0_n_478),
        .\dout_reg[24]_4 (metric_calc_inst0_n_528),
        .\dout_reg[24]_5 (metric_calc_inst0_n_577),
        .\dout_reg[24]_6 (metric_calc_inst0_n_627),
        .\dout_reg[25] (metric_calc_inst0_n_279),
        .\dout_reg[25]_0 (metric_calc_inst0_n_329),
        .\dout_reg[25]_1 (metric_calc_inst0_n_379),
        .\dout_reg[25]_2 (metric_calc_inst0_n_429),
        .\dout_reg[25]_3 (metric_calc_inst0_n_479),
        .\dout_reg[25]_4 (metric_calc_inst0_n_529),
        .\dout_reg[25]_5 (metric_calc_inst0_n_578),
        .\dout_reg[25]_6 (metric_calc_inst0_n_628),
        .\dout_reg[26] (metric_calc_inst0_n_280),
        .\dout_reg[26]_0 (metric_calc_inst0_n_330),
        .\dout_reg[26]_1 (metric_calc_inst0_n_380),
        .\dout_reg[26]_2 (metric_calc_inst0_n_430),
        .\dout_reg[26]_3 (metric_calc_inst0_n_480),
        .\dout_reg[26]_4 (metric_calc_inst0_n_530),
        .\dout_reg[26]_5 (metric_calc_inst0_n_579),
        .\dout_reg[26]_6 (metric_calc_inst0_n_629),
        .\dout_reg[27] (metric_calc_inst0_n_281),
        .\dout_reg[27]_0 (metric_calc_inst0_n_331),
        .\dout_reg[27]_1 (metric_calc_inst0_n_381),
        .\dout_reg[27]_2 (metric_calc_inst0_n_431),
        .\dout_reg[27]_3 (metric_calc_inst0_n_481),
        .\dout_reg[27]_4 (metric_calc_inst0_n_531),
        .\dout_reg[27]_5 (metric_calc_inst0_n_580),
        .\dout_reg[27]_6 (metric_calc_inst0_n_630),
        .\dout_reg[28] (metric_calc_inst0_n_282),
        .\dout_reg[28]_0 (metric_calc_inst0_n_332),
        .\dout_reg[28]_1 (metric_calc_inst0_n_382),
        .\dout_reg[28]_2 (metric_calc_inst0_n_432),
        .\dout_reg[28]_3 (metric_calc_inst0_n_482),
        .\dout_reg[28]_4 (metric_calc_inst0_n_532),
        .\dout_reg[28]_5 (metric_calc_inst0_n_581),
        .\dout_reg[28]_6 (metric_calc_inst0_n_631),
        .\dout_reg[29] (metric_calc_inst0_n_283),
        .\dout_reg[29]_0 (metric_calc_inst0_n_333),
        .\dout_reg[29]_1 (metric_calc_inst0_n_383),
        .\dout_reg[29]_2 (metric_calc_inst0_n_433),
        .\dout_reg[29]_3 (metric_calc_inst0_n_483),
        .\dout_reg[29]_4 (metric_calc_inst0_n_533),
        .\dout_reg[29]_5 (metric_calc_inst0_n_582),
        .\dout_reg[29]_6 (metric_calc_inst0_n_632),
        .\dout_reg[30] (metric_calc_inst0_n_284),
        .\dout_reg[30]_0 (metric_calc_inst0_n_334),
        .\dout_reg[30]_1 (metric_calc_inst0_n_384),
        .\dout_reg[30]_2 (metric_calc_inst0_n_434),
        .\dout_reg[30]_3 (metric_calc_inst0_n_484),
        .\dout_reg[30]_4 (metric_calc_inst0_n_534),
        .\dout_reg[30]_5 (metric_calc_inst0_n_583),
        .\dout_reg[30]_6 (metric_calc_inst0_n_633),
        .\dout_reg[31] (metric_calc_inst0_n_285),
        .\dout_reg[31]_0 (metric_calc_inst0_n_335),
        .\dout_reg[31]_1 (metric_calc_inst0_n_385),
        .\dout_reg[31]_2 (metric_calc_inst0_n_435),
        .\dout_reg[31]_3 (metric_calc_inst0_n_485),
        .\dout_reg[31]_4 (metric_calc_inst0_n_535),
        .\dout_reg[31]_5 (metric_calc_inst0_n_584),
        .\dout_reg[31]_6 (metric_calc_inst0_n_634),
        .id_matched0_return(id_matched0_return),
        .id_matched3_return(id_matched3_return),
        .out(\cdc_sync_inst1/p_1_in ),
        .p_1_in(p_1_in_1),
        .p_1_in__0(p_1_in__0),
        .p_in_d1_cdc_from_reg0(\cdc_sync_inst2/p_in_d1_cdc_from_reg0 ),
        .rid_match_reg(rid_match_reg),
        .rst_int_n(rst_int_n_0),
        .rst_int_n_reg(Metrics_Cnt_Reset),
        .rst_int_n_reg_0(register_module_inst_n_39),
        .rvalid_reg(register_module_inst_n_23),
        .rvalid_reg_0(s_axi_rvalid),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_rready(s_axi_rready),
        .s_axi_wdata(s_axi_wdata),
        .s_level_out_bus_d6(s_level_out_bus_d6),
        .s_out_d1_cdc_to_reg(\cdc_sync_inst2/p_0_in0_in ),
        .s_out_d5_reg(\cdc_sync_inst2/p_1_in ),
        .s_out_d6_reg(\cdc_sync_inst1/p_0_in ),
        .s_out_d6_reg_0(\cdc_sync_inst2/p_0_in ),
        .s_out_re(\cdc_sync_inst1/s_out_re ),
        .s_out_re_7(\cdc_sync_inst2/s_out_re ),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_arvalid_0(\wptr_reg[4] ),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .wr_latency_start(wr_latency_start));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_samp_metrics_data sampled_metrics_data_inst
       (.\Accum_i_reg[34] (Metric_Cnt_1),
        .\Accum_i_reg[34]_0 (Metric_Cnt_2),
        .\Accum_i_reg[34]_1 (Metric_Cnt_3),
        .\Accum_i_reg[34]_2 (Metric_Cnt_4),
        .\Accum_i_reg[34]_3 (Metric_Cnt_5),
        .\Accum_i_reg[34]_4 (Metric_Cnt_6),
        .\Accum_i_reg[34]_5 (Metric_Cnt_7),
        .D(Metric_Cnt_0),
        .E(Sample_En),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg (Samp_Metric_Cnt_1),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 (Samp_Metric_Cnt_2),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 (Samp_Metric_Cnt_3),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 (Samp_Incrementer_4),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 (Samp_Incrementer_5),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 (Samp_Incrementer_6),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 (Samp_Incrementer_7),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 (Samp_Metric_Cnt_4),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 (Samp_Metric_Cnt_5),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 (Samp_Metric_Cnt_6),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 (Samp_Metric_Cnt_7),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 (Samp_Incrementer_0),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 (Samp_Incrementer_1),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 (Samp_Incrementer_2),
        .\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 (Samp_Incrementer_3),
        .\Incrementer_reg[31] (Incrementer_0),
        .\Incrementer_reg[31]_0 (Incrementer_1),
        .\Incrementer_reg[31]_1 (Incrementer_2),
        .\Incrementer_reg[31]_2 (Incrementer_3),
        .\Incrementer_reg[31]_3 (Incrementer_4),
        .\Incrementer_reg[31]_4 (Incrementer_5),
        .\Incrementer_reg[31]_5 (Incrementer_6),
        .\Incrementer_reg[31]_6 (Incrementer_7),
        .Q(Samp_Metric_Cnt_0),
        .core_aclk(core_aclk),
        .s_level_out_d4_reg(s_level_out_d4_reg));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1
       (.I0(\cdc_sync_inst1/p_1_in ),
        .I1(\cdc_sync_inst1/p_0_in ),
        .O(\cdc_sync_inst1/s_out_re ));
  LUT2 #(
    .INIT(4'h6)) 
    scndry_out_int_d1_i_1__0
       (.I0(\cdc_sync_inst2/p_1_in ),
        .I1(\cdc_sync_inst2/p_0_in ),
        .O(\cdc_sync_inst2/s_out_re ));
  (* equivalent_register_removal = "no" *) 
  FDRE trigger_in_ack_r_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in_sync),
        .Q(trigger_in_ack),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized1 trigger_sig_cdc_sync
       (.SR(SR),
        .core_aclk(core_aclk),
        .out(trigger_in_sync),
        .trigger_in(trigger_in));
  LUT4 #(
    .INIT(16'h8F80)) 
    wid_match_reg_i_1
       (.I0(F1_Rd_Data),
        .I1(F2_Rd_Data),
        .I2(F12_Rd_Vld),
        .I3(wid_match_reg),
        .O(wid_match_reg_i_1_n_0));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_async_fifo
   (D,
    rd_en,
    ext_clk_0,
    core_aclk,
    din,
    ext_rstn_0,
    core_aresetn);
  output [2:0]D;
  output rd_en;
  input ext_clk_0;
  input core_aclk;
  input [2:0]din;
  input ext_rstn_0;
  input core_aresetn;

  wire [2:0]D;
  wire core_aclk;
  wire core_aresetn;
  wire [2:0]din;
  wire ext_clk_0;
  wire ext_rstn_0;
  wire fifo_empty;
  wire fifo_full;
  wire fifo_wr_en;
  wire inst_i_1_n_0;
  wire rd_en;
  wire NLW_inst_almost_empty_UNCONNECTED;
  wire NLW_inst_almost_full_UNCONNECTED;
  wire NLW_inst_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_inst_axi_ar_overflow_UNCONNECTED;
  wire NLW_inst_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_inst_axi_ar_prog_full_UNCONNECTED;
  wire NLW_inst_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_inst_axi_ar_underflow_UNCONNECTED;
  wire NLW_inst_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_inst_axi_aw_overflow_UNCONNECTED;
  wire NLW_inst_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_inst_axi_aw_prog_full_UNCONNECTED;
  wire NLW_inst_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_inst_axi_aw_underflow_UNCONNECTED;
  wire NLW_inst_axi_b_dbiterr_UNCONNECTED;
  wire NLW_inst_axi_b_overflow_UNCONNECTED;
  wire NLW_inst_axi_b_prog_empty_UNCONNECTED;
  wire NLW_inst_axi_b_prog_full_UNCONNECTED;
  wire NLW_inst_axi_b_sbiterr_UNCONNECTED;
  wire NLW_inst_axi_b_underflow_UNCONNECTED;
  wire NLW_inst_axi_r_dbiterr_UNCONNECTED;
  wire NLW_inst_axi_r_overflow_UNCONNECTED;
  wire NLW_inst_axi_r_prog_empty_UNCONNECTED;
  wire NLW_inst_axi_r_prog_full_UNCONNECTED;
  wire NLW_inst_axi_r_sbiterr_UNCONNECTED;
  wire NLW_inst_axi_r_underflow_UNCONNECTED;
  wire NLW_inst_axi_w_dbiterr_UNCONNECTED;
  wire NLW_inst_axi_w_overflow_UNCONNECTED;
  wire NLW_inst_axi_w_prog_empty_UNCONNECTED;
  wire NLW_inst_axi_w_prog_full_UNCONNECTED;
  wire NLW_inst_axi_w_sbiterr_UNCONNECTED;
  wire NLW_inst_axi_w_underflow_UNCONNECTED;
  wire NLW_inst_axis_dbiterr_UNCONNECTED;
  wire NLW_inst_axis_overflow_UNCONNECTED;
  wire NLW_inst_axis_prog_empty_UNCONNECTED;
  wire NLW_inst_axis_prog_full_UNCONNECTED;
  wire NLW_inst_axis_sbiterr_UNCONNECTED;
  wire NLW_inst_axis_underflow_UNCONNECTED;
  wire NLW_inst_dbiterr_UNCONNECTED;
  wire NLW_inst_m_axi_arvalid_UNCONNECTED;
  wire NLW_inst_m_axi_awvalid_UNCONNECTED;
  wire NLW_inst_m_axi_bready_UNCONNECTED;
  wire NLW_inst_m_axi_rready_UNCONNECTED;
  wire NLW_inst_m_axi_wlast_UNCONNECTED;
  wire NLW_inst_m_axi_wvalid_UNCONNECTED;
  wire NLW_inst_m_axis_tlast_UNCONNECTED;
  wire NLW_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_inst_overflow_UNCONNECTED;
  wire NLW_inst_prog_empty_UNCONNECTED;
  wire NLW_inst_prog_full_UNCONNECTED;
  wire NLW_inst_rd_rst_busy_UNCONNECTED;
  wire NLW_inst_s_axi_arready_UNCONNECTED;
  wire NLW_inst_s_axi_awready_UNCONNECTED;
  wire NLW_inst_s_axi_bvalid_UNCONNECTED;
  wire NLW_inst_s_axi_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_rvalid_UNCONNECTED;
  wire NLW_inst_s_axi_wready_UNCONNECTED;
  wire NLW_inst_s_axis_tready_UNCONNECTED;
  wire NLW_inst_sbiterr_UNCONNECTED;
  wire NLW_inst_underflow_UNCONNECTED;
  wire NLW_inst_valid_UNCONNECTED;
  wire NLW_inst_wr_ack_UNCONNECTED;
  wire NLW_inst_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_inst_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_inst_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_inst_axis_wr_data_count_UNCONNECTED;
  wire [9:0]NLW_inst_data_count_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arcache_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awcache_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_wdata_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_wuser_UNCONNECTED;
  wire [63:0]NLW_inst_m_axis_tdata_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_tdest_UNCONNECTED;
  wire [7:0]NLW_inst_m_axis_tid_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_tkeep_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_inst_m_axis_tuser_UNCONNECTED;
  wire [4:0]NLW_inst_rd_data_count_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_inst_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_inst_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_ruser_UNCONNECTED;
  wire [4:0]NLW_inst_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "64" *) 
  (* C_AXIS_TDEST_WIDTH = "4" *) 
  (* C_AXIS_TID_WIDTH = "8" *) 
  (* C_AXIS_TKEEP_WIDTH = "4" *) 
  (* C_AXIS_TSTRB_WIDTH = "4" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "10" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "3" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "32" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "3" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FULL_FLAGS_RST_VAL = "1" *) 
  (* C_HAS_ALMOST_EMPTY = "1" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "0" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "0" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "0" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "1" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "1" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "1" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "2" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x72" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "13" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "12" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "5" *) 
  (* C_RD_DEPTH = "32" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "5" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "4" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "5" *) 
  (* C_WR_DEPTH = "32" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "5" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  design_1_axi_perf_mon_0_0_fifo_generator_v13_1_2 inst
       (.almost_empty(NLW_inst_almost_empty_UNCONNECTED),
        .almost_full(NLW_inst_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_inst_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_inst_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_inst_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_inst_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_inst_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_inst_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_inst_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_inst_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_inst_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_inst_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_inst_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_inst_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_inst_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_inst_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_inst_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_inst_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_inst_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_inst_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_inst_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_inst_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_inst_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_inst_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_inst_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_inst_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_inst_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_inst_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_inst_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_inst_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_inst_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_inst_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_inst_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_inst_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_inst_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_inst_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_inst_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_inst_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_inst_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_inst_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_inst_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_inst_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_inst_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_inst_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_inst_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_inst_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_inst_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_inst_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_inst_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_inst_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_inst_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_inst_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_inst_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_inst_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_inst_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_inst_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_inst_data_count_UNCONNECTED[9:0]),
        .dbiterr(NLW_inst_dbiterr_UNCONNECTED),
        .din(din),
        .dout(D),
        .empty(fifo_empty),
        .full(fifo_full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_inst_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_inst_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_inst_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_inst_m_axi_arid_UNCONNECTED[3:0]),
        .m_axi_arlen(NLW_inst_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_inst_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_inst_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_inst_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_inst_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_inst_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_inst_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_inst_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_inst_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_inst_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_inst_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_inst_m_axi_awid_UNCONNECTED[3:0]),
        .m_axi_awlen(NLW_inst_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_inst_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_inst_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_inst_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_inst_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_inst_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_inst_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_inst_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_bready(NLW_inst_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid({1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_inst_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_inst_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_inst_m_axi_wid_UNCONNECTED[3:0]),
        .m_axi_wlast(NLW_inst_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_inst_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_inst_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_inst_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_inst_m_axis_tdata_UNCONNECTED[63:0]),
        .m_axis_tdest(NLW_inst_m_axis_tdest_UNCONNECTED[3:0]),
        .m_axis_tid(NLW_inst_m_axis_tid_UNCONNECTED[7:0]),
        .m_axis_tkeep(NLW_inst_m_axis_tkeep_UNCONNECTED[3:0]),
        .m_axis_tlast(NLW_inst_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_inst_m_axis_tstrb_UNCONNECTED[3:0]),
        .m_axis_tuser(NLW_inst_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_inst_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_inst_overflow_UNCONNECTED),
        .prog_empty(NLW_inst_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_inst_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(core_aclk),
        .rd_data_count(NLW_inst_rd_data_count_UNCONNECTED[4:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_inst_rd_rst_busy_UNCONNECTED),
        .rst(inst_i_1_n_0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b1),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_inst_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_inst_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_inst_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_inst_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_inst_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_inst_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_inst_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_inst_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_inst_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_inst_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_inst_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tkeep({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_inst_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_inst_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_inst_underflow_UNCONNECTED),
        .valid(NLW_inst_valid_UNCONNECTED),
        .wr_ack(NLW_inst_wr_ack_UNCONNECTED),
        .wr_clk(ext_clk_0),
        .wr_data_count(NLW_inst_wr_data_count_UNCONNECTED[4:0]),
        .wr_en(fifo_wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_inst_wr_rst_busy_UNCONNECTED));
  LUT2 #(
    .INIT(4'h7)) 
    inst_i_1
       (.I0(ext_rstn_0),
        .I1(core_aresetn),
        .O(inst_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    inst_i_2
       (.I0(fifo_full),
        .O(fifo_wr_en));
  LUT1 #(
    .INIT(2'h1)) 
    inst_i_3
       (.I0(fifo_empty),
        .O(rd_en));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_axi_interface
   (Bus2IP_RdCE,
    s_axi_rvalid,
    s_axi_arready,
    s_axi_awready,
    s_axi_bvalid,
    \IER_reg[12] ,
    Q,
    Lat_Status_Reg_FOC_Rd_En_reg,
    Lat_Status_Reg_FOC_Rd_En_reg_0,
    Lat_Status_Reg_WIF_Rd_En_reg,
    Addr_3downto0_is_0x4,
    Lat_Status_Reg_Set_Rd_En_reg,
    Lat_Intr_Reg_GIE_Rd_En_reg,
    Lat_Intr_Reg_Set_Rd_En_reg,
    Lat_Intr_Reg_IER_Rd_En_reg,
    Lat_Intr_Reg_ISR_Rd_En_reg,
    Lat_Addr_3downto0_is_0x8_reg,
    E,
    Addr_7downto4_is_0x2,
    Lat_Sample_Interval_Rd_En_reg,
    Lat_Sel_Reg_Set_Rd_En_reg,
    Lat_Enlog_Reg_Set_Rd_En_reg,
    \GEN_METRIC_5.Range_Reg_5_CDC_reg[0] ,
    \GEN_METRIC_3.Range_Reg_3_CDC_reg[0] ,
    \GEN_METRIC_4.Range_Reg_4_CDC_reg[0] ,
    s_axi_wready,
    Event_Log_Set_Rd_En,
    Addr_7downto4_is_0x0,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[7] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ,
    Interval_Cnt_En0,
    \Sample_Interval_i_reg_CDC_reg[31] ,
    \IER_reg[12]_0 ,
    Metric_Sel_Reg_0_Rd_En,
    Metric_Sel_Reg_1_Rd_En,
    Global_Clk_Cnt_LSB_Rd_En,
    Global_Clk_Cnt_MSB_Rd_En,
    Global_Clk_Cnt_Set_Rd_En,
    Samp_Incr_Reg_Set_Rd_En,
    Samp_Metric_Cnt_Reg_Set_Rd_En,
    Control_Set_Rd_En,
    Latency_ID_Rd_En,
    ID_Mask_Rd_En,
    Control_Set_Wr_En,
    \Latency_WID_CDC_reg[15] ,
    \WID_Mask_CDC_reg[15] ,
    Incr_Reg_Set_Rd_En,
    Metric_Cnt_Reg_Set_Rd_En,
    Rng_Reg_Set_Rd_En,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ,
    \GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ,
    \GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ,
    Addr_7downto4_is_0x1,
    Addr_7downto4_is_0x3,
    Addr_7downto4_is_0x4,
    Addr_3downto0_is_0xC,
    Addr_7downto4_is_0x5,
    Addr_7downto4_is_0x6,
    Addr_7downto4_is_0x7,
    p_2_out,
    p_4_out,
    p_6_out7_out,
    p_9_out,
    p_14_out,
    p_13_out,
    p_10_out11_out,
    p_8_out,
    p_5_out,
    p_3_out,
    s_axi_rdata,
    s_level_out_bus_d6,
    s_axi_aclk,
    IP2Bus_DataValid_reg,
    s_axi_awvalid,
    s_axi_wvalid,
    s_axi_rready,
    s_axi_aresetn,
    s_axi_arvalid,
    s_axi_bready,
    s_axi_wdata,
    Acc_OF,
    Intr_Reg_ISR,
    Acc_OF_reg,
    Acc_OF_reg_0,
    Acc_OF_reg_1,
    Global_Clk_Cnt_OF,
    Sample_Interval_Cnt_Lapse,
    Acc_OF_reg_2,
    Acc_OF_reg_3,
    Acc_OF_reg_4,
    Acc_OF_reg_5,
    s_axi_araddr,
    s_axi_awaddr,
    IP2Bus_DataValid_reg_0,
    \IP2Bus_Data_reg[31] );
  output Bus2IP_RdCE;
  output s_axi_rvalid;
  output s_axi_arready;
  output s_axi_awready;
  output s_axi_bvalid;
  output \IER_reg[12] ;
  output [7:0]Q;
  output Lat_Status_Reg_FOC_Rd_En_reg;
  output Lat_Status_Reg_FOC_Rd_En_reg_0;
  output Lat_Status_Reg_WIF_Rd_En_reg;
  output Addr_3downto0_is_0x4;
  output Lat_Status_Reg_Set_Rd_En_reg;
  output Lat_Intr_Reg_GIE_Rd_En_reg;
  output Lat_Intr_Reg_Set_Rd_En_reg;
  output Lat_Intr_Reg_IER_Rd_En_reg;
  output Lat_Intr_Reg_ISR_Rd_En_reg;
  output Lat_Addr_3downto0_is_0x8_reg;
  output [0:0]E;
  output Addr_7downto4_is_0x2;
  output Lat_Sample_Interval_Rd_En_reg;
  output Lat_Sel_Reg_Set_Rd_En_reg;
  output Lat_Enlog_Reg_Set_Rd_En_reg;
  output [0:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[0] ;
  output [0:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[0] ;
  output [0:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[0] ;
  output s_axi_wready;
  output Event_Log_Set_Rd_En;
  output Addr_7downto4_is_0x0;
  output [0:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[7] ;
  output [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ;
  output Interval_Cnt_En0;
  output [0:0]\Sample_Interval_i_reg_CDC_reg[31] ;
  output [0:0]\IER_reg[12]_0 ;
  output Metric_Sel_Reg_0_Rd_En;
  output Metric_Sel_Reg_1_Rd_En;
  output Global_Clk_Cnt_LSB_Rd_En;
  output Global_Clk_Cnt_MSB_Rd_En;
  output Global_Clk_Cnt_Set_Rd_En;
  output Samp_Incr_Reg_Set_Rd_En;
  output Samp_Metric_Cnt_Reg_Set_Rd_En;
  output Control_Set_Rd_En;
  output Latency_ID_Rd_En;
  output ID_Mask_Rd_En;
  output Control_Set_Wr_En;
  output [0:0]\Latency_WID_CDC_reg[15] ;
  output [0:0]\WID_Mask_CDC_reg[15] ;
  output Incr_Reg_Set_Rd_En;
  output Metric_Cnt_Reg_Set_Rd_En;
  output Rng_Reg_Set_Rd_En;
  output [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ;
  output [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ;
  output [0:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ;
  output [0:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ;
  output [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ;
  output Addr_7downto4_is_0x1;
  output Addr_7downto4_is_0x3;
  output Addr_7downto4_is_0x4;
  output Addr_3downto0_is_0xC;
  output Addr_7downto4_is_0x5;
  output Addr_7downto4_is_0x6;
  output Addr_7downto4_is_0x7;
  output p_2_out;
  output p_4_out;
  output p_6_out7_out;
  output p_9_out;
  output p_14_out;
  output p_13_out;
  output p_10_out11_out;
  output p_8_out;
  output p_5_out;
  output p_3_out;
  output [31:0]s_axi_rdata;
  input [0:0]s_level_out_bus_d6;
  input s_axi_aclk;
  input IP2Bus_DataValid_reg;
  input s_axi_awvalid;
  input s_axi_wvalid;
  input s_axi_rready;
  input s_axi_aresetn;
  input s_axi_arvalid;
  input s_axi_bready;
  input [9:0]s_axi_wdata;
  input Acc_OF;
  input [9:0]Intr_Reg_ISR;
  input Acc_OF_reg;
  input Acc_OF_reg_0;
  input Acc_OF_reg_1;
  input Global_Clk_Cnt_OF;
  input Sample_Interval_Cnt_Lapse;
  input Acc_OF_reg_2;
  input Acc_OF_reg_3;
  input Acc_OF_reg_4;
  input Acc_OF_reg_5;
  input [15:0]s_axi_araddr;
  input [15:0]s_axi_awaddr;
  input [0:0]IP2Bus_DataValid_reg_0;
  input [31:0]\IP2Bus_Data_reg[31] ;

  wire Acc_OF;
  wire Acc_OF_reg;
  wire Acc_OF_reg_0;
  wire Acc_OF_reg_1;
  wire Acc_OF_reg_2;
  wire Acc_OF_reg_3;
  wire Acc_OF_reg_4;
  wire Acc_OF_reg_5;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Addr_7downto4_is_0x1;
  wire Addr_7downto4_is_0x2;
  wire Addr_7downto4_is_0x3;
  wire Addr_7downto4_is_0x4;
  wire Addr_7downto4_is_0x5;
  wire Addr_7downto4_is_0x6;
  wire Addr_7downto4_is_0x7;
  wire [15:0]Bus2IP_Addr;
  wire Bus2IP_RdCE;
  wire Bus2IP_WrCE;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [0:0]E;
  wire Event_Log_Set_Rd_En;
  wire [0:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ;
  wire \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ;
  wire [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ;
  wire [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ;
  wire [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ;
  wire [0:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[0] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2_n_0 ;
  wire [0:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[7] ;
  wire [0:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[0] ;
  wire [0:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[0] ;
  wire [0:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ;
  wire \GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ;
  wire \GEN_METRIC_7.Range_Reg_7_CDC[31]_i_3_n_0 ;
  wire [0:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_OF;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire ID_Mask_Rd_En;
  wire \IER_reg[12] ;
  wire [0:0]\IER_reg[12]_0 ;
  wire IP2Bus_DataValid_reg;
  wire [0:0]IP2Bus_DataValid_reg_0;
  wire [31:0]\IP2Bus_Data_reg[31] ;
  wire Incr_Reg_Set_Rd_En;
  wire Interval_Cnt_En0;
  wire [9:0]Intr_Reg_ISR;
  wire Intr_Reg_ISR_Wr_En;
  wire Lat_Addr_3downto0_is_0x8_reg;
  wire Lat_Enlog_Reg_Set_Rd_En_reg;
  wire Lat_Event_Log_Set_Rd_En_i_2_n_0;
  wire Lat_Event_Log_Set_Rd_En_i_3_n_0;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0;
  wire Lat_ID_Mask_Rd_En_i_2_n_0;
  wire Lat_Incr_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Intr_Reg_GIE_Rd_En_reg;
  wire Lat_Intr_Reg_IER_Rd_En_reg;
  wire Lat_Intr_Reg_ISR_Rd_En_reg;
  wire Lat_Intr_Reg_Set_Rd_En_reg;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0;
  wire Lat_Sample_Interval_Rd_En_reg;
  wire Lat_Sel_Reg_Set_Rd_En_reg;
  wire Lat_Status_Reg_FOC_Rd_En_reg;
  wire Lat_Status_Reg_FOC_Rd_En_reg_0;
  wire Lat_Status_Reg_Set_Rd_En_reg;
  wire Lat_Status_Reg_WIF_Rd_En_reg;
  wire Latency_ID_Rd_En;
  wire [0:0]\Latency_WID_CDC_reg[15] ;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metric_Sel_Reg_1_Rd_En;
  wire [7:0]Q;
  wire Rng_Reg_Set_Rd_En;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Sample_Interval_Cnt_Lapse;
  wire [0:0]\Sample_Interval_i_reg_CDC_reg[31] ;
  wire \WID_Mask_CDC[15]_i_2_n_0 ;
  wire [0:0]\WID_Mask_CDC_reg[15] ;
  wire arready_i0;
  wire arready_i_i_1_n_0;
  wire awready_i_i_1_n_0;
  wire \bus2ip_addr_i[15]_i_1_n_0 ;
  wire bvalid_i_2_n_0;
  wire p_10_out11_out;
  wire p_13_out;
  wire p_14_out;
  wire [15:0]p_2_in;
  wire p_2_out;
  wire p_3_out;
  wire p_4_in;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out7_out;
  wire p_8_out;
  wire p_9_out;
  wire rd_in_progress;
  wire rd_in_progress_i_1_n_0;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [9:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [0:0]s_level_out_bus_d6;
  wire wr_req_pend;
  wire [15:0]wr_req_pend_addr;
  wire wr_req_pend_i_1_n_0;
  wire wr_req_pend_pulse;
  wire write_req;
  wire write_req_i_1_n_0;

  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[0].ISR[0]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[0]),
        .I2(s_axi_aresetn),
        .I3(Global_Clk_Cnt_OF),
        .I4(Intr_Reg_ISR[0]),
        .O(p_14_out));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \GEN_ISR_REG[0].ISR[0]_i_2 
       (.I0(Bus2IP_Addr[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\IER_reg[12] ),
        .O(Intr_Reg_ISR_Wr_En));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[10].ISR[10]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[9]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF),
        .I4(Intr_Reg_ISR[9]),
        .O(p_2_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[1].ISR[1]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[1]),
        .I2(s_axi_aresetn),
        .I3(Sample_Interval_Cnt_Lapse),
        .I4(Intr_Reg_ISR[1]),
        .O(p_13_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[3].ISR[3]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[2]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF_reg_2),
        .I4(Intr_Reg_ISR[2]),
        .O(p_10_out11_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[4].ISR[4]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[3]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF_reg_1),
        .I4(Intr_Reg_ISR[3]),
        .O(p_9_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[5].ISR[5]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[4]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF_reg_3),
        .I4(Intr_Reg_ISR[4]),
        .O(p_8_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[6].ISR[6]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[5]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF_reg_0),
        .I4(Intr_Reg_ISR[5]),
        .O(p_6_out7_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[7].ISR[7]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[6]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF_reg_4),
        .I4(Intr_Reg_ISR[6]),
        .O(p_5_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[8].ISR[8]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[7]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF_reg),
        .I4(Intr_Reg_ISR[7]),
        .O(p_4_out));
  LUT5 #(
    .INIT(32'h70707000)) 
    \GEN_ISR_REG[9].ISR[9]_i_1 
       (.I0(Intr_Reg_ISR_Wr_En),
        .I1(s_axi_wdata[8]),
        .I2(s_axi_aresetn),
        .I3(Acc_OF_reg_5),
        .I4(Intr_Reg_ISR[8]),
        .O(p_3_out));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_METRIC_0.Metric_Sel_0_CDC[7]_i_1 
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2_n_0 ),
        .O(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_1 
       (.I0(Lat_Addr_3downto0_is_0x8_reg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2 
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .I5(Bus2IP_WrCE),
        .O(\GEN_METRIC_0.Range_Reg_0_CDC[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_METRIC_0.Range_Reg_0_CDC[31]_i_3 
       (.I0(s_axi_wvalid),
        .I1(write_req),
        .O(Bus2IP_WrCE));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_METRIC_1.Range_Reg_1_CDC[31]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_METRIC_2.Range_Reg_2_CDC[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_METRIC_3.Range_Reg_3_CDC[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_3.Range_Reg_3_CDC_reg[0] ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_1 
       (.I0(Lat_Addr_3downto0_is_0x8_reg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2_n_0 ),
        .O(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2 
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .I5(Bus2IP_WrCE),
        .O(\GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_METRIC_4.Range_Reg_4_CDC[31]_i_1 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_4.Range_Reg_4_CDC_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_METRIC_5.Range_Reg_5_CDC[31]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_5.Range_Reg_5_CDC_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00000400)) 
    \GEN_METRIC_6.Range_Reg_6_CDC[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \GEN_METRIC_7.Range_Reg_7_CDC[31]_i_1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ),
        .O(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    \GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2 
       (.I0(s_axi_wvalid),
        .I1(write_req),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_3_n_0 ),
        .I3(Lat_Addr_3downto0_is_0x8_reg),
        .O(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_METRIC_7.Range_Reg_7_CDC[31]_i_3 
       (.I0(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .I1(Q[7]),
        .I2(Q[6]),
        .I3(Bus2IP_Addr[10]),
        .I4(Bus2IP_Addr[11]),
        .O(\GEN_METRIC_7.Range_Reg_7_CDC[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    Global_Intr_En_i_2
       (.I0(\GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(\IER_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \IER[12]_i_1 
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(\IER_reg[12] ),
        .O(\IER_reg[12]_0 ));
  FDRE \IP2Bus_Data_sampled_reg[0] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [0]),
        .Q(s_axi_rdata[0]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[10] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [10]),
        .Q(s_axi_rdata[10]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[11] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [11]),
        .Q(s_axi_rdata[11]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[12] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [12]),
        .Q(s_axi_rdata[12]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[13] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [13]),
        .Q(s_axi_rdata[13]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[14] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [14]),
        .Q(s_axi_rdata[14]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[15] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [15]),
        .Q(s_axi_rdata[15]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[16] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [16]),
        .Q(s_axi_rdata[16]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[17] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [17]),
        .Q(s_axi_rdata[17]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[18] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [18]),
        .Q(s_axi_rdata[18]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[19] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [19]),
        .Q(s_axi_rdata[19]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[1] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [1]),
        .Q(s_axi_rdata[1]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[20] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [20]),
        .Q(s_axi_rdata[20]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[21] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [21]),
        .Q(s_axi_rdata[21]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[22] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [22]),
        .Q(s_axi_rdata[22]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[23] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [23]),
        .Q(s_axi_rdata[23]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[24] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [24]),
        .Q(s_axi_rdata[24]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[25] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [25]),
        .Q(s_axi_rdata[25]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[26] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [26]),
        .Q(s_axi_rdata[26]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[27] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [27]),
        .Q(s_axi_rdata[27]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[28] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [28]),
        .Q(s_axi_rdata[28]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[29] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [29]),
        .Q(s_axi_rdata[29]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[2] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [2]),
        .Q(s_axi_rdata[2]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[30] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [30]),
        .Q(s_axi_rdata[30]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[31] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [31]),
        .Q(s_axi_rdata[31]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[3] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [3]),
        .Q(s_axi_rdata[3]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[4] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [4]),
        .Q(s_axi_rdata[4]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[5] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [5]),
        .Q(s_axi_rdata[5]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[6] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [6]),
        .Q(s_axi_rdata[6]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[7] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [7]),
        .Q(s_axi_rdata[7]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[8] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [8]),
        .Q(s_axi_rdata[8]),
        .R(s_level_out_bus_d6));
  FDRE \IP2Bus_Data_sampled_reg[9] 
       (.C(s_axi_aclk),
        .CE(IP2Bus_DataValid_reg_0),
        .D(\IP2Bus_Data_reg[31] [9]),
        .Q(s_axi_rdata[9]),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    Interval_Cnt_En_i_1
       (.I0(Lat_Addr_3downto0_is_0x8_reg),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2_n_0 ),
        .O(Interval_Cnt_En0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    Lat_Addr_3downto0_is_0x4_i_1
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .O(Addr_3downto0_is_0x4));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    Lat_Addr_3downto0_is_0x8_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[1]),
        .I3(Bus2IP_Addr[0]),
        .O(Lat_Addr_3downto0_is_0x8_reg));
  LUT4 #(
    .INIT(16'h0008)) 
    Lat_Addr_3downto0_is_0xC_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Bus2IP_Addr[1]),
        .I3(Bus2IP_Addr[0]),
        .O(Addr_3downto0_is_0xC));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    Lat_Addr_7downto4_is_0x0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(Addr_7downto4_is_0x0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    Lat_Addr_7downto4_is_0x1_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(Addr_7downto4_is_0x1));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    Lat_Addr_7downto4_is_0x2_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(Addr_7downto4_is_0x2));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    Lat_Addr_7downto4_is_0x3_i_1
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(Addr_7downto4_is_0x3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    Lat_Addr_7downto4_is_0x4_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .O(Addr_7downto4_is_0x4));
  LUT4 #(
    .INIT(16'h0020)) 
    Lat_Addr_7downto4_is_0x5_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(Addr_7downto4_is_0x5));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    Lat_Addr_7downto4_is_0x6_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(Addr_7downto4_is_0x6));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    Lat_Addr_7downto4_is_0x7_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(Addr_7downto4_is_0x7));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Control_Set_Rd_En_i_1
       (.I0(Lat_Status_Reg_FOC_Rd_En_reg_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Lat_ID_Mask_Rd_En_i_2_n_0),
        .O(Control_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00001000)) 
    Lat_Enlog_Reg_Set_Rd_En_i_1
       (.I0(Bus2IP_Addr[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Lat_Enlog_Reg_Set_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    Lat_Event_Log_Set_Rd_En_i_1
       (.I0(Bus2IP_Addr[10]),
        .I1(Bus2IP_Addr[11]),
        .I2(Bus2IP_RdCE),
        .I3(Lat_Event_Log_Set_Rd_En_i_2_n_0),
        .I4(Addr_7downto4_is_0x0),
        .I5(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .O(Event_Log_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    Lat_Event_Log_Set_Rd_En_i_2
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(Lat_Event_Log_Set_Rd_En_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    Lat_Event_Log_Set_Rd_En_i_3
       (.I0(Bus2IP_Addr[14]),
        .I1(Bus2IP_Addr[12]),
        .I2(Bus2IP_Addr[15]),
        .I3(Bus2IP_Addr[13]),
        .O(Lat_Event_Log_Set_Rd_En_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    Lat_Global_Clk_Cnt_LSB_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Addr_3downto0_is_0x4),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(Global_Clk_Cnt_LSB_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Lat_Status_Reg_FOC_Rd_En_reg_0),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(Global_Clk_Cnt_MSB_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_2
       (.I0(Bus2IP_RdCE),
        .I1(Bus2IP_Addr[11]),
        .I2(Bus2IP_Addr[10]),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .O(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    Lat_Global_Clk_Cnt_MSB_Rd_En_i_3
       (.I0(Q[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Bus2IP_Addr[0]),
        .I3(Q[1]),
        .O(Lat_Status_Reg_FOC_Rd_En_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    Lat_Global_Clk_Cnt_Set_Rd_En_i_1
       (.I0(Q[4]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Global_Clk_Cnt_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_ID_Mask_Rd_En_i_1
       (.I0(Lat_Addr_3downto0_is_0x8_reg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Lat_ID_Mask_Rd_En_i_2_n_0),
        .O(ID_Mask_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFDFFFFFFFFF)) 
    Lat_ID_Mask_Rd_En_i_2
       (.I0(Bus2IP_RdCE),
        .I1(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .I2(Q[7]),
        .I3(Bus2IP_Addr[10]),
        .I4(Bus2IP_Addr[11]),
        .I5(Q[6]),
        .O(Lat_ID_Mask_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    Lat_Incr_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Incr_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    Lat_Incr_Reg_Set_Rd_En_i_2
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .I5(Bus2IP_RdCE),
        .O(Lat_Incr_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    Lat_Intr_Reg_GIE_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Lat_Intr_Reg_Set_Rd_En_reg),
        .O(Lat_Intr_Reg_GIE_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    Lat_Intr_Reg_IER_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Lat_Intr_Reg_IER_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    Lat_Intr_Reg_ISR_Rd_En_i_1
       (.I0(Lat_Addr_3downto0_is_0x8_reg),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Lat_Intr_Reg_ISR_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    Lat_Intr_Reg_Set_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(Lat_Intr_Reg_Set_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Lat_Latency_ID_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(Lat_ID_Mask_Rd_En_i_2_n_0),
        .O(Latency_ID_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    Lat_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Metric_Cnt_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    Lat_Metric_Sel_Reg_0_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[4]),
        .I4(Q[5]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Metric_Sel_Reg_0_Rd_En));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    Lat_Metric_Sel_Reg_1_Rd_En_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I5(Lat_Addr_3downto0_is_0x8_reg),
        .O(Metric_Sel_Reg_1_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    Lat_Rng_Reg_Set_Rd_En_i_1
       (.I0(Bus2IP_Addr[0]),
        .I1(Bus2IP_Addr[1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Lat_Incr_Reg_Set_Rd_En_i_2_n_0),
        .O(Rng_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    Lat_Samp_Incr_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(Samp_Incr_Reg_Set_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_1
       (.I0(Q[1]),
        .I1(Bus2IP_Addr[0]),
        .I2(Bus2IP_Addr[1]),
        .I3(Q[0]),
        .I4(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0),
        .O(Samp_Metric_Cnt_Reg_Set_Rd_En));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFBFF)) 
    Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2
       (.I0(Q[6]),
        .I1(Bus2IP_RdCE),
        .I2(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .I3(Q[7]),
        .I4(Bus2IP_Addr[10]),
        .I5(Bus2IP_Addr[11]),
        .O(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    Lat_Sample_Interval_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[5]),
        .O(Lat_Sample_Interval_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    Lat_Sel_Reg_Set_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(Lat_Sel_Reg_Set_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    Lat_Status_Reg_FOC_Rd_En_i_1
       (.I0(Lat_Status_Reg_FOC_Rd_En_reg_0),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Lat_Status_Reg_FOC_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    Lat_Status_Reg_Set_Rd_En_i_1
       (.I0(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .O(Lat_Status_Reg_Set_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    Lat_Status_Reg_WIF_Rd_En_i_1
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .O(Lat_Status_Reg_WIF_Rd_En_reg));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \Latency_WID_CDC[15]_i_1 
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\WID_Mask_CDC[15]_i_2_n_0 ),
        .O(\Latency_WID_CDC_reg[15] ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    Metrics_Cnt_En_i_1
       (.I0(Lat_Status_Reg_FOC_Rd_En_reg_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\WID_Mask_CDC[15]_i_2_n_0 ),
        .O(Control_Set_Wr_En));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \Sample_Interval_i_reg_CDC[31]_i_1 
       (.I0(Addr_3downto0_is_0x4),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC[7]_i_2_n_0 ),
        .O(\Sample_Interval_i_reg_CDC_reg[31] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \Sample_Time_Diff_Reg[31]_i_1 
       (.I0(Addr_7downto4_is_0x2),
        .I1(Lat_Global_Clk_Cnt_MSB_Rd_En_i_2_n_0),
        .I2(Bus2IP_Addr[0]),
        .I3(Bus2IP_Addr[1]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \WID_Mask_CDC[15]_i_1 
       (.I0(Lat_Addr_3downto0_is_0x8_reg),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[5]),
        .I4(Q[4]),
        .I5(\WID_Mask_CDC[15]_i_2_n_0 ),
        .O(\WID_Mask_CDC_reg[15] ));
  LUT6 #(
    .INIT(64'hFFEFFFFFFFFFFFFF)) 
    \WID_Mask_CDC[15]_i_2 
       (.I0(Bus2IP_Addr[11]),
        .I1(Bus2IP_Addr[10]),
        .I2(Q[7]),
        .I3(Lat_Event_Log_Set_Rd_En_i_3_n_0),
        .I4(Q[6]),
        .I5(Bus2IP_WrCE),
        .O(\WID_Mask_CDC[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    arready_i_i_1
       (.I0(rd_in_progress),
        .I1(Bus2IP_RdCE),
        .I2(s_axi_awvalid),
        .I3(write_req),
        .I4(s_axi_aresetn),
        .I5(arready_i0),
        .O(arready_i_i_1_n_0));
  FDRE arready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i_i_1_n_0),
        .Q(s_axi_arready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    awready_i_i_1
       (.I0(s_axi_rvalid),
        .I1(s_axi_arvalid),
        .I2(Bus2IP_RdCE),
        .I3(write_req),
        .I4(s_axi_aresetn),
        .I5(p_4_in),
        .O(awready_i_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    awready_i_i_2
       (.I0(s_axi_awready),
        .I1(s_axi_awvalid),
        .O(p_4_in));
  FDRE awready_i_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(awready_i_i_1_n_0),
        .Q(s_axi_awready),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[0]_i_1 
       (.I0(s_axi_araddr[0]),
        .I1(s_axi_awaddr[0]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[0]),
        .I5(arready_i0),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[10]_i_1 
       (.I0(s_axi_araddr[10]),
        .I1(s_axi_awaddr[10]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[10]),
        .I5(arready_i0),
        .O(p_2_in[10]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[11]_i_1 
       (.I0(s_axi_araddr[11]),
        .I1(s_axi_awaddr[11]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[11]),
        .I5(arready_i0),
        .O(p_2_in[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[12]_i_1 
       (.I0(s_axi_araddr[12]),
        .I1(s_axi_awaddr[12]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[12]),
        .I5(arready_i0),
        .O(p_2_in[12]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[13]_i_1 
       (.I0(s_axi_araddr[13]),
        .I1(s_axi_awaddr[13]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[13]),
        .I5(arready_i0),
        .O(p_2_in[13]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[14]_i_1 
       (.I0(s_axi_araddr[14]),
        .I1(s_axi_awaddr[14]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[14]),
        .I5(arready_i0),
        .O(p_2_in[14]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \bus2ip_addr_i[15]_i_1 
       (.I0(s_axi_awvalid),
        .I1(s_axi_awready),
        .I2(s_axi_arready),
        .I3(s_axi_arvalid),
        .I4(wr_req_pend),
        .O(\bus2ip_addr_i[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[15]_i_2 
       (.I0(s_axi_araddr[15]),
        .I1(s_axi_awaddr[15]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[15]),
        .I5(arready_i0),
        .O(p_2_in[15]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[1]_i_1 
       (.I0(s_axi_araddr[1]),
        .I1(s_axi_awaddr[1]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[1]),
        .I5(arready_i0),
        .O(p_2_in[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[2]_i_1 
       (.I0(s_axi_araddr[2]),
        .I1(s_axi_awaddr[2]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[2]),
        .I5(arready_i0),
        .O(p_2_in[2]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[3]_i_1 
       (.I0(s_axi_araddr[3]),
        .I1(s_axi_awaddr[3]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[3]),
        .I5(arready_i0),
        .O(p_2_in[3]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[4]_i_1 
       (.I0(s_axi_araddr[4]),
        .I1(s_axi_awaddr[4]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[4]),
        .I5(arready_i0),
        .O(p_2_in[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[5]_i_1 
       (.I0(s_axi_araddr[5]),
        .I1(s_axi_awaddr[5]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[5]),
        .I5(arready_i0),
        .O(p_2_in[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[6]_i_1 
       (.I0(s_axi_araddr[6]),
        .I1(s_axi_awaddr[6]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[6]),
        .I5(arready_i0),
        .O(p_2_in[6]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[7]_i_1 
       (.I0(s_axi_araddr[7]),
        .I1(s_axi_awaddr[7]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[7]),
        .I5(arready_i0),
        .O(p_2_in[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[8]_i_1 
       (.I0(s_axi_araddr[8]),
        .I1(s_axi_awaddr[8]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[8]),
        .I5(arready_i0),
        .O(p_2_in[8]));
  LUT6 #(
    .INIT(64'hAAAAAAAACFFFC000)) 
    \bus2ip_addr_i[9]_i_1 
       (.I0(s_axi_araddr[9]),
        .I1(s_axi_awaddr[9]),
        .I2(s_axi_awready),
        .I3(s_axi_awvalid),
        .I4(wr_req_pend_addr[9]),
        .I5(arready_i0),
        .O(p_2_in[9]));
  FDRE \bus2ip_addr_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[0]),
        .Q(Bus2IP_Addr[0]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[10]),
        .Q(Bus2IP_Addr[10]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[11]),
        .Q(Bus2IP_Addr[11]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[12]),
        .Q(Bus2IP_Addr[12]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[13]),
        .Q(Bus2IP_Addr[13]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[14]),
        .Q(Bus2IP_Addr[14]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[15]),
        .Q(Bus2IP_Addr[15]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[1]),
        .Q(Bus2IP_Addr[1]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[2]),
        .Q(Q[0]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[3]),
        .Q(Q[1]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[4]),
        .Q(Q[2]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[5]),
        .Q(Q[3]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[6]),
        .Q(Q[4]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[7]),
        .Q(Q[5]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[8]),
        .Q(Q[6]),
        .R(s_level_out_bus_d6));
  FDRE \bus2ip_addr_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i[15]_i_1_n_0 ),
        .D(p_2_in[9]),
        .Q(Q[7]),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    bvalid_i_2
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .I2(s_axi_wvalid),
        .I3(s_axi_bready),
        .I4(s_axi_bvalid),
        .O(bvalid_i_2_n_0));
  FDRE bvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(bvalid_i_2_n_0),
        .Q(s_axi_bvalid),
        .R(s_level_out_bus_d6));
  LUT4 #(
    .INIT(16'hBFAA)) 
    rd_in_progress_i_1
       (.I0(Bus2IP_RdCE),
        .I1(s_axi_rvalid),
        .I2(s_axi_rready),
        .I3(rd_in_progress),
        .O(rd_in_progress_i_1_n_0));
  FDRE rd_in_progress_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(rd_in_progress_i_1_n_0),
        .Q(rd_in_progress),
        .R(s_level_out_bus_d6));
  LUT2 #(
    .INIT(4'h8)) 
    read_req_i_1
       (.I0(s_axi_arready),
        .I1(s_axi_arvalid),
        .O(arready_i0));
  FDRE read_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(arready_i0),
        .Q(Bus2IP_RdCE),
        .R(s_level_out_bus_d6));
  FDRE rvalid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(IP2Bus_DataValid_reg),
        .Q(s_axi_rvalid),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h2)) 
    s_axi_wready_INST_0
       (.I0(write_req),
        .I1(Bus2IP_RdCE),
        .O(s_axi_wready));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_req_pend_addr[15]_i_1 
       (.I0(s_axi_arvalid),
        .I1(s_axi_arready),
        .I2(s_axi_awvalid),
        .I3(s_axi_awready),
        .O(wr_req_pend_pulse));
  FDRE \wr_req_pend_addr_reg[0] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[0]),
        .Q(wr_req_pend_addr[0]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[10] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[10]),
        .Q(wr_req_pend_addr[10]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[11] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[11]),
        .Q(wr_req_pend_addr[11]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[12] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[12]),
        .Q(wr_req_pend_addr[12]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[13] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[13]),
        .Q(wr_req_pend_addr[13]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[14] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[14]),
        .Q(wr_req_pend_addr[14]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[15] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[15]),
        .Q(wr_req_pend_addr[15]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[1] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[1]),
        .Q(wr_req_pend_addr[1]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[2] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[2]),
        .Q(wr_req_pend_addr[2]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[3] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[3]),
        .Q(wr_req_pend_addr[3]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[4] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[4]),
        .Q(wr_req_pend_addr[4]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[5] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[5]),
        .Q(wr_req_pend_addr[5]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[6] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[6]),
        .Q(wr_req_pend_addr[6]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[7] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[7]),
        .Q(wr_req_pend_addr[7]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[8] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[8]),
        .Q(wr_req_pend_addr[8]),
        .R(s_level_out_bus_d6));
  FDRE \wr_req_pend_addr_reg[9] 
       (.C(s_axi_aclk),
        .CE(wr_req_pend_pulse),
        .D(s_axi_awaddr[9]),
        .Q(wr_req_pend_addr[9]),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    wr_req_pend_i_1
       (.I0(s_axi_awready),
        .I1(s_axi_awvalid),
        .I2(s_axi_arready),
        .I3(s_axi_arvalid),
        .I4(Bus2IP_RdCE),
        .I5(wr_req_pend),
        .O(wr_req_pend_i_1_n_0));
  FDRE wr_req_pend_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(wr_req_pend_i_1_n_0),
        .Q(wr_req_pend),
        .R(s_level_out_bus_d6));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    write_req_i_1
       (.I0(s_axi_awvalid),
        .I1(s_axi_awready),
        .I2(write_req),
        .I3(s_axi_wvalid),
        .O(write_req_i_1_n_0));
  FDRE write_req_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(write_req_i_1_n_0),
        .Q(write_req),
        .R(s_level_out_bus_d6));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync
   (out,
    s_out_d6_reg_0,
    E,
    SR,
    s_axi_aclk,
    core_aresetn,
    core_aclk,
    s_out_re,
    Bus2IP_RdCE);
  output out;
  output s_out_d6_reg_0;
  output [0:0]E;
  input [0:0]SR;
  input s_axi_aclk;
  input [0:0]core_aresetn;
  input core_aclk;
  input s_out_re;
  input Bus2IP_RdCE;

  wire Bus2IP_RdCE;
  wire [0:0]SR;
  wire core_aclk;
  wire [0:0]core_aresetn;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign E[0] = scndry_out_int_d1;
  assign out = s_out_d4;
  assign s_out_d6_reg_0 = s_out_d5;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT2 #(
    .INIT(4'h6)) 
    p_in_d1_cdc_from_i_1
       (.I0(p_in_d1_cdc_from),
        .I1(Bus2IP_RdCE),
        .O(p_in_d1_cdc_from_reg0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(core_aresetn));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_out_re),
        .Q(scndry_out_int_d1),
        .R(core_aresetn));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync_3
   (s_out_d1_cdc_to_reg_0,
    s_out_d5_reg_0,
    s_out_d6_reg_0,
    out,
    D,
    \IP2Bus_Data_reg[31] ,
    SR,
    p_in_d1_cdc_from_reg0,
    core_aclk,
    s_axi_aresetn_0,
    s_axi_aclk,
    s_out_re_7,
    Lat_Status_Reg_FOC_Rd_En,
    Lat_Status_Reg_WIF_Rd_En,
    Metric_ram_Out_Reg_CDCR,
    Metrics_Cnt_En_reg,
    \s_level_out_bus_d4_reg[31] ,
    Q,
    Metrics_Cnt_Reset_reg,
    \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] ,
    \Sample_Time_Diff_Reg_reg[31] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ,
    Use_Ext_Trigger_reg,
    \Latency_WID_CDC_reg[15] ,
    En_Id_Based_reg,
    Wr_Lat_Start,
    Wr_Lat_End,
    Rd_Lat_Start_CDC_reg,
    Rd_Lat_End,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] ,
    \GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ,
    \WID_Mask_CDC_reg[15] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] ,
    \RID_Mask_CDC_reg[15] ,
    \Latency_RID_CDC_reg[15] ,
    Lat_Status_Reg_Set_Rd_En,
    Lat_Sample_Interval_Rd_En,
    Lat_Global_Clk_Cnt_Set_Rd_En,
    Lat_Sel_Reg_Set_Rd_En,
    Global_Clk_Cnt_En_sync,
    Global_Clk_Cnt_Reset_sync,
    Lat_Control_Set_Rd_En,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ,
    Lat_Latency_ID_Rd_En,
    Lat_ID_Mask_Rd_En,
    \Sample_Interval_i_reg_CDC_reg[31] ,
    Lat_Intr_Reg_GIE_Rd_En,
    Global_Intr_En,
    Lat_Intr_Reg_Set_Rd_En,
    Lat_Addr_7downto4_is_0x1,
    \IER_reg[12] ,
    Intr_Reg_ISR,
    Lat_Addr_7downto4_is_0x2,
    Lat_Intr_Reg_IER_Rd_En,
    Lat_Intr_Reg_ISR_Rd_En_reg,
    Lat_Addr_7downto4_is_0x7,
    \GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ,
    Lat_Addr_7downto4_is_0x6,
    Lat_Rng_Reg_Set_Rd_En_reg,
    Lat_Samp_Incr_Reg_Set_Rd_En_reg,
    Lat_Addr_7downto4_is_0x0,
    Lat_Rng_Reg_Set_Rd_En,
    Lat_Addr_7downto4_is_0x3,
    \GEN_METRIC_3.Range_Reg_3_CDC_reg[31] ,
    \GEN_METRIC_5.Range_Reg_5_CDC_reg[31] ,
    \GEN_METRIC_4.Range_Reg_4_CDC_reg[31] ,
    Lat_Addr_7downto4_is_0x4,
    Lat_Addr_7downto4_is_0x5,
    Interval_Cnt_En,
    Interval_Cnt_Ld_sync,
    Lat_Metric_Sel_Reg_0_Rd_En,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] ,
    s_axi_aresetn,
    Lat_Addr_3downto0_is_0xC,
    Lat_Addr_3downto0_is_0x8,
    Lat_Global_Clk_Cnt_MSB_Rd_En,
    Lat_Global_Clk_Cnt_LSB_Rd_En,
    Lat_Metric_Sel_Reg_1_Rd_En,
    Lat_Addr_3downto0_is_0x4,
    Reset_On_Sample_Int_Lapse_sync);
  output s_out_d1_cdc_to_reg_0;
  output s_out_d5_reg_0;
  output s_out_d6_reg_0;
  output out;
  output [31:0]D;
  output [1:0]\IP2Bus_Data_reg[31] ;
  input [0:0]SR;
  input p_in_d1_cdc_from_reg0;
  input core_aclk;
  input [0:0]s_axi_aresetn_0;
  input s_axi_aclk;
  input s_out_re_7;
  input Lat_Status_Reg_FOC_Rd_En;
  input Lat_Status_Reg_WIF_Rd_En;
  input [31:0]Metric_ram_Out_Reg_CDCR;
  input Metrics_Cnt_En_reg;
  input [31:0]\s_level_out_bus_d4_reg[31] ;
  input [7:0]Q;
  input Metrics_Cnt_Reset_reg;
  input [31:0]\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] ;
  input [31:0]\Sample_Time_Diff_Reg_reg[31] ;
  input [7:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ;
  input Use_Ext_Trigger_reg;
  input [15:0]\Latency_WID_CDC_reg[15] ;
  input En_Id_Based_reg;
  input Wr_Lat_Start;
  input Wr_Lat_End;
  input Rd_Lat_Start_CDC_reg;
  input Rd_Lat_End;
  input [7:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] ;
  input [7:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] ;
  input [31:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ;
  input [15:0]\WID_Mask_CDC_reg[15] ;
  input [7:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] ;
  input [7:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] ;
  input [15:0]\RID_Mask_CDC_reg[15] ;
  input [15:0]\Latency_RID_CDC_reg[15] ;
  input Lat_Status_Reg_Set_Rd_En;
  input Lat_Sample_Interval_Rd_En;
  input Lat_Global_Clk_Cnt_Set_Rd_En;
  input Lat_Sel_Reg_Set_Rd_En;
  input Global_Clk_Cnt_En_sync;
  input Global_Clk_Cnt_Reset_sync;
  input Lat_Control_Set_Rd_En;
  input [31:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ;
  input [31:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ;
  input [31:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ;
  input Lat_Latency_ID_Rd_En;
  input Lat_ID_Mask_Rd_En;
  input [31:0]\Sample_Interval_i_reg_CDC_reg[31] ;
  input Lat_Intr_Reg_GIE_Rd_En;
  input Global_Intr_En;
  input Lat_Intr_Reg_Set_Rd_En;
  input Lat_Addr_7downto4_is_0x1;
  input [11:0]\IER_reg[12] ;
  input [9:0]Intr_Reg_ISR;
  input Lat_Addr_7downto4_is_0x2;
  input Lat_Intr_Reg_IER_Rd_En;
  input Lat_Intr_Reg_ISR_Rd_En_reg;
  input Lat_Addr_7downto4_is_0x7;
  input [31:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ;
  input Lat_Addr_7downto4_is_0x6;
  input Lat_Rng_Reg_Set_Rd_En_reg;
  input Lat_Samp_Incr_Reg_Set_Rd_En_reg;
  input Lat_Addr_7downto4_is_0x0;
  input Lat_Rng_Reg_Set_Rd_En;
  input Lat_Addr_7downto4_is_0x3;
  input [31:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] ;
  input [31:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] ;
  input [31:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] ;
  input Lat_Addr_7downto4_is_0x4;
  input Lat_Addr_7downto4_is_0x5;
  input Interval_Cnt_En;
  input Interval_Cnt_Ld_sync;
  input Lat_Metric_Sel_Reg_0_Rd_En;
  input [7:0]\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] ;
  input [7:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] ;
  input s_axi_aresetn;
  input Lat_Addr_3downto0_is_0xC;
  input Lat_Addr_3downto0_is_0x8;
  input Lat_Global_Clk_Cnt_MSB_Rd_En;
  input Lat_Global_Clk_Cnt_LSB_Rd_En;
  input Lat_Metric_Sel_Reg_1_Rd_En;
  input Lat_Addr_3downto0_is_0x4;
  input Reset_On_Sample_Int_Lapse_sync;

  wire [31:0]D;
  wire En_Id_Based_reg;
  wire [31:0]\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] ;
  wire [7:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ;
  wire [31:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ;
  wire [7:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] ;
  wire [31:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ;
  wire [7:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] ;
  wire [31:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ;
  wire [7:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] ;
  wire [31:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] ;
  wire [31:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] ;
  wire [7:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] ;
  wire [31:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] ;
  wire [7:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] ;
  wire [31:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ;
  wire [7:0]\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] ;
  wire [31:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_Reset_sync;
  wire Global_Intr_En;
  wire [11:0]\IER_reg[12] ;
  wire \IP2Bus_Data[0]_i_10_n_0 ;
  wire \IP2Bus_Data[0]_i_11_n_0 ;
  wire \IP2Bus_Data[0]_i_12_n_0 ;
  wire \IP2Bus_Data[0]_i_13_n_0 ;
  wire \IP2Bus_Data[0]_i_14_n_0 ;
  wire \IP2Bus_Data[0]_i_15_n_0 ;
  wire \IP2Bus_Data[0]_i_2_n_0 ;
  wire \IP2Bus_Data[0]_i_3_n_0 ;
  wire \IP2Bus_Data[0]_i_4_n_0 ;
  wire \IP2Bus_Data[0]_i_5_n_0 ;
  wire \IP2Bus_Data[0]_i_6_n_0 ;
  wire \IP2Bus_Data[0]_i_7_n_0 ;
  wire \IP2Bus_Data[0]_i_8_n_0 ;
  wire \IP2Bus_Data[0]_i_9_n_0 ;
  wire \IP2Bus_Data[10]_i_10_n_0 ;
  wire \IP2Bus_Data[10]_i_11_n_0 ;
  wire \IP2Bus_Data[10]_i_12_n_0 ;
  wire \IP2Bus_Data[10]_i_2_n_0 ;
  wire \IP2Bus_Data[10]_i_3_n_0 ;
  wire \IP2Bus_Data[10]_i_4_n_0 ;
  wire \IP2Bus_Data[10]_i_5_n_0 ;
  wire \IP2Bus_Data[10]_i_6_n_0 ;
  wire \IP2Bus_Data[10]_i_7_n_0 ;
  wire \IP2Bus_Data[10]_i_8_n_0 ;
  wire \IP2Bus_Data[10]_i_9_n_0 ;
  wire \IP2Bus_Data[11]_i_2_n_0 ;
  wire \IP2Bus_Data[11]_i_3_n_0 ;
  wire \IP2Bus_Data[11]_i_4_n_0 ;
  wire \IP2Bus_Data[11]_i_5_n_0 ;
  wire \IP2Bus_Data[11]_i_6_n_0 ;
  wire \IP2Bus_Data[11]_i_7_n_0 ;
  wire \IP2Bus_Data[11]_i_8_n_0 ;
  wire \IP2Bus_Data[11]_i_9_n_0 ;
  wire \IP2Bus_Data[12]_i_10_n_0 ;
  wire \IP2Bus_Data[12]_i_11_n_0 ;
  wire \IP2Bus_Data[12]_i_14_n_0 ;
  wire \IP2Bus_Data[12]_i_2_n_0 ;
  wire \IP2Bus_Data[12]_i_3_n_0 ;
  wire \IP2Bus_Data[12]_i_4_n_0 ;
  wire \IP2Bus_Data[12]_i_5_n_0 ;
  wire \IP2Bus_Data[12]_i_6_n_0 ;
  wire \IP2Bus_Data[12]_i_7_n_0 ;
  wire \IP2Bus_Data[12]_i_8_n_0 ;
  wire \IP2Bus_Data[12]_i_9_n_0 ;
  wire \IP2Bus_Data[13]_i_2_n_0 ;
  wire \IP2Bus_Data[13]_i_3_n_0 ;
  wire \IP2Bus_Data[13]_i_4_n_0 ;
  wire \IP2Bus_Data[13]_i_5_n_0 ;
  wire \IP2Bus_Data[13]_i_6_n_0 ;
  wire \IP2Bus_Data[13]_i_7_n_0 ;
  wire \IP2Bus_Data[13]_i_8_n_0 ;
  wire \IP2Bus_Data[14]_i_2_n_0 ;
  wire \IP2Bus_Data[14]_i_3_n_0 ;
  wire \IP2Bus_Data[14]_i_4_n_0 ;
  wire \IP2Bus_Data[14]_i_5_n_0 ;
  wire \IP2Bus_Data[14]_i_6_n_0 ;
  wire \IP2Bus_Data[14]_i_7_n_0 ;
  wire \IP2Bus_Data[14]_i_8_n_0 ;
  wire \IP2Bus_Data[15]_i_2_n_0 ;
  wire \IP2Bus_Data[15]_i_3_n_0 ;
  wire \IP2Bus_Data[15]_i_4_n_0 ;
  wire \IP2Bus_Data[15]_i_5_n_0 ;
  wire \IP2Bus_Data[15]_i_6_n_0 ;
  wire \IP2Bus_Data[15]_i_7_n_0 ;
  wire \IP2Bus_Data[15]_i_8_n_0 ;
  wire \IP2Bus_Data[16]_i_2_n_0 ;
  wire \IP2Bus_Data[16]_i_3_n_0 ;
  wire \IP2Bus_Data[16]_i_4_n_0 ;
  wire \IP2Bus_Data[16]_i_5_n_0 ;
  wire \IP2Bus_Data[16]_i_6_n_0 ;
  wire \IP2Bus_Data[16]_i_7_n_0 ;
  wire \IP2Bus_Data[16]_i_8_n_0 ;
  wire \IP2Bus_Data[17]_i_10_n_0 ;
  wire \IP2Bus_Data[17]_i_2_n_0 ;
  wire \IP2Bus_Data[17]_i_3_n_0 ;
  wire \IP2Bus_Data[17]_i_4_n_0 ;
  wire \IP2Bus_Data[17]_i_5_n_0 ;
  wire \IP2Bus_Data[17]_i_6_n_0 ;
  wire \IP2Bus_Data[17]_i_7_n_0 ;
  wire \IP2Bus_Data[17]_i_8_n_0 ;
  wire \IP2Bus_Data[17]_i_9_n_0 ;
  wire \IP2Bus_Data[18]_i_2_n_0 ;
  wire \IP2Bus_Data[18]_i_3_n_0 ;
  wire \IP2Bus_Data[18]_i_4_n_0 ;
  wire \IP2Bus_Data[18]_i_5_n_0 ;
  wire \IP2Bus_Data[18]_i_6_n_0 ;
  wire \IP2Bus_Data[18]_i_7_n_0 ;
  wire \IP2Bus_Data[18]_i_8_n_0 ;
  wire \IP2Bus_Data[19]_i_2_n_0 ;
  wire \IP2Bus_Data[19]_i_3_n_0 ;
  wire \IP2Bus_Data[19]_i_4_n_0 ;
  wire \IP2Bus_Data[19]_i_5_n_0 ;
  wire \IP2Bus_Data[19]_i_6_n_0 ;
  wire \IP2Bus_Data[19]_i_7_n_0 ;
  wire \IP2Bus_Data[19]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_10_n_0 ;
  wire \IP2Bus_Data[1]_i_11_n_0 ;
  wire \IP2Bus_Data[1]_i_12_n_0 ;
  wire \IP2Bus_Data[1]_i_13_n_0 ;
  wire \IP2Bus_Data[1]_i_14_n_0 ;
  wire \IP2Bus_Data[1]_i_15_n_0 ;
  wire \IP2Bus_Data[1]_i_16_n_0 ;
  wire \IP2Bus_Data[1]_i_17_n_0 ;
  wire \IP2Bus_Data[1]_i_2_n_0 ;
  wire \IP2Bus_Data[1]_i_3_n_0 ;
  wire \IP2Bus_Data[1]_i_4_n_0 ;
  wire \IP2Bus_Data[1]_i_5_n_0 ;
  wire \IP2Bus_Data[1]_i_6_n_0 ;
  wire \IP2Bus_Data[1]_i_7_n_0 ;
  wire \IP2Bus_Data[1]_i_8_n_0 ;
  wire \IP2Bus_Data[1]_i_9_n_0 ;
  wire \IP2Bus_Data[20]_i_2_n_0 ;
  wire \IP2Bus_Data[20]_i_3_n_0 ;
  wire \IP2Bus_Data[20]_i_4_n_0 ;
  wire \IP2Bus_Data[20]_i_5_n_0 ;
  wire \IP2Bus_Data[20]_i_6_n_0 ;
  wire \IP2Bus_Data[20]_i_7_n_0 ;
  wire \IP2Bus_Data[20]_i_8_n_0 ;
  wire \IP2Bus_Data[21]_i_2_n_0 ;
  wire \IP2Bus_Data[21]_i_3_n_0 ;
  wire \IP2Bus_Data[21]_i_4_n_0 ;
  wire \IP2Bus_Data[21]_i_5_n_0 ;
  wire \IP2Bus_Data[21]_i_6_n_0 ;
  wire \IP2Bus_Data[21]_i_7_n_0 ;
  wire \IP2Bus_Data[21]_i_8_n_0 ;
  wire \IP2Bus_Data[22]_i_2_n_0 ;
  wire \IP2Bus_Data[22]_i_3_n_0 ;
  wire \IP2Bus_Data[22]_i_4_n_0 ;
  wire \IP2Bus_Data[22]_i_5_n_0 ;
  wire \IP2Bus_Data[22]_i_6_n_0 ;
  wire \IP2Bus_Data[22]_i_7_n_0 ;
  wire \IP2Bus_Data[22]_i_8_n_0 ;
  wire \IP2Bus_Data[23]_i_2_n_0 ;
  wire \IP2Bus_Data[23]_i_3_n_0 ;
  wire \IP2Bus_Data[23]_i_4_n_0 ;
  wire \IP2Bus_Data[23]_i_5_n_0 ;
  wire \IP2Bus_Data[23]_i_6_n_0 ;
  wire \IP2Bus_Data[23]_i_7_n_0 ;
  wire \IP2Bus_Data[23]_i_8_n_0 ;
  wire \IP2Bus_Data[24]_i_2_n_0 ;
  wire \IP2Bus_Data[24]_i_3_n_0 ;
  wire \IP2Bus_Data[24]_i_4_n_0 ;
  wire \IP2Bus_Data[24]_i_5_n_0 ;
  wire \IP2Bus_Data[24]_i_6_n_0 ;
  wire \IP2Bus_Data[24]_i_7_n_0 ;
  wire \IP2Bus_Data[24]_i_8_n_0 ;
  wire \IP2Bus_Data[25]_i_2_n_0 ;
  wire \IP2Bus_Data[25]_i_3_n_0 ;
  wire \IP2Bus_Data[25]_i_4_n_0 ;
  wire \IP2Bus_Data[25]_i_5_n_0 ;
  wire \IP2Bus_Data[25]_i_6_n_0 ;
  wire \IP2Bus_Data[25]_i_7_n_0 ;
  wire \IP2Bus_Data[25]_i_8_n_0 ;
  wire \IP2Bus_Data[26]_i_2_n_0 ;
  wire \IP2Bus_Data[26]_i_3_n_0 ;
  wire \IP2Bus_Data[26]_i_4_n_0 ;
  wire \IP2Bus_Data[26]_i_5_n_0 ;
  wire \IP2Bus_Data[26]_i_6_n_0 ;
  wire \IP2Bus_Data[26]_i_7_n_0 ;
  wire \IP2Bus_Data[26]_i_8_n_0 ;
  wire \IP2Bus_Data[27]_i_2_n_0 ;
  wire \IP2Bus_Data[27]_i_3_n_0 ;
  wire \IP2Bus_Data[27]_i_4_n_0 ;
  wire \IP2Bus_Data[27]_i_5_n_0 ;
  wire \IP2Bus_Data[27]_i_6_n_0 ;
  wire \IP2Bus_Data[27]_i_7_n_0 ;
  wire \IP2Bus_Data[27]_i_8_n_0 ;
  wire \IP2Bus_Data[28]_i_2_n_0 ;
  wire \IP2Bus_Data[28]_i_3_n_0 ;
  wire \IP2Bus_Data[28]_i_4_n_0 ;
  wire \IP2Bus_Data[28]_i_5_n_0 ;
  wire \IP2Bus_Data[28]_i_6_n_0 ;
  wire \IP2Bus_Data[28]_i_7_n_0 ;
  wire \IP2Bus_Data[28]_i_8_n_0 ;
  wire \IP2Bus_Data[29]_i_2_n_0 ;
  wire \IP2Bus_Data[29]_i_3_n_0 ;
  wire \IP2Bus_Data[29]_i_4_n_0 ;
  wire \IP2Bus_Data[29]_i_5_n_0 ;
  wire \IP2Bus_Data[29]_i_6_n_0 ;
  wire \IP2Bus_Data[29]_i_7_n_0 ;
  wire \IP2Bus_Data[29]_i_8_n_0 ;
  wire \IP2Bus_Data[2]_i_10_n_0 ;
  wire \IP2Bus_Data[2]_i_2_n_0 ;
  wire \IP2Bus_Data[2]_i_3_n_0 ;
  wire \IP2Bus_Data[2]_i_4_n_0 ;
  wire \IP2Bus_Data[2]_i_5_n_0 ;
  wire \IP2Bus_Data[2]_i_6_n_0 ;
  wire \IP2Bus_Data[2]_i_7_n_0 ;
  wire \IP2Bus_Data[2]_i_8_n_0 ;
  wire \IP2Bus_Data[2]_i_9_n_0 ;
  wire \IP2Bus_Data[30]_i_2_n_0 ;
  wire \IP2Bus_Data[30]_i_3_n_0 ;
  wire \IP2Bus_Data[30]_i_4_n_0 ;
  wire \IP2Bus_Data[30]_i_5_n_0 ;
  wire \IP2Bus_Data[30]_i_6_n_0 ;
  wire \IP2Bus_Data[30]_i_7_n_0 ;
  wire \IP2Bus_Data[30]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_10_n_0 ;
  wire \IP2Bus_Data[31]_i_11_n_0 ;
  wire \IP2Bus_Data[31]_i_12_n_0 ;
  wire \IP2Bus_Data[31]_i_13_n_0 ;
  wire \IP2Bus_Data[31]_i_14_n_0 ;
  wire \IP2Bus_Data[31]_i_15_n_0 ;
  wire \IP2Bus_Data[31]_i_16_n_0 ;
  wire \IP2Bus_Data[31]_i_17_n_0 ;
  wire \IP2Bus_Data[31]_i_18_n_0 ;
  wire \IP2Bus_Data[31]_i_19_n_0 ;
  wire \IP2Bus_Data[31]_i_20_n_0 ;
  wire \IP2Bus_Data[31]_i_21_n_0 ;
  wire \IP2Bus_Data[31]_i_22_n_0 ;
  wire \IP2Bus_Data[31]_i_23_n_0 ;
  wire \IP2Bus_Data[31]_i_24_n_0 ;
  wire \IP2Bus_Data[31]_i_25_n_0 ;
  wire \IP2Bus_Data[31]_i_3_n_0 ;
  wire \IP2Bus_Data[31]_i_4_n_0 ;
  wire \IP2Bus_Data[31]_i_5_n_0 ;
  wire \IP2Bus_Data[31]_i_6_n_0 ;
  wire \IP2Bus_Data[31]_i_7_n_0 ;
  wire \IP2Bus_Data[31]_i_8_n_0 ;
  wire \IP2Bus_Data[31]_i_9_n_0 ;
  wire \IP2Bus_Data[3]_i_10_n_0 ;
  wire \IP2Bus_Data[3]_i_2_n_0 ;
  wire \IP2Bus_Data[3]_i_3_n_0 ;
  wire \IP2Bus_Data[3]_i_4_n_0 ;
  wire \IP2Bus_Data[3]_i_5_n_0 ;
  wire \IP2Bus_Data[3]_i_6_n_0 ;
  wire \IP2Bus_Data[3]_i_7_n_0 ;
  wire \IP2Bus_Data[3]_i_8_n_0 ;
  wire \IP2Bus_Data[3]_i_9_n_0 ;
  wire \IP2Bus_Data[4]_i_10_n_0 ;
  wire \IP2Bus_Data[4]_i_2_n_0 ;
  wire \IP2Bus_Data[4]_i_3_n_0 ;
  wire \IP2Bus_Data[4]_i_4_n_0 ;
  wire \IP2Bus_Data[4]_i_5_n_0 ;
  wire \IP2Bus_Data[4]_i_6_n_0 ;
  wire \IP2Bus_Data[4]_i_7_n_0 ;
  wire \IP2Bus_Data[4]_i_8_n_0 ;
  wire \IP2Bus_Data[4]_i_9_n_0 ;
  wire \IP2Bus_Data[5]_i_10_n_0 ;
  wire \IP2Bus_Data[5]_i_2_n_0 ;
  wire \IP2Bus_Data[5]_i_3_n_0 ;
  wire \IP2Bus_Data[5]_i_4_n_0 ;
  wire \IP2Bus_Data[5]_i_5_n_0 ;
  wire \IP2Bus_Data[5]_i_6_n_0 ;
  wire \IP2Bus_Data[5]_i_7_n_0 ;
  wire \IP2Bus_Data[5]_i_8_n_0 ;
  wire \IP2Bus_Data[5]_i_9_n_0 ;
  wire \IP2Bus_Data[6]_i_10_n_0 ;
  wire \IP2Bus_Data[6]_i_2_n_0 ;
  wire \IP2Bus_Data[6]_i_3_n_0 ;
  wire \IP2Bus_Data[6]_i_4_n_0 ;
  wire \IP2Bus_Data[6]_i_5_n_0 ;
  wire \IP2Bus_Data[6]_i_6_n_0 ;
  wire \IP2Bus_Data[6]_i_7_n_0 ;
  wire \IP2Bus_Data[6]_i_8_n_0 ;
  wire \IP2Bus_Data[6]_i_9_n_0 ;
  wire \IP2Bus_Data[7]_i_10_n_0 ;
  wire \IP2Bus_Data[7]_i_2_n_0 ;
  wire \IP2Bus_Data[7]_i_3_n_0 ;
  wire \IP2Bus_Data[7]_i_4_n_0 ;
  wire \IP2Bus_Data[7]_i_5_n_0 ;
  wire \IP2Bus_Data[7]_i_6_n_0 ;
  wire \IP2Bus_Data[7]_i_7_n_0 ;
  wire \IP2Bus_Data[7]_i_8_n_0 ;
  wire \IP2Bus_Data[7]_i_9_n_0 ;
  wire \IP2Bus_Data[8]_i_10_n_0 ;
  wire \IP2Bus_Data[8]_i_11_n_0 ;
  wire \IP2Bus_Data[8]_i_12_n_0 ;
  wire \IP2Bus_Data[8]_i_3_n_0 ;
  wire \IP2Bus_Data[8]_i_4_n_0 ;
  wire \IP2Bus_Data[8]_i_5_n_0 ;
  wire \IP2Bus_Data[8]_i_6_n_0 ;
  wire \IP2Bus_Data[8]_i_7_n_0 ;
  wire \IP2Bus_Data[8]_i_8_n_0 ;
  wire \IP2Bus_Data[8]_i_9_n_0 ;
  wire \IP2Bus_Data[9]_i_10_n_0 ;
  wire \IP2Bus_Data[9]_i_2_n_0 ;
  wire \IP2Bus_Data[9]_i_3_n_0 ;
  wire \IP2Bus_Data[9]_i_4_n_0 ;
  wire \IP2Bus_Data[9]_i_5_n_0 ;
  wire \IP2Bus_Data[9]_i_6_n_0 ;
  wire \IP2Bus_Data[9]_i_7_n_0 ;
  wire \IP2Bus_Data[9]_i_8_n_0 ;
  wire \IP2Bus_Data[9]_i_9_n_0 ;
  wire [1:0]\IP2Bus_Data_reg[31] ;
  wire Interval_Cnt_En;
  wire Interval_Cnt_Ld_sync;
  wire [9:0]Intr_Reg_ISR;
  wire Lat_Addr_3downto0_is_0x4;
  wire Lat_Addr_3downto0_is_0x8;
  wire Lat_Addr_3downto0_is_0xC;
  wire Lat_Addr_7downto4_is_0x0;
  wire Lat_Addr_7downto4_is_0x1;
  wire Lat_Addr_7downto4_is_0x2;
  wire Lat_Addr_7downto4_is_0x3;
  wire Lat_Addr_7downto4_is_0x4;
  wire Lat_Addr_7downto4_is_0x5;
  wire Lat_Addr_7downto4_is_0x6;
  wire Lat_Addr_7downto4_is_0x7;
  wire Lat_Control_Set_Rd_En;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En;
  wire Lat_Global_Clk_Cnt_Set_Rd_En;
  wire Lat_ID_Mask_Rd_En;
  wire Lat_Intr_Reg_GIE_Rd_En;
  wire Lat_Intr_Reg_IER_Rd_En;
  wire Lat_Intr_Reg_ISR_Rd_En_reg;
  wire Lat_Intr_Reg_Set_Rd_En;
  wire Lat_Latency_ID_Rd_En;
  wire Lat_Metric_Sel_Reg_0_Rd_En;
  wire Lat_Metric_Sel_Reg_1_Rd_En;
  wire Lat_Rng_Reg_Set_Rd_En;
  wire Lat_Rng_Reg_Set_Rd_En_reg;
  wire Lat_Samp_Incr_Reg_Set_Rd_En_reg;
  wire Lat_Sample_Interval_Rd_En;
  wire Lat_Sel_Reg_Set_Rd_En;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_Set_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire [15:0]\Latency_RID_CDC_reg[15] ;
  wire [15:0]\Latency_WID_CDC_reg[15] ;
  wire [31:0]Metric_ram_Out_Reg_CDCR;
  wire Metrics_Cnt_En_reg;
  wire Metrics_Cnt_Reset_reg;
  wire [7:0]Q;
  wire [15:0]\RID_Mask_CDC_reg[15] ;
  wire Rd_Lat_End;
  wire Rd_Lat_Start_CDC_reg;
  wire Reset_On_Sample_Int_Lapse_sync;
  wire [0:0]SR;
  wire [31:0]\Sample_Interval_i_reg_CDC_reg[31] ;
  wire [31:0]\Sample_Time_Diff_Reg_reg[31] ;
  wire Use_Ext_Trigger_reg;
  wire [15:0]\WID_Mask_CDC_reg[15] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  wire p_in_d1_cdc_from_reg0;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire [0:0]s_axi_aresetn_0;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  wire [31:0]\s_level_out_bus_d4_reg[31] ;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  wire s_out_re_7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = scndry_out_int_d1;
  assign s_out_d1_cdc_to_reg_0 = p_in_d1_cdc_from;
  assign s_out_d5_reg_0 = s_out_d4;
  assign s_out_d6_reg_0 = s_out_d5;
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[0]_i_1 
       (.I0(\IP2Bus_Data[0]_i_2_n_0 ),
        .I1(\IP2Bus_Data[0]_i_3_n_0 ),
        .I2(\IP2Bus_Data[0]_i_4_n_0 ),
        .I3(\IP2Bus_Data[0]_i_5_n_0 ),
        .I4(\IP2Bus_Data[0]_i_6_n_0 ),
        .I5(\IP2Bus_Data[0]_i_7_n_0 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_10 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[0]),
        .O(\IP2Bus_Data[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \IP2Bus_Data[0]_i_11 
       (.I0(Lat_Addr_7downto4_is_0x3),
        .I1(Lat_Addr_7downto4_is_0x1),
        .I2(\IP2Bus_Data[31]_i_25_n_0 ),
        .I3(Lat_Addr_7downto4_is_0x2),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [0]),
        .O(\IP2Bus_Data[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \IP2Bus_Data[0]_i_12 
       (.I0(Lat_Addr_7downto4_is_0x4),
        .I1(Lat_Addr_7downto4_is_0x2),
        .I2(\IP2Bus_Data[31]_i_25_n_0 ),
        .I3(Lat_Addr_7downto4_is_0x1),
        .I4(Lat_Addr_7downto4_is_0x3),
        .I5(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [0]),
        .O(\IP2Bus_Data[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_13 
       (.I0(\IP2Bus_Data[31]_i_18_n_0 ),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [0]),
        .I2(\IP2Bus_Data[31]_i_13_n_0 ),
        .I3(\WID_Mask_CDC_reg[15] [0]),
        .I4(\Latency_WID_CDC_reg[15] [0]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_14 
       (.I0(\IP2Bus_Data[17]_i_9_n_0 ),
        .I1(Metrics_Cnt_En_reg),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [0]),
        .I4(Q[0]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[0]_i_15 
       (.I0(\IP2Bus_Data[31]_i_12_n_0 ),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [0]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\Sample_Time_Diff_Reg_reg[31] [0]),
        .I4(Interval_Cnt_En),
        .I5(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'hACA00000)) 
    \IP2Bus_Data[0]_i_2 
       (.I0(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [0]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [0]),
        .I2(Lat_Addr_7downto4_is_0x6),
        .I3(Lat_Addr_7downto4_is_0x7),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[0]_i_3 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [0]),
        .O(\IP2Bus_Data[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[0]_i_4 
       (.I0(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I1(scndry_out_int_d1),
        .I2(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [0]),
        .O(\IP2Bus_Data[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFF8F8F8)) 
    \IP2Bus_Data[0]_i_5 
       (.I0(\Sample_Interval_i_reg_CDC_reg[31] [0]),
        .I1(\IP2Bus_Data[17]_i_10_n_0 ),
        .I2(\IP2Bus_Data[0]_i_8_n_0 ),
        .I3(\IP2Bus_Data[12]_i_9_n_0 ),
        .I4(Metric_ram_Out_Reg_CDCR[0]),
        .O(\IP2Bus_Data[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[0]_i_6 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [0]),
        .I2(\IP2Bus_Data[0]_i_9_n_0 ),
        .I3(\IP2Bus_Data[0]_i_10_n_0 ),
        .I4(\IP2Bus_Data[0]_i_11_n_0 ),
        .I5(\IP2Bus_Data[0]_i_12_n_0 ),
        .O(\IP2Bus_Data[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[0]_i_7 
       (.I0(\IP2Bus_Data[0]_i_13_n_0 ),
        .I1(\IP2Bus_Data[0]_i_14_n_0 ),
        .I2(\IP2Bus_Data[0]_i_15_n_0 ),
        .O(\IP2Bus_Data[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \IP2Bus_Data[0]_i_8 
       (.I0(Lat_Intr_Reg_GIE_Rd_En),
        .I1(Global_Intr_En),
        .I2(Lat_Intr_Reg_Set_Rd_En),
        .I3(Lat_Latency_ID_Rd_En),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \IP2Bus_Data[0]_i_9 
       (.I0(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [0]),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(Lat_Addr_7downto4_is_0x1),
        .I3(\IER_reg[12] [0]),
        .I4(\IP2Bus_Data[10]_i_12_n_0 ),
        .O(\IP2Bus_Data[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[10]_i_1 
       (.I0(\IP2Bus_Data[10]_i_2_n_0 ),
        .I1(\IP2Bus_Data[10]_i_3_n_0 ),
        .I2(\IP2Bus_Data[10]_i_4_n_0 ),
        .I3(\IP2Bus_Data[10]_i_5_n_0 ),
        .I4(\IP2Bus_Data[10]_i_6_n_0 ),
        .I5(\IP2Bus_Data[10]_i_7_n_0 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[10]_i_10 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[10]),
        .O(\IP2Bus_Data[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000020000000000)) 
    \IP2Bus_Data[10]_i_11 
       (.I0(Lat_Intr_Reg_ISR_Rd_En_reg),
        .I1(Lat_Intr_Reg_GIE_Rd_En),
        .I2(Lat_ID_Mask_Rd_En),
        .I3(\IP2Bus_Data[31]_i_24_n_0 ),
        .I4(Lat_Latency_ID_Rd_En),
        .I5(Lat_Intr_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0010000000000000)) 
    \IP2Bus_Data[10]_i_12 
       (.I0(Lat_Intr_Reg_GIE_Rd_En),
        .I1(Lat_ID_Mask_Rd_En),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(Lat_Latency_ID_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(Lat_Intr_Reg_IER_Rd_En),
        .O(\IP2Bus_Data[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[10]_i_2 
       (.I0(\IP2Bus_Data[10]_i_8_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [10]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [2]),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[10]_i_9_n_0 ),
        .O(\IP2Bus_Data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_3 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [10]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [10]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [10]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[10]_i_4 
       (.I0(\IP2Bus_Data[10]_i_10_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [10]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [10]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_5 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[9]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [9]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [10]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_6 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [10]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [10]),
        .I4(\WID_Mask_CDC_reg[15] [10]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[10]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[10]_i_7 
       (.I0(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I1(scndry_out_int_d1),
        .I2(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [10]),
        .O(\IP2Bus_Data[10]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[10]_i_8 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\Sample_Interval_i_reg_CDC_reg[31] [10]),
        .O(\IP2Bus_Data[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[10]_i_9 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [10]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [10]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [2]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \IP2Bus_Data[11]_i_1 
       (.I0(\IP2Bus_Data[11]_i_2_n_0 ),
        .I1(\IP2Bus_Data[11]_i_3_n_0 ),
        .I2(\IP2Bus_Data[12]_i_4_n_0 ),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [11]),
        .I4(\IP2Bus_Data[11]_i_4_n_0 ),
        .I5(\IP2Bus_Data[11]_i_5_n_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[11]_i_2 
       (.I0(\IP2Bus_Data[11]_i_6_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [11]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [3]),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[11]_i_7_n_0 ),
        .O(\IP2Bus_Data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_3 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [11]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [11]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [11]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \IP2Bus_Data[11]_i_4 
       (.I0(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [11]),
        .I1(Lat_Addr_7downto4_is_0x6),
        .I2(Lat_Addr_7downto4_is_0x7),
        .I3(\IP2Bus_Data[31]_i_23_n_0 ),
        .I4(Metric_ram_Out_Reg_CDCR[11]),
        .I5(\IP2Bus_Data[12]_i_9_n_0 ),
        .O(\IP2Bus_Data[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \IP2Bus_Data[11]_i_5 
       (.I0(\IP2Bus_Data[11]_i_8_n_0 ),
        .I1(\IP2Bus_Data[11]_i_9_n_0 ),
        .I2(\WID_Mask_CDC_reg[15] [11]),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [11]),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(\IP2Bus_Data[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[11]_i_6 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\Sample_Interval_i_reg_CDC_reg[31] [11]),
        .O(\IP2Bus_Data[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[11]_i_7 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [11]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [11]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [3]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \IP2Bus_Data[11]_i_8 
       (.I0(\IER_reg[12] [10]),
        .I1(\IP2Bus_Data[10]_i_12_n_0 ),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [11]),
        .I3(Lat_Addr_7downto4_is_0x1),
        .I4(\IP2Bus_Data[31]_i_25_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x2),
        .O(\IP2Bus_Data[11]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hAC00A000)) 
    \IP2Bus_Data[11]_i_9 
       (.I0(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [11]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [11]),
        .I2(Lat_Addr_7downto4_is_0x0),
        .I3(\IP2Bus_Data[12]_i_14_n_0 ),
        .I4(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \IP2Bus_Data[12]_i_1 
       (.I0(\IP2Bus_Data[12]_i_2_n_0 ),
        .I1(\IP2Bus_Data[12]_i_3_n_0 ),
        .I2(\IP2Bus_Data[12]_i_4_n_0 ),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [12]),
        .I4(\IP2Bus_Data[12]_i_5_n_0 ),
        .I5(\IP2Bus_Data[12]_i_6_n_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \IP2Bus_Data[12]_i_10 
       (.I0(\IER_reg[12] [11]),
        .I1(\IP2Bus_Data[10]_i_12_n_0 ),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [12]),
        .I3(Lat_Addr_7downto4_is_0x1),
        .I4(\IP2Bus_Data[31]_i_25_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x2),
        .O(\IP2Bus_Data[12]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hAC00A000)) 
    \IP2Bus_Data[12]_i_11 
       (.I0(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [12]),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [12]),
        .I2(Lat_Addr_7downto4_is_0x0),
        .I3(\IP2Bus_Data[12]_i_14_n_0 ),
        .I4(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[12]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \IP2Bus_Data[12]_i_14 
       (.I0(Lat_Intr_Reg_Set_Rd_En),
        .I1(Lat_Latency_ID_Rd_En),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(Lat_ID_Mask_Rd_En),
        .I4(Lat_Rng_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[12]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[12]_i_2 
       (.I0(\IP2Bus_Data[12]_i_7_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [12]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [4]),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[12]_i_8_n_0 ),
        .O(\IP2Bus_Data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_3 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [12]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [12]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [12]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[12]_i_4 
       (.I0(\IP2Bus_Data[31]_i_23_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF200020002000)) 
    \IP2Bus_Data[12]_i_5 
       (.I0(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [12]),
        .I1(Lat_Addr_7downto4_is_0x6),
        .I2(Lat_Addr_7downto4_is_0x7),
        .I3(\IP2Bus_Data[31]_i_23_n_0 ),
        .I4(Metric_ram_Out_Reg_CDCR[12]),
        .I5(\IP2Bus_Data[12]_i_9_n_0 ),
        .O(\IP2Bus_Data[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEEEFEEEFEEE)) 
    \IP2Bus_Data[12]_i_6 
       (.I0(\IP2Bus_Data[12]_i_10_n_0 ),
        .I1(\IP2Bus_Data[12]_i_11_n_0 ),
        .I2(\WID_Mask_CDC_reg[15] [12]),
        .I3(\IP2Bus_Data[31]_i_13_n_0 ),
        .I4(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [12]),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(\IP2Bus_Data[12]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[12]_i_7 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\Sample_Interval_i_reg_CDC_reg[31] [12]),
        .O(\IP2Bus_Data[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[12]_i_8 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [12]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [12]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [4]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    \IP2Bus_Data[12]_i_9 
       (.I0(Lat_Rng_Reg_Set_Rd_En_reg),
        .I1(Lat_Samp_Incr_Reg_Set_Rd_En_reg),
        .I2(Lat_Intr_Reg_Set_Rd_En),
        .I3(Lat_Latency_ID_Rd_En),
        .I4(\IP2Bus_Data[31]_i_24_n_0 ),
        .I5(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[13]_i_1 
       (.I0(\IP2Bus_Data[13]_i_2_n_0 ),
        .I1(\IP2Bus_Data[13]_i_3_n_0 ),
        .I2(\IP2Bus_Data[13]_i_4_n_0 ),
        .I3(\IP2Bus_Data[13]_i_5_n_0 ),
        .I4(\IP2Bus_Data[13]_i_6_n_0 ),
        .I5(\IP2Bus_Data[13]_i_7_n_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [5]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [5]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [13]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\WID_Mask_CDC_reg[15] [13]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_WID_CDC_reg[15] [13]),
        .I4(\s_level_out_bus_d4_reg[31] [13]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [13]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [13]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [13]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[13]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [13]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [13]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [13]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[13]_i_6 
       (.I0(\IP2Bus_Data[13]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [13]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [13]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[13]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [13]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [13]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[13]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[13]),
        .O(\IP2Bus_Data[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[14]_i_1 
       (.I0(\IP2Bus_Data[14]_i_2_n_0 ),
        .I1(\IP2Bus_Data[14]_i_3_n_0 ),
        .I2(\IP2Bus_Data[14]_i_4_n_0 ),
        .I3(\IP2Bus_Data[14]_i_5_n_0 ),
        .I4(\IP2Bus_Data[14]_i_6_n_0 ),
        .I5(\IP2Bus_Data[14]_i_7_n_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [6]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [6]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [14]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\WID_Mask_CDC_reg[15] [14]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_WID_CDC_reg[15] [14]),
        .I4(\s_level_out_bus_d4_reg[31] [14]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [14]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [14]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [14]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[14]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [14]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [14]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [14]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[14]_i_6 
       (.I0(\IP2Bus_Data[14]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [14]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [14]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[14]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [14]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [14]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[14]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[14]),
        .O(\IP2Bus_Data[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[15]_i_1 
       (.I0(\IP2Bus_Data[15]_i_2_n_0 ),
        .I1(\IP2Bus_Data[15]_i_3_n_0 ),
        .I2(\IP2Bus_Data[15]_i_4_n_0 ),
        .I3(\IP2Bus_Data[15]_i_5_n_0 ),
        .I4(\IP2Bus_Data[15]_i_6_n_0 ),
        .I5(\IP2Bus_Data[15]_i_7_n_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [7]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [7]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [15]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\WID_Mask_CDC_reg[15] [15]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_WID_CDC_reg[15] [15]),
        .I4(\s_level_out_bus_d4_reg[31] [15]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [15]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [15]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [15]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[15]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [15]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [15]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [15]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[15]_i_6 
       (.I0(\IP2Bus_Data[15]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [15]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [15]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[15]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [15]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [15]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[15]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[15]),
        .O(\IP2Bus_Data[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[16]_i_1 
       (.I0(\IP2Bus_Data[16]_i_2_n_0 ),
        .I1(\IP2Bus_Data[16]_i_3_n_0 ),
        .I2(\IP2Bus_Data[16]_i_4_n_0 ),
        .I3(\IP2Bus_Data[16]_i_5_n_0 ),
        .I4(\IP2Bus_Data[16]_i_6_n_0 ),
        .I5(\IP2Bus_Data[16]_i_7_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_2 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [16]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [16]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [16]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[16]_i_3 
       (.I0(\IP2Bus_Data[16]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [16]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [16]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_4 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [0]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [0]),
        .I4(Global_Clk_Cnt_En_sync),
        .I5(\IP2Bus_Data[17]_i_9_n_0 ),
        .O(\IP2Bus_Data[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_5 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [16]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [16]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [16]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_6 
       (.I0(\IP2Bus_Data[31]_i_15_n_0 ),
        .I1(\s_level_out_bus_d4_reg[31] [16]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [0]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [0]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[16]_i_7 
       (.I0(\IP2Bus_Data[8]_i_3_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [16]),
        .I2(\IP2Bus_Data[17]_i_10_n_0 ),
        .I3(\Sample_Interval_i_reg_CDC_reg[31] [16]),
        .I4(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [16]),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(\IP2Bus_Data[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[16]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[16]),
        .O(\IP2Bus_Data[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[17]_i_1 
       (.I0(\IP2Bus_Data[17]_i_2_n_0 ),
        .I1(\IP2Bus_Data[17]_i_3_n_0 ),
        .I2(\IP2Bus_Data[17]_i_4_n_0 ),
        .I3(\IP2Bus_Data[17]_i_5_n_0 ),
        .I4(\IP2Bus_Data[17]_i_6_n_0 ),
        .I5(\IP2Bus_Data[17]_i_7_n_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'h0800)) 
    \IP2Bus_Data[17]_i_10 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(scndry_out_int_d1),
        .I2(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I3(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_2 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [17]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [17]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [17]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[17]_i_3 
       (.I0(\IP2Bus_Data[17]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [17]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [17]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_4 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [1]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [1]),
        .I4(Global_Clk_Cnt_Reset_sync),
        .I5(\IP2Bus_Data[17]_i_9_n_0 ),
        .O(\IP2Bus_Data[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_5 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [17]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [17]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [17]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[17]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_6 
       (.I0(\IP2Bus_Data[31]_i_15_n_0 ),
        .I1(\s_level_out_bus_d4_reg[31] [17]),
        .I2(\IP2Bus_Data[31]_i_11_n_0 ),
        .I3(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [1]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [1]),
        .I5(\IP2Bus_Data[31]_i_12_n_0 ),
        .O(\IP2Bus_Data[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[17]_i_7 
       (.I0(\IP2Bus_Data[8]_i_3_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [17]),
        .I2(\IP2Bus_Data[17]_i_10_n_0 ),
        .I3(\Sample_Interval_i_reg_CDC_reg[31] [17]),
        .I4(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [17]),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(\IP2Bus_Data[17]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[17]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[17]),
        .O(\IP2Bus_Data[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \IP2Bus_Data[17]_i_9 
       (.I0(Lat_Status_Reg_Set_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Lat_Control_Set_Rd_En),
        .O(\IP2Bus_Data[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[18]_i_1 
       (.I0(\IP2Bus_Data[18]_i_2_n_0 ),
        .I1(\IP2Bus_Data[18]_i_3_n_0 ),
        .I2(\IP2Bus_Data[18]_i_4_n_0 ),
        .I3(\IP2Bus_Data[18]_i_5_n_0 ),
        .I4(\IP2Bus_Data[18]_i_6_n_0 ),
        .I5(\IP2Bus_Data[18]_i_7_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [2]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [2]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [18]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [2]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [2]),
        .I4(\s_level_out_bus_d4_reg[31] [18]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [18]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [18]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [18]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[18]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [18]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [18]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [18]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[18]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[18]_i_6 
       (.I0(\IP2Bus_Data[18]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [18]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [18]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[18]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [18]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [18]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[18]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[18]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[18]),
        .O(\IP2Bus_Data[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[19]_i_1 
       (.I0(\IP2Bus_Data[19]_i_2_n_0 ),
        .I1(\IP2Bus_Data[19]_i_3_n_0 ),
        .I2(\IP2Bus_Data[19]_i_4_n_0 ),
        .I3(\IP2Bus_Data[19]_i_5_n_0 ),
        .I4(\IP2Bus_Data[19]_i_6_n_0 ),
        .I5(\IP2Bus_Data[19]_i_7_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [3]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [3]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [19]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [3]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [3]),
        .I4(\s_level_out_bus_d4_reg[31] [19]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [19]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [19]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [19]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[19]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [19]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [19]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [19]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[19]_i_6 
       (.I0(\IP2Bus_Data[19]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [19]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [19]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[19]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [19]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [19]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[19]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[19]),
        .O(\IP2Bus_Data[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[1]_i_1 
       (.I0(\IP2Bus_Data[1]_i_2_n_0 ),
        .I1(\IP2Bus_Data[1]_i_3_n_0 ),
        .I2(\IP2Bus_Data[1]_i_4_n_0 ),
        .I3(\IP2Bus_Data[1]_i_5_n_0 ),
        .I4(\IP2Bus_Data[1]_i_6_n_0 ),
        .I5(\IP2Bus_Data[1]_i_7_n_0 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF808080)) 
    \IP2Bus_Data[1]_i_10 
       (.I0(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [1]),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(Lat_Addr_7downto4_is_0x1),
        .I3(\IER_reg[12] [1]),
        .I4(\IP2Bus_Data[10]_i_12_n_0 ),
        .O(\IP2Bus_Data[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_11 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[1]),
        .O(\IP2Bus_Data[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \IP2Bus_Data[1]_i_12 
       (.I0(Lat_Addr_7downto4_is_0x3),
        .I1(Lat_Addr_7downto4_is_0x1),
        .I2(\IP2Bus_Data[31]_i_25_n_0 ),
        .I3(Lat_Addr_7downto4_is_0x2),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [1]),
        .O(\IP2Bus_Data[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \IP2Bus_Data[1]_i_13 
       (.I0(Lat_Addr_7downto4_is_0x4),
        .I1(Lat_Addr_7downto4_is_0x2),
        .I2(\IP2Bus_Data[31]_i_25_n_0 ),
        .I3(Lat_Addr_7downto4_is_0x1),
        .I4(Lat_Addr_7downto4_is_0x3),
        .I5(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [1]),
        .O(\IP2Bus_Data[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_14 
       (.I0(\IP2Bus_Data[31]_i_18_n_0 ),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [1]),
        .I2(\IP2Bus_Data[31]_i_13_n_0 ),
        .I3(\WID_Mask_CDC_reg[15] [1]),
        .I4(\Latency_WID_CDC_reg[15] [1]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[1]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_15 
       (.I0(\IP2Bus_Data[17]_i_9_n_0 ),
        .I1(Metrics_Cnt_Reset_reg),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [1]),
        .I4(Q[1]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[1]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[1]_i_16 
       (.I0(\IP2Bus_Data[31]_i_12_n_0 ),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [1]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\Sample_Time_Diff_Reg_reg[31] [1]),
        .I4(Interval_Cnt_Ld_sync),
        .I5(\IP2Bus_Data[1]_i_17_n_0 ),
        .O(\IP2Bus_Data[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h10000000)) 
    \IP2Bus_Data[1]_i_17 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(Lat_Addr_3downto0_is_0x8),
        .O(\IP2Bus_Data[1]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hACA00000)) 
    \IP2Bus_Data[1]_i_2 
       (.I0(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [1]),
        .I1(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [1]),
        .I2(Lat_Addr_7downto4_is_0x6),
        .I3(Lat_Addr_7downto4_is_0x7),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .O(\IP2Bus_Data[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[1]_i_3 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [1]),
        .O(\IP2Bus_Data[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[1]_i_4 
       (.I0(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I1(scndry_out_int_d1),
        .I2(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [1]),
        .O(\IP2Bus_Data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFBAAABAAABAAA)) 
    \IP2Bus_Data[1]_i_5 
       (.I0(\IP2Bus_Data[1]_i_8_n_0 ),
        .I1(Lat_Status_Reg_FOC_Rd_En),
        .I2(Lat_Status_Reg_WIF_Rd_En),
        .I3(\IP2Bus_Data[1]_i_9_n_0 ),
        .I4(\IP2Bus_Data[12]_i_9_n_0 ),
        .I5(Metric_ram_Out_Reg_CDCR[1]),
        .O(\IP2Bus_Data[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    \IP2Bus_Data[1]_i_6 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [1]),
        .I2(\IP2Bus_Data[1]_i_10_n_0 ),
        .I3(\IP2Bus_Data[1]_i_11_n_0 ),
        .I4(\IP2Bus_Data[1]_i_12_n_0 ),
        .I5(\IP2Bus_Data[1]_i_13_n_0 ),
        .O(\IP2Bus_Data[1]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \IP2Bus_Data[1]_i_7 
       (.I0(\IP2Bus_Data[1]_i_14_n_0 ),
        .I1(\IP2Bus_Data[1]_i_15_n_0 ),
        .I2(\IP2Bus_Data[1]_i_16_n_0 ),
        .O(\IP2Bus_Data[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[1]_i_8 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\Sample_Interval_i_reg_CDC_reg[31] [1]),
        .O(\IP2Bus_Data[1]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h00100000)) 
    \IP2Bus_Data[1]_i_9 
       (.I0(Lat_Sel_Reg_Set_Rd_En),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(Lat_Status_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[20]_i_1 
       (.I0(\IP2Bus_Data[20]_i_2_n_0 ),
        .I1(\IP2Bus_Data[20]_i_3_n_0 ),
        .I2(\IP2Bus_Data[20]_i_4_n_0 ),
        .I3(\IP2Bus_Data[20]_i_5_n_0 ),
        .I4(\IP2Bus_Data[20]_i_6_n_0 ),
        .I5(\IP2Bus_Data[20]_i_7_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [4]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [4]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [20]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [4]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [4]),
        .I4(\s_level_out_bus_d4_reg[31] [20]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [20]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [20]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [20]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[20]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [20]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [20]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [20]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[20]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[20]_i_6 
       (.I0(\IP2Bus_Data[20]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [20]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [20]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[20]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [20]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [20]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[20]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[20]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[20]),
        .O(\IP2Bus_Data[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[21]_i_1 
       (.I0(\IP2Bus_Data[21]_i_2_n_0 ),
        .I1(\IP2Bus_Data[21]_i_3_n_0 ),
        .I2(\IP2Bus_Data[21]_i_4_n_0 ),
        .I3(\IP2Bus_Data[21]_i_5_n_0 ),
        .I4(\IP2Bus_Data[21]_i_6_n_0 ),
        .I5(\IP2Bus_Data[21]_i_7_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [5]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [5]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [21]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [5]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [5]),
        .I4(\s_level_out_bus_d4_reg[31] [21]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [21]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [21]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [21]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[21]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [21]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [21]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [21]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[21]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[21]_i_6 
       (.I0(\IP2Bus_Data[21]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [21]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [21]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[21]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [21]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [21]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[21]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[21]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[21]),
        .O(\IP2Bus_Data[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[22]_i_1 
       (.I0(\IP2Bus_Data[22]_i_2_n_0 ),
        .I1(\IP2Bus_Data[22]_i_3_n_0 ),
        .I2(\IP2Bus_Data[22]_i_4_n_0 ),
        .I3(\IP2Bus_Data[22]_i_5_n_0 ),
        .I4(\IP2Bus_Data[22]_i_6_n_0 ),
        .I5(\IP2Bus_Data[22]_i_7_n_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [6]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [6]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [22]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [6]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [6]),
        .I4(\s_level_out_bus_d4_reg[31] [22]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [22]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [22]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [22]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[22]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [22]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [22]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [22]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[22]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[22]_i_6 
       (.I0(\IP2Bus_Data[22]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [22]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [22]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[22]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [22]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [22]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[22]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[22]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[22]),
        .O(\IP2Bus_Data[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[23]_i_1 
       (.I0(\IP2Bus_Data[23]_i_2_n_0 ),
        .I1(\IP2Bus_Data[23]_i_3_n_0 ),
        .I2(\IP2Bus_Data[23]_i_4_n_0 ),
        .I3(\IP2Bus_Data[23]_i_5_n_0 ),
        .I4(\IP2Bus_Data[23]_i_6_n_0 ),
        .I5(\IP2Bus_Data[23]_i_7_n_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] [7]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] [7]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [23]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [7]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [7]),
        .I4(\s_level_out_bus_d4_reg[31] [23]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [23]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [23]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [23]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[23]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [23]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [23]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [23]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[23]_i_6 
       (.I0(\IP2Bus_Data[23]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [23]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [23]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[23]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [23]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [23]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[23]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[23]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[23]),
        .O(\IP2Bus_Data[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[24]_i_1 
       (.I0(\IP2Bus_Data[24]_i_2_n_0 ),
        .I1(\IP2Bus_Data[24]_i_3_n_0 ),
        .I2(\IP2Bus_Data[24]_i_4_n_0 ),
        .I3(\IP2Bus_Data[24]_i_5_n_0 ),
        .I4(\IP2Bus_Data[24]_i_6_n_0 ),
        .I5(\IP2Bus_Data[24]_i_7_n_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [0]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [0]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [24]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [8]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [8]),
        .I4(\s_level_out_bus_d4_reg[31] [24]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [24]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [24]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [24]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[24]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [24]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [24]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [24]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[24]_i_6 
       (.I0(\IP2Bus_Data[24]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [24]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [24]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[24]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [24]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [24]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[24]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[24]),
        .O(\IP2Bus_Data[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[25]_i_1 
       (.I0(\IP2Bus_Data[25]_i_2_n_0 ),
        .I1(\IP2Bus_Data[25]_i_3_n_0 ),
        .I2(\IP2Bus_Data[25]_i_4_n_0 ),
        .I3(\IP2Bus_Data[25]_i_5_n_0 ),
        .I4(\IP2Bus_Data[25]_i_6_n_0 ),
        .I5(\IP2Bus_Data[25]_i_7_n_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [1]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [1]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [25]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [9]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [9]),
        .I4(\s_level_out_bus_d4_reg[31] [25]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [25]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [25]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [25]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[25]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [25]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [25]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [25]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[25]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[25]_i_6 
       (.I0(\IP2Bus_Data[25]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [25]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [25]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[25]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [25]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [25]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[25]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[25]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[25]),
        .O(\IP2Bus_Data[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[26]_i_1 
       (.I0(\IP2Bus_Data[26]_i_2_n_0 ),
        .I1(\IP2Bus_Data[26]_i_3_n_0 ),
        .I2(\IP2Bus_Data[26]_i_4_n_0 ),
        .I3(\IP2Bus_Data[26]_i_5_n_0 ),
        .I4(\IP2Bus_Data[26]_i_6_n_0 ),
        .I5(\IP2Bus_Data[26]_i_7_n_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [2]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [2]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [26]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [10]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [10]),
        .I4(\s_level_out_bus_d4_reg[31] [26]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [26]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [26]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [26]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[26]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [26]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [26]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [26]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[26]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[26]_i_6 
       (.I0(\IP2Bus_Data[26]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [26]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [26]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[26]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [26]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [26]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[26]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[26]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[26]),
        .O(\IP2Bus_Data[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[27]_i_1 
       (.I0(\IP2Bus_Data[27]_i_2_n_0 ),
        .I1(\IP2Bus_Data[27]_i_3_n_0 ),
        .I2(\IP2Bus_Data[27]_i_4_n_0 ),
        .I3(\IP2Bus_Data[27]_i_5_n_0 ),
        .I4(\IP2Bus_Data[27]_i_6_n_0 ),
        .I5(\IP2Bus_Data[27]_i_7_n_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [3]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [3]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [27]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [11]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [11]),
        .I4(\s_level_out_bus_d4_reg[31] [27]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [27]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [27]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [27]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[27]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [27]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [27]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [27]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[27]_i_6 
       (.I0(\IP2Bus_Data[27]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [27]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [27]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[27]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [27]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [27]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[27]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[27]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[27]),
        .O(\IP2Bus_Data[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[28]_i_1 
       (.I0(\IP2Bus_Data[28]_i_2_n_0 ),
        .I1(\IP2Bus_Data[28]_i_3_n_0 ),
        .I2(\IP2Bus_Data[28]_i_4_n_0 ),
        .I3(\IP2Bus_Data[28]_i_5_n_0 ),
        .I4(\IP2Bus_Data[28]_i_6_n_0 ),
        .I5(\IP2Bus_Data[28]_i_7_n_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [4]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [4]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [28]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [12]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [12]),
        .I4(\s_level_out_bus_d4_reg[31] [28]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [28]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [28]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [28]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[28]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [28]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [28]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [28]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[28]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[28]_i_6 
       (.I0(\IP2Bus_Data[28]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [28]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [28]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[28]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [28]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [28]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[28]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[28]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[28]),
        .O(\IP2Bus_Data[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[29]_i_1 
       (.I0(\IP2Bus_Data[29]_i_2_n_0 ),
        .I1(\IP2Bus_Data[29]_i_3_n_0 ),
        .I2(\IP2Bus_Data[29]_i_4_n_0 ),
        .I3(\IP2Bus_Data[29]_i_5_n_0 ),
        .I4(\IP2Bus_Data[29]_i_6_n_0 ),
        .I5(\IP2Bus_Data[29]_i_7_n_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [5]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [5]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [29]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [13]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [13]),
        .I4(\s_level_out_bus_d4_reg[31] [29]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [29]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [29]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [29]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[29]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [29]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [29]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [29]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[29]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[29]_i_6 
       (.I0(\IP2Bus_Data[29]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [29]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [29]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[29]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [29]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [29]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[29]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[29]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[29]),
        .O(\IP2Bus_Data[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFFFE)) 
    \IP2Bus_Data[2]_i_1 
       (.I0(\IP2Bus_Data[2]_i_2_n_0 ),
        .I1(\IP2Bus_Data[2]_i_3_n_0 ),
        .I2(\IP2Bus_Data[2]_i_4_n_0 ),
        .I3(\IP2Bus_Data[2]_i_5_n_0 ),
        .I4(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [2]),
        .I5(\IP2Bus_Data[2]_i_6_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_10 
       (.I0(\IP2Bus_Data[31]_i_18_n_0 ),
        .I1(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [2]),
        .I2(\IP2Bus_Data[31]_i_13_n_0 ),
        .I3(\WID_Mask_CDC_reg[15] [2]),
        .I4(\Latency_WID_CDC_reg[15] [2]),
        .I5(\IP2Bus_Data[31]_i_14_n_0 ),
        .O(\IP2Bus_Data[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[2]_i_2 
       (.I0(\IP2Bus_Data[2]_i_7_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [2]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [2]),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[2]_i_8_n_0 ),
        .O(\IP2Bus_Data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_3 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [2]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [2]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [2]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[2]_i_4 
       (.I0(\IP2Bus_Data[2]_i_9_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [2]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [2]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEAEAEA)) 
    \IP2Bus_Data[2]_i_5 
       (.I0(\IP2Bus_Data[2]_i_10_n_0 ),
        .I1(\IP2Bus_Data[31]_i_16_n_0 ),
        .I2(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [2]),
        .I3(\IP2Bus_Data[31]_i_17_n_0 ),
        .I4(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [2]),
        .O(\IP2Bus_Data[2]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_6 
       (.I0(scndry_out_int_d1),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .O(\IP2Bus_Data[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[2]_i_7 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\Sample_Interval_i_reg_CDC_reg[31] [2]),
        .O(\IP2Bus_Data[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[2]_i_8 
       (.I0(\IP2Bus_Data[17]_i_9_n_0 ),
        .I1(Use_Ext_Trigger_reg),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [2]),
        .I4(Q[2]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[2]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[2]_i_9 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[2]),
        .O(\IP2Bus_Data[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[30]_i_1 
       (.I0(\IP2Bus_Data[30]_i_2_n_0 ),
        .I1(\IP2Bus_Data[30]_i_3_n_0 ),
        .I2(\IP2Bus_Data[30]_i_4_n_0 ),
        .I3(\IP2Bus_Data[30]_i_5_n_0 ),
        .I4(\IP2Bus_Data[30]_i_6_n_0 ),
        .I5(\IP2Bus_Data[30]_i_7_n_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_2 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [6]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [6]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [30]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_3 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [14]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [14]),
        .I4(\s_level_out_bus_d4_reg[31] [30]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_4 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [30]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [30]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [30]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[30]_i_5 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [30]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [30]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [30]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[30]_i_6 
       (.I0(\IP2Bus_Data[30]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [30]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [30]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[30]_i_7 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [30]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [30]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[30]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[30]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[30]),
        .O(\IP2Bus_Data[30]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFAFBFAF)) 
    \IP2Bus_Data[31]_i_1 
       (.I0(\IP2Bus_Data[31]_i_3_n_0 ),
        .I1(Lat_Addr_3downto0_is_0xC),
        .I2(s_axi_aresetn),
        .I3(\IP2Bus_Data[31]_i_4_n_0 ),
        .I4(Lat_Addr_3downto0_is_0x8),
        .O(\IP2Bus_Data_reg[31] [1]));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[31]_i_10 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [31]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [31]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[31]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \IP2Bus_Data[31]_i_11 
       (.I0(Lat_Sel_Reg_Set_Rd_En),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(Lat_Metric_Sel_Reg_0_Rd_En),
        .O(\IP2Bus_Data[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \IP2Bus_Data[31]_i_12 
       (.I0(Lat_Sel_Reg_Set_Rd_En),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(Lat_Metric_Sel_Reg_0_Rd_En),
        .O(\IP2Bus_Data[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[31]_i_13 
       (.I0(Lat_Latency_ID_Rd_En),
        .I1(\IP2Bus_Data[31]_i_24_n_0 ),
        .I2(Lat_ID_Mask_Rd_En),
        .O(\IP2Bus_Data[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_14 
       (.I0(\IP2Bus_Data[31]_i_24_n_0 ),
        .I1(Lat_Latency_ID_Rd_En),
        .O(\IP2Bus_Data[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \IP2Bus_Data[31]_i_15 
       (.I0(Lat_Status_Reg_Set_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Lat_Status_Reg_FOC_Rd_En),
        .O(\IP2Bus_Data[31]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \IP2Bus_Data[31]_i_16 
       (.I0(Lat_Addr_7downto4_is_0x1),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(Lat_Addr_7downto4_is_0x2),
        .O(\IP2Bus_Data[31]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_17 
       (.I0(\IP2Bus_Data[31]_i_25_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x1),
        .O(\IP2Bus_Data[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \IP2Bus_Data[31]_i_18 
       (.I0(Lat_Rng_Reg_Set_Rd_En),
        .I1(Lat_ID_Mask_Rd_En),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(Lat_Latency_ID_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(Lat_Addr_7downto4_is_0x0),
        .O(\IP2Bus_Data[31]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \IP2Bus_Data[31]_i_19 
       (.I0(Lat_Addr_7downto4_is_0x4),
        .I1(Lat_Addr_7downto4_is_0x2),
        .I2(\IP2Bus_Data[31]_i_25_n_0 ),
        .I3(Lat_Addr_7downto4_is_0x1),
        .I4(Lat_Addr_7downto4_is_0x3),
        .I5(Lat_Addr_7downto4_is_0x5),
        .O(\IP2Bus_Data[31]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[31]_i_2 
       (.I0(\IP2Bus_Data[31]_i_5_n_0 ),
        .I1(\IP2Bus_Data[31]_i_6_n_0 ),
        .I2(\IP2Bus_Data[31]_i_7_n_0 ),
        .I3(\IP2Bus_Data[31]_i_8_n_0 ),
        .I4(\IP2Bus_Data[31]_i_9_n_0 ),
        .I5(\IP2Bus_Data[31]_i_10_n_0 ),
        .O(D[31]));
  LUT5 #(
    .INIT(32'h00100000)) 
    \IP2Bus_Data[31]_i_20 
       (.I0(Lat_Addr_7downto4_is_0x3),
        .I1(Lat_Addr_7downto4_is_0x1),
        .I2(\IP2Bus_Data[31]_i_25_n_0 ),
        .I3(Lat_Addr_7downto4_is_0x2),
        .I4(Lat_Addr_7downto4_is_0x4),
        .O(\IP2Bus_Data[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h0400)) 
    \IP2Bus_Data[31]_i_21 
       (.I0(Lat_Addr_7downto4_is_0x2),
        .I1(\IP2Bus_Data[31]_i_25_n_0 ),
        .I2(Lat_Addr_7downto4_is_0x1),
        .I3(Lat_Addr_7downto4_is_0x3),
        .O(\IP2Bus_Data[31]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[31]_i_22 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[31]),
        .O(\IP2Bus_Data[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \IP2Bus_Data[31]_i_23 
       (.I0(Lat_Addr_7downto4_is_0x4),
        .I1(Lat_Addr_7downto4_is_0x2),
        .I2(\IP2Bus_Data[31]_i_25_n_0 ),
        .I3(Lat_Addr_7downto4_is_0x1),
        .I4(Lat_Addr_7downto4_is_0x3),
        .I5(Lat_Addr_7downto4_is_0x5),
        .O(\IP2Bus_Data[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \IP2Bus_Data[31]_i_24 
       (.I0(Lat_Status_Reg_Set_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(Lat_Control_Set_Rd_En),
        .O(\IP2Bus_Data[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \IP2Bus_Data[31]_i_25 
       (.I0(Lat_Rng_Reg_Set_Rd_En),
        .I1(Lat_ID_Mask_Rd_En),
        .I2(\IP2Bus_Data[31]_i_24_n_0 ),
        .I3(Lat_Latency_ID_Rd_En),
        .I4(Lat_Intr_Reg_Set_Rd_En),
        .I5(Lat_Addr_7downto4_is_0x0),
        .O(\IP2Bus_Data[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h8088FFFF80888088)) 
    \IP2Bus_Data[31]_i_3 
       (.I0(scndry_out_int_d1),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .I3(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .I4(Lat_Metric_Sel_Reg_1_Rd_En),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \IP2Bus_Data[31]_i_4 
       (.I0(Lat_Sample_Interval_Rd_En),
        .I1(scndry_out_int_d1),
        .I2(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I3(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_5 
       (.I0(\IP2Bus_Data[31]_i_11_n_0 ),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] [7]),
        .I2(\IP2Bus_Data[31]_i_12_n_0 ),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] [7]),
        .I4(\Sample_Time_Diff_Reg_reg[31] [31]),
        .I5(\IP2Bus_Data[8]_i_3_n_0 ),
        .O(\IP2Bus_Data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_6 
       (.I0(\IP2Bus_Data[31]_i_13_n_0 ),
        .I1(\RID_Mask_CDC_reg[15] [15]),
        .I2(\IP2Bus_Data[31]_i_14_n_0 ),
        .I3(\Latency_RID_CDC_reg[15] [15]),
        .I4(\s_level_out_bus_d4_reg[31] [31]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_7 
       (.I0(\IP2Bus_Data[31]_i_16_n_0 ),
        .I1(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [31]),
        .I2(\IP2Bus_Data[31]_i_17_n_0 ),
        .I3(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [31]),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [31]),
        .I5(\IP2Bus_Data[31]_i_18_n_0 ),
        .O(\IP2Bus_Data[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[31]_i_8 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [31]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [31]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [31]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[31]_i_9 
       (.I0(\IP2Bus_Data[31]_i_22_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [31]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [31]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[3]_i_1 
       (.I0(\IP2Bus_Data[3]_i_2_n_0 ),
        .I1(\IP2Bus_Data[3]_i_3_n_0 ),
        .I2(\IP2Bus_Data[3]_i_4_n_0 ),
        .I3(\IP2Bus_Data[3]_i_5_n_0 ),
        .I4(\IP2Bus_Data[3]_i_6_n_0 ),
        .I5(\IP2Bus_Data[3]_i_7_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_10 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [3]),
        .I2(\IP2Bus_Data[17]_i_9_n_0 ),
        .I3(En_Id_Based_reg),
        .I4(\s_level_out_bus_d4_reg[31] [3]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[3]_i_2 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [3]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [3]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[3]_i_3 
       (.I0(\IP2Bus_Data[3]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [3]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [3]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_4 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [3]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [3]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [3]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [3]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [3]),
        .I4(\WID_Mask_CDC_reg[15] [3]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[3]_i_6 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[2]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [2]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [3]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \IP2Bus_Data[3]_i_7 
       (.I0(\IP2Bus_Data[8]_i_3_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [3]),
        .I2(\IP2Bus_Data[3]_i_9_n_0 ),
        .I3(Q[3]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data[3]_i_10_n_0 ),
        .O(\IP2Bus_Data[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[3]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[3]),
        .O(\IP2Bus_Data[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[3]_i_9 
       (.I0(Lat_Metric_Sel_Reg_0_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [3]),
        .O(\IP2Bus_Data[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[4]_i_1 
       (.I0(\IP2Bus_Data[4]_i_2_n_0 ),
        .I1(\IP2Bus_Data[4]_i_3_n_0 ),
        .I2(\IP2Bus_Data[4]_i_4_n_0 ),
        .I3(\IP2Bus_Data[4]_i_5_n_0 ),
        .I4(\IP2Bus_Data[4]_i_6_n_0 ),
        .I5(\IP2Bus_Data[4]_i_7_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_10 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [4]),
        .I2(\IP2Bus_Data[17]_i_9_n_0 ),
        .I3(Wr_Lat_Start),
        .I4(\s_level_out_bus_d4_reg[31] [4]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[4]_i_2 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [4]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [4]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[4]_i_3 
       (.I0(\IP2Bus_Data[4]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [4]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [4]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_4 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [4]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [4]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [4]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [4]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [4]),
        .I4(\WID_Mask_CDC_reg[15] [4]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[4]_i_6 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[3]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [3]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [4]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \IP2Bus_Data[4]_i_7 
       (.I0(\IP2Bus_Data[8]_i_3_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [4]),
        .I2(\IP2Bus_Data[4]_i_9_n_0 ),
        .I3(Q[4]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data[4]_i_10_n_0 ),
        .O(\IP2Bus_Data[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[4]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[4]),
        .O(\IP2Bus_Data[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[4]_i_9 
       (.I0(Lat_Metric_Sel_Reg_0_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [4]),
        .O(\IP2Bus_Data[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[5]_i_1 
       (.I0(\IP2Bus_Data[5]_i_2_n_0 ),
        .I1(\IP2Bus_Data[5]_i_3_n_0 ),
        .I2(\IP2Bus_Data[5]_i_4_n_0 ),
        .I3(\IP2Bus_Data[5]_i_5_n_0 ),
        .I4(\IP2Bus_Data[5]_i_6_n_0 ),
        .I5(\IP2Bus_Data[5]_i_7_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_10 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [5]),
        .I2(\IP2Bus_Data[17]_i_9_n_0 ),
        .I3(Wr_Lat_End),
        .I4(\s_level_out_bus_d4_reg[31] [5]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[5]_i_2 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [5]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [5]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[5]_i_3 
       (.I0(\IP2Bus_Data[5]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [5]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [5]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_4 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [5]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [5]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [5]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [5]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [5]),
        .I4(\WID_Mask_CDC_reg[15] [5]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[5]_i_6 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[4]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [4]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [5]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \IP2Bus_Data[5]_i_7 
       (.I0(\IP2Bus_Data[8]_i_3_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [5]),
        .I2(\IP2Bus_Data[5]_i_9_n_0 ),
        .I3(Q[5]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data[5]_i_10_n_0 ),
        .O(\IP2Bus_Data[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[5]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[5]),
        .O(\IP2Bus_Data[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[5]_i_9 
       (.I0(Lat_Metric_Sel_Reg_0_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [5]),
        .O(\IP2Bus_Data[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[6]_i_1 
       (.I0(\IP2Bus_Data[6]_i_2_n_0 ),
        .I1(\IP2Bus_Data[6]_i_3_n_0 ),
        .I2(\IP2Bus_Data[6]_i_4_n_0 ),
        .I3(\IP2Bus_Data[6]_i_5_n_0 ),
        .I4(\IP2Bus_Data[6]_i_6_n_0 ),
        .I5(\IP2Bus_Data[6]_i_7_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_10 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [6]),
        .I2(\IP2Bus_Data[17]_i_9_n_0 ),
        .I3(Rd_Lat_Start_CDC_reg),
        .I4(\s_level_out_bus_d4_reg[31] [6]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[6]_i_2 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [6]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [6]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[6]_i_3 
       (.I0(\IP2Bus_Data[6]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [6]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [6]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_4 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [6]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [6]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [6]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [6]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [6]),
        .I4(\WID_Mask_CDC_reg[15] [6]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[6]_i_6 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[5]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [5]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [6]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \IP2Bus_Data[6]_i_7 
       (.I0(\IP2Bus_Data[8]_i_3_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [6]),
        .I2(\IP2Bus_Data[6]_i_9_n_0 ),
        .I3(Q[6]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data[6]_i_10_n_0 ),
        .O(\IP2Bus_Data[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[6]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[6]),
        .O(\IP2Bus_Data[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[6]_i_9 
       (.I0(Lat_Metric_Sel_Reg_0_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [6]),
        .O(\IP2Bus_Data[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[7]_i_1 
       (.I0(\IP2Bus_Data[7]_i_2_n_0 ),
        .I1(\IP2Bus_Data[7]_i_3_n_0 ),
        .I2(\IP2Bus_Data[7]_i_4_n_0 ),
        .I3(\IP2Bus_Data[7]_i_5_n_0 ),
        .I4(\IP2Bus_Data[7]_i_6_n_0 ),
        .I5(\IP2Bus_Data[7]_i_7_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_10 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [7]),
        .I2(\IP2Bus_Data[17]_i_9_n_0 ),
        .I3(Rd_Lat_End),
        .I4(\s_level_out_bus_d4_reg[31] [7]),
        .I5(\IP2Bus_Data[31]_i_15_n_0 ),
        .O(\IP2Bus_Data[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[7]_i_2 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [7]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [7]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[7]_i_3 
       (.I0(\IP2Bus_Data[7]_i_8_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [7]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [7]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_4 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [7]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [7]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [7]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_5 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [7]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [7]),
        .I4(\WID_Mask_CDC_reg[15] [7]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[7]_i_6 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[6]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [6]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [7]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF8F8F8)) 
    \IP2Bus_Data[7]_i_7 
       (.I0(\IP2Bus_Data[8]_i_3_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [7]),
        .I2(\IP2Bus_Data[7]_i_9_n_0 ),
        .I3(Q[7]),
        .I4(\IP2Bus_Data[31]_i_11_n_0 ),
        .I5(\IP2Bus_Data[7]_i_10_n_0 ),
        .O(\IP2Bus_Data[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[7]_i_8 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[7]),
        .O(\IP2Bus_Data[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \IP2Bus_Data[7]_i_9 
       (.I0(Lat_Metric_Sel_Reg_0_Rd_En),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Sel_Reg_Set_Rd_En),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] [7]),
        .O(\IP2Bus_Data[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hFF5D)) 
    \IP2Bus_Data[8]_i_1 
       (.I0(s_axi_aresetn),
        .I1(\IP2Bus_Data[8]_i_3_n_0 ),
        .I2(Lat_Addr_3downto0_is_0xC),
        .I3(\IP2Bus_Data[31]_i_3_n_0 ),
        .O(\IP2Bus_Data_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[8]_i_10 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[8]),
        .O(\IP2Bus_Data[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000008000000000)) 
    \IP2Bus_Data[8]_i_11 
       (.I0(Lat_Addr_3downto0_is_0x8),
        .I1(Lat_Sample_Interval_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I4(Lat_Addr_3downto0_is_0x4),
        .I5(Reset_On_Sample_Int_Lapse_sync),
        .O(\IP2Bus_Data[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_12 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [8]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [8]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [0]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[8]_i_2 
       (.I0(\IP2Bus_Data[8]_i_4_n_0 ),
        .I1(\IP2Bus_Data[8]_i_5_n_0 ),
        .I2(\IP2Bus_Data[8]_i_6_n_0 ),
        .I3(\IP2Bus_Data[8]_i_7_n_0 ),
        .I4(\IP2Bus_Data[8]_i_8_n_0 ),
        .I5(\IP2Bus_Data[8]_i_9_n_0 ),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \IP2Bus_Data[8]_i_3 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(Lat_Addr_3downto0_is_0x8),
        .O(\IP2Bus_Data[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAA00C000AA000000)) 
    \IP2Bus_Data[8]_i_4 
       (.I0(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [8]),
        .I1(\Sample_Interval_i_reg_CDC_reg[31] [8]),
        .I2(Lat_Sample_Interval_Rd_En),
        .I3(scndry_out_int_d1),
        .I4(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I5(Lat_Addr_3downto0_is_0x4),
        .O(\IP2Bus_Data[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[8]_i_5 
       (.I0(\IP2Bus_Data[8]_i_10_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [8]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [8]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_6 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [8]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [8]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [8]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_7 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [8]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [8]),
        .I4(\WID_Mask_CDC_reg[15] [8]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[8]_i_8 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[7]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [7]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [8]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[8]_i_9 
       (.I0(\IP2Bus_Data[8]_i_11_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [8]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [0]),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[8]_i_12_n_0 ),
        .O(\IP2Bus_Data[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \IP2Bus_Data[9]_i_1 
       (.I0(\IP2Bus_Data[9]_i_2_n_0 ),
        .I1(\IP2Bus_Data[9]_i_3_n_0 ),
        .I2(\IP2Bus_Data[9]_i_4_n_0 ),
        .I3(\IP2Bus_Data[9]_i_5_n_0 ),
        .I4(\IP2Bus_Data[9]_i_6_n_0 ),
        .I5(\IP2Bus_Data[9]_i_7_n_0 ),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \IP2Bus_Data[9]_i_10 
       (.I0(\IP2Bus_Data[12]_i_9_n_0 ),
        .I1(Metric_ram_Out_Reg_CDCR[9]),
        .O(\IP2Bus_Data[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEAEAEA)) 
    \IP2Bus_Data[9]_i_2 
       (.I0(\IP2Bus_Data[9]_i_8_n_0 ),
        .I1(\Sample_Time_Diff_Reg_reg[31] [9]),
        .I2(\IP2Bus_Data[8]_i_3_n_0 ),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] [1]),
        .I4(\IP2Bus_Data[31]_i_12_n_0 ),
        .I5(\IP2Bus_Data[9]_i_9_n_0 ),
        .O(\IP2Bus_Data[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_3 
       (.I0(\IP2Bus_Data[31]_i_19_n_0 ),
        .I1(\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] [9]),
        .I2(\IP2Bus_Data[31]_i_20_n_0 ),
        .I3(\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] [9]),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] [9]),
        .I5(\IP2Bus_Data[31]_i_21_n_0 ),
        .O(\IP2Bus_Data[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFAAAAAAEAEAAAAA)) 
    \IP2Bus_Data[9]_i_4 
       (.I0(\IP2Bus_Data[9]_i_10_n_0 ),
        .I1(Lat_Addr_7downto4_is_0x7),
        .I2(\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] [9]),
        .I3(\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] [9]),
        .I4(\IP2Bus_Data[31]_i_23_n_0 ),
        .I5(Lat_Addr_7downto4_is_0x6),
        .O(\IP2Bus_Data[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_5 
       (.I0(\IP2Bus_Data[10]_i_11_n_0 ),
        .I1(Intr_Reg_ISR[8]),
        .I2(\IP2Bus_Data[10]_i_12_n_0 ),
        .I3(\IER_reg[12] [8]),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] [9]),
        .I5(\IP2Bus_Data[31]_i_16_n_0 ),
        .O(\IP2Bus_Data[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_6 
       (.I0(\IP2Bus_Data[31]_i_17_n_0 ),
        .I1(\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] [9]),
        .I2(\IP2Bus_Data[31]_i_18_n_0 ),
        .I3(\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] [9]),
        .I4(\WID_Mask_CDC_reg[15] [9]),
        .I5(\IP2Bus_Data[31]_i_13_n_0 ),
        .O(\IP2Bus_Data[9]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \IP2Bus_Data[9]_i_7 
       (.I0(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I1(scndry_out_int_d1),
        .I2(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] [9]),
        .O(\IP2Bus_Data[9]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \IP2Bus_Data[9]_i_8 
       (.I0(Lat_Addr_3downto0_is_0x4),
        .I1(Lat_Global_Clk_Cnt_Set_Rd_En),
        .I2(scndry_out_int_d1),
        .I3(Lat_Sample_Interval_Rd_En),
        .I4(\Sample_Interval_i_reg_CDC_reg[31] [9]),
        .O(\IP2Bus_Data[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \IP2Bus_Data[9]_i_9 
       (.I0(\IP2Bus_Data[31]_i_14_n_0 ),
        .I1(\Latency_WID_CDC_reg[15] [9]),
        .I2(\IP2Bus_Data[31]_i_15_n_0 ),
        .I3(\s_level_out_bus_d4_reg[31] [9]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] [1]),
        .I5(\IP2Bus_Data[31]_i_11_n_0 ),
        .O(\IP2Bus_Data[9]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE p_in_d1_cdc_from_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from_reg0),
        .Q(p_in_d1_cdc_from),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d1_cdc_to_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_in_d1_cdc_from),
        .Q(s_out_d1_cdc_to),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d2_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d1_cdc_to),
        .Q(s_out_d2),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d3_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d2),
        .Q(s_out_d3),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d4_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d3),
        .Q(s_out_d4),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d5_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d4),
        .Q(s_out_d5),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d6_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d5),
        .Q(s_out_d6),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_out_d7_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_d6),
        .Q(s_out_d7),
        .R(s_axi_aresetn_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE scndry_out_int_d1_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_out_re_7),
        .Q(scndry_out_int_d1),
        .R(s_axi_aresetn_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized0
   (D,
    SR,
    s_axi_aresetn,
    s_axi_aclk);
  output [31:0]D;
  output [0:0]SR;
  input s_axi_aresetn;
  input s_axi_aclk;

  wire [0:0]SR;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [31:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[31:0] = s_level_out_bus_d4;
  LUT1 #(
    .INIT(2'h1)) 
    bvalid_i_1
       (.I0(s_axi_aresetn),
        .O(SR));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(1'b0),
        .Q(s_level_out_bus_d1_cdc_to[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[10]),
        .Q(s_level_out_bus_d2[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[11]),
        .Q(s_level_out_bus_d2[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[12]),
        .Q(s_level_out_bus_d2[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[13]),
        .Q(s_level_out_bus_d2[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[14]),
        .Q(s_level_out_bus_d2[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[15]),
        .Q(s_level_out_bus_d2[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[16]),
        .Q(s_level_out_bus_d2[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[17]),
        .Q(s_level_out_bus_d2[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[18]),
        .Q(s_level_out_bus_d2[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[19]),
        .Q(s_level_out_bus_d2[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[20]),
        .Q(s_level_out_bus_d2[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[21]),
        .Q(s_level_out_bus_d2[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[22]),
        .Q(s_level_out_bus_d2[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[23]),
        .Q(s_level_out_bus_d2[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[24]),
        .Q(s_level_out_bus_d2[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[25]),
        .Q(s_level_out_bus_d2[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[26]),
        .Q(s_level_out_bus_d2[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[27]),
        .Q(s_level_out_bus_d2[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[28]),
        .Q(s_level_out_bus_d2[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[29]),
        .Q(s_level_out_bus_d2[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[2]),
        .Q(s_level_out_bus_d2[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[30]),
        .Q(s_level_out_bus_d2[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[31]),
        .Q(s_level_out_bus_d2[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[3]),
        .Q(s_level_out_bus_d2[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[4]),
        .Q(s_level_out_bus_d2[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[5]),
        .Q(s_level_out_bus_d2[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[6]),
        .Q(s_level_out_bus_d2[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[7]),
        .Q(s_level_out_bus_d2[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[8]),
        .Q(s_level_out_bus_d2[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[9]),
        .Q(s_level_out_bus_d2[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[10]),
        .Q(s_level_out_bus_d3[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[11]),
        .Q(s_level_out_bus_d3[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[12]),
        .Q(s_level_out_bus_d3[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[13]),
        .Q(s_level_out_bus_d3[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[14]),
        .Q(s_level_out_bus_d3[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[15]),
        .Q(s_level_out_bus_d3[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[16]),
        .Q(s_level_out_bus_d3[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[17]),
        .Q(s_level_out_bus_d3[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[18]),
        .Q(s_level_out_bus_d3[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[19]),
        .Q(s_level_out_bus_d3[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[20]),
        .Q(s_level_out_bus_d3[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[21]),
        .Q(s_level_out_bus_d3[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[22]),
        .Q(s_level_out_bus_d3[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[23]),
        .Q(s_level_out_bus_d3[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[24]),
        .Q(s_level_out_bus_d3[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[25]),
        .Q(s_level_out_bus_d3[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[26]),
        .Q(s_level_out_bus_d3[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[27]),
        .Q(s_level_out_bus_d3[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[28]),
        .Q(s_level_out_bus_d3[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[29]),
        .Q(s_level_out_bus_d3[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[2]),
        .Q(s_level_out_bus_d3[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[30]),
        .Q(s_level_out_bus_d3[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[31]),
        .Q(s_level_out_bus_d3[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[3]),
        .Q(s_level_out_bus_d3[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[4]),
        .Q(s_level_out_bus_d3[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[5]),
        .Q(s_level_out_bus_d3[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[6]),
        .Q(s_level_out_bus_d3[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[7]),
        .Q(s_level_out_bus_d3[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[8]),
        .Q(s_level_out_bus_d3[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[9]),
        .Q(s_level_out_bus_d3[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[10]),
        .Q(s_level_out_bus_d4[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[11]),
        .Q(s_level_out_bus_d4[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[12]),
        .Q(s_level_out_bus_d4[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[13]),
        .Q(s_level_out_bus_d4[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[14]),
        .Q(s_level_out_bus_d4[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[15]),
        .Q(s_level_out_bus_d4[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[16]),
        .Q(s_level_out_bus_d4[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[17]),
        .Q(s_level_out_bus_d4[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[18]),
        .Q(s_level_out_bus_d4[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[19]),
        .Q(s_level_out_bus_d4[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[20]),
        .Q(s_level_out_bus_d4[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[21]),
        .Q(s_level_out_bus_d4[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[22]),
        .Q(s_level_out_bus_d4[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[23]),
        .Q(s_level_out_bus_d4[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[24]),
        .Q(s_level_out_bus_d4[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[25]),
        .Q(s_level_out_bus_d4[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[26]),
        .Q(s_level_out_bus_d4[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[27]),
        .Q(s_level_out_bus_d4[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[28]),
        .Q(s_level_out_bus_d4[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[29]),
        .Q(s_level_out_bus_d4[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[2]),
        .Q(s_level_out_bus_d4[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[30]),
        .Q(s_level_out_bus_d4[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[31]),
        .Q(s_level_out_bus_d4[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[3]),
        .Q(s_level_out_bus_d4[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[4]),
        .Q(s_level_out_bus_d4[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[5]),
        .Q(s_level_out_bus_d4[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[6]),
        .Q(s_level_out_bus_d4[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[7]),
        .Q(s_level_out_bus_d4[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[8]),
        .Q(s_level_out_bus_d4[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[9]),
        .Q(s_level_out_bus_d4[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[10]),
        .Q(s_level_out_bus_d5[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[11]),
        .Q(s_level_out_bus_d5[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[12]),
        .Q(s_level_out_bus_d5[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[13]),
        .Q(s_level_out_bus_d5[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[14]),
        .Q(s_level_out_bus_d5[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[15]),
        .Q(s_level_out_bus_d5[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[16]),
        .Q(s_level_out_bus_d5[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[17]),
        .Q(s_level_out_bus_d5[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[18]),
        .Q(s_level_out_bus_d5[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[19]),
        .Q(s_level_out_bus_d5[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[20]),
        .Q(s_level_out_bus_d5[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[21]),
        .Q(s_level_out_bus_d5[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[22]),
        .Q(s_level_out_bus_d5[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[23]),
        .Q(s_level_out_bus_d5[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[24]),
        .Q(s_level_out_bus_d5[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[25]),
        .Q(s_level_out_bus_d5[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[26]),
        .Q(s_level_out_bus_d5[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[27]),
        .Q(s_level_out_bus_d5[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[28]),
        .Q(s_level_out_bus_d5[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[29]),
        .Q(s_level_out_bus_d5[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[2]),
        .Q(s_level_out_bus_d5[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[30]),
        .Q(s_level_out_bus_d5[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[31]),
        .Q(s_level_out_bus_d5[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[3]),
        .Q(s_level_out_bus_d5[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[4]),
        .Q(s_level_out_bus_d5[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[5]),
        .Q(s_level_out_bus_d5[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[6]),
        .Q(s_level_out_bus_d5[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[7]),
        .Q(s_level_out_bus_d5[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[8]),
        .Q(s_level_out_bus_d5[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[9]),
        .Q(s_level_out_bus_d5[9]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[10]),
        .Q(s_level_out_bus_d6[10]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[11]),
        .Q(s_level_out_bus_d6[11]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[12]),
        .Q(s_level_out_bus_d6[12]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[13]),
        .Q(s_level_out_bus_d6[13]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[14]),
        .Q(s_level_out_bus_d6[14]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[15]),
        .Q(s_level_out_bus_d6[15]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[16]),
        .Q(s_level_out_bus_d6[16]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[17]),
        .Q(s_level_out_bus_d6[17]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[18]),
        .Q(s_level_out_bus_d6[18]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[19]),
        .Q(s_level_out_bus_d6[19]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[20]),
        .Q(s_level_out_bus_d6[20]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[21]),
        .Q(s_level_out_bus_d6[21]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[22]),
        .Q(s_level_out_bus_d6[22]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[23]),
        .Q(s_level_out_bus_d6[23]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[24]),
        .Q(s_level_out_bus_d6[24]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[25]),
        .Q(s_level_out_bus_d6[25]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[26]),
        .Q(s_level_out_bus_d6[26]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[27]),
        .Q(s_level_out_bus_d6[27]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[28]),
        .Q(s_level_out_bus_d6[28]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[29]),
        .Q(s_level_out_bus_d6[29]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[2]),
        .Q(s_level_out_bus_d6[2]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[30]),
        .Q(s_level_out_bus_d6[30]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[31]),
        .Q(s_level_out_bus_d6[31]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[3]),
        .Q(s_level_out_bus_d6[3]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[4]),
        .Q(s_level_out_bus_d6[4]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[5]),
        .Q(s_level_out_bus_d6[5]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[6]),
        .Q(s_level_out_bus_d6[6]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[7]),
        .Q(s_level_out_bus_d6[7]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[8]),
        .Q(s_level_out_bus_d6[8]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[9]),
        .Q(s_level_out_bus_d6[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized1
   (out,
    SR,
    trigger_in,
    core_aclk);
  output out;
  input [0:0]SR;
  input trigger_in;
  input core_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;
  wire trigger_in;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(trigger_in),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized2
   (D,
    SR,
    Ext_Trig_Metric_en_reg,
    Q,
    Use_Ext_Trig,
    rst_int_n_reg,
    rst_int_n_reg_rep__1,
    Ext_Trig_Metric_en_reg_0,
    UNCONN_IN,
    core_aclk,
    Wr_cnt_ld);
  output [1:0]D;
  output [0:0]SR;
  output Ext_Trig_Metric_en_reg;
  input [1:0]Q;
  input Use_Ext_Trig;
  input rst_int_n_reg;
  input rst_int_n_reg_rep__1;
  input Ext_Trig_Metric_en_reg_0;
  input [1:0]UNCONN_IN;
  input core_aclk;
  input Wr_cnt_ld;

  wire Ext_Trig_Metric_en_i_2_n_0;
  wire Ext_Trig_Metric_en_reg;
  wire Ext_Trig_Metric_en_reg_0;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [1:0]UNCONN_IN;
  wire Use_Ext_Trig;
  wire Wr_cnt_ld;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire rst_int_n_reg;
  wire rst_int_n_reg_rep__1;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d2;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d3;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d4;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d5;
  (* async_reg = "true" *) wire [1:0]s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign D[1:0] = s_level_out_bus_d4;
  LUT4 #(
    .INIT(16'h00AE)) 
    Ext_Trig_Metric_en_i_1
       (.I0(Ext_Trig_Metric_en_reg_0),
        .I1(s_level_out_bus_d4[0]),
        .I2(Q[0]),
        .I3(Ext_Trig_Metric_en_i_2_n_0),
        .O(Ext_Trig_Metric_en_reg));
  LUT4 #(
    .INIT(16'h4FFF)) 
    Ext_Trig_Metric_en_i_2
       (.I0(Q[1]),
        .I1(s_level_out_bus_d4[1]),
        .I2(Use_Ext_Trig),
        .I3(rst_int_n_reg),
        .O(Ext_Trig_Metric_en_i_2_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \s_level_out_bus_d1_cdc_to[1]_i_1 
       (.I0(rst_int_n_reg_rep__1),
        .O(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[0]),
        .Q(s_level_out_bus_d1_cdc_to[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d1_cdc_to_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(UNCONN_IN[1]),
        .Q(s_level_out_bus_d1_cdc_to[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[0]),
        .Q(s_level_out_bus_d2[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d1_cdc_to[1]),
        .Q(s_level_out_bus_d2[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[0]),
        .Q(s_level_out_bus_d3[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d3_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d2[1]),
        .Q(s_level_out_bus_d3[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[0]),
        .Q(s_level_out_bus_d4[0]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d4_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d3[1]),
        .Q(s_level_out_bus_d4[1]),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[0]),
        .Q(s_level_out_bus_d5[0]),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d5_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d4[1]),
        .Q(s_level_out_bus_d5[1]),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[0]),
        .Q(s_level_out_bus_d6[0]),
        .R(Wr_cnt_ld));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE \s_level_out_bus_d6_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_bus_d5[1]),
        .Q(s_level_out_bus_d6[1]),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized3
   (out,
    SR,
    q_reg,
    core_aclk);
  output out;
  input [0:0]SR;
  input q_reg;
  input core_aclk;

  wire [0:0]SR;
  wire core_aclk;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  wire q_reg;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  assign out = s_level_out_d4;
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_cdc_sync" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized4
   (\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0] ,
    SR,
    out,
    core_aclk,
    core_aresetn,
    Metrics_Cnt_Reset);
  output [0:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0] ;
  input [0:0]SR;
  input out;
  input core_aclk;
  input core_aresetn;
  input Metrics_Cnt_Reset;

  wire [0:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0] ;
  wire Metrics_Cnt_Reset;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire out;
  (* async_reg = "true" *) wire p_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_in_d1_cdc_from;
  (* async_reg = "true" *) wire p_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire p_level_out_d2;
  (* async_reg = "true" *) wire p_level_out_d3;
  (* async_reg = "true" *) wire p_level_out_d4;
  (* async_reg = "true" *) wire p_level_out_d5;
  (* async_reg = "true" *) wire p_level_out_d6;
  (* async_reg = "true" *) wire p_level_out_d7;
  (* async_reg = "true" *) wire prmry_ack_int;
  (* async_reg = "true" *) wire s_level_out_bus_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_bus_d2;
  (* async_reg = "true" *) wire s_level_out_bus_d3;
  (* async_reg = "true" *) wire s_level_out_bus_d4;
  (* async_reg = "true" *) wire s_level_out_bus_d5;
  (* async_reg = "true" *) wire s_level_out_bus_d6;
  (* async_reg = "true" *) wire s_level_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_level_out_d2;
  (* async_reg = "true" *) wire s_level_out_d3;
  (* async_reg = "true" *) wire s_level_out_d4;
  (* async_reg = "true" *) wire s_level_out_d5;
  (* async_reg = "true" *) wire s_level_out_d6;
  (* async_reg = "true" *) wire s_out_d1_cdc_to;
  (* async_reg = "true" *) wire s_out_d2;
  (* async_reg = "true" *) wire s_out_d3;
  (* async_reg = "true" *) wire s_out_d4;
  (* async_reg = "true" *) wire s_out_d5;
  (* async_reg = "true" *) wire s_out_d6;
  (* async_reg = "true" *) wire s_out_d7;
  (* async_reg = "true" *) wire scndry_out_int_d1;

  LUT3 #(
    .INIT(8'hFD)) 
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1 
       (.I0(core_aresetn),
        .I1(s_level_out_d4),
        .I2(Metrics_Cnt_Reset),
        .O(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0] ));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(p_level_in_d1_cdc_from));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(prmry_ack_int));
  LUT1 #(
    .INIT(2'h2)) 
    i_10
       (.I0(1'b0),
        .O(s_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_11
       (.I0(1'b0),
        .O(s_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_12
       (.I0(1'b0),
        .O(s_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_13
       (.I0(1'b0),
        .O(s_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_14
       (.I0(1'b0),
        .O(s_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_15
       (.I0(1'b0),
        .O(s_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_16
       (.I0(1'b0),
        .O(s_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_17
       (.I0(1'b0),
        .O(scndry_out_int_d1));
  LUT1 #(
    .INIT(2'h2)) 
    i_18
       (.I0(1'b0),
        .O(s_level_out_bus_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_19
       (.I0(1'b0),
        .O(s_level_out_bus_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_2
       (.I0(1'b0),
        .O(p_level_out_d1_cdc_to));
  LUT1 #(
    .INIT(2'h2)) 
    i_20
       (.I0(1'b0),
        .O(s_level_out_bus_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_21
       (.I0(1'b0),
        .O(s_level_out_bus_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_22
       (.I0(1'b0),
        .O(s_level_out_bus_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_23
       (.I0(1'b0),
        .O(s_level_out_bus_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_3
       (.I0(1'b0),
        .O(p_level_out_d2));
  LUT1 #(
    .INIT(2'h2)) 
    i_4
       (.I0(1'b0),
        .O(p_level_out_d3));
  LUT1 #(
    .INIT(2'h2)) 
    i_5
       (.I0(1'b0),
        .O(p_level_out_d4));
  LUT1 #(
    .INIT(2'h2)) 
    i_6
       (.I0(1'b0),
        .O(p_level_out_d5));
  LUT1 #(
    .INIT(2'h2)) 
    i_7
       (.I0(1'b0),
        .O(p_level_out_d6));
  LUT1 #(
    .INIT(2'h2)) 
    i_8
       (.I0(1'b0),
        .O(p_level_out_d7));
  LUT1 #(
    .INIT(2'h2)) 
    i_9
       (.I0(1'b0),
        .O(p_in_d1_cdc_from));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d1_cdc_to_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(out),
        .Q(s_level_out_d1_cdc_to),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d1_cdc_to),
        .Q(s_level_out_d2),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d3_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d2),
        .Q(s_level_out_d3),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d4_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d3),
        .Q(s_level_out_d4),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d5_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d4),
        .Q(s_level_out_d5),
        .R(SR));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE s_level_out_d6_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(s_level_out_d5),
        .Q(s_level_out_d6),
        .R(SR));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter
   (Count_Out,
    SR,
    E,
    s_axi_aclk);
  output [31:0]Count_Out;
  input [0:0]SR;
  input [0:0]E;
  input s_axi_aclk;

  wire [31:0]Count_Out;
  wire \Count_Out_i[0]_i_1_n_0 ;
  wire \Count_Out_i[16]_i_2_n_0 ;
  wire \Count_Out_i[16]_i_3_n_0 ;
  wire \Count_Out_i[16]_i_4_n_0 ;
  wire \Count_Out_i[16]_i_5_n_0 ;
  wire \Count_Out_i[16]_i_6_n_0 ;
  wire \Count_Out_i[16]_i_7_n_0 ;
  wire \Count_Out_i[16]_i_8_n_0 ;
  wire \Count_Out_i[16]_i_9_n_0 ;
  wire \Count_Out_i[24]_i_2_n_0 ;
  wire \Count_Out_i[24]_i_3_n_0 ;
  wire \Count_Out_i[24]_i_4_n_0 ;
  wire \Count_Out_i[24]_i_5_n_0 ;
  wire \Count_Out_i[24]_i_6_n_0 ;
  wire \Count_Out_i[24]_i_7_n_0 ;
  wire \Count_Out_i[24]_i_8_n_0 ;
  wire \Count_Out_i[24]_i_9_n_0 ;
  wire \Count_Out_i[31]_i_2__1_n_0 ;
  wire \Count_Out_i[31]_i_3_n_0 ;
  wire \Count_Out_i[31]_i_4_n_0 ;
  wire \Count_Out_i[31]_i_5_n_0 ;
  wire \Count_Out_i[31]_i_6_n_0 ;
  wire \Count_Out_i[31]_i_7_n_0 ;
  wire \Count_Out_i[31]_i_8_n_0 ;
  wire \Count_Out_i[8]_i_10_n_0 ;
  wire \Count_Out_i[8]_i_2_n_0 ;
  wire \Count_Out_i[8]_i_3_n_0 ;
  wire \Count_Out_i[8]_i_4_n_0 ;
  wire \Count_Out_i[8]_i_5_n_0 ;
  wire \Count_Out_i[8]_i_6_n_0 ;
  wire \Count_Out_i[8]_i_7_n_0 ;
  wire \Count_Out_i[8]_i_8_n_0 ;
  wire \Count_Out_i[8]_i_9_n_0 ;
  wire \Count_Out_i_reg[16]_i_1_n_0 ;
  wire \Count_Out_i_reg[16]_i_1_n_1 ;
  wire \Count_Out_i_reg[16]_i_1_n_10 ;
  wire \Count_Out_i_reg[16]_i_1_n_11 ;
  wire \Count_Out_i_reg[16]_i_1_n_12 ;
  wire \Count_Out_i_reg[16]_i_1_n_13 ;
  wire \Count_Out_i_reg[16]_i_1_n_14 ;
  wire \Count_Out_i_reg[16]_i_1_n_15 ;
  wire \Count_Out_i_reg[16]_i_1_n_2 ;
  wire \Count_Out_i_reg[16]_i_1_n_3 ;
  wire \Count_Out_i_reg[16]_i_1_n_5 ;
  wire \Count_Out_i_reg[16]_i_1_n_6 ;
  wire \Count_Out_i_reg[16]_i_1_n_7 ;
  wire \Count_Out_i_reg[16]_i_1_n_8 ;
  wire \Count_Out_i_reg[16]_i_1_n_9 ;
  wire \Count_Out_i_reg[24]_i_1_n_0 ;
  wire \Count_Out_i_reg[24]_i_1_n_1 ;
  wire \Count_Out_i_reg[24]_i_1_n_10 ;
  wire \Count_Out_i_reg[24]_i_1_n_11 ;
  wire \Count_Out_i_reg[24]_i_1_n_12 ;
  wire \Count_Out_i_reg[24]_i_1_n_13 ;
  wire \Count_Out_i_reg[24]_i_1_n_14 ;
  wire \Count_Out_i_reg[24]_i_1_n_15 ;
  wire \Count_Out_i_reg[24]_i_1_n_2 ;
  wire \Count_Out_i_reg[24]_i_1_n_3 ;
  wire \Count_Out_i_reg[24]_i_1_n_5 ;
  wire \Count_Out_i_reg[24]_i_1_n_6 ;
  wire \Count_Out_i_reg[24]_i_1_n_7 ;
  wire \Count_Out_i_reg[24]_i_1_n_8 ;
  wire \Count_Out_i_reg[24]_i_1_n_9 ;
  wire \Count_Out_i_reg[31]_i_1_n_10 ;
  wire \Count_Out_i_reg[31]_i_1_n_11 ;
  wire \Count_Out_i_reg[31]_i_1_n_12 ;
  wire \Count_Out_i_reg[31]_i_1_n_13 ;
  wire \Count_Out_i_reg[31]_i_1_n_14 ;
  wire \Count_Out_i_reg[31]_i_1_n_15 ;
  wire \Count_Out_i_reg[31]_i_1_n_2 ;
  wire \Count_Out_i_reg[31]_i_1_n_3 ;
  wire \Count_Out_i_reg[31]_i_1_n_5 ;
  wire \Count_Out_i_reg[31]_i_1_n_6 ;
  wire \Count_Out_i_reg[31]_i_1_n_7 ;
  wire \Count_Out_i_reg[31]_i_1_n_9 ;
  wire \Count_Out_i_reg[8]_i_1_n_0 ;
  wire \Count_Out_i_reg[8]_i_1_n_1 ;
  wire \Count_Out_i_reg[8]_i_1_n_10 ;
  wire \Count_Out_i_reg[8]_i_1_n_11 ;
  wire \Count_Out_i_reg[8]_i_1_n_12 ;
  wire \Count_Out_i_reg[8]_i_1_n_13 ;
  wire \Count_Out_i_reg[8]_i_1_n_14 ;
  wire \Count_Out_i_reg[8]_i_1_n_15 ;
  wire \Count_Out_i_reg[8]_i_1_n_2 ;
  wire \Count_Out_i_reg[8]_i_1_n_3 ;
  wire \Count_Out_i_reg[8]_i_1_n_5 ;
  wire \Count_Out_i_reg[8]_i_1_n_6 ;
  wire \Count_Out_i_reg[8]_i_1_n_7 ;
  wire \Count_Out_i_reg[8]_i_1_n_8 ;
  wire \Count_Out_i_reg[8]_i_1_n_9 ;
  wire [0:0]E;
  wire [0:0]SR;
  wire s_axi_aclk;
  wire [3:3]\NLW_Count_Out_i_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Count_Out_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:7]\NLW_Count_Out_i_reg[31]_i_1_DI_UNCONNECTED ;
  wire [7:7]\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED ;
  wire [7:7]\NLW_Count_Out_i_reg[31]_i_1_S_UNCONNECTED ;
  wire [3:3]\NLW_Count_Out_i_reg[8]_i_1_CO_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[0]_i_1 
       (.I0(Count_Out[0]),
        .O(\Count_Out_i[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_2 
       (.I0(Count_Out[15]),
        .I1(Count_Out[16]),
        .O(\Count_Out_i[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_3 
       (.I0(Count_Out[14]),
        .I1(Count_Out[15]),
        .O(\Count_Out_i[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_4 
       (.I0(Count_Out[13]),
        .I1(Count_Out[14]),
        .O(\Count_Out_i[16]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_5 
       (.I0(Count_Out[12]),
        .I1(Count_Out[13]),
        .O(\Count_Out_i[16]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_6 
       (.I0(Count_Out[11]),
        .I1(Count_Out[12]),
        .O(\Count_Out_i[16]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_7 
       (.I0(Count_Out[10]),
        .I1(Count_Out[11]),
        .O(\Count_Out_i[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_8 
       (.I0(Count_Out[9]),
        .I1(Count_Out[10]),
        .O(\Count_Out_i[16]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[16]_i_9 
       (.I0(Count_Out[8]),
        .I1(Count_Out[9]),
        .O(\Count_Out_i[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_2 
       (.I0(Count_Out[23]),
        .I1(Count_Out[24]),
        .O(\Count_Out_i[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_3 
       (.I0(Count_Out[22]),
        .I1(Count_Out[23]),
        .O(\Count_Out_i[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_4 
       (.I0(Count_Out[21]),
        .I1(Count_Out[22]),
        .O(\Count_Out_i[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_5 
       (.I0(Count_Out[20]),
        .I1(Count_Out[21]),
        .O(\Count_Out_i[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_6 
       (.I0(Count_Out[19]),
        .I1(Count_Out[20]),
        .O(\Count_Out_i[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_7 
       (.I0(Count_Out[18]),
        .I1(Count_Out[19]),
        .O(\Count_Out_i[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_8 
       (.I0(Count_Out[17]),
        .I1(Count_Out[18]),
        .O(\Count_Out_i[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[24]_i_9 
       (.I0(Count_Out[16]),
        .I1(Count_Out[17]),
        .O(\Count_Out_i[24]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_2__1 
       (.I0(Count_Out[30]),
        .I1(Count_Out[31]),
        .O(\Count_Out_i[31]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_3 
       (.I0(Count_Out[29]),
        .I1(Count_Out[30]),
        .O(\Count_Out_i[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_4 
       (.I0(Count_Out[28]),
        .I1(Count_Out[29]),
        .O(\Count_Out_i[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_5 
       (.I0(Count_Out[27]),
        .I1(Count_Out[28]),
        .O(\Count_Out_i[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_6 
       (.I0(Count_Out[26]),
        .I1(Count_Out[27]),
        .O(\Count_Out_i[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_7 
       (.I0(Count_Out[25]),
        .I1(Count_Out[26]),
        .O(\Count_Out_i[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[31]_i_8 
       (.I0(Count_Out[24]),
        .I1(Count_Out[25]),
        .O(\Count_Out_i[31]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Count_Out_i[8]_i_10 
       (.I0(Count_Out[1]),
        .O(\Count_Out_i[8]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Count_Out_i[8]_i_2 
       (.I0(Count_Out[1]),
        .O(\Count_Out_i[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_3 
       (.I0(Count_Out[7]),
        .I1(Count_Out[8]),
        .O(\Count_Out_i[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_4 
       (.I0(Count_Out[6]),
        .I1(Count_Out[7]),
        .O(\Count_Out_i[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_5 
       (.I0(Count_Out[5]),
        .I1(Count_Out[6]),
        .O(\Count_Out_i[8]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_6 
       (.I0(Count_Out[4]),
        .I1(Count_Out[5]),
        .O(\Count_Out_i[8]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_7 
       (.I0(Count_Out[3]),
        .I1(Count_Out[4]),
        .O(\Count_Out_i[8]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_8 
       (.I0(Count_Out[2]),
        .I1(Count_Out[3]),
        .O(\Count_Out_i[8]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Count_Out_i[8]_i_9 
       (.I0(Count_Out[1]),
        .I1(Count_Out[2]),
        .O(\Count_Out_i[8]_i_9_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i[0]_i_1_n_0 ),
        .Q(Count_Out[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_14 ),
        .Q(Count_Out[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_13 ),
        .Q(Count_Out[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_12 ),
        .Q(Count_Out[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_11 ),
        .Q(Count_Out[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_10 ),
        .Q(Count_Out[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_9 ),
        .Q(Count_Out[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_8 ),
        .Q(Count_Out[16]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[16]_i_1 
       (.CI(\Count_Out_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Count_Out_i_reg[16]_i_1_n_0 ,\Count_Out_i_reg[16]_i_1_n_1 ,\Count_Out_i_reg[16]_i_1_n_2 ,\Count_Out_i_reg[16]_i_1_n_3 ,\NLW_Count_Out_i_reg[16]_i_1_CO_UNCONNECTED [3],\Count_Out_i_reg[16]_i_1_n_5 ,\Count_Out_i_reg[16]_i_1_n_6 ,\Count_Out_i_reg[16]_i_1_n_7 }),
        .DI(Count_Out[15:8]),
        .O({\Count_Out_i_reg[16]_i_1_n_8 ,\Count_Out_i_reg[16]_i_1_n_9 ,\Count_Out_i_reg[16]_i_1_n_10 ,\Count_Out_i_reg[16]_i_1_n_11 ,\Count_Out_i_reg[16]_i_1_n_12 ,\Count_Out_i_reg[16]_i_1_n_13 ,\Count_Out_i_reg[16]_i_1_n_14 ,\Count_Out_i_reg[16]_i_1_n_15 }),
        .S({\Count_Out_i[16]_i_2_n_0 ,\Count_Out_i[16]_i_3_n_0 ,\Count_Out_i[16]_i_4_n_0 ,\Count_Out_i[16]_i_5_n_0 ,\Count_Out_i[16]_i_6_n_0 ,\Count_Out_i[16]_i_7_n_0 ,\Count_Out_i[16]_i_8_n_0 ,\Count_Out_i[16]_i_9_n_0 }));
  FDRE \Count_Out_i_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_15 ),
        .Q(Count_Out[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_14 ),
        .Q(Count_Out[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_13 ),
        .Q(Count_Out[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_15 ),
        .Q(Count_Out[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_12 ),
        .Q(Count_Out[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_11 ),
        .Q(Count_Out[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_10 ),
        .Q(Count_Out[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_9 ),
        .Q(Count_Out[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[24]_i_1_n_8 ),
        .Q(Count_Out[24]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[24]_i_1 
       (.CI(\Count_Out_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Count_Out_i_reg[24]_i_1_n_0 ,\Count_Out_i_reg[24]_i_1_n_1 ,\Count_Out_i_reg[24]_i_1_n_2 ,\Count_Out_i_reg[24]_i_1_n_3 ,\NLW_Count_Out_i_reg[24]_i_1_CO_UNCONNECTED [3],\Count_Out_i_reg[24]_i_1_n_5 ,\Count_Out_i_reg[24]_i_1_n_6 ,\Count_Out_i_reg[24]_i_1_n_7 }),
        .DI(Count_Out[23:16]),
        .O({\Count_Out_i_reg[24]_i_1_n_8 ,\Count_Out_i_reg[24]_i_1_n_9 ,\Count_Out_i_reg[24]_i_1_n_10 ,\Count_Out_i_reg[24]_i_1_n_11 ,\Count_Out_i_reg[24]_i_1_n_12 ,\Count_Out_i_reg[24]_i_1_n_13 ,\Count_Out_i_reg[24]_i_1_n_14 ,\Count_Out_i_reg[24]_i_1_n_15 }),
        .S({\Count_Out_i[24]_i_2_n_0 ,\Count_Out_i[24]_i_3_n_0 ,\Count_Out_i[24]_i_4_n_0 ,\Count_Out_i[24]_i_5_n_0 ,\Count_Out_i[24]_i_6_n_0 ,\Count_Out_i[24]_i_7_n_0 ,\Count_Out_i[24]_i_8_n_0 ,\Count_Out_i[24]_i_9_n_0 }));
  FDRE \Count_Out_i_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_15 ),
        .Q(Count_Out[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_14 ),
        .Q(Count_Out[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_13 ),
        .Q(Count_Out[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_12 ),
        .Q(Count_Out[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_11 ),
        .Q(Count_Out[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_14 ),
        .Q(Count_Out[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_10 ),
        .Q(Count_Out[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[31]_i_1_n_9 ),
        .Q(Count_Out[31]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[31]_i_1 
       (.CI(\Count_Out_i_reg[24]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED [7:6],\Count_Out_i_reg[31]_i_1_n_2 ,\Count_Out_i_reg[31]_i_1_n_3 ,\NLW_Count_Out_i_reg[31]_i_1_CO_UNCONNECTED [3],\Count_Out_i_reg[31]_i_1_n_5 ,\Count_Out_i_reg[31]_i_1_n_6 ,\Count_Out_i_reg[31]_i_1_n_7 }),
        .DI({\NLW_Count_Out_i_reg[31]_i_1_DI_UNCONNECTED [7],1'b0,Count_Out[29:24]}),
        .O({\NLW_Count_Out_i_reg[31]_i_1_O_UNCONNECTED [7],\Count_Out_i_reg[31]_i_1_n_9 ,\Count_Out_i_reg[31]_i_1_n_10 ,\Count_Out_i_reg[31]_i_1_n_11 ,\Count_Out_i_reg[31]_i_1_n_12 ,\Count_Out_i_reg[31]_i_1_n_13 ,\Count_Out_i_reg[31]_i_1_n_14 ,\Count_Out_i_reg[31]_i_1_n_15 }),
        .S({\NLW_Count_Out_i_reg[31]_i_1_S_UNCONNECTED [7],\Count_Out_i[31]_i_2__1_n_0 ,\Count_Out_i[31]_i_3_n_0 ,\Count_Out_i[31]_i_4_n_0 ,\Count_Out_i[31]_i_5_n_0 ,\Count_Out_i[31]_i_6_n_0 ,\Count_Out_i[31]_i_7_n_0 ,\Count_Out_i[31]_i_8_n_0 }));
  FDRE \Count_Out_i_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_13 ),
        .Q(Count_Out[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_12 ),
        .Q(Count_Out[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_11 ),
        .Q(Count_Out[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_10 ),
        .Q(Count_Out[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_9 ),
        .Q(Count_Out[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[8]_i_1_n_8 ),
        .Q(Count_Out[8]),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Count_Out_i_reg[8]_i_1 
       (.CI(Count_Out[0]),
        .CI_TOP(1'b0),
        .CO({\Count_Out_i_reg[8]_i_1_n_0 ,\Count_Out_i_reg[8]_i_1_n_1 ,\Count_Out_i_reg[8]_i_1_n_2 ,\Count_Out_i_reg[8]_i_1_n_3 ,\NLW_Count_Out_i_reg[8]_i_1_CO_UNCONNECTED [3],\Count_Out_i_reg[8]_i_1_n_5 ,\Count_Out_i_reg[8]_i_1_n_6 ,\Count_Out_i_reg[8]_i_1_n_7 }),
        .DI({Count_Out[7:1],\Count_Out_i[8]_i_2_n_0 }),
        .O({\Count_Out_i_reg[8]_i_1_n_8 ,\Count_Out_i_reg[8]_i_1_n_9 ,\Count_Out_i_reg[8]_i_1_n_10 ,\Count_Out_i_reg[8]_i_1_n_11 ,\Count_Out_i_reg[8]_i_1_n_12 ,\Count_Out_i_reg[8]_i_1_n_13 ,\Count_Out_i_reg[8]_i_1_n_14 ,\Count_Out_i_reg[8]_i_1_n_15 }),
        .S({\Count_Out_i[8]_i_3_n_0 ,\Count_Out_i[8]_i_4_n_0 ,\Count_Out_i[8]_i_5_n_0 ,\Count_Out_i[8]_i_6_n_0 ,\Count_Out_i[8]_i_7_n_0 ,\Count_Out_i[8]_i_8_n_0 ,\Count_Out_i[8]_i_9_n_0 ,\Count_Out_i[8]_i_10_n_0 }));
  FDRE \Count_Out_i_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(\Count_Out_i_reg[16]_i_1_n_15 ),
        .Q(Count_Out[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_26
   (Global_Clk_Cnt_OF,
    Q,
    SR,
    core_aclk,
    Global_Clk_Cnt_Reset_sync,
    E,
    Global_Clk_Cnt_En_sync,
    core_aresetn);
  output Global_Clk_Cnt_OF;
  output [31:0]Q;
  input [0:0]SR;
  input core_aclk;
  input Global_Clk_Cnt_Reset_sync;
  input [0:0]E;
  input Global_Clk_Cnt_En_sync;
  input core_aresetn;

  wire Carry_Out_i_1__0_n_0;
  wire Count_Out_i0_carry__0_i_1__0_n_0;
  wire Count_Out_i0_carry__0_i_2__0_n_0;
  wire Count_Out_i0_carry__0_i_3__0_n_0;
  wire Count_Out_i0_carry__0_i_4__0_n_0;
  wire Count_Out_i0_carry__0_i_5__0_n_0;
  wire Count_Out_i0_carry__0_i_6__0_n_0;
  wire Count_Out_i0_carry__0_i_7__0_n_0;
  wire Count_Out_i0_carry__0_i_8__0_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_10;
  wire Count_Out_i0_carry__0_n_11;
  wire Count_Out_i0_carry__0_n_12;
  wire Count_Out_i0_carry__0_n_13;
  wire Count_Out_i0_carry__0_n_14;
  wire Count_Out_i0_carry__0_n_15;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__0_n_8;
  wire Count_Out_i0_carry__0_n_9;
  wire Count_Out_i0_carry__1_i_1__0_n_0;
  wire Count_Out_i0_carry__1_i_2__0_n_0;
  wire Count_Out_i0_carry__1_i_3__0_n_0;
  wire Count_Out_i0_carry__1_i_4__0_n_0;
  wire Count_Out_i0_carry__1_i_5__0_n_0;
  wire Count_Out_i0_carry__1_i_6__0_n_0;
  wire Count_Out_i0_carry__1_i_7__0_n_0;
  wire Count_Out_i0_carry__1_i_8__0_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_10;
  wire Count_Out_i0_carry__1_n_11;
  wire Count_Out_i0_carry__1_n_12;
  wire Count_Out_i0_carry__1_n_13;
  wire Count_Out_i0_carry__1_n_14;
  wire Count_Out_i0_carry__1_n_15;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__1_n_8;
  wire Count_Out_i0_carry__1_n_9;
  wire Count_Out_i0_carry__2_i_1__0_n_0;
  wire Count_Out_i0_carry__2_i_2__0_n_0;
  wire Count_Out_i0_carry__2_i_3__0_n_0;
  wire Count_Out_i0_carry__2_i_4__0_n_0;
  wire Count_Out_i0_carry__2_i_5__0_n_0;
  wire Count_Out_i0_carry__2_i_6__0_n_0;
  wire Count_Out_i0_carry__2_i_7__0_n_0;
  wire Count_Out_i0_carry__2_i_8__0_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_10;
  wire Count_Out_i0_carry__2_n_11;
  wire Count_Out_i0_carry__2_n_12;
  wire Count_Out_i0_carry__2_n_13;
  wire Count_Out_i0_carry__2_n_14;
  wire Count_Out_i0_carry__2_n_15;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry__2_n_8;
  wire Count_Out_i0_carry__2_n_9;
  wire Count_Out_i0_carry_i_1__0_n_0;
  wire Count_Out_i0_carry_i_2__0_n_0;
  wire Count_Out_i0_carry_i_3__0_n_0;
  wire Count_Out_i0_carry_i_4__0_n_0;
  wire Count_Out_i0_carry_i_5__0_n_0;
  wire Count_Out_i0_carry_i_6__0_n_0;
  wire Count_Out_i0_carry_i_7__0_n_0;
  wire Count_Out_i0_carry_i_8__0_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_10;
  wire Count_Out_i0_carry_n_11;
  wire Count_Out_i0_carry_n_12;
  wire Count_Out_i0_carry_n_13;
  wire Count_Out_i0_carry_n_14;
  wire Count_Out_i0_carry_n_15;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire Count_Out_i0_carry_n_8;
  wire Count_Out_i0_carry_n_9;
  wire \Count_Out_i[0]_i_1__2_n_0 ;
  wire \Count_Out_i[10]_i_1__0_n_0 ;
  wire \Count_Out_i[11]_i_1__0_n_0 ;
  wire \Count_Out_i[12]_i_1__0_n_0 ;
  wire \Count_Out_i[13]_i_1__0_n_0 ;
  wire \Count_Out_i[14]_i_1__0_n_0 ;
  wire \Count_Out_i[15]_i_1__0_n_0 ;
  wire \Count_Out_i[16]_i_1__0_n_0 ;
  wire \Count_Out_i[17]_i_1__0_n_0 ;
  wire \Count_Out_i[18]_i_1__0_n_0 ;
  wire \Count_Out_i[19]_i_1__0_n_0 ;
  wire \Count_Out_i[1]_i_1__0_n_0 ;
  wire \Count_Out_i[20]_i_1__0_n_0 ;
  wire \Count_Out_i[21]_i_1__0_n_0 ;
  wire \Count_Out_i[22]_i_1__0_n_0 ;
  wire \Count_Out_i[23]_i_1__0_n_0 ;
  wire \Count_Out_i[24]_i_1__0_n_0 ;
  wire \Count_Out_i[25]_i_1__0_n_0 ;
  wire \Count_Out_i[26]_i_1__0_n_0 ;
  wire \Count_Out_i[27]_i_1__0_n_0 ;
  wire \Count_Out_i[28]_i_1__0_n_0 ;
  wire \Count_Out_i[29]_i_1__0_n_0 ;
  wire \Count_Out_i[2]_i_1__0_n_0 ;
  wire \Count_Out_i[30]_i_1__0_n_0 ;
  wire \Count_Out_i[31]_i_2__0_n_0 ;
  wire \Count_Out_i[32]_i_1_n_0 ;
  wire \Count_Out_i[3]_i_1__0_n_0 ;
  wire \Count_Out_i[4]_i_1__0_n_0 ;
  wire \Count_Out_i[5]_i_1__0_n_0 ;
  wire \Count_Out_i[6]_i_1__0_n_0 ;
  wire \Count_Out_i[7]_i_1__0_n_0 ;
  wire \Count_Out_i[8]_i_1__0_n_0 ;
  wire \Count_Out_i[9]_i_1__0_n_0 ;
  wire [0:0]E;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_OF;
  wire Global_Clk_Cnt_Reset_sync;
  wire Overflow;
  wire Overflow_D1;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [3:3]NLW_Count_Out_i0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_Count_Out_i0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_Count_Out_i0_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_Count_Out_i0_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    Carry_Out_i_1__0
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Carry_Out_i_1__0_n_0));
  FDRE Carry_Out_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Carry_Out_i_1__0_n_0),
        .Q(Global_Clk_Cnt_OF),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3,NLW_Count_Out_i0_carry_CO_UNCONNECTED[3],Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry_n_8,Count_Out_i0_carry_n_9,Count_Out_i0_carry_n_10,Count_Out_i0_carry_n_11,Count_Out_i0_carry_n_12,Count_Out_i0_carry_n_13,Count_Out_i0_carry_n_14,Count_Out_i0_carry_n_15}),
        .S({Count_Out_i0_carry_i_1__0_n_0,Count_Out_i0_carry_i_2__0_n_0,Count_Out_i0_carry_i_3__0_n_0,Count_Out_i0_carry_i_4__0_n_0,Count_Out_i0_carry_i_5__0_n_0,Count_Out_i0_carry_i_6__0_n_0,Count_Out_i0_carry_i_7__0_n_0,Count_Out_i0_carry_i_8__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3,NLW_Count_Out_i0_carry__0_CO_UNCONNECTED[3],Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__0_n_8,Count_Out_i0_carry__0_n_9,Count_Out_i0_carry__0_n_10,Count_Out_i0_carry__0_n_11,Count_Out_i0_carry__0_n_12,Count_Out_i0_carry__0_n_13,Count_Out_i0_carry__0_n_14,Count_Out_i0_carry__0_n_15}),
        .S({Count_Out_i0_carry__0_i_1__0_n_0,Count_Out_i0_carry__0_i_2__0_n_0,Count_Out_i0_carry__0_i_3__0_n_0,Count_Out_i0_carry__0_i_4__0_n_0,Count_Out_i0_carry__0_i_5__0_n_0,Count_Out_i0_carry__0_i_6__0_n_0,Count_Out_i0_carry__0_i_7__0_n_0,Count_Out_i0_carry__0_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_1__0
       (.I0(Q[16]),
        .O(Count_Out_i0_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_2__0
       (.I0(Q[15]),
        .O(Count_Out_i0_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_3__0
       (.I0(Q[14]),
        .O(Count_Out_i0_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_4__0
       (.I0(Q[13]),
        .O(Count_Out_i0_carry__0_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_5__0
       (.I0(Q[12]),
        .O(Count_Out_i0_carry__0_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_6__0
       (.I0(Q[11]),
        .O(Count_Out_i0_carry__0_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_7__0
       (.I0(Q[10]),
        .O(Count_Out_i0_carry__0_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__0_i_8__0
       (.I0(Q[9]),
        .O(Count_Out_i0_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3,NLW_Count_Out_i0_carry__1_CO_UNCONNECTED[3],Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__1_n_8,Count_Out_i0_carry__1_n_9,Count_Out_i0_carry__1_n_10,Count_Out_i0_carry__1_n_11,Count_Out_i0_carry__1_n_12,Count_Out_i0_carry__1_n_13,Count_Out_i0_carry__1_n_14,Count_Out_i0_carry__1_n_15}),
        .S({Count_Out_i0_carry__1_i_1__0_n_0,Count_Out_i0_carry__1_i_2__0_n_0,Count_Out_i0_carry__1_i_3__0_n_0,Count_Out_i0_carry__1_i_4__0_n_0,Count_Out_i0_carry__1_i_5__0_n_0,Count_Out_i0_carry__1_i_6__0_n_0,Count_Out_i0_carry__1_i_7__0_n_0,Count_Out_i0_carry__1_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_1__0
       (.I0(Q[24]),
        .O(Count_Out_i0_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_2__0
       (.I0(Q[23]),
        .O(Count_Out_i0_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_3__0
       (.I0(Q[22]),
        .O(Count_Out_i0_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_4__0
       (.I0(Q[21]),
        .O(Count_Out_i0_carry__1_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_5__0
       (.I0(Q[20]),
        .O(Count_Out_i0_carry__1_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_6__0
       (.I0(Q[19]),
        .O(Count_Out_i0_carry__1_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_7__0
       (.I0(Q[18]),
        .O(Count_Out_i0_carry__1_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__1_i_8__0
       (.I0(Q[17]),
        .O(Count_Out_i0_carry__1_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_Count_Out_i0_carry__2_CO_UNCONNECTED[7],Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3,NLW_Count_Out_i0_carry__2_CO_UNCONNECTED[3],Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({Count_Out_i0_carry__2_n_8,Count_Out_i0_carry__2_n_9,Count_Out_i0_carry__2_n_10,Count_Out_i0_carry__2_n_11,Count_Out_i0_carry__2_n_12,Count_Out_i0_carry__2_n_13,Count_Out_i0_carry__2_n_14,Count_Out_i0_carry__2_n_15}),
        .S({Count_Out_i0_carry__2_i_1__0_n_0,Count_Out_i0_carry__2_i_2__0_n_0,Count_Out_i0_carry__2_i_3__0_n_0,Count_Out_i0_carry__2_i_4__0_n_0,Count_Out_i0_carry__2_i_5__0_n_0,Count_Out_i0_carry__2_i_6__0_n_0,Count_Out_i0_carry__2_i_7__0_n_0,Count_Out_i0_carry__2_i_8__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_1__0
       (.I0(Overflow),
        .O(Count_Out_i0_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_2__0
       (.I0(Q[31]),
        .O(Count_Out_i0_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_3__0
       (.I0(Q[30]),
        .O(Count_Out_i0_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_4__0
       (.I0(Q[29]),
        .O(Count_Out_i0_carry__2_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_5__0
       (.I0(Q[28]),
        .O(Count_Out_i0_carry__2_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_6__0
       (.I0(Q[27]),
        .O(Count_Out_i0_carry__2_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_7__0
       (.I0(Q[26]),
        .O(Count_Out_i0_carry__2_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry__2_i_8__0
       (.I0(Q[25]),
        .O(Count_Out_i0_carry__2_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_1__0
       (.I0(Q[8]),
        .O(Count_Out_i0_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_2__0
       (.I0(Q[7]),
        .O(Count_Out_i0_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_3__0
       (.I0(Q[6]),
        .O(Count_Out_i0_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_4__0
       (.I0(Q[5]),
        .O(Count_Out_i0_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_5__0
       (.I0(Q[4]),
        .O(Count_Out_i0_carry_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_6__0
       (.I0(Q[3]),
        .O(Count_Out_i0_carry_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_7__0
       (.I0(Q[2]),
        .O(Count_Out_i0_carry_i_7__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    Count_Out_i0_carry_i_8__0
       (.I0(Q[1]),
        .O(Count_Out_i0_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Count_Out_i[0]_i_1__2 
       (.I0(Q[0]),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[10]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_14),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[11]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_13),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[12]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_12),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[13]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_11),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[14]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_10),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[15]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_9),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[16]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_8),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[17]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_15),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[18]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_14),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[19]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_13),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[1]_i_1__0 
       (.I0(Count_Out_i0_carry_n_15),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[20]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_12),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[21]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_11),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[22]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_10),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[23]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_9),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[23]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[24]_i_1__0 
       (.I0(Count_Out_i0_carry__1_n_8),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[24]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[25]_i_1__0 
       (.I0(Count_Out_i0_carry__2_n_15),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[25]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[26]_i_1__0 
       (.I0(Count_Out_i0_carry__2_n_14),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[26]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[27]_i_1__0 
       (.I0(Count_Out_i0_carry__2_n_13),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[27]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[28]_i_1__0 
       (.I0(Count_Out_i0_carry__2_n_12),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[28]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[29]_i_1__0 
       (.I0(Count_Out_i0_carry__2_n_11),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[29]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[2]_i_1__0 
       (.I0(Count_Out_i0_carry_n_14),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[30]_i_1__0 
       (.I0(Count_Out_i0_carry__2_n_10),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[30]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[31]_i_2__0 
       (.I0(Count_Out_i0_carry__2_n_9),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[31]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000E200)) 
    \Count_Out_i[32]_i_1 
       (.I0(Overflow),
        .I1(Global_Clk_Cnt_En_sync),
        .I2(Count_Out_i0_carry__2_n_8),
        .I3(core_aresetn),
        .I4(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[32]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[3]_i_1__0 
       (.I0(Count_Out_i0_carry_n_13),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[4]_i_1__0 
       (.I0(Count_Out_i0_carry_n_12),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[5]_i_1__0 
       (.I0(Count_Out_i0_carry_n_11),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[6]_i_1__0 
       (.I0(Count_Out_i0_carry_n_10),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[7]_i_1__0 
       (.I0(Count_Out_i0_carry_n_9),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[8]_i_1__0 
       (.I0(Count_Out_i0_carry_n_8),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Count_Out_i[9]_i_1__0 
       (.I0(Count_Out_i0_carry__0_n_15),
        .I1(Global_Clk_Cnt_Reset_sync),
        .O(\Count_Out_i[9]_i_1__0_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[10]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[11]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[12]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[13]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[14]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[15]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[16]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[17]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[18]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[19]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[1]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[20]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[21]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[22]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[23]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[24]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[25]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[26]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[27]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[28]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[29]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[2]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[30]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[31]_i_2__0_n_0 ),
        .Q(Q[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i[32]_i_1_n_0 ),
        .Q(Overflow),
        .R(1'b0));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[3]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[4]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[5]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[6]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[7]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[8]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Count_Out_i[9]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_27
   (Sample_Interval_Cnt_Lapse,
    \Count_Out_i_reg[31]_0 ,
    Q,
    SR,
    core_aclk,
    E,
    D,
    Interval_Cnt_En,
    Metrics_Cnt_En,
    core_aresetn,
    Sample_Cnt_Ld__0);
  output Sample_Interval_Cnt_Lapse;
  output [30:0]\Count_Out_i_reg[31]_0 ;
  output [0:0]Q;
  input [0:0]SR;
  input core_aclk;
  input [0:0]E;
  input [31:0]D;
  input Interval_Cnt_En;
  input Metrics_Cnt_En;
  input core_aresetn;
  input Sample_Cnt_Ld__0;

  wire [31:1]A;
  wire Carry_Out_i_1_n_0;
  wire [32:32]Count_Out_i;
  wire Count_Out_i0_carry__0_i_1_n_0;
  wire Count_Out_i0_carry__0_i_2_n_0;
  wire Count_Out_i0_carry__0_i_3_n_0;
  wire Count_Out_i0_carry__0_i_4_n_0;
  wire Count_Out_i0_carry__0_i_5_n_0;
  wire Count_Out_i0_carry__0_i_6_n_0;
  wire Count_Out_i0_carry__0_i_7_n_0;
  wire Count_Out_i0_carry__0_i_8_n_0;
  wire Count_Out_i0_carry__0_n_0;
  wire Count_Out_i0_carry__0_n_1;
  wire Count_Out_i0_carry__0_n_2;
  wire Count_Out_i0_carry__0_n_3;
  wire Count_Out_i0_carry__0_n_5;
  wire Count_Out_i0_carry__0_n_6;
  wire Count_Out_i0_carry__0_n_7;
  wire Count_Out_i0_carry__1_i_1_n_0;
  wire Count_Out_i0_carry__1_i_2_n_0;
  wire Count_Out_i0_carry__1_i_3_n_0;
  wire Count_Out_i0_carry__1_i_4_n_0;
  wire Count_Out_i0_carry__1_i_5_n_0;
  wire Count_Out_i0_carry__1_i_6_n_0;
  wire Count_Out_i0_carry__1_i_7_n_0;
  wire Count_Out_i0_carry__1_i_8_n_0;
  wire Count_Out_i0_carry__1_n_0;
  wire Count_Out_i0_carry__1_n_1;
  wire Count_Out_i0_carry__1_n_2;
  wire Count_Out_i0_carry__1_n_3;
  wire Count_Out_i0_carry__1_n_5;
  wire Count_Out_i0_carry__1_n_6;
  wire Count_Out_i0_carry__1_n_7;
  wire Count_Out_i0_carry__2_i_1_n_0;
  wire Count_Out_i0_carry__2_i_2_n_0;
  wire Count_Out_i0_carry__2_i_3_n_0;
  wire Count_Out_i0_carry__2_i_4_n_0;
  wire Count_Out_i0_carry__2_i_5_n_0;
  wire Count_Out_i0_carry__2_i_6_n_0;
  wire Count_Out_i0_carry__2_i_7_n_0;
  wire Count_Out_i0_carry__2_i_8_n_0;
  wire Count_Out_i0_carry__2_n_1;
  wire Count_Out_i0_carry__2_n_2;
  wire Count_Out_i0_carry__2_n_3;
  wire Count_Out_i0_carry__2_n_5;
  wire Count_Out_i0_carry__2_n_6;
  wire Count_Out_i0_carry__2_n_7;
  wire Count_Out_i0_carry_i_1_n_0;
  wire Count_Out_i0_carry_i_2_n_0;
  wire Count_Out_i0_carry_i_3_n_0;
  wire Count_Out_i0_carry_i_4_n_0;
  wire Count_Out_i0_carry_i_5_n_0;
  wire Count_Out_i0_carry_i_6_n_0;
  wire Count_Out_i0_carry_i_7_n_0;
  wire Count_Out_i0_carry_i_8_n_0;
  wire Count_Out_i0_carry_n_0;
  wire Count_Out_i0_carry_n_1;
  wire Count_Out_i0_carry_n_2;
  wire Count_Out_i0_carry_n_3;
  wire Count_Out_i0_carry_n_5;
  wire Count_Out_i0_carry_n_6;
  wire Count_Out_i0_carry_n_7;
  wire \Count_Out_i[32]_i_1_n_0 ;
  wire [30:0]\Count_Out_i_reg[31]_0 ;
  wire [31:0]D;
  wire [0:0]E;
  wire Interval_Cnt_En;
  wire Metrics_Cnt_En;
  wire Overflow;
  wire Overflow_D1;
  wire [0:0]Q;
  wire [0:0]SR;
  wire Sample_Cnt_Ld__0;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire core_aresetn;
  wire [3:3]NLW_Count_Out_i0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_Count_Out_i0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_Count_Out_i0_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_Count_Out_i0_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    Carry_Out_i_1
       (.I0(Overflow),
        .I1(Overflow_D1),
        .O(Carry_Out_i_1_n_0));
  FDRE Carry_Out_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Carry_Out_i_1_n_0),
        .Q(Sample_Interval_Cnt_Lapse),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry
       (.CI(Q),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry_n_0,Count_Out_i0_carry_n_1,Count_Out_i0_carry_n_2,Count_Out_i0_carry_n_3,NLW_Count_Out_i0_carry_CO_UNCONNECTED[3],Count_Out_i0_carry_n_5,Count_Out_i0_carry_n_6,Count_Out_i0_carry_n_7}),
        .DI(A[8:1]),
        .O(\Count_Out_i_reg[31]_0 [7:0]),
        .S({Count_Out_i0_carry_i_1_n_0,Count_Out_i0_carry_i_2_n_0,Count_Out_i0_carry_i_3_n_0,Count_Out_i0_carry_i_4_n_0,Count_Out_i0_carry_i_5_n_0,Count_Out_i0_carry_i_6_n_0,Count_Out_i0_carry_i_7_n_0,Count_Out_i0_carry_i_8_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__0
       (.CI(Count_Out_i0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__0_n_0,Count_Out_i0_carry__0_n_1,Count_Out_i0_carry__0_n_2,Count_Out_i0_carry__0_n_3,NLW_Count_Out_i0_carry__0_CO_UNCONNECTED[3],Count_Out_i0_carry__0_n_5,Count_Out_i0_carry__0_n_6,Count_Out_i0_carry__0_n_7}),
        .DI(A[16:9]),
        .O(\Count_Out_i_reg[31]_0 [15:8]),
        .S({Count_Out_i0_carry__0_i_1_n_0,Count_Out_i0_carry__0_i_2_n_0,Count_Out_i0_carry__0_i_3_n_0,Count_Out_i0_carry__0_i_4_n_0,Count_Out_i0_carry__0_i_5_n_0,Count_Out_i0_carry__0_i_6_n_0,Count_Out_i0_carry__0_i_7_n_0,Count_Out_i0_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_1
       (.I0(A[16]),
        .O(Count_Out_i0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_2
       (.I0(A[15]),
        .O(Count_Out_i0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_3
       (.I0(A[14]),
        .O(Count_Out_i0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_4
       (.I0(A[13]),
        .O(Count_Out_i0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_5
       (.I0(A[12]),
        .O(Count_Out_i0_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_6
       (.I0(A[11]),
        .O(Count_Out_i0_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_7
       (.I0(A[10]),
        .O(Count_Out_i0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__0_i_8
       (.I0(A[9]),
        .O(Count_Out_i0_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__1
       (.CI(Count_Out_i0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({Count_Out_i0_carry__1_n_0,Count_Out_i0_carry__1_n_1,Count_Out_i0_carry__1_n_2,Count_Out_i0_carry__1_n_3,NLW_Count_Out_i0_carry__1_CO_UNCONNECTED[3],Count_Out_i0_carry__1_n_5,Count_Out_i0_carry__1_n_6,Count_Out_i0_carry__1_n_7}),
        .DI(A[24:17]),
        .O(\Count_Out_i_reg[31]_0 [23:16]),
        .S({Count_Out_i0_carry__1_i_1_n_0,Count_Out_i0_carry__1_i_2_n_0,Count_Out_i0_carry__1_i_3_n_0,Count_Out_i0_carry__1_i_4_n_0,Count_Out_i0_carry__1_i_5_n_0,Count_Out_i0_carry__1_i_6_n_0,Count_Out_i0_carry__1_i_7_n_0,Count_Out_i0_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_1
       (.I0(A[24]),
        .O(Count_Out_i0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_2
       (.I0(A[23]),
        .O(Count_Out_i0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_3
       (.I0(A[22]),
        .O(Count_Out_i0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_4
       (.I0(A[21]),
        .O(Count_Out_i0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_5
       (.I0(A[20]),
        .O(Count_Out_i0_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_6
       (.I0(A[19]),
        .O(Count_Out_i0_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_7
       (.I0(A[18]),
        .O(Count_Out_i0_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__1_i_8
       (.I0(A[17]),
        .O(Count_Out_i0_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 Count_Out_i0_carry__2
       (.CI(Count_Out_i0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_Count_Out_i0_carry__2_CO_UNCONNECTED[7],Count_Out_i0_carry__2_n_1,Count_Out_i0_carry__2_n_2,Count_Out_i0_carry__2_n_3,NLW_Count_Out_i0_carry__2_CO_UNCONNECTED[3],Count_Out_i0_carry__2_n_5,Count_Out_i0_carry__2_n_6,Count_Out_i0_carry__2_n_7}),
        .DI({1'b0,A[31:25]}),
        .O({Count_Out_i,\Count_Out_i_reg[31]_0 [30:24]}),
        .S({Count_Out_i0_carry__2_i_1_n_0,Count_Out_i0_carry__2_i_2_n_0,Count_Out_i0_carry__2_i_3_n_0,Count_Out_i0_carry__2_i_4_n_0,Count_Out_i0_carry__2_i_5_n_0,Count_Out_i0_carry__2_i_6_n_0,Count_Out_i0_carry__2_i_7_n_0,Count_Out_i0_carry__2_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_1
       (.I0(Overflow),
        .O(Count_Out_i0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_2
       (.I0(A[31]),
        .O(Count_Out_i0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_3
       (.I0(A[30]),
        .O(Count_Out_i0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_4
       (.I0(A[29]),
        .O(Count_Out_i0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_5
       (.I0(A[28]),
        .O(Count_Out_i0_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_6
       (.I0(A[27]),
        .O(Count_Out_i0_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_7
       (.I0(A[26]),
        .O(Count_Out_i0_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry__2_i_8
       (.I0(A[25]),
        .O(Count_Out_i0_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_1
       (.I0(A[8]),
        .O(Count_Out_i0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_2
       (.I0(A[7]),
        .O(Count_Out_i0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_3
       (.I0(A[6]),
        .O(Count_Out_i0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_4
       (.I0(A[5]),
        .O(Count_Out_i0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_5
       (.I0(A[4]),
        .O(Count_Out_i0_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_6
       (.I0(A[3]),
        .O(Count_Out_i0_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_7
       (.I0(A[2]),
        .O(Count_Out_i0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Count_Out_i0_carry_i_8
       (.I0(A[1]),
        .O(Count_Out_i0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'h00000000EA2A0000)) 
    \Count_Out_i[32]_i_1 
       (.I0(Overflow),
        .I1(Interval_Cnt_En),
        .I2(Metrics_Cnt_En),
        .I3(Count_Out_i),
        .I4(core_aresetn),
        .I5(Sample_Cnt_Ld__0),
        .O(\Count_Out_i[32]_i_1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q),
        .R(SR));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(D[10]),
        .Q(A[10]),
        .R(SR));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(D[11]),
        .Q(A[11]),
        .R(SR));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(D[12]),
        .Q(A[12]),
        .R(SR));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(D[13]),
        .Q(A[13]),
        .R(SR));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(D[14]),
        .Q(A[14]),
        .R(SR));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(D[15]),
        .Q(A[15]),
        .R(SR));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(D[16]),
        .Q(A[16]),
        .R(SR));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(D[17]),
        .Q(A[17]),
        .R(SR));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(D[18]),
        .Q(A[18]),
        .R(SR));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(D[19]),
        .Q(A[19]),
        .R(SR));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(D[1]),
        .Q(A[1]),
        .R(SR));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(D[20]),
        .Q(A[20]),
        .R(SR));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(D[21]),
        .Q(A[21]),
        .R(SR));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(D[22]),
        .Q(A[22]),
        .R(SR));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(D[23]),
        .Q(A[23]),
        .R(SR));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(D[24]),
        .Q(A[24]),
        .R(SR));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(D[25]),
        .Q(A[25]),
        .R(SR));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(D[26]),
        .Q(A[26]),
        .R(SR));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(D[27]),
        .Q(A[27]),
        .R(SR));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(D[28]),
        .Q(A[28]),
        .R(SR));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(D[29]),
        .Q(A[29]),
        .R(SR));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(D[2]),
        .Q(A[2]),
        .R(SR));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(D[30]),
        .Q(A[30]),
        .R(SR));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(D[31]),
        .Q(A[31]),
        .R(SR));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i[32]_i_1_n_0 ),
        .Q(Overflow),
        .R(1'b0));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(D[3]),
        .Q(A[3]),
        .R(SR));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(D[4]),
        .Q(A[4]),
        .R(SR));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(D[5]),
        .Q(A[5]),
        .R(SR));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(D[6]),
        .Q(A[6]),
        .R(SR));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(D[7]),
        .Q(A[7]),
        .R(SR));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(D[8]),
        .Q(A[8]),
        .R(SR));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(D[9]),
        .Q(A[9]),
        .R(SR));
  FDRE Overflow_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Overflow),
        .Q(Overflow_D1),
        .R(SR));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_ovf
   (Q,
    rst_int_n_reg,
    Wr_cnt_ld,
    Metrics_Cnt_En_reg,
    core_aclk);
  output [32:0]Q;
  input rst_int_n_reg;
  input Wr_cnt_ld;
  input [0:0]Metrics_Cnt_En_reg;
  input core_aclk;

  wire \Count_Out_i[10]_i_1__2_n_0 ;
  wire \Count_Out_i[11]_i_1__2_n_0 ;
  wire \Count_Out_i[12]_i_1__2_n_0 ;
  wire \Count_Out_i[13]_i_1__2_n_0 ;
  wire \Count_Out_i[14]_i_1__2_n_0 ;
  wire \Count_Out_i[15]_i_1__2_n_0 ;
  wire \Count_Out_i[16]_i_1__2_n_0 ;
  wire \Count_Out_i[17]_i_1__2_n_0 ;
  wire \Count_Out_i[18]_i_1__2_n_0 ;
  wire \Count_Out_i[19]_i_1__2_n_0 ;
  wire \Count_Out_i[1]_i_1__2_n_0 ;
  wire \Count_Out_i[20]_i_1__2_n_0 ;
  wire \Count_Out_i[21]_i_1__2_n_0 ;
  wire \Count_Out_i[22]_i_1__2_n_0 ;
  wire \Count_Out_i[23]_i_1__2_n_0 ;
  wire \Count_Out_i[24]_i_1__2_n_0 ;
  wire \Count_Out_i[25]_i_1__2_n_0 ;
  wire \Count_Out_i[26]_i_1__2_n_0 ;
  wire \Count_Out_i[27]_i_1__2_n_0 ;
  wire \Count_Out_i[28]_i_1__2_n_0 ;
  wire \Count_Out_i[29]_i_1__2_n_0 ;
  wire \Count_Out_i[2]_i_1__2_n_0 ;
  wire \Count_Out_i[30]_i_1__2_n_0 ;
  wire \Count_Out_i[31]_i_1__2_n_0 ;
  wire \Count_Out_i[32]_i_2__1_n_0 ;
  wire \Count_Out_i[3]_i_1__2_n_0 ;
  wire \Count_Out_i[4]_i_1__2_n_0 ;
  wire \Count_Out_i[5]_i_1__2_n_0 ;
  wire \Count_Out_i[6]_i_1__2_n_0 ;
  wire \Count_Out_i[7]_i_1__2_n_0 ;
  wire \Count_Out_i[8]_i_1__2_n_0 ;
  wire \Count_Out_i[9]_i_1__2_n_0 ;
  wire [0:0]Metrics_Cnt_En_reg;
  wire [32:0]Q;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire p_0_out_carry__0_i_1__0_n_0;
  wire p_0_out_carry__0_i_2__0_n_0;
  wire p_0_out_carry__0_i_3__0_n_0;
  wire p_0_out_carry__0_i_4__0_n_0;
  wire p_0_out_carry__0_i_5__0_n_0;
  wire p_0_out_carry__0_i_6__0_n_0;
  wire p_0_out_carry__0_i_7__0_n_0;
  wire p_0_out_carry__0_i_8__0_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry__1_i_1__0_n_0;
  wire p_0_out_carry__1_i_2__0_n_0;
  wire p_0_out_carry__1_i_3__0_n_0;
  wire p_0_out_carry__1_i_4__0_n_0;
  wire p_0_out_carry__1_i_5__0_n_0;
  wire p_0_out_carry__1_i_6__0_n_0;
  wire p_0_out_carry__1_i_7__0_n_0;
  wire p_0_out_carry__1_i_8__0_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_10;
  wire p_0_out_carry__1_n_11;
  wire p_0_out_carry__1_n_12;
  wire p_0_out_carry__1_n_13;
  wire p_0_out_carry__1_n_14;
  wire p_0_out_carry__1_n_15;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__1_n_5;
  wire p_0_out_carry__1_n_6;
  wire p_0_out_carry__1_n_7;
  wire p_0_out_carry__1_n_8;
  wire p_0_out_carry__1_n_9;
  wire p_0_out_carry__2_i_1__0_n_0;
  wire p_0_out_carry__2_i_2__0_n_0;
  wire p_0_out_carry__2_i_3__0_n_0;
  wire p_0_out_carry__2_i_4__0_n_0;
  wire p_0_out_carry__2_i_5__0_n_0;
  wire p_0_out_carry__2_i_6__0_n_0;
  wire p_0_out_carry__2_i_7__0_n_0;
  wire p_0_out_carry__2_i_8__0_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_10;
  wire p_0_out_carry__2_n_11;
  wire p_0_out_carry__2_n_12;
  wire p_0_out_carry__2_n_13;
  wire p_0_out_carry__2_n_14;
  wire p_0_out_carry__2_n_15;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__2_n_5;
  wire p_0_out_carry__2_n_6;
  wire p_0_out_carry__2_n_7;
  wire p_0_out_carry__2_n_8;
  wire p_0_out_carry__2_n_9;
  wire p_0_out_carry_i_1__0_n_0;
  wire p_0_out_carry_i_2__0_n_0;
  wire p_0_out_carry_i_3__0_n_0;
  wire p_0_out_carry_i_4__0_n_0;
  wire p_0_out_carry_i_5__0_n_0;
  wire p_0_out_carry_i_6__0_n_0;
  wire p_0_out_carry_i_7__0_n_0;
  wire p_0_out_carry_i_8__0_n_0;
  wire p_0_out_carry_i_9__0_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire [0:0]p_1_in;
  wire rst_int_n_reg;
  wire [3:3]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_p_0_out_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1__0 
       (.I0(rst_int_n_reg),
        .I1(Q[0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_14),
        .O(\Count_Out_i[10]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_13),
        .O(\Count_Out_i[11]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_12),
        .O(\Count_Out_i[12]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_11),
        .O(\Count_Out_i[13]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_10),
        .O(\Count_Out_i[14]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_9),
        .O(\Count_Out_i[15]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_8),
        .O(\Count_Out_i[16]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_15),
        .O(\Count_Out_i[17]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_14),
        .O(\Count_Out_i[18]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_13),
        .O(\Count_Out_i[19]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_15),
        .O(\Count_Out_i[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_12),
        .O(\Count_Out_i[20]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_11),
        .O(\Count_Out_i[21]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_10),
        .O(\Count_Out_i[22]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_9),
        .O(\Count_Out_i[23]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_8),
        .O(\Count_Out_i[24]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_15),
        .O(\Count_Out_i[25]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_14),
        .O(\Count_Out_i[26]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_13),
        .O(\Count_Out_i[27]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_12),
        .O(\Count_Out_i[28]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_11),
        .O(\Count_Out_i[29]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_14),
        .O(\Count_Out_i[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_10),
        .O(\Count_Out_i[30]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_9),
        .O(\Count_Out_i[31]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__1 
       (.I0(p_0_out_carry__2_n_8),
        .I1(rst_int_n_reg),
        .O(\Count_Out_i[32]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_13),
        .O(\Count_Out_i[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_12),
        .O(\Count_Out_i[4]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_11),
        .O(\Count_Out_i[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_10),
        .O(\Count_Out_i[6]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_9),
        .O(\Count_Out_i[7]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_8),
        .O(\Count_Out_i[8]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1__2 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_15),
        .O(\Count_Out_i[9]_i_1__2_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(p_1_in),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[10]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[11]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[12]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[13]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[14]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[15]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[16]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[17]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[18]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[19]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[1]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[20]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[21]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[22]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[23]_i_1__2_n_0 ),
        .Q(Q[23]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[24]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[25]_i_1__2_n_0 ),
        .Q(Q[25]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[26]_i_1__2_n_0 ),
        .Q(Q[26]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[27]_i_1__2_n_0 ),
        .Q(Q[27]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[28]_i_1__2_n_0 ),
        .Q(Q[28]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[29]_i_1__2_n_0 ),
        .Q(Q[29]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[2]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[30]_i_1__2_n_0 ),
        .Q(Q[30]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[31]_i_1__2_n_0 ),
        .Q(Q[31]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[32]_i_2__1_n_0 ),
        .Q(Q[32]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[3]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[4]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[5]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[6]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[7]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[8]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_reg),
        .D(\Count_Out_i[9]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,NLW_p_0_out_carry_CO_UNCONNECTED[3],p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({Q[7:1],p_0_out_carry_i_1__0_n_0}),
        .O({p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({p_0_out_carry_i_2__0_n_0,p_0_out_carry_i_3__0_n_0,p_0_out_carry_i_4__0_n_0,p_0_out_carry_i_5__0_n_0,p_0_out_carry_i_6__0_n_0,p_0_out_carry_i_7__0_n_0,p_0_out_carry_i_8__0_n_0,p_0_out_carry_i_9__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3,NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .DI(Q[15:8]),
        .O({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .S({p_0_out_carry__0_i_1__0_n_0,p_0_out_carry__0_i_2__0_n_0,p_0_out_carry__0_i_3__0_n_0,p_0_out_carry__0_i_4__0_n_0,p_0_out_carry__0_i_5__0_n_0,p_0_out_carry__0_i_6__0_n_0,p_0_out_carry__0_i_7__0_n_0,p_0_out_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_0_out_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_0_out_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_0_out_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4__0
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_0_out_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_5__0
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(p_0_out_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_6__0
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_0_out_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_7__0
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(p_0_out_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_8__0
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_0_out_carry__0_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3,NLW_p_0_out_carry__1_CO_UNCONNECTED[3],p_0_out_carry__1_n_5,p_0_out_carry__1_n_6,p_0_out_carry__1_n_7}),
        .DI(Q[23:16]),
        .O({p_0_out_carry__1_n_8,p_0_out_carry__1_n_9,p_0_out_carry__1_n_10,p_0_out_carry__1_n_11,p_0_out_carry__1_n_12,p_0_out_carry__1_n_13,p_0_out_carry__1_n_14,p_0_out_carry__1_n_15}),
        .S({p_0_out_carry__1_i_1__0_n_0,p_0_out_carry__1_i_2__0_n_0,p_0_out_carry__1_i_3__0_n_0,p_0_out_carry__1_i_4__0_n_0,p_0_out_carry__1_i_5__0_n_0,p_0_out_carry__1_i_6__0_n_0,p_0_out_carry__1_i_7__0_n_0,p_0_out_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1__0
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(p_0_out_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2__0
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(p_0_out_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3__0
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(p_0_out_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4__0
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_0_out_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_5__0
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(p_0_out_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_6__0
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_0_out_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_7__0
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(p_0_out_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_8__0
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_0_out_carry__1_i_8__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__2_CO_UNCONNECTED[7],p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3,NLW_p_0_out_carry__2_CO_UNCONNECTED[3],p_0_out_carry__2_n_5,p_0_out_carry__2_n_6,p_0_out_carry__2_n_7}),
        .DI({1'b0,Q[30:24]}),
        .O({p_0_out_carry__2_n_8,p_0_out_carry__2_n_9,p_0_out_carry__2_n_10,p_0_out_carry__2_n_11,p_0_out_carry__2_n_12,p_0_out_carry__2_n_13,p_0_out_carry__2_n_14,p_0_out_carry__2_n_15}),
        .S({p_0_out_carry__2_i_1__0_n_0,p_0_out_carry__2_i_2__0_n_0,p_0_out_carry__2_i_3__0_n_0,p_0_out_carry__2_i_4__0_n_0,p_0_out_carry__2_i_5__0_n_0,p_0_out_carry__2_i_6__0_n_0,p_0_out_carry__2_i_7__0_n_0,p_0_out_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1__0
       (.I0(Q[31]),
        .I1(Q[32]),
        .O(p_0_out_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2__0
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(p_0_out_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3__0
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(p_0_out_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4__0
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(p_0_out_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_5__0
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(p_0_out_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_6__0
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(p_0_out_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_7__0
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(p_0_out_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_8__0
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(p_0_out_carry__2_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1__0
       (.I0(Q[1]),
        .O(p_0_out_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(p_0_out_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_0_out_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(p_0_out_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5__0
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_0_out_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(p_0_out_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7__0
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_out_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out_carry_i_8__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    p_0_out_carry_i_9__0
       (.I0(Q[1]),
        .O(p_0_out_carry_i_9__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_counter_ovf" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_ovf_25
   (Q,
    Wr_cnt_ld,
    Metrics_Cnt_En_Int,
    Data_valid_reg1,
    Wr_Lat_Start,
    Data_valid_reg2,
    rst_int_n_reg,
    rst_int_n_reg_rep,
    core_aclk);
  output [32:0]Q;
  output Wr_cnt_ld;
  input Metrics_Cnt_En_Int;
  input Data_valid_reg1;
  input Wr_Lat_Start;
  input Data_valid_reg2;
  input rst_int_n_reg;
  input rst_int_n_reg_rep;
  input core_aclk;

  wire \Count_Out_i[10]_i_1__1_n_0 ;
  wire \Count_Out_i[11]_i_1__1_n_0 ;
  wire \Count_Out_i[12]_i_1__1_n_0 ;
  wire \Count_Out_i[13]_i_1__1_n_0 ;
  wire \Count_Out_i[14]_i_1__1_n_0 ;
  wire \Count_Out_i[15]_i_1__1_n_0 ;
  wire \Count_Out_i[16]_i_1__1_n_0 ;
  wire \Count_Out_i[17]_i_1__1_n_0 ;
  wire \Count_Out_i[18]_i_1__1_n_0 ;
  wire \Count_Out_i[19]_i_1__1_n_0 ;
  wire \Count_Out_i[1]_i_1__1_n_0 ;
  wire \Count_Out_i[20]_i_1__1_n_0 ;
  wire \Count_Out_i[21]_i_1__1_n_0 ;
  wire \Count_Out_i[22]_i_1__1_n_0 ;
  wire \Count_Out_i[23]_i_1__1_n_0 ;
  wire \Count_Out_i[24]_i_1__1_n_0 ;
  wire \Count_Out_i[25]_i_1__1_n_0 ;
  wire \Count_Out_i[26]_i_1__1_n_0 ;
  wire \Count_Out_i[27]_i_1__1_n_0 ;
  wire \Count_Out_i[28]_i_1__1_n_0 ;
  wire \Count_Out_i[29]_i_1__1_n_0 ;
  wire \Count_Out_i[2]_i_1__1_n_0 ;
  wire \Count_Out_i[30]_i_1__1_n_0 ;
  wire \Count_Out_i[31]_i_1__1_n_0 ;
  wire \Count_Out_i[32]_i_1__0_n_0 ;
  wire \Count_Out_i[32]_i_2__0_n_0 ;
  wire \Count_Out_i[3]_i_1__1_n_0 ;
  wire \Count_Out_i[4]_i_1__1_n_0 ;
  wire \Count_Out_i[5]_i_1__1_n_0 ;
  wire \Count_Out_i[6]_i_1__1_n_0 ;
  wire \Count_Out_i[7]_i_1__1_n_0 ;
  wire \Count_Out_i[8]_i_1__1_n_0 ;
  wire \Count_Out_i[9]_i_1__1_n_0 ;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire Metrics_Cnt_En_Int;
  wire [32:0]Q;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire p_0_out_carry__0_i_1_n_0;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_3_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_i_5_n_0;
  wire p_0_out_carry__0_i_6_n_0;
  wire p_0_out_carry__0_i_7_n_0;
  wire p_0_out_carry__0_i_8_n_0;
  wire p_0_out_carry__0_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_10;
  wire p_0_out_carry__0_n_11;
  wire p_0_out_carry__0_n_12;
  wire p_0_out_carry__0_n_13;
  wire p_0_out_carry__0_n_14;
  wire p_0_out_carry__0_n_15;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry__0_n_8;
  wire p_0_out_carry__0_n_9;
  wire p_0_out_carry__1_i_1_n_0;
  wire p_0_out_carry__1_i_2_n_0;
  wire p_0_out_carry__1_i_3_n_0;
  wire p_0_out_carry__1_i_4_n_0;
  wire p_0_out_carry__1_i_5_n_0;
  wire p_0_out_carry__1_i_6_n_0;
  wire p_0_out_carry__1_i_7_n_0;
  wire p_0_out_carry__1_i_8_n_0;
  wire p_0_out_carry__1_n_0;
  wire p_0_out_carry__1_n_1;
  wire p_0_out_carry__1_n_10;
  wire p_0_out_carry__1_n_11;
  wire p_0_out_carry__1_n_12;
  wire p_0_out_carry__1_n_13;
  wire p_0_out_carry__1_n_14;
  wire p_0_out_carry__1_n_15;
  wire p_0_out_carry__1_n_2;
  wire p_0_out_carry__1_n_3;
  wire p_0_out_carry__1_n_5;
  wire p_0_out_carry__1_n_6;
  wire p_0_out_carry__1_n_7;
  wire p_0_out_carry__1_n_8;
  wire p_0_out_carry__1_n_9;
  wire p_0_out_carry__2_i_1_n_0;
  wire p_0_out_carry__2_i_2_n_0;
  wire p_0_out_carry__2_i_3_n_0;
  wire p_0_out_carry__2_i_4_n_0;
  wire p_0_out_carry__2_i_5_n_0;
  wire p_0_out_carry__2_i_6_n_0;
  wire p_0_out_carry__2_i_7_n_0;
  wire p_0_out_carry__2_i_8_n_0;
  wire p_0_out_carry__2_n_1;
  wire p_0_out_carry__2_n_10;
  wire p_0_out_carry__2_n_11;
  wire p_0_out_carry__2_n_12;
  wire p_0_out_carry__2_n_13;
  wire p_0_out_carry__2_n_14;
  wire p_0_out_carry__2_n_15;
  wire p_0_out_carry__2_n_2;
  wire p_0_out_carry__2_n_3;
  wire p_0_out_carry__2_n_5;
  wire p_0_out_carry__2_n_6;
  wire p_0_out_carry__2_n_7;
  wire p_0_out_carry__2_n_8;
  wire p_0_out_carry__2_n_9;
  wire p_0_out_carry_i_1_n_0;
  wire p_0_out_carry_i_2_n_0;
  wire p_0_out_carry_i_3_n_0;
  wire p_0_out_carry_i_4_n_0;
  wire p_0_out_carry_i_5_n_0;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_i_7_n_0;
  wire p_0_out_carry_i_8_n_0;
  wire p_0_out_carry_i_9_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_10;
  wire p_0_out_carry_n_11;
  wire p_0_out_carry_n_12;
  wire p_0_out_carry_n_13;
  wire p_0_out_carry_n_14;
  wire p_0_out_carry_n_15;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_0_out_carry_n_8;
  wire p_0_out_carry_n_9;
  wire [0:0]p_1_in;
  wire rst_int_n_reg;
  wire rst_int_n_reg_rep;
  wire [3:3]NLW_p_0_out_carry_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_p_0_out_carry__2_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h7)) 
    \Count_Out_i[0]_i_1 
       (.I0(rst_int_n_reg),
        .I1(Q[0]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[10]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_14),
        .O(\Count_Out_i[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[11]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_13),
        .O(\Count_Out_i[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[12]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_12),
        .O(\Count_Out_i[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[13]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_11),
        .O(\Count_Out_i[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[14]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_10),
        .O(\Count_Out_i[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[15]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_9),
        .O(\Count_Out_i[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[16]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_8),
        .O(\Count_Out_i[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[17]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_15),
        .O(\Count_Out_i[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[18]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_14),
        .O(\Count_Out_i[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[19]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_13),
        .O(\Count_Out_i[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[1]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_15),
        .O(\Count_Out_i[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[20]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_12),
        .O(\Count_Out_i[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[21]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_11),
        .O(\Count_Out_i[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[22]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_10),
        .O(\Count_Out_i[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[23]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_9),
        .O(\Count_Out_i[23]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[24]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__1_n_8),
        .O(\Count_Out_i[24]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[25]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_15),
        .O(\Count_Out_i[25]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[26]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_14),
        .O(\Count_Out_i[26]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[27]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_13),
        .O(\Count_Out_i[27]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[28]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_12),
        .O(\Count_Out_i[28]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[29]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_11),
        .O(\Count_Out_i[29]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[2]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_14),
        .O(\Count_Out_i[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[30]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_10),
        .O(\Count_Out_i[30]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[31]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__2_n_9),
        .O(\Count_Out_i[31]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h8A80FFFF)) 
    \Count_Out_i[32]_i_1__0 
       (.I0(Metrics_Cnt_En_Int),
        .I1(Data_valid_reg1),
        .I2(Wr_Lat_Start),
        .I3(Data_valid_reg2),
        .I4(rst_int_n_reg),
        .O(\Count_Out_i[32]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[32]_i_2__0 
       (.I0(p_0_out_carry__2_n_8),
        .I1(rst_int_n_reg),
        .O(\Count_Out_i[32]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[3]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_13),
        .O(\Count_Out_i[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[4]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_12),
        .O(\Count_Out_i[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[5]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_11),
        .O(\Count_Out_i[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[6]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_10),
        .O(\Count_Out_i[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[7]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_9),
        .O(\Count_Out_i[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[8]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry_n_8),
        .O(\Count_Out_i[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Count_Out_i[9]_i_1__1 
       (.I0(rst_int_n_reg),
        .I1(p_0_out_carry__0_n_15),
        .O(\Count_Out_i[9]_i_1__1_n_0 ));
  FDRE \Count_Out_i_reg[0] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(p_1_in),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[10] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[10]_i_1__1_n_0 ),
        .Q(Q[10]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[11] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[11]_i_1__1_n_0 ),
        .Q(Q[11]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[12] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[12]_i_1__1_n_0 ),
        .Q(Q[12]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[13] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[13]_i_1__1_n_0 ),
        .Q(Q[13]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[14] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[14]_i_1__1_n_0 ),
        .Q(Q[14]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[15] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[15]_i_1__1_n_0 ),
        .Q(Q[15]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[16] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[16]_i_1__1_n_0 ),
        .Q(Q[16]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[17] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[17]_i_1__1_n_0 ),
        .Q(Q[17]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[18] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[18]_i_1__1_n_0 ),
        .Q(Q[18]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[19] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[19]_i_1__1_n_0 ),
        .Q(Q[19]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[1] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[1]_i_1__1_n_0 ),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[20] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[20]_i_1__1_n_0 ),
        .Q(Q[20]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[21] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[21]_i_1__1_n_0 ),
        .Q(Q[21]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[22] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[22]_i_1__1_n_0 ),
        .Q(Q[22]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[23] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[23]_i_1__1_n_0 ),
        .Q(Q[23]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[24] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[24]_i_1__1_n_0 ),
        .Q(Q[24]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[25] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[25]_i_1__1_n_0 ),
        .Q(Q[25]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[26] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[26]_i_1__1_n_0 ),
        .Q(Q[26]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[27] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[27]_i_1__1_n_0 ),
        .Q(Q[27]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[28] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[28]_i_1__1_n_0 ),
        .Q(Q[28]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[29] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[29]_i_1__1_n_0 ),
        .Q(Q[29]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[2] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[2]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[30] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[30]_i_1__1_n_0 ),
        .Q(Q[30]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[31] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[31]_i_1__1_n_0 ),
        .Q(Q[31]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[32] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[32]_i_2__0_n_0 ),
        .Q(Q[32]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[3] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[3]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[4] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[4]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[5] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[5]_i_1__1_n_0 ),
        .Q(Q[5]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[6] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[6]_i_1__1_n_0 ),
        .Q(Q[6]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[7] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[7]_i_1__1_n_0 ),
        .Q(Q[7]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[8] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[8]_i_1__1_n_0 ),
        .Q(Q[8]),
        .R(Wr_cnt_ld));
  FDRE \Count_Out_i_reg[9] 
       (.C(core_aclk),
        .CE(\Count_Out_i[32]_i_1__0_n_0 ),
        .D(\Count_Out_i[9]_i_1__1_n_0 ),
        .Q(Q[9]),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    empty_i_1
       (.I0(rst_int_n_reg_rep),
        .O(Wr_cnt_ld));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry
       (.CI(Q[0]),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3,NLW_p_0_out_carry_CO_UNCONNECTED[3],p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI({Q[7:1],p_0_out_carry_i_1_n_0}),
        .O({p_0_out_carry_n_8,p_0_out_carry_n_9,p_0_out_carry_n_10,p_0_out_carry_n_11,p_0_out_carry_n_12,p_0_out_carry_n_13,p_0_out_carry_n_14,p_0_out_carry_n_15}),
        .S({p_0_out_carry_i_2_n_0,p_0_out_carry_i_3_n_0,p_0_out_carry_i_4_n_0,p_0_out_carry_i_5_n_0,p_0_out_carry_i_6_n_0,p_0_out_carry_i_7_n_0,p_0_out_carry_i_8_n_0,p_0_out_carry_i_9_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__0_n_0,p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3,NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .DI(Q[15:8]),
        .O({p_0_out_carry__0_n_8,p_0_out_carry__0_n_9,p_0_out_carry__0_n_10,p_0_out_carry__0_n_11,p_0_out_carry__0_n_12,p_0_out_carry__0_n_13,p_0_out_carry__0_n_14,p_0_out_carry__0_n_15}),
        .S({p_0_out_carry__0_i_1_n_0,p_0_out_carry__0_i_2_n_0,p_0_out_carry__0_i_3_n_0,p_0_out_carry__0_i_4_n_0,p_0_out_carry__0_i_5_n_0,p_0_out_carry__0_i_6_n_0,p_0_out_carry__0_i_7_n_0,p_0_out_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1
       (.I0(Q[15]),
        .I1(Q[16]),
        .O(p_0_out_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2
       (.I0(Q[14]),
        .I1(Q[15]),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3
       (.I0(Q[13]),
        .I1(Q[14]),
        .O(p_0_out_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_4
       (.I0(Q[12]),
        .I1(Q[13]),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_5
       (.I0(Q[11]),
        .I1(Q[12]),
        .O(p_0_out_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_6
       (.I0(Q[10]),
        .I1(Q[11]),
        .O(p_0_out_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_7
       (.I0(Q[9]),
        .I1(Q[10]),
        .O(p_0_out_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_8
       (.I0(Q[8]),
        .I1(Q[9]),
        .O(p_0_out_carry__0_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__1
       (.CI(p_0_out_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({p_0_out_carry__1_n_0,p_0_out_carry__1_n_1,p_0_out_carry__1_n_2,p_0_out_carry__1_n_3,NLW_p_0_out_carry__1_CO_UNCONNECTED[3],p_0_out_carry__1_n_5,p_0_out_carry__1_n_6,p_0_out_carry__1_n_7}),
        .DI(Q[23:16]),
        .O({p_0_out_carry__1_n_8,p_0_out_carry__1_n_9,p_0_out_carry__1_n_10,p_0_out_carry__1_n_11,p_0_out_carry__1_n_12,p_0_out_carry__1_n_13,p_0_out_carry__1_n_14,p_0_out_carry__1_n_15}),
        .S({p_0_out_carry__1_i_1_n_0,p_0_out_carry__1_i_2_n_0,p_0_out_carry__1_i_3_n_0,p_0_out_carry__1_i_4_n_0,p_0_out_carry__1_i_5_n_0,p_0_out_carry__1_i_6_n_0,p_0_out_carry__1_i_7_n_0,p_0_out_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_1
       (.I0(Q[23]),
        .I1(Q[24]),
        .O(p_0_out_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_2
       (.I0(Q[22]),
        .I1(Q[23]),
        .O(p_0_out_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_3
       (.I0(Q[21]),
        .I1(Q[22]),
        .O(p_0_out_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_4
       (.I0(Q[20]),
        .I1(Q[21]),
        .O(p_0_out_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_5
       (.I0(Q[19]),
        .I1(Q[20]),
        .O(p_0_out_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_6
       (.I0(Q[18]),
        .I1(Q[19]),
        .O(p_0_out_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_7
       (.I0(Q[17]),
        .I1(Q[18]),
        .O(p_0_out_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__1_i_8
       (.I0(Q[16]),
        .I1(Q[17]),
        .O(p_0_out_carry__1_i_8_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 p_0_out_carry__2
       (.CI(p_0_out_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_p_0_out_carry__2_CO_UNCONNECTED[7],p_0_out_carry__2_n_1,p_0_out_carry__2_n_2,p_0_out_carry__2_n_3,NLW_p_0_out_carry__2_CO_UNCONNECTED[3],p_0_out_carry__2_n_5,p_0_out_carry__2_n_6,p_0_out_carry__2_n_7}),
        .DI({1'b0,Q[30:24]}),
        .O({p_0_out_carry__2_n_8,p_0_out_carry__2_n_9,p_0_out_carry__2_n_10,p_0_out_carry__2_n_11,p_0_out_carry__2_n_12,p_0_out_carry__2_n_13,p_0_out_carry__2_n_14,p_0_out_carry__2_n_15}),
        .S({p_0_out_carry__2_i_1_n_0,p_0_out_carry__2_i_2_n_0,p_0_out_carry__2_i_3_n_0,p_0_out_carry__2_i_4_n_0,p_0_out_carry__2_i_5_n_0,p_0_out_carry__2_i_6_n_0,p_0_out_carry__2_i_7_n_0,p_0_out_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_1
       (.I0(Q[31]),
        .I1(Q[32]),
        .O(p_0_out_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_2
       (.I0(Q[30]),
        .I1(Q[31]),
        .O(p_0_out_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_3
       (.I0(Q[29]),
        .I1(Q[30]),
        .O(p_0_out_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_4
       (.I0(Q[28]),
        .I1(Q[29]),
        .O(p_0_out_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_5
       (.I0(Q[27]),
        .I1(Q[28]),
        .O(p_0_out_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_6
       (.I0(Q[26]),
        .I1(Q[27]),
        .O(p_0_out_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_7
       (.I0(Q[25]),
        .I1(Q[26]),
        .O(p_0_out_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__2_i_8
       (.I0(Q[24]),
        .I1(Q[25]),
        .O(p_0_out_carry__2_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    p_0_out_carry_i_1
       (.I0(Q[1]),
        .O(p_0_out_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2
       (.I0(Q[7]),
        .I1(Q[8]),
        .O(p_0_out_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3
       (.I0(Q[6]),
        .I1(Q[7]),
        .O(p_0_out_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4
       (.I0(Q[5]),
        .I1(Q[6]),
        .O(p_0_out_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_5
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(p_0_out_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_6
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(p_0_out_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(p_0_out_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_8
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(p_0_out_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    p_0_out_carry_i_9
       (.I0(Q[1]),
        .O(p_0_out_carry_i_9_n_0));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset
   (out,
    core_aclk,
    capture_event);
  output out;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_dff_async_reset" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset_0
   (out,
    core_aclk,
    reset_event);
  output out;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(reset_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_dff_async_reset" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset_1
   (out,
    q_reg_0,
    core_aclk,
    capture_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input capture_event;

  wire capture_event;
  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(capture_event),
        .Q(out));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_dff_async_reset" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset_2
   (out,
    q_reg_0,
    core_aclk,
    reset_event);
  output out;
  input q_reg_0;
  input core_aclk;
  input reset_event;

  wire core_aclk;
  (* async_reg = "true" *) wire out;
  wire q_reg_0;
  wire reset_event;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE q_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(q_reg_0),
        .PRE(reset_event),
        .Q(out));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_ext_calc
   (rst_int_n,
    External_Event_Cnt_En,
    Ext_Event_going_on,
    Metrics_Cnt_Reset_reg,
    core_aclk,
    Q,
    Ext_Event0_Sync_Data_Valid,
    Ext_Event_going_on_reg_0,
    Metrics_Cnt_En_reg_rep);
  output rst_int_n;
  output External_Event_Cnt_En;
  output Ext_Event_going_on;
  input Metrics_Cnt_Reset_reg;
  input core_aclk;
  input [0:0]Q;
  input Ext_Event0_Sync_Data_Valid;
  input Ext_Event_going_on_reg_0;
  input Metrics_Cnt_En_reg_rep;

  wire Ext_Event0_Sync_Data_Valid;
  wire Ext_Event_Valid_d1;
  wire Ext_Event_d1;
  wire Ext_Event_d1_i_1_n_0;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg_0;
  wire External_Event_Cnt_En;
  wire External_Event_Cnt_En0;
  wire Metrics_Cnt_En_reg_rep;
  wire Metrics_Cnt_Reset_reg;
  wire [0:0]Q;
  wire core_aclk;
  wire rst_int_n;

  FDRE Ext_Event_Valid_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event0_Sync_Data_Valid),
        .Q(Ext_Event_Valid_d1),
        .R(Ext_Event_d1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    Ext_Event_d1_i_1
       (.I0(rst_int_n),
        .O(Ext_Event_d1_i_1_n_0));
  FDRE Ext_Event_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(Ext_Event_d1),
        .R(Ext_Event_d1_i_1_n_0));
  FDRE Ext_Event_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Event_going_on_reg_0),
        .Q(Ext_Event_going_on),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    External_Event_Cnt_En_i_1
       (.I0(Ext_Event_d1),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(Ext_Event_going_on),
        .I3(Ext_Event_Valid_d1),
        .O(External_Event_Cnt_En0));
  FDRE External_Event_Cnt_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(External_Event_Cnt_En0),
        .Q(External_Event_Cnt_En),
        .R(Ext_Event_d1_i_1_n_0));
  (* KEEP = "yes" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Metrics_Cnt_Reset_reg),
        .Q(rst_int_n),
        .R(1'b0));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_glbl_clk_cnt
   (Global_Clk_Cnt_OF,
    Q,
    SR,
    core_aclk,
    Global_Clk_Cnt_Reset_sync,
    E,
    Global_Clk_Cnt_En_sync,
    core_aresetn);
  output Global_Clk_Cnt_OF;
  output [31:0]Q;
  input [0:0]SR;
  input core_aclk;
  input Global_Clk_Cnt_Reset_sync;
  input [0:0]E;
  input Global_Clk_Cnt_En_sync;
  input core_aresetn;

  wire [0:0]E;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_OF;
  wire Global_Clk_Cnt_Reset_sync;
  wire [31:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_26 counter_inst
       (.E(E),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_OF(Global_Clk_Cnt_OF),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .Q(Q),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_interrupt_module
   (Intr_Reg_ISR,
    interrupt,
    Q,
    p_14_out,
    s_axi_aclk,
    p_13_out,
    p_10_out11_out,
    p_9_out,
    p_8_out,
    p_6_out7_out,
    p_5_out,
    p_4_out,
    p_3_out,
    p_2_out,
    s_level_out_bus_d6,
    Global_Intr_En,
    E,
    s_axi_wdata);
  output [9:0]Intr_Reg_ISR;
  output interrupt;
  output [11:0]Q;
  input p_14_out;
  input s_axi_aclk;
  input p_13_out;
  input p_10_out11_out;
  input p_9_out;
  input p_8_out;
  input p_6_out7_out;
  input p_5_out;
  input p_4_out;
  input p_3_out;
  input p_2_out;
  input [0:0]s_level_out_bus_d6;
  input Global_Intr_En;
  input [0:0]E;
  input [11:0]s_axi_wdata;

  wire [0:0]E;
  wire Global_Intr_En;
  wire Interrupt0;
  wire Interrupt_i_2_n_0;
  wire Interrupt_i_3_n_0;
  wire Interrupt_i_4_n_0;
  wire [9:0]Intr_Reg_ISR;
  wire [11:0]Q;
  wire interrupt;
  wire p_10_out11_out;
  wire p_13_out;
  wire p_14_out;
  wire p_2_out;
  wire p_3_out;
  wire p_4_out;
  wire p_5_out;
  wire p_6_out7_out;
  wire p_8_out;
  wire p_9_out;
  wire s_axi_aclk;
  wire [11:0]s_axi_wdata;
  wire [0:0]s_level_out_bus_d6;

  FDRE \GEN_ISR_REG[0].ISR_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_14_out),
        .Q(Intr_Reg_ISR[0]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[10].ISR_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(Intr_Reg_ISR[9]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[1].ISR_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_13_out),
        .Q(Intr_Reg_ISR[1]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[3].ISR_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_10_out11_out),
        .Q(Intr_Reg_ISR[2]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[4].ISR_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_9_out),
        .Q(Intr_Reg_ISR[3]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[5].ISR_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_8_out),
        .Q(Intr_Reg_ISR[4]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[6].ISR_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_6_out7_out),
        .Q(Intr_Reg_ISR[5]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[7].ISR_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_5_out),
        .Q(Intr_Reg_ISR[6]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[8].ISR_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_4_out),
        .Q(Intr_Reg_ISR[7]),
        .R(1'b0));
  FDRE \GEN_ISR_REG[9].ISR_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_3_out),
        .Q(Intr_Reg_ISR[8]),
        .R(1'b0));
  FDRE \IER_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[0]),
        .Q(Q[0]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[9]),
        .Q(Q[9]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[10]),
        .Q(Q[10]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[11]),
        .Q(Q[11]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[1]),
        .Q(Q[1]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[2]),
        .Q(Q[2]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[3]),
        .Q(Q[3]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[4]),
        .Q(Q[4]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[5]),
        .Q(Q[5]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[6]),
        .Q(Q[6]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[7]),
        .Q(Q[7]),
        .R(s_level_out_bus_d6));
  FDRE \IER_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(s_axi_wdata[8]),
        .Q(Q[8]),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'hFFFFF8FF00000000)) 
    Interrupt_i_1
       (.I0(Intr_Reg_ISR[9]),
        .I1(Q[9]),
        .I2(Interrupt_i_2_n_0),
        .I3(Interrupt_i_3_n_0),
        .I4(Interrupt_i_4_n_0),
        .I5(Global_Intr_En),
        .O(Interrupt0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    Interrupt_i_2
       (.I0(Q[8]),
        .I1(Intr_Reg_ISR[8]),
        .I2(Intr_Reg_ISR[7]),
        .I3(Q[7]),
        .I4(Intr_Reg_ISR[6]),
        .I5(Q[6]),
        .O(Interrupt_i_2_n_0));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    Interrupt_i_3
       (.I0(Intr_Reg_ISR[4]),
        .I1(Q[4]),
        .I2(Intr_Reg_ISR[3]),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Intr_Reg_ISR[5]),
        .O(Interrupt_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    Interrupt_i_4
       (.I0(Intr_Reg_ISR[1]),
        .I1(Q[1]),
        .I2(Intr_Reg_ISR[0]),
        .I3(Q[0]),
        .I4(Intr_Reg_ISR[2]),
        .I5(Q[2]),
        .O(Interrupt_i_4_n_0));
  FDRE Interrupt_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Interrupt0),
        .Q(interrupt),
        .R(s_level_out_bus_d6));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_calc
   (F1_Rd_Data,
    F2_Rd_Data,
    Rd_Latency_Fifo_Empty,
    FBC_Rd_Data,
    FWL_Rd_Data,
    FSWI_Rd_Data,
    rst_int_n,
    S0_Read_Byte_Cnt_En,
    rid_match_reg,
    F12_Rd_Vld,
    wid_match_reg,
    Write_Latency_En,
    FSWI_Rd_Vld,
    Mst_Rd_Idle_Cnt_En,
    Num_BValids_En,
    FWL_Rd_Vld,
    empty_reg,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ,
    S0_S_Null_Byte_Cnt,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    Q,
    E,
    \wptr_reg[0] ,
    \dout_reg[0] ,
    \GEN_MUX_N_CNT.Add_in_reg[0] ,
    \GEN_MUX_N_CNT.Add_in_reg[1] ,
    \GEN_MUX_N_CNT.Add_in_reg[2] ,
    \GEN_MUX_N_CNT.Add_in_reg[3] ,
    \GEN_MUX_N_CNT.Add_in_reg[4] ,
    \GEN_MUX_N_CNT.Add_in_reg[5] ,
    \GEN_MUX_N_CNT.Add_in_reg[6] ,
    \GEN_MUX_N_CNT.Add_in_reg[7] ,
    \GEN_MUX_N_CNT.Add_in_reg[8] ,
    \GEN_MUX_N_CNT.Add_in_reg[9] ,
    \GEN_MUX_N_CNT.Add_in_reg[10] ,
    \GEN_MUX_N_CNT.Add_in_reg[11] ,
    \GEN_MUX_N_CNT.Add_in_reg[12] ,
    \GEN_MUX_N_CNT.Add_in_reg[13] ,
    \GEN_MUX_N_CNT.Add_in_reg[14] ,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    \GEN_MUX_N_CNT.Add_in_reg[16] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \rptr_reg[4] ,
    \wptr_reg[4] ,
    \wptr_reg[5] ,
    \wptr_reg[5]_0 ,
    \wptr_reg[5]_1 ,
    \wptr_reg[5]_2 ,
    \wptr_reg[5]_3 ,
    \wptr_reg[5]_4 ,
    \wptr_reg[5]_5 ,
    \wptr_reg[5]_6 ,
    \wptr_reg[5]_7 ,
    \wptr_reg[4]_0 ,
    Read_Latency_One_reg_0,
    Ext_Trig_Metric_en,
    \wptr_reg[5]_8 ,
    \wptr_reg[0]_0 ,
    \wptr_reg[0]_1 ,
    \wptr_reg[0]_2 ,
    \wptr_reg[5]_9 ,
    \rptr_reg[5] ,
    \rptr_reg[5]_0 ,
    \rptr_reg[5]_1 ,
    \rptr_reg[5]_2 ,
    \rptr_reg[5]_3 ,
    \wptr_reg[5]_10 ,
    \rptr_reg[5]_4 ,
    \rptr_reg[5]_5 ,
    \rptr_reg[5]_6 ,
    \rptr_reg[5]_7 ,
    \rptr_reg[5]_8 ,
    D,
    \GEN_MUX_N_CNT.Add_in_reg[17]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_8 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_9 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_10 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_11 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_12 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_13 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_14 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_15 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_16 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_17 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_18 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_19 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_5 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_20 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_21 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_22 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_6 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_23 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_24 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_25 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_26 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_7 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_27 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_28 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_29 ,
    DIA,
    DIB,
    \GEN_MUX_N_CNT.Add_in_reg[16]_2 ,
    S0_Read_Latency,
    \GEN_MUX_N_CNT.Add_in_reg[31]_8 ,
    update_max_Wr_Lat_reg_0,
    update_min_Wr_Lat_reg_0,
    \GEN_MUX_N_CNT.Add_in_reg[31]_9 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_10 ,
    \dout_reg[57] ,
    \Rd_Latency_Fifo_Wr_Data_reg[32]_1 ,
    \dout_reg[29] ,
    \dout_reg[29]_0 ,
    core_aclk,
    dout0_0,
    dout0_1,
    dout0_2,
    dout0_3,
    dout0_4,
    Metrics_Cnt_Reset_reg,
    Wtrans_Cnt_En0,
    Rtrans_Cnt_En0,
    Metrics_Cnt_En_Int,
    id_matched3_return,
    Read_Latency_One,
    Mst_Rd_Idle_Cnt_En0,
    Num_BValids_En0,
    Metrics_Cnt_En_reg_rep,
    id_matched0_return,
    wr_latency_start,
    \dout_reg[0]_0 ,
    rst_int_n_reg_0,
    rst_int_n_reg_1,
    Rd_Add_Issue_reg_0,
    Rd_Latency_Fifo_Rd_En1,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axi_rlast,
    Wr_Lat_Start,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_wlast,
    Use_Ext_Trig,
    En_Id_Based_sync,
    slot_0_axi_arvalid,
    Rd_Lat_Start,
    slot_0_axi_arready,
    Rd_Lat_End,
    Metrics_Cnt_En_reg_rep_0,
    Metrics_Cnt_En,
    Wr_Lat_End,
    slot_0_axi_awvalid,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_1 ,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ,
    Write_Beat_Cnt_En,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_2 ,
    Num_WLasts_En,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_1 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_1 ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_1 ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_1 ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_1 ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_1 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_2 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ,
    \rptr_reg[4]_0 ,
    dout0,
    \Count_Out_i_reg[29] ,
    \Rd_Latency_Fifo_Wr_Data_reg[29]_0 ,
    Metrics_Cnt_En_reg,
    \Beat_fifo_Wr_data_reg[57]_0 ,
    \Slv_Wr_Idle_Fifo_Wr_data_reg[29]_0 ,
    slot_0_axi_arsize,
    UNCONN_IN,
    En_Id_Based_reg,
    slot_0_axi_arid,
    slot_0_axi_wstrb);
  output F1_Rd_Data;
  output F2_Rd_Data;
  output Rd_Latency_Fifo_Empty;
  output FBC_Rd_Data;
  output FWL_Rd_Data;
  output FSWI_Rd_Data;
  output rst_int_n;
  output S0_Read_Byte_Cnt_En;
  output rid_match_reg;
  output F12_Rd_Vld;
  output wid_match_reg;
  output Write_Latency_En;
  output FSWI_Rd_Vld;
  output Mst_Rd_Idle_Cnt_En;
  output Num_BValids_En;
  output FWL_Rd_Vld;
  output empty_reg;
  output \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  output [0:0]S0_S_Null_Byte_Cnt;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  output [32:0]Q;
  output [0:0]E;
  output [0:0]\wptr_reg[0] ;
  output \dout_reg[0] ;
  output \GEN_MUX_N_CNT.Add_in_reg[0] ;
  output \GEN_MUX_N_CNT.Add_in_reg[1] ;
  output \GEN_MUX_N_CNT.Add_in_reg[2] ;
  output \GEN_MUX_N_CNT.Add_in_reg[3] ;
  output \GEN_MUX_N_CNT.Add_in_reg[4] ;
  output \GEN_MUX_N_CNT.Add_in_reg[5] ;
  output \GEN_MUX_N_CNT.Add_in_reg[6] ;
  output \GEN_MUX_N_CNT.Add_in_reg[7] ;
  output \GEN_MUX_N_CNT.Add_in_reg[8] ;
  output \GEN_MUX_N_CNT.Add_in_reg[9] ;
  output \GEN_MUX_N_CNT.Add_in_reg[10] ;
  output \GEN_MUX_N_CNT.Add_in_reg[11] ;
  output \GEN_MUX_N_CNT.Add_in_reg[12] ;
  output \GEN_MUX_N_CNT.Add_in_reg[13] ;
  output \GEN_MUX_N_CNT.Add_in_reg[14] ;
  output \GEN_MUX_N_CNT.Add_in_reg[15] ;
  output \GEN_MUX_N_CNT.Add_in_reg[16] ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[2]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[3]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[4]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[5]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[6]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[7]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[8]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[9]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[10]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[11]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[12]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[13]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[14]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[15]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[16]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17] ;
  output \GEN_MUX_N_CNT.Add_in_reg[18] ;
  output \GEN_MUX_N_CNT.Add_in_reg[19] ;
  output \GEN_MUX_N_CNT.Add_in_reg[20] ;
  output \GEN_MUX_N_CNT.Add_in_reg[21] ;
  output \GEN_MUX_N_CNT.Add_in_reg[22] ;
  output \GEN_MUX_N_CNT.Add_in_reg[23] ;
  output \GEN_MUX_N_CNT.Add_in_reg[24] ;
  output \GEN_MUX_N_CNT.Add_in_reg[25] ;
  output \GEN_MUX_N_CNT.Add_in_reg[26] ;
  output \GEN_MUX_N_CNT.Add_in_reg[27] ;
  output \GEN_MUX_N_CNT.Add_in_reg[28] ;
  output \GEN_MUX_N_CNT.Add_in_reg[29] ;
  output \GEN_MUX_N_CNT.Add_in_reg[30] ;
  output \GEN_MUX_N_CNT.Add_in_reg[31] ;
  output [4:0]\rptr_reg[4] ;
  output [4:0]\wptr_reg[4] ;
  output [4:0]\wptr_reg[5] ;
  output [4:0]\wptr_reg[5]_0 ;
  output [4:0]\wptr_reg[5]_1 ;
  output [4:0]\wptr_reg[5]_2 ;
  output [4:0]\wptr_reg[5]_3 ;
  output [4:0]\wptr_reg[5]_4 ;
  output [4:0]\wptr_reg[5]_5 ;
  output [4:0]\wptr_reg[5]_6 ;
  output [4:0]\wptr_reg[5]_7 ;
  output [0:0]\wptr_reg[4]_0 ;
  output Read_Latency_One_reg_0;
  output Ext_Trig_Metric_en;
  output [0:0]\wptr_reg[5]_8 ;
  output [0:0]\wptr_reg[0]_0 ;
  output [0:0]\wptr_reg[0]_1 ;
  output [0:0]\wptr_reg[0]_2 ;
  output [0:0]\wptr_reg[5]_9 ;
  output [4:0]\rptr_reg[5] ;
  output [4:0]\rptr_reg[5]_0 ;
  output [4:0]\rptr_reg[5]_1 ;
  output [4:0]\rptr_reg[5]_2 ;
  output [4:0]\rptr_reg[5]_3 ;
  output [4:0]\wptr_reg[5]_10 ;
  output [4:0]\rptr_reg[5]_4 ;
  output [4:0]\rptr_reg[5]_5 ;
  output [4:0]\rptr_reg[5]_6 ;
  output [4:0]\rptr_reg[5]_7 ;
  output [4:0]\rptr_reg[5]_8 ;
  output [30:0]D;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_8 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_9 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_10 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_11 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_12 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_13 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_14 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_15 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_16 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_17 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_18 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_19 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_20 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_21 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_22 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_23 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_24 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_25 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_26 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_27 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_28 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_29 ;
  output [0:0]DIA;
  output [1:0]DIB;
  output [16:0]\GEN_MUX_N_CNT.Add_in_reg[16]_2 ;
  output [31:0]S0_Read_Latency;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  output [31:0]update_max_Wr_Lat_reg_0;
  output [31:0]update_min_Wr_Lat_reg_0;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_9 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_10 ;
  output [63:0]\dout_reg[57] ;
  output [15:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  output [32:0]\dout_reg[29] ;
  output [31:0]\dout_reg[29]_0 ;
  input core_aclk;
  input dout0_0;
  input dout0_1;
  input dout0_2;
  input dout0_3;
  input dout0_4;
  input Metrics_Cnt_Reset_reg;
  input Wtrans_Cnt_En0;
  input Rtrans_Cnt_En0;
  input Metrics_Cnt_En_Int;
  input id_matched3_return;
  input Read_Latency_One;
  input Mst_Rd_Idle_Cnt_En0;
  input Num_BValids_En0;
  input Metrics_Cnt_En_reg_rep;
  input id_matched0_return;
  input wr_latency_start;
  input \dout_reg[0]_0 ;
  input rst_int_n_reg_0;
  input rst_int_n_reg_1;
  input [0:0]Rd_Add_Issue_reg_0;
  input Rd_Latency_Fifo_Rd_En1;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axi_rlast;
  input Wr_Lat_Start;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input slot_0_axi_wlast;
  input Use_Ext_Trig;
  input En_Id_Based_sync;
  input slot_0_axi_arvalid;
  input Rd_Lat_Start;
  input slot_0_axi_arready;
  input Rd_Lat_End;
  input Metrics_Cnt_En_reg_rep_0;
  input Metrics_Cnt_En;
  input Wr_Lat_End;
  input slot_0_axi_awvalid;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_1 ;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ;
  input Write_Beat_Cnt_En;
  input [2:0]\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_2 ;
  input Num_WLasts_En;
  input [4:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_1 ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ;
  input [4:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_1 ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ;
  input [4:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_1 ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ;
  input [4:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_1 ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ;
  input [4:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_1 ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_1 ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ;
  input [2:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_2 ;
  input [4:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ;
  input [7:0]\rptr_reg[4]_0 ;
  input [32:0]dout0;
  input [32:0]\Count_Out_i_reg[29] ;
  input [32:0]\Rd_Latency_Fifo_Wr_Data_reg[29]_0 ;
  input [0:0]Metrics_Cnt_En_reg;
  input [63:0]\Beat_fifo_Wr_data_reg[57]_0 ;
  input [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[29]_0 ;
  input [2:0]slot_0_axi_arsize;
  input [1:0]UNCONN_IN;
  input En_Id_Based_reg;
  input [15:0]slot_0_axi_arid;
  input [7:0]slot_0_axi_wstrb;

  wire BEAT_CNT_AWID_MATCH_n_1;
  wire Beat_fifo_Wr_data;
  wire \Beat_fifo_Wr_data[39]_i_2_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_3_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_4_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_5_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_6_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_7_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_8_n_0 ;
  wire \Beat_fifo_Wr_data[39]_i_9_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_2_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_3_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_4_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_5_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_6_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_7_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_8_n_0 ;
  wire \Beat_fifo_Wr_data[47]_i_9_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_2_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_3_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_4_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_5_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_6_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_7_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_8_n_0 ;
  wire \Beat_fifo_Wr_data[55]_i_9_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_10_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_3_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_4_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_5_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_6_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_7_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_8_n_0 ;
  wire \Beat_fifo_Wr_data[63]_i_9_n_0 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_10 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_11 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_12 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_13 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_14 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_15 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_8 ;
  wire \Beat_fifo_Wr_data_reg[39]_i_1_n_9 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_10 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_11 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_12 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_13 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_14 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_15 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_8 ;
  wire \Beat_fifo_Wr_data_reg[47]_i_1_n_9 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_0 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_1 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_10 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_11 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_12 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_13 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_14 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_15 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_2 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_3 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_5 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_6 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_7 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_8 ;
  wire \Beat_fifo_Wr_data_reg[55]_i_1_n_9 ;
  wire [63:0]\Beat_fifo_Wr_data_reg[57]_0 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_1 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_10 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_11 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_12 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_13 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_14 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_15 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_2 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_3 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_5 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_6 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_7 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_8 ;
  wire \Beat_fifo_Wr_data_reg[63]_i_2_n_9 ;
  wire Beat_fifo_Wr_en;
  wire [32:0]\Count_Out_i_reg[29] ;
  wire [30:0]D;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire Data_valid_reg1;
  wire Data_valid_reg2;
  wire [0:0]E;
  wire En_Id_Based_reg;
  wire En_Id_Based_sync;
  wire Ext_Trig_Metric_en;
  wire [1:0]Ext_Triggers_Sync;
  wire [1:0]Ext_Triggers_Sync_d1;
  wire F12_Rd_En;
  wire F12_Rd_Vld;
  wire F1_Empty;
  wire F1_Rd_Data;
  wire F2_Empty;
  wire F2_Rd_Data;
  wire F34_Rd_En;
  wire F34_Rd_Vld;
  wire F34_Rd_Vld_reg__0;
  wire F34_Rd_Vld_reg_d2;
  wire F3_Empty;
  wire [31:0]F3_Rd_Data;
  wire F4_Empty;
  wire [32:0]F4_Rd_Data;
  wire F4_WR_LAT_END_n_12;
  wire F4_WR_LAT_END_n_13;
  wire F4_WR_LAT_END_n_14;
  wire F4_WR_LAT_END_n_15;
  wire F4_WR_LAT_END_n_16;
  wire F4_WR_LAT_END_n_17;
  wire F4_WR_LAT_END_n_18;
  wire F4_WR_LAT_END_n_19;
  wire F4_WR_LAT_END_n_53;
  wire F4_WR_LAT_END_n_54;
  wire F4_WR_LAT_END_n_55;
  wire F4_WR_LAT_END_n_56;
  wire F4_WR_LAT_END_n_57;
  wire F4_WR_LAT_END_n_58;
  wire F4_WR_LAT_END_n_59;
  wire F4_WR_LAT_END_n_60;
  wire F4_WR_LAT_END_n_61;
  wire F4_WR_LAT_END_n_62;
  wire F4_WR_LAT_END_n_63;
  wire F4_WR_LAT_END_n_64;
  wire F4_WR_LAT_END_n_65;
  wire F4_WR_LAT_END_n_66;
  wire F4_WR_LAT_END_n_67;
  wire F4_WR_LAT_END_n_68;
  wire F4_WR_LAT_END_n_69;
  wire F4_WR_LAT_END_n_70;
  wire F4_WR_LAT_END_n_71;
  wire F4_WR_LAT_END_n_72;
  wire F4_WR_LAT_END_n_73;
  wire F4_WR_LAT_END_n_74;
  wire F4_WR_LAT_END_n_75;
  wire F4_WR_LAT_END_n_76;
  wire FBC1_Empty;
  wire [31:1]FBC1_Rd_Data;
  wire FBC_Empty;
  wire FBC_Rd_Data;
  wire FBC_Rd_En;
  wire FBC_Rd_Vld;
  wire FBC_Rd_Vld_reg_rep__0_n_0;
  wire FBC_Rd_Vld_reg_rep__1_n_0;
  wire FBC_Rd_Vld_reg_rep__2_n_0;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire FSWI_Rd_Data;
  wire FSWI_Rd_En;
  wire FSWI_Rd_Vld;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire FWL_Rd_Data;
  wire FWL_Rd_En;
  wire FWL_Rd_Vld;
  wire First_Read_reg;
  wire First_Read_reg_i_1_n_0;
  wire First_Write_d1;
  wire First_Write_d1_i_1_n_0;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_15 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_13 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_14 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_15 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_10 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_11 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_12 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_9 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_10 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_12 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_13 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_14 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_15 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_8 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_9 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_61 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ;
  wire \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ;
  wire [4:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_1 ;
  wire [2:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_2 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_1 ;
  wire [4:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_1 ;
  wire [4:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_1 ;
  wire [4:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_1 ;
  wire [4:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_1 ;
  wire [4:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_1 ;
  wire [2:0]\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_10 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_11 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_12 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_13 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_14 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_15 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_16 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_17 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_18 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_19 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_20 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_21 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_22 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_23 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_24 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_25 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_26 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_27 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_28 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_29 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_8 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_9 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[0] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_1 ;
  wire [16:0]\GEN_MUX_N_CNT.Add_in_reg[16]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_10 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_7 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_8 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_9 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  wire Last_Read_buf;
  wire Last_Write;
  wire Last_fifo_Wr_en;
  wire Max_Read_Latency_Int0;
  wire Max_Read_Latency_Int1;
  wire \Max_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_12_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_21_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Max_Read_Latency_Int[31]_i_9_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_5 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_6 ;
  wire \Max_Read_Latency_Int_reg[31]_i_2_n_7 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_5 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_6 ;
  wire \Max_Read_Latency_Int_reg[31]_i_3_n_7 ;
  wire Max_Write_Latency_Int0;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire [0:0]Metrics_Cnt_En_reg;
  wire Metrics_Cnt_En_reg_rep;
  wire Metrics_Cnt_En_reg_rep_0;
  wire Metrics_Cnt_Reset_reg;
  wire Min_Read_Latency_Int0;
  wire Min_Read_Latency_Int1;
  wire \Min_Read_Latency_Int[31]_i_10_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_11_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_12_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_13_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_14_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_15_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_16_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_17_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_18_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_19_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_20_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_21_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_22_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_23_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_24_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_25_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_26_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_27_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_28_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_29_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_30_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_31_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_32_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_33_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_34_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_35_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_4_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_5_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_6_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_7_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_8_n_0 ;
  wire \Min_Read_Latency_Int[31]_i_9_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_5 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_6 ;
  wire \Min_Read_Latency_Int_reg[31]_i_2_n_7 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_0 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_1 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_2 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_3 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_5 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_6 ;
  wire \Min_Read_Latency_Int_reg[31]_i_3_n_7 ;
  wire Min_Write_Latency_Int0;
  wire Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire No_Rd_Ready_reg_n_0;
  wire No_Wr_Ready;
  wire Num_BValids_En;
  wire Num_BValids_En0;
  wire Num_RLasts_En;
  wire Num_WLasts_En;
  wire [32:0]Q;
  wire Rd_Add_Issue_i_1_n_0;
  wire [0:0]Rd_Add_Issue_reg_0;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire [32:0]Rd_Latency_Fifo_Rd_Data;
  wire [32:32]Rd_Latency_Fifo_Rd_Data_D1;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ;
  wire \Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En1;
  wire Rd_Latency_Fifo_Rd_En_D1;
  wire [32:0]\Rd_Latency_Fifo_Wr_Data_reg[29]_0 ;
  wire \Rd_Latency_Fifo_Wr_Data_reg[32]_0 ;
  wire [15:0]\Rd_Latency_Fifo_Wr_Data_reg[32]_1 ;
  wire Rd_Latency_Fifo_Wr_En;
  wire [16:0]Read_Byte_Cnt0;
  wire [31:0]Read_Latency_Cnt_Out;
  wire [32:0]Read_Latency_Cnt_Out_D1;
  wire [32:32]Read_Latency_Cnt_Out_D2;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[0] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[10] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[11] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[12] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[13] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[14] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[15] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[16] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[17] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[18] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[19] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[1] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[20] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[21] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[22] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[23] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[24] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[25] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[26] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[27] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[28] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[29] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[2] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[30] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[31] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[3] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[4] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[5] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[6] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[7] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[8] ;
  wire \Read_Latency_Cnt_Out_D2_reg_n_0_[9] ;
  wire Read_Latency_Cnt_Ovf;
  wire Read_Latency_En;
  wire Read_Latency_En_Int2_out;
  wire [31:31]Read_Latency_Int;
  wire [31:0]Read_Latency_Int1_in;
  wire \Read_Latency_Int[0]_i_1_n_0 ;
  wire \Read_Latency_Int[15]_i_10_n_0 ;
  wire \Read_Latency_Int[15]_i_11_n_0 ;
  wire \Read_Latency_Int[15]_i_12_n_0 ;
  wire \Read_Latency_Int[15]_i_13_n_0 ;
  wire \Read_Latency_Int[15]_i_14_n_0 ;
  wire \Read_Latency_Int[15]_i_15_n_0 ;
  wire \Read_Latency_Int[15]_i_16_n_0 ;
  wire \Read_Latency_Int[15]_i_17_n_0 ;
  wire \Read_Latency_Int[15]_i_2_n_0 ;
  wire \Read_Latency_Int[15]_i_3_n_0 ;
  wire \Read_Latency_Int[15]_i_4_n_0 ;
  wire \Read_Latency_Int[15]_i_5_n_0 ;
  wire \Read_Latency_Int[15]_i_6_n_0 ;
  wire \Read_Latency_Int[15]_i_7_n_0 ;
  wire \Read_Latency_Int[15]_i_8_n_0 ;
  wire \Read_Latency_Int[15]_i_9_n_0 ;
  wire \Read_Latency_Int[23]_i_10_n_0 ;
  wire \Read_Latency_Int[23]_i_11_n_0 ;
  wire \Read_Latency_Int[23]_i_12_n_0 ;
  wire \Read_Latency_Int[23]_i_13_n_0 ;
  wire \Read_Latency_Int[23]_i_14_n_0 ;
  wire \Read_Latency_Int[23]_i_15_n_0 ;
  wire \Read_Latency_Int[23]_i_16_n_0 ;
  wire \Read_Latency_Int[23]_i_17_n_0 ;
  wire \Read_Latency_Int[23]_i_2_n_0 ;
  wire \Read_Latency_Int[23]_i_3_n_0 ;
  wire \Read_Latency_Int[23]_i_4_n_0 ;
  wire \Read_Latency_Int[23]_i_5_n_0 ;
  wire \Read_Latency_Int[23]_i_6_n_0 ;
  wire \Read_Latency_Int[23]_i_7_n_0 ;
  wire \Read_Latency_Int[23]_i_8_n_0 ;
  wire \Read_Latency_Int[23]_i_9_n_0 ;
  wire \Read_Latency_Int[31]_i_10_n_0 ;
  wire \Read_Latency_Int[31]_i_11_n_0 ;
  wire \Read_Latency_Int[31]_i_12_n_0 ;
  wire \Read_Latency_Int[31]_i_13_n_0 ;
  wire \Read_Latency_Int[31]_i_14_n_0 ;
  wire \Read_Latency_Int[31]_i_15_n_0 ;
  wire \Read_Latency_Int[31]_i_16_n_0 ;
  wire \Read_Latency_Int[31]_i_17_n_0 ;
  wire \Read_Latency_Int[31]_i_20_n_0 ;
  wire \Read_Latency_Int[31]_i_21_n_0 ;
  wire \Read_Latency_Int[31]_i_22_n_0 ;
  wire \Read_Latency_Int[31]_i_23_n_0 ;
  wire \Read_Latency_Int[31]_i_24_n_0 ;
  wire \Read_Latency_Int[31]_i_25_n_0 ;
  wire \Read_Latency_Int[31]_i_26_n_0 ;
  wire \Read_Latency_Int[31]_i_27_n_0 ;
  wire \Read_Latency_Int[31]_i_28_n_0 ;
  wire \Read_Latency_Int[31]_i_29_n_0 ;
  wire \Read_Latency_Int[31]_i_30_n_0 ;
  wire \Read_Latency_Int[31]_i_31_n_0 ;
  wire \Read_Latency_Int[31]_i_32_n_0 ;
  wire \Read_Latency_Int[31]_i_33_n_0 ;
  wire \Read_Latency_Int[31]_i_34_n_0 ;
  wire \Read_Latency_Int[31]_i_35_n_0 ;
  wire \Read_Latency_Int[31]_i_36_n_0 ;
  wire \Read_Latency_Int[31]_i_37_n_0 ;
  wire \Read_Latency_Int[31]_i_38_n_0 ;
  wire \Read_Latency_Int[31]_i_39_n_0 ;
  wire \Read_Latency_Int[31]_i_3_n_0 ;
  wire \Read_Latency_Int[31]_i_40_n_0 ;
  wire \Read_Latency_Int[31]_i_41_n_0 ;
  wire \Read_Latency_Int[31]_i_42_n_0 ;
  wire \Read_Latency_Int[31]_i_43_n_0 ;
  wire \Read_Latency_Int[31]_i_44_n_0 ;
  wire \Read_Latency_Int[31]_i_45_n_0 ;
  wire \Read_Latency_Int[31]_i_46_n_0 ;
  wire \Read_Latency_Int[31]_i_47_n_0 ;
  wire \Read_Latency_Int[31]_i_48_n_0 ;
  wire \Read_Latency_Int[31]_i_49_n_0 ;
  wire \Read_Latency_Int[31]_i_4_n_0 ;
  wire \Read_Latency_Int[31]_i_50_n_0 ;
  wire \Read_Latency_Int[31]_i_51_n_0 ;
  wire \Read_Latency_Int[31]_i_5_n_0 ;
  wire \Read_Latency_Int[31]_i_6_n_0 ;
  wire \Read_Latency_Int[31]_i_7_n_0 ;
  wire \Read_Latency_Int[31]_i_8_n_0 ;
  wire \Read_Latency_Int[31]_i_9_n_0 ;
  wire \Read_Latency_Int[7]_i_10_n_0 ;
  wire \Read_Latency_Int[7]_i_11_n_0 ;
  wire \Read_Latency_Int[7]_i_12_n_0 ;
  wire \Read_Latency_Int[7]_i_13_n_0 ;
  wire \Read_Latency_Int[7]_i_14_n_0 ;
  wire \Read_Latency_Int[7]_i_15_n_0 ;
  wire \Read_Latency_Int[7]_i_16_n_0 ;
  wire \Read_Latency_Int[7]_i_17_n_0 ;
  wire \Read_Latency_Int[7]_i_2_n_0 ;
  wire \Read_Latency_Int[7]_i_3_n_0 ;
  wire \Read_Latency_Int[7]_i_4_n_0 ;
  wire \Read_Latency_Int[7]_i_5_n_0 ;
  wire \Read_Latency_Int[7]_i_6_n_0 ;
  wire \Read_Latency_Int[7]_i_7_n_0 ;
  wire \Read_Latency_Int[7]_i_8_n_0 ;
  wire \Read_Latency_Int[7]_i_9_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_5 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_6 ;
  wire \Read_Latency_Int_reg[15]_i_1_n_7 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_5 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_6 ;
  wire \Read_Latency_Int_reg[23]_i_1_n_7 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_5 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_6 ;
  wire \Read_Latency_Int_reg[31]_i_18_n_7 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_0 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_5 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_6 ;
  wire \Read_Latency_Int_reg[31]_i_19_n_7 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_1 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_2 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_3 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_5 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_6 ;
  wire \Read_Latency_Int_reg[31]_i_2_n_7 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_0 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_1 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_2 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_3 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_5 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_6 ;
  wire \Read_Latency_Int_reg[7]_i_1_n_7 ;
  wire Read_Latency_One;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_reg_0;
  wire Read_Latency_One_reg_n_0;
  wire Read_going_on;
  wire Read_going_on_i_1_n_0;
  wire Rtrans_Cnt_En;
  wire Rtrans_Cnt_En0;
  wire S0_Read_Byte_Cnt_En;
  wire [31:0]S0_Read_Latency;
  wire [0:0]S0_S_Null_Byte_Cnt;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_10_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_3_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_4_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_5_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_6_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_7_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_8_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[0]_i_9_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_2_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_3_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_4_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_5_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_6_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_7_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_8_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[16]_i_9_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_2_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_3_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_4_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_5_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_6_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_7_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_8_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[24]_i_9_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_2_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_3_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_4_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_5_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_6_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_7_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_8_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i[8]_i_9_n_0 ;
  wire [31:0]Slv_Wr_Idle_Cnt_i_reg;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_9 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_9 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_9 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_10 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_11 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_12 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_13 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_14 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_15 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_8 ;
  wire \Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_9 ;
  wire Slv_Wr_Idle_Fifo_Wr_data;
  wire [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[29]_0 ;
  wire [1:0]UNCONN_IN;
  wire Use_Ext_Trig;
  wire Wr_Add_Issue_i_1_n_0;
  wire [31:0]Wr_Lat_Cnt_Diff_reg;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Wr_cnt_ld;
  wire Write_Beat_Cnt_En;
  wire \Write_Beat_Cnt_i[0]_i_10_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_3_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_4_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_5_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_6_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_7_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_8_n_0 ;
  wire \Write_Beat_Cnt_i[0]_i_9_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_2_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_3_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_4_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_5_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_6_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_7_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_8_n_0 ;
  wire \Write_Beat_Cnt_i[16]_i_9_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_2_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_3_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_4_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_5_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_6_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_7_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_8_n_0 ;
  wire \Write_Beat_Cnt_i[24]_i_9_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_2_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_3_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_4_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_5_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_6_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_7_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_8_n_0 ;
  wire \Write_Beat_Cnt_i[8]_i_9_n_0 ;
  wire [31:0]Write_Beat_Cnt_i_reg;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_0 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_1 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_10 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_11 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_12 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_13 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_14 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_15 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_2 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_3 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_5 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_6 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_7 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_8 ;
  wire \Write_Beat_Cnt_i_reg[0]_i_2_n_9 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_10 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_11 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_12 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_13 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_14 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_15 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_8 ;
  wire \Write_Beat_Cnt_i_reg[16]_i_1_n_9 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_10 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_11 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_12 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_13 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_14 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_15 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_8 ;
  wire \Write_Beat_Cnt_i_reg[24]_i_1_n_9 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_10 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_11 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_12 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_13 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_14 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_15 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_7 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_8 ;
  wire \Write_Beat_Cnt_i_reg[8]_i_1_n_9 ;
  wire Write_Beat_d1;
  wire \Write_Byte_Cnt_i[0]_i_2_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_3_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_4_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_5_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_6_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_7_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_8_n_0 ;
  wire \Write_Byte_Cnt_i[0]_i_9_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_2_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_3_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_4_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_5_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_6_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_7_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_8_n_0 ;
  wire \Write_Byte_Cnt_i[16]_i_9_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_2_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_3_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_4_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_5_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_6_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_7_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_8_n_0 ;
  wire \Write_Byte_Cnt_i[24]_i_9_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_2_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_3_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_4_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_5_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_6_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_7_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_8_n_0 ;
  wire \Write_Byte_Cnt_i[8]_i_9_n_0 ;
  wire [31:0]Write_Byte_Cnt_i_reg;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[0]_i_1_n_9 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[16]_i_1_n_9 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[24]_i_1_n_9 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_0 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_1 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_10 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_11 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_12 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_13 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_14 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_15 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_2 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_3 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_5 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_6 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_7 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_8 ;
  wire \Write_Byte_Cnt_i_reg[8]_i_1_n_9 ;
  wire Write_Latency_En;
  wire Write_Latency_En_Int;
  wire Write_Latency_Int0;
  wire Write_going_on;
  wire Write_going_on_i_1_n_0;
  wire Write_going_on_i_2_n_0;
  wire Write_iss_going_on_i_1_n_0;
  wire Write_iss_going_on_reg_n_0;
  wire Wtrans_Cnt_En;
  wire Wtrans_Cnt_En0;
  wire awid_match_d1;
  wire core_aclk;
  wire [2:0]count_40_return;
  wire [2:2]count_4_return;
  wire [32:0]dout0;
  wire dout0_0;
  wire dout0_1;
  wire dout0_2;
  wire dout0_3;
  wire dout0_4;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire [32:0]\dout_reg[29] ;
  wire [31:0]\dout_reg[29]_0 ;
  wire [63:0]\dout_reg[57] ;
  wire empty_reg;
  wire ext_trig_cdc_sync_n_2;
  wire ext_trig_cdc_sync_n_3;
  wire id_matched0_return;
  wire id_matched3_return;
  wire [8:0]num_rd_beats;
  wire \num_rd_beats[0]_i_1_n_0 ;
  wire \num_rd_beats[1]_i_1_n_0 ;
  wire \num_rd_beats[2]_i_1_n_0 ;
  wire \num_rd_beats[3]_i_1_n_0 ;
  wire \num_rd_beats[4]_i_1_n_0 ;
  wire \num_rd_beats[5]_i_1_n_0 ;
  wire \num_rd_beats[6]_i_1_n_0 ;
  wire \num_rd_beats[7]_i_1_n_0 ;
  wire \num_rd_beats[8]_i_2_n_0 ;
  wire \num_rd_beats[8]_i_3_n_0 ;
  wire num_read_beat0;
  wire \num_read_beat[8]_i_1_n_0 ;
  wire \num_read_beat[8]_i_2_n_0 ;
  wire [8:0]num_read_beat_reg__0;
  wire p_37_in;
  wire rd_latency_fifo_inst_n_2;
  wire rd_latency_fifo_inst_n_3;
  wire rd_latency_fifo_inst_n_4;
  wire rid_match_reg;
  wire [4:0]\rptr_reg[4] ;
  wire [7:0]\rptr_reg[4]_0 ;
  wire [4:0]\rptr_reg[5] ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire [4:0]\rptr_reg[5]_1 ;
  wire [4:0]\rptr_reg[5]_2 ;
  wire [4:0]\rptr_reg[5]_3 ;
  wire [4:0]\rptr_reg[5]_4 ;
  wire [4:0]\rptr_reg[5]_5 ;
  wire [4:0]\rptr_reg[5]_6 ;
  wire [4:0]\rptr_reg[5]_7 ;
  wire [4:0]\rptr_reg[5]_8 ;
  wire rst_int_n;
  wire rst_int_n_reg_0;
  wire rst_int_n_reg_1;
  wire rst_int_n_reg_rep__0_n_0;
  wire rst_int_n_reg_rep__1_n_0;
  wire rst_int_n_reg_rep_n_0;
  wire [15:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_awvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire update_max_Wr_Lat;
  wire update_max_Wr_Lat_i_10_n_0;
  wire update_max_Wr_Lat_i_11_n_0;
  wire update_max_Wr_Lat_i_12_n_0;
  wire update_max_Wr_Lat_i_13_n_0;
  wire update_max_Wr_Lat_i_14_n_0;
  wire update_max_Wr_Lat_i_15_n_0;
  wire update_max_Wr_Lat_i_16_n_0;
  wire update_max_Wr_Lat_i_17_n_0;
  wire update_max_Wr_Lat_i_18_n_0;
  wire update_max_Wr_Lat_i_19_n_0;
  wire update_max_Wr_Lat_i_20_n_0;
  wire update_max_Wr_Lat_i_21_n_0;
  wire update_max_Wr_Lat_i_22_n_0;
  wire update_max_Wr_Lat_i_23_n_0;
  wire update_max_Wr_Lat_i_24_n_0;
  wire update_max_Wr_Lat_i_25_n_0;
  wire update_max_Wr_Lat_i_26_n_0;
  wire update_max_Wr_Lat_i_27_n_0;
  wire update_max_Wr_Lat_i_28_n_0;
  wire update_max_Wr_Lat_i_29_n_0;
  wire update_max_Wr_Lat_i_30_n_0;
  wire update_max_Wr_Lat_i_31_n_0;
  wire update_max_Wr_Lat_i_32_n_0;
  wire update_max_Wr_Lat_i_33_n_0;
  wire update_max_Wr_Lat_i_34_n_0;
  wire update_max_Wr_Lat_i_3_n_0;
  wire update_max_Wr_Lat_i_4_n_0;
  wire update_max_Wr_Lat_i_5_n_0;
  wire update_max_Wr_Lat_i_6_n_0;
  wire update_max_Wr_Lat_i_7_n_0;
  wire update_max_Wr_Lat_i_8_n_0;
  wire update_max_Wr_Lat_i_9_n_0;
  wire [31:0]update_max_Wr_Lat_reg_0;
  wire update_max_Wr_Lat_reg_i_1_n_0;
  wire update_max_Wr_Lat_reg_i_1_n_1;
  wire update_max_Wr_Lat_reg_i_1_n_2;
  wire update_max_Wr_Lat_reg_i_1_n_3;
  wire update_max_Wr_Lat_reg_i_1_n_5;
  wire update_max_Wr_Lat_reg_i_1_n_6;
  wire update_max_Wr_Lat_reg_i_1_n_7;
  wire update_max_Wr_Lat_reg_i_2_n_0;
  wire update_max_Wr_Lat_reg_i_2_n_1;
  wire update_max_Wr_Lat_reg_i_2_n_2;
  wire update_max_Wr_Lat_reg_i_2_n_3;
  wire update_max_Wr_Lat_reg_i_2_n_5;
  wire update_max_Wr_Lat_reg_i_2_n_6;
  wire update_max_Wr_Lat_reg_i_2_n_7;
  wire update_min_Wr_Lat;
  wire update_min_Wr_Lat_i_10_n_0;
  wire update_min_Wr_Lat_i_11_n_0;
  wire update_min_Wr_Lat_i_12_n_0;
  wire update_min_Wr_Lat_i_13_n_0;
  wire update_min_Wr_Lat_i_14_n_0;
  wire update_min_Wr_Lat_i_15_n_0;
  wire update_min_Wr_Lat_i_16_n_0;
  wire update_min_Wr_Lat_i_17_n_0;
  wire update_min_Wr_Lat_i_18_n_0;
  wire update_min_Wr_Lat_i_19_n_0;
  wire update_min_Wr_Lat_i_20_n_0;
  wire update_min_Wr_Lat_i_21_n_0;
  wire update_min_Wr_Lat_i_22_n_0;
  wire update_min_Wr_Lat_i_23_n_0;
  wire update_min_Wr_Lat_i_24_n_0;
  wire update_min_Wr_Lat_i_25_n_0;
  wire update_min_Wr_Lat_i_26_n_0;
  wire update_min_Wr_Lat_i_27_n_0;
  wire update_min_Wr_Lat_i_28_n_0;
  wire update_min_Wr_Lat_i_29_n_0;
  wire update_min_Wr_Lat_i_30_n_0;
  wire update_min_Wr_Lat_i_31_n_0;
  wire update_min_Wr_Lat_i_32_n_0;
  wire update_min_Wr_Lat_i_33_n_0;
  wire update_min_Wr_Lat_i_34_n_0;
  wire update_min_Wr_Lat_i_3_n_0;
  wire update_min_Wr_Lat_i_4_n_0;
  wire update_min_Wr_Lat_i_5_n_0;
  wire update_min_Wr_Lat_i_6_n_0;
  wire update_min_Wr_Lat_i_7_n_0;
  wire update_min_Wr_Lat_i_8_n_0;
  wire update_min_Wr_Lat_i_9_n_0;
  wire [31:0]update_min_Wr_Lat_reg_0;
  wire update_min_Wr_Lat_reg_i_1_n_0;
  wire update_min_Wr_Lat_reg_i_1_n_1;
  wire update_min_Wr_Lat_reg_i_1_n_2;
  wire update_min_Wr_Lat_reg_i_1_n_3;
  wire update_min_Wr_Lat_reg_i_1_n_5;
  wire update_min_Wr_Lat_reg_i_1_n_6;
  wire update_min_Wr_Lat_reg_i_1_n_7;
  wire update_min_Wr_Lat_reg_i_2_n_0;
  wire update_min_Wr_Lat_reg_i_2_n_1;
  wire update_min_Wr_Lat_reg_i_2_n_2;
  wire update_min_Wr_Lat_reg_i_2_n_3;
  wire update_min_Wr_Lat_reg_i_2_n_5;
  wire update_min_Wr_Lat_reg_i_2_n_6;
  wire update_min_Wr_Lat_reg_i_2_n_7;
  wire wid_match_reg;
  wire wid_match_reg_d2;
  wire [0:0]\wptr_reg[0] ;
  wire [0:0]\wptr_reg[0]_0 ;
  wire [0:0]\wptr_reg[0]_1 ;
  wire [0:0]\wptr_reg[0]_2 ;
  wire [4:0]\wptr_reg[4] ;
  wire [0:0]\wptr_reg[4]_0 ;
  wire [4:0]\wptr_reg[5] ;
  wire [4:0]\wptr_reg[5]_0 ;
  wire [4:0]\wptr_reg[5]_1 ;
  wire [4:0]\wptr_reg[5]_10 ;
  wire [4:0]\wptr_reg[5]_2 ;
  wire [4:0]\wptr_reg[5]_3 ;
  wire [4:0]\wptr_reg[5]_4 ;
  wire [4:0]\wptr_reg[5]_5 ;
  wire [4:0]\wptr_reg[5]_6 ;
  wire [4:0]\wptr_reg[5]_7 ;
  wire [0:0]\wptr_reg[5]_8 ;
  wire [0:0]\wptr_reg[5]_9 ;
  wire [3:0]wr_byte_cnt;
  wire \wr_byte_cnt_d1[3]_i_3_n_0 ;
  wire \wr_byte_cnt_d1_reg_n_0_[0] ;
  wire \wr_byte_cnt_d1_reg_n_0_[1] ;
  wire \wr_byte_cnt_d1_reg_n_0_[2] ;
  wire \wr_byte_cnt_d1_reg_n_0_[3] ;
  wire wr_latency_end;
  wire wr_latency_end_d1;
  wire wr_latency_end_d2;
  wire wr_latency_start;
  wire wr_latency_start_d1;
  wire wr_latency_start_d2;
  wire [3:3]\NLW_Beat_fifo_Wr_data_reg[39]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Beat_fifo_Wr_data_reg[47]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Beat_fifo_Wr_data_reg[55]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_O_UNCONNECTED ;
  wire [7:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_CO_UNCONNECTED ;
  wire [7:4]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_DI_UNCONNECTED ;
  wire [7:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_O_UNCONNECTED ;
  wire [7:4]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_S_UNCONNECTED ;
  wire [7:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:6]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_DI_UNCONNECTED ;
  wire [7:6]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED ;
  wire [7:6]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_S_UNCONNECTED ;
  wire [7:2]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_CO_UNCONNECTED ;
  wire [7:4]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_DI_UNCONNECTED ;
  wire [7:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_O_UNCONNECTED ;
  wire [7:4]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_S_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Max_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_Max_Read_Latency_Int_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_Min_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED ;
  wire [7:0]\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_Min_Read_Latency_Int_reg[31]_i_3_CO_UNCONNECTED ;
  wire [7:0]\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[23]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[31]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_Read_Latency_Int_reg[31]_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[31]_i_19_CO_UNCONNECTED ;
  wire [7:0]\NLW_Read_Latency_Int_reg[31]_i_19_O_UNCONNECTED ;
  wire [7:3]\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Read_Latency_Int_reg[7]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Slv_Wr_Idle_Cnt_i_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Slv_Wr_Idle_Cnt_i_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Slv_Wr_Idle_Cnt_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Slv_Wr_Idle_Cnt_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Beat_Cnt_i_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Beat_Cnt_i_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Write_Beat_Cnt_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Beat_Cnt_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Byte_Cnt_i_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Byte_Cnt_i_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Write_Byte_Cnt_i_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Write_Byte_Cnt_i_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_update_max_Wr_Lat_reg_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_update_max_Wr_Lat_reg_i_1_O_UNCONNECTED;
  wire [3:3]NLW_update_max_Wr_Lat_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED;
  wire [3:3]NLW_update_min_Wr_Lat_reg_i_1_CO_UNCONNECTED;
  wire [7:0]NLW_update_min_Wr_Lat_reg_i_1_O_UNCONNECTED;
  wire [3:3]NLW_update_min_Wr_Lat_reg_i_2_CO_UNCONNECTED;
  wire [7:0]NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED;

  FDRE \ARID_reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[0]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [0]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[10]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [10]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[11]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [11]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[12]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [12]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[13]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [13]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[14]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [14]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[15]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [15]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[1]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [1]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[2]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [2]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[3]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [3]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[4]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [4]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[5]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [5]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[6]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [6]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[7]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [7]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[8]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [8]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \ARID_reg_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(slot_0_axi_arid[9]),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_1 [9]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized6 BEAT_CNT_AWID_MATCH
       (.E(\wptr_reg[5]_8 ),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .FBC_Rd_En(FBC_Rd_En),
        .FBC_Rd_Vld_reg_rep(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] (\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [2:0]),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] (\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_2 ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] (\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [2:0]),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] (\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [2:0]),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] (\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [2:0]),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] (\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [2:0]),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] (\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [2:0]),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] (\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_2 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (FBC_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_1 (\GEN_MUX_N_CNT.Add_in_Valid_reg_2 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_10 (\GEN_MUX_N_CNT.Add_in_Valid_reg_20 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_11 (\GEN_MUX_N_CNT.Add_in_Valid_reg_22 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_12 (\GEN_MUX_N_CNT.Add_in_Valid_reg_23 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_13 (\GEN_MUX_N_CNT.Add_in_Valid_reg_25 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_14 (\GEN_MUX_N_CNT.Add_in_Valid_reg_27 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_15 (\GEN_MUX_N_CNT.Add_in_Valid_reg_29 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_2 (\GEN_MUX_N_CNT.Add_in_Valid_reg_4 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_3 (\GEN_MUX_N_CNT.Add_in_Valid_reg_6 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_4 (\GEN_MUX_N_CNT.Add_in_Valid_reg_8 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_5 (\GEN_MUX_N_CNT.Add_in_Valid_reg_10 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_6 (\GEN_MUX_N_CNT.Add_in_Valid_reg_12 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_7 (\GEN_MUX_N_CNT.Add_in_Valid_reg_14 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_8 (\GEN_MUX_N_CNT.Add_in_Valid_reg_16 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_9 (\GEN_MUX_N_CNT.Add_in_Valid_reg_18 ),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Num_RLasts_En(Num_RLasts_En),
        .Num_WLasts_En(Num_WLasts_En),
        .Q(\wptr_reg[5]_4 ),
        .Read_Latency_En(Read_Latency_En),
        .SR(BEAT_CNT_AWID_MATCH_n_1),
        .Wr_Add_Issue_reg(empty_reg),
        .Wr_cnt_ld(Wr_cnt_ld),
        .Write_Beat_Cnt_En(Write_Beat_Cnt_En),
        .core_aclk(core_aclk),
        .dout0_2(dout0_2),
        .\rptr_reg[5]_0 (\rptr_reg[5] ),
        .rst_int_n_reg_rep__0(rst_int_n_reg_rep__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[39]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[7]),
        .O(\Beat_fifo_Wr_data[39]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[39]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[6]),
        .O(\Beat_fifo_Wr_data[39]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[39]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[5]),
        .O(\Beat_fifo_Wr_data[39]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[39]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[4]),
        .O(\Beat_fifo_Wr_data[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[3]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[3] ),
        .O(\Beat_fifo_Wr_data[39]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[2]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .O(\Beat_fifo_Wr_data[39]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[1]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .O(\Beat_fifo_Wr_data[39]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Beat_fifo_Wr_data[39]_i_9 
       (.I0(Write_Byte_Cnt_i_reg[0]),
        .I1(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .O(\Beat_fifo_Wr_data[39]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[15]),
        .O(\Beat_fifo_Wr_data[47]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[14]),
        .O(\Beat_fifo_Wr_data[47]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[13]),
        .O(\Beat_fifo_Wr_data[47]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[12]),
        .O(\Beat_fifo_Wr_data[47]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[11]),
        .O(\Beat_fifo_Wr_data[47]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[10]),
        .O(\Beat_fifo_Wr_data[47]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[9]),
        .O(\Beat_fifo_Wr_data[47]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[47]_i_9 
       (.I0(Write_Byte_Cnt_i_reg[8]),
        .O(\Beat_fifo_Wr_data[47]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[23]),
        .O(\Beat_fifo_Wr_data[55]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[22]),
        .O(\Beat_fifo_Wr_data[55]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[21]),
        .O(\Beat_fifo_Wr_data[55]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[20]),
        .O(\Beat_fifo_Wr_data[55]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[19]),
        .O(\Beat_fifo_Wr_data[55]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[18]),
        .O(\Beat_fifo_Wr_data[55]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[17]),
        .O(\Beat_fifo_Wr_data[55]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[55]_i_9 
       (.I0(Write_Byte_Cnt_i_reg[16]),
        .O(\Beat_fifo_Wr_data[55]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Beat_fifo_Wr_data[63]_i_1 
       (.I0(rst_int_n),
        .I1(Last_fifo_Wr_en),
        .O(Beat_fifo_Wr_data));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_10 
       (.I0(Write_Byte_Cnt_i_reg[24]),
        .O(\Beat_fifo_Wr_data[63]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[31]),
        .O(\Beat_fifo_Wr_data[63]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[30]),
        .O(\Beat_fifo_Wr_data[63]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[29]),
        .O(\Beat_fifo_Wr_data[63]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[28]),
        .O(\Beat_fifo_Wr_data[63]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[27]),
        .O(\Beat_fifo_Wr_data[63]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[26]),
        .O(\Beat_fifo_Wr_data[63]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Beat_fifo_Wr_data[63]_i_9 
       (.I0(Write_Byte_Cnt_i_reg[25]),
        .O(\Beat_fifo_Wr_data[63]_i_9_n_0 ));
  FDRE \Beat_fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[0]),
        .Q(\dout_reg[57] [0]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[10]),
        .Q(\dout_reg[57] [10]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[11]),
        .Q(\dout_reg[57] [11]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[12]),
        .Q(\dout_reg[57] [12]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[13]),
        .Q(\dout_reg[57] [13]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[14]),
        .Q(\dout_reg[57] [14]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[15]),
        .Q(\dout_reg[57] [15]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[16]),
        .Q(\dout_reg[57] [16]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[17]),
        .Q(\dout_reg[57] [17]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[18]),
        .Q(\dout_reg[57] [18]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[19]),
        .Q(\dout_reg[57] [19]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[1]),
        .Q(\dout_reg[57] [1]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[20]),
        .Q(\dout_reg[57] [20]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[21]),
        .Q(\dout_reg[57] [21]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[22]),
        .Q(\dout_reg[57] [22]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[23]),
        .Q(\dout_reg[57] [23]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[24]),
        .Q(\dout_reg[57] [24]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[25]),
        .Q(\dout_reg[57] [25]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[26]),
        .Q(\dout_reg[57] [26]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[27]),
        .Q(\dout_reg[57] [27]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[28]),
        .Q(\dout_reg[57] [28]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[29]),
        .Q(\dout_reg[57] [29]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[2]),
        .Q(\dout_reg[57] [2]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[30]),
        .Q(\dout_reg[57] [30]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[31]),
        .Q(\dout_reg[57] [31]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[32] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_15 ),
        .Q(\dout_reg[57] [32]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[33] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_14 ),
        .Q(\dout_reg[57] [33]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[34] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_13 ),
        .Q(\dout_reg[57] [34]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[35] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_12 ),
        .Q(\dout_reg[57] [35]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[36] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_11 ),
        .Q(\dout_reg[57] [36]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[37] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_10 ),
        .Q(\dout_reg[57] [37]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[38] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_9 ),
        .Q(\dout_reg[57] [38]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[39] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[39]_i_1_n_8 ),
        .Q(\dout_reg[57] [39]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[39]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[39]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_3 ,\NLW_Beat_fifo_Wr_data_reg[39]_i_1_CO_UNCONNECTED [3],\Beat_fifo_Wr_data_reg[39]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_7 }),
        .DI(Write_Byte_Cnt_i_reg[7:0]),
        .O({\Beat_fifo_Wr_data_reg[39]_i_1_n_8 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_9 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_10 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_11 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_12 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_13 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_14 ,\Beat_fifo_Wr_data_reg[39]_i_1_n_15 }),
        .S({\Beat_fifo_Wr_data[39]_i_2_n_0 ,\Beat_fifo_Wr_data[39]_i_3_n_0 ,\Beat_fifo_Wr_data[39]_i_4_n_0 ,\Beat_fifo_Wr_data[39]_i_5_n_0 ,\Beat_fifo_Wr_data[39]_i_6_n_0 ,\Beat_fifo_Wr_data[39]_i_7_n_0 ,\Beat_fifo_Wr_data[39]_i_8_n_0 ,\Beat_fifo_Wr_data[39]_i_9_n_0 }));
  FDRE \Beat_fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[3]),
        .Q(\dout_reg[57] [3]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[40] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_15 ),
        .Q(\dout_reg[57] [40]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[41] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_14 ),
        .Q(\dout_reg[57] [41]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[42] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_13 ),
        .Q(\dout_reg[57] [42]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[43] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_12 ),
        .Q(\dout_reg[57] [43]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[44] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_11 ),
        .Q(\dout_reg[57] [44]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[45] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_10 ),
        .Q(\dout_reg[57] [45]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[46] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_9 ),
        .Q(\dout_reg[57] [46]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[47] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[47]_i_1_n_8 ),
        .Q(\dout_reg[57] [47]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[47]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[39]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[47]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_3 ,\NLW_Beat_fifo_Wr_data_reg[47]_i_1_CO_UNCONNECTED [3],\Beat_fifo_Wr_data_reg[47]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_7 }),
        .DI(Write_Byte_Cnt_i_reg[15:8]),
        .O({\Beat_fifo_Wr_data_reg[47]_i_1_n_8 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_9 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_10 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_11 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_12 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_13 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_14 ,\Beat_fifo_Wr_data_reg[47]_i_1_n_15 }),
        .S({\Beat_fifo_Wr_data[47]_i_2_n_0 ,\Beat_fifo_Wr_data[47]_i_3_n_0 ,\Beat_fifo_Wr_data[47]_i_4_n_0 ,\Beat_fifo_Wr_data[47]_i_5_n_0 ,\Beat_fifo_Wr_data[47]_i_6_n_0 ,\Beat_fifo_Wr_data[47]_i_7_n_0 ,\Beat_fifo_Wr_data[47]_i_8_n_0 ,\Beat_fifo_Wr_data[47]_i_9_n_0 }));
  FDRE \Beat_fifo_Wr_data_reg[48] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_15 ),
        .Q(\dout_reg[57] [48]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[49] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_14 ),
        .Q(\dout_reg[57] [49]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[4]),
        .Q(\dout_reg[57] [4]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[50] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_13 ),
        .Q(\dout_reg[57] [50]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[51] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_12 ),
        .Q(\dout_reg[57] [51]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[52] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_11 ),
        .Q(\dout_reg[57] [52]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[53] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_10 ),
        .Q(\dout_reg[57] [53]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[54] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_9 ),
        .Q(\dout_reg[57] [54]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[55] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[55]_i_1_n_8 ),
        .Q(\dout_reg[57] [55]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[55]_i_1 
       (.CI(\Beat_fifo_Wr_data_reg[47]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Beat_fifo_Wr_data_reg[55]_i_1_n_0 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_1 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_2 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_3 ,\NLW_Beat_fifo_Wr_data_reg[55]_i_1_CO_UNCONNECTED [3],\Beat_fifo_Wr_data_reg[55]_i_1_n_5 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_6 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_7 }),
        .DI(Write_Byte_Cnt_i_reg[23:16]),
        .O({\Beat_fifo_Wr_data_reg[55]_i_1_n_8 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_9 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_10 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_11 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_12 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_13 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_14 ,\Beat_fifo_Wr_data_reg[55]_i_1_n_15 }),
        .S({\Beat_fifo_Wr_data[55]_i_2_n_0 ,\Beat_fifo_Wr_data[55]_i_3_n_0 ,\Beat_fifo_Wr_data[55]_i_4_n_0 ,\Beat_fifo_Wr_data[55]_i_5_n_0 ,\Beat_fifo_Wr_data[55]_i_6_n_0 ,\Beat_fifo_Wr_data[55]_i_7_n_0 ,\Beat_fifo_Wr_data[55]_i_8_n_0 ,\Beat_fifo_Wr_data[55]_i_9_n_0 }));
  FDRE \Beat_fifo_Wr_data_reg[56] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_15 ),
        .Q(\dout_reg[57] [56]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[57] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_14 ),
        .Q(\dout_reg[57] [57]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[58] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_13 ),
        .Q(\dout_reg[57] [58]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[59] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_12 ),
        .Q(\dout_reg[57] [59]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[5]),
        .Q(\dout_reg[57] [5]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[60] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_11 ),
        .Q(\dout_reg[57] [60]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[61] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_10 ),
        .Q(\dout_reg[57] [61]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[62] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_9 ),
        .Q(\dout_reg[57] [62]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[63] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(\Beat_fifo_Wr_data_reg[63]_i_2_n_8 ),
        .Q(\dout_reg[57] [63]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Beat_fifo_Wr_data_reg[63]_i_2 
       (.CI(\Beat_fifo_Wr_data_reg[55]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED [7],\Beat_fifo_Wr_data_reg[63]_i_2_n_1 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_2 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_3 ,\NLW_Beat_fifo_Wr_data_reg[63]_i_2_CO_UNCONNECTED [3],\Beat_fifo_Wr_data_reg[63]_i_2_n_5 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_6 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_7 }),
        .DI({1'b0,Write_Byte_Cnt_i_reg[30:24]}),
        .O({\Beat_fifo_Wr_data_reg[63]_i_2_n_8 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_9 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_10 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_11 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_12 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_13 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_14 ,\Beat_fifo_Wr_data_reg[63]_i_2_n_15 }),
        .S({\Beat_fifo_Wr_data[63]_i_3_n_0 ,\Beat_fifo_Wr_data[63]_i_4_n_0 ,\Beat_fifo_Wr_data[63]_i_5_n_0 ,\Beat_fifo_Wr_data[63]_i_6_n_0 ,\Beat_fifo_Wr_data[63]_i_7_n_0 ,\Beat_fifo_Wr_data[63]_i_8_n_0 ,\Beat_fifo_Wr_data[63]_i_9_n_0 ,\Beat_fifo_Wr_data[63]_i_10_n_0 }));
  FDRE \Beat_fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[6]),
        .Q(\dout_reg[57] [6]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[7]),
        .Q(\dout_reg[57] [7]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[8]),
        .Q(\dout_reg[57] [8]),
        .R(1'b0));
  FDRE \Beat_fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Beat_fifo_Wr_data),
        .D(Write_Beat_Cnt_i_reg[9]),
        .Q(\dout_reg[57] [9]),
        .R(1'b0));
  FDRE Beat_fifo_Wr_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_fifo_Wr_en),
        .Q(Beat_fifo_Wr_en),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE Data_valid_reg1_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(S0_S_Null_Byte_Cnt),
        .Q(Data_valid_reg1),
        .R(1'b0));
  FDRE Data_valid_reg2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(Data_valid_reg1),
        .Q(Data_valid_reg2),
        .R(1'b0));
  FDRE Ext_Trig_Metric_en_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(ext_trig_cdc_sync_n_3),
        .Q(Ext_Trig_Metric_en),
        .R(1'b0));
  FDRE \Ext_Triggers_Sync_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[0]),
        .Q(Ext_Triggers_Sync_d1[0]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Ext_Triggers_Sync_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Ext_Triggers_Sync[1]),
        .Q(Ext_Triggers_Sync_d1[1]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE F12_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F12_Rd_En),
        .Q(F12_Rd_Vld),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized0 F1_AWID_MATCH
       (.E(F12_Rd_En),
        .En_Id_Based_sync(En_Id_Based_sync),
        .Ext_Trig_Metric_en_reg(\wptr_reg[5]_8 ),
        .F1_Empty(F1_Empty),
        .F1_Rd_Data(F1_Rd_Data),
        .F2_Empty(F2_Empty),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(\wptr_reg[5] ),
        .Wr_Add_Issue_reg(empty_reg),
        .Wr_cnt_ld(Wr_cnt_ld),
        .awid_match_d1(awid_match_d1),
        .core_aclk(core_aclk),
        .dout0_0(dout0_0),
        .\dout_reg[0]_0 (\dout_reg[0] ),
        .\rptr_reg[5]_0 (\rptr_reg[5]_8 ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized1 F2_FIRST_WRITE
       (.E(\wptr_reg[0] ),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .F1_Empty(F1_Empty),
        .F2_Empty(F2_Empty),
        .F2_Rd_Data(F2_Rd_Data),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep_0),
        .Q(\wptr_reg[5]_0 ),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_cnt_ld(Wr_cnt_ld),
        .Write_iss_going_on_reg(Write_iss_going_on_reg_n_0),
        .core_aclk(core_aclk),
        .dout0_1(dout0_1),
        .empty_reg_0(F12_Rd_En),
        .\rptr_reg[5]_0 (\rptr_reg[5]_7 ),
        .slot_0_axi_wvalid(slot_0_axi_wvalid));
  FDRE F34_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_En),
        .Q(F34_Rd_Vld),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE F34_Rd_Vld_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(F34_Rd_Vld_reg__0),
        .Q(F34_Rd_Vld_reg_d2),
        .R(1'b0));
  FDRE F34_Rd_Vld_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(F34_Rd_Vld),
        .Q(F34_Rd_Vld_reg__0),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized2 F3_WR_LAT_START
       (.D(Wr_Lat_Cnt_Diff_reg),
        .E(F34_Rd_En),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep_0),
        .Q(\wptr_reg[5]_1 ),
        .S({F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19}),
        .Use_Ext_Trig(Use_Ext_Trig),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] (F3_Rd_Data),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .dout0(dout0),
        .\dout_reg[15]_0 ({F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54,F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58,F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60}),
        .\dout_reg[23]_0 ({F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62,F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66,F4_WR_LAT_END_n_67,F4_WR_LAT_END_n_68}),
        .\dout_reg[31]_0 ({F4_WR_LAT_END_n_69,F4_WR_LAT_END_n_70,F4_WR_LAT_END_n_71,F4_WR_LAT_END_n_72,F4_WR_LAT_END_n_73,F4_WR_LAT_END_n_74,F4_WR_LAT_END_n_75,F4_WR_LAT_END_n_76}),
        .\dout_reg[32]_0 (F4_Rd_Data),
        .\rptr_reg[5]_0 (\rptr_reg[5]_6 ),
        .\wptr_reg[0]_0 (\wptr_reg[0]_2 ),
        .wr_latency_start_d2(wr_latency_start_d2));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized3 F4_WR_LAT_END
       (.\Count_Out_i_reg[29] (\Count_Out_i_reg[29] ),
        .E(\wptr_reg[0]_1 ),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .F3_Empty(F3_Empty),
        .F4_Empty(F4_Empty),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep_0),
        .Q(\wptr_reg[5]_2 ),
        .S({F4_WR_LAT_END_n_12,F4_WR_LAT_END_n_13,F4_WR_LAT_END_n_14,F4_WR_LAT_END_n_15,F4_WR_LAT_END_n_16,F4_WR_LAT_END_n_17,F4_WR_LAT_END_n_18,F4_WR_LAT_END_n_19}),
        .Use_Ext_Trig(Use_Ext_Trig),
        .\Wr_Lat_Cnt_Diff_reg_reg[15] ({F4_WR_LAT_END_n_53,F4_WR_LAT_END_n_54,F4_WR_LAT_END_n_55,F4_WR_LAT_END_n_56,F4_WR_LAT_END_n_57,F4_WR_LAT_END_n_58,F4_WR_LAT_END_n_59,F4_WR_LAT_END_n_60}),
        .\Wr_Lat_Cnt_Diff_reg_reg[23] ({F4_WR_LAT_END_n_61,F4_WR_LAT_END_n_62,F4_WR_LAT_END_n_63,F4_WR_LAT_END_n_64,F4_WR_LAT_END_n_65,F4_WR_LAT_END_n_66,F4_WR_LAT_END_n_67,F4_WR_LAT_END_n_68}),
        .\Wr_Lat_Cnt_Diff_reg_reg[31] ({F4_WR_LAT_END_n_69,F4_WR_LAT_END_n_70,F4_WR_LAT_END_n_71,F4_WR_LAT_END_n_72,F4_WR_LAT_END_n_73,F4_WR_LAT_END_n_74,F4_WR_LAT_END_n_75,F4_WR_LAT_END_n_76}),
        .\Wr_Lat_Cnt_Diff_reg_reg[7] (F4_Rd_Data),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[31]_0 (F3_Rd_Data),
        .empty_reg_0(F34_Rd_En),
        .\rptr_reg[5]_0 (\rptr_reg[5]_5 ),
        .wr_latency_end_d2(wr_latency_end_d2));
  (* ORIG_CELL_NAME = "FBC_Rd_Vld_reg" *) 
  FDRE FBC_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(FBC_Rd_Vld),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  (* ORIG_CELL_NAME = "FBC_Rd_Vld_reg" *) 
  FDRE FBC_Rd_Vld_reg_rep
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .R(Wr_cnt_ld));
  (* ORIG_CELL_NAME = "FBC_Rd_Vld_reg" *) 
  FDRE FBC_Rd_Vld_reg_rep__0
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(FBC_Rd_Vld_reg_rep__0_n_0),
        .R(Wr_cnt_ld));
  (* ORIG_CELL_NAME = "FBC_Rd_Vld_reg" *) 
  FDRE FBC_Rd_Vld_reg_rep__1
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(FBC_Rd_Vld_reg_rep__1_n_0),
        .R(Wr_cnt_ld));
  (* ORIG_CELL_NAME = "FBC_Rd_Vld_reg" *) 
  FDRE FBC_Rd_Vld_reg_rep__2
       (.C(core_aclk),
        .CE(1'b1),
        .D(FBC_Rd_En),
        .Q(FBC_Rd_Vld_reg_rep__2_n_0),
        .R(Wr_cnt_ld));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized5 FBC_WR_BEAT_CNT
       (.\Beat_fifo_Wr_data_reg[57] (\Beat_fifo_Wr_data_reg[57]_0 ),
        .Beat_fifo_Wr_en(Beat_fifo_Wr_en),
        .E(\wptr_reg[0]_0 ),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .FBC1_Empty(FBC1_Empty),
        .FBC_Empty(FBC_Empty),
        .FBC_Rd_En(FBC_Rd_En),
        .FBC_Rd_Vld(FBC_Rd_Vld),
        .FBC_Rd_Vld_reg_rep__0(FBC_Rd_Vld_reg_rep__0_n_0),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] (\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] (\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_1 ),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] (\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] (\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_1 ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] (\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] (\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_1 ),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] (\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] (\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_1 ),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] (\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] (\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_1 ),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] (\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] (\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_1 ),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] (\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] (\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_1 ),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] (\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] (\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[0] (\GEN_MUX_N_CNT.Add_in_reg[0] ),
        .\GEN_MUX_N_CNT.Add_in_reg[10] (\GEN_MUX_N_CNT.Add_in_reg[10] ),
        .\GEN_MUX_N_CNT.Add_in_reg[10]_0 (\GEN_MUX_N_CNT.Add_in_reg[10]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11] (\GEN_MUX_N_CNT.Add_in_reg[11] ),
        .\GEN_MUX_N_CNT.Add_in_reg[11]_0 (\GEN_MUX_N_CNT.Add_in_reg[11]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12] (\GEN_MUX_N_CNT.Add_in_reg[12] ),
        .\GEN_MUX_N_CNT.Add_in_reg[12]_0 (\GEN_MUX_N_CNT.Add_in_reg[12]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13] (\GEN_MUX_N_CNT.Add_in_reg[13] ),
        .\GEN_MUX_N_CNT.Add_in_reg[13]_0 (\GEN_MUX_N_CNT.Add_in_reg[13]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14] (\GEN_MUX_N_CNT.Add_in_reg[14] ),
        .\GEN_MUX_N_CNT.Add_in_reg[14]_0 (\GEN_MUX_N_CNT.Add_in_reg[14]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15] (\GEN_MUX_N_CNT.Add_in_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_reg[15]_0 (\GEN_MUX_N_CNT.Add_in_reg[15]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16] (\GEN_MUX_N_CNT.Add_in_reg[16] ),
        .\GEN_MUX_N_CNT.Add_in_reg[16]_0 (\GEN_MUX_N_CNT.Add_in_reg[16]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (\GEN_MUX_N_CNT.Add_in_reg[17]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_0 (\GEN_MUX_N_CNT.Add_in_reg[17]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_1 (\GEN_MUX_N_CNT.Add_in_reg[17]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_2 (\GEN_MUX_N_CNT.Add_in_reg[17]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_3 (\GEN_MUX_N_CNT.Add_in_reg[17]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_4 (\GEN_MUX_N_CNT.Add_in_reg[17]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_5 (\GEN_MUX_N_CNT.Add_in_reg[17]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17]_6 (\GEN_MUX_N_CNT.Add_in_reg[17]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (\GEN_MUX_N_CNT.Add_in_reg[18]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_0 (\GEN_MUX_N_CNT.Add_in_reg[18]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_1 (\GEN_MUX_N_CNT.Add_in_reg[18]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_2 (\GEN_MUX_N_CNT.Add_in_reg[18]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_3 (\GEN_MUX_N_CNT.Add_in_reg[18]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_4 (\GEN_MUX_N_CNT.Add_in_reg[18]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_5 (\GEN_MUX_N_CNT.Add_in_reg[18]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[18]_6 (\GEN_MUX_N_CNT.Add_in_reg[18]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (\GEN_MUX_N_CNT.Add_in_reg[19]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_0 (\GEN_MUX_N_CNT.Add_in_reg[19]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_1 (\GEN_MUX_N_CNT.Add_in_reg[19]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_2 (\GEN_MUX_N_CNT.Add_in_reg[19]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_3 (\GEN_MUX_N_CNT.Add_in_reg[19]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_4 (\GEN_MUX_N_CNT.Add_in_reg[19]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_5 (\GEN_MUX_N_CNT.Add_in_reg[19]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[19]_6 (\GEN_MUX_N_CNT.Add_in_reg[19]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[1] (\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .\GEN_MUX_N_CNT.Add_in_reg[1]_0 (\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (\GEN_MUX_N_CNT.Add_in_reg[20]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_0 (\GEN_MUX_N_CNT.Add_in_reg[20]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_1 (\GEN_MUX_N_CNT.Add_in_reg[20]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_2 (\GEN_MUX_N_CNT.Add_in_reg[20]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_3 (\GEN_MUX_N_CNT.Add_in_reg[20]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_4 (\GEN_MUX_N_CNT.Add_in_reg[20]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_5 (\GEN_MUX_N_CNT.Add_in_reg[20]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20]_6 (\GEN_MUX_N_CNT.Add_in_reg[20]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (\GEN_MUX_N_CNT.Add_in_reg[21]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_0 (\GEN_MUX_N_CNT.Add_in_reg[21]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_1 (\GEN_MUX_N_CNT.Add_in_reg[21]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_2 (\GEN_MUX_N_CNT.Add_in_reg[21]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_3 (\GEN_MUX_N_CNT.Add_in_reg[21]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_4 (\GEN_MUX_N_CNT.Add_in_reg[21]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_5 (\GEN_MUX_N_CNT.Add_in_reg[21]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[21]_6 (\GEN_MUX_N_CNT.Add_in_reg[21]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (\GEN_MUX_N_CNT.Add_in_reg[22]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_0 (\GEN_MUX_N_CNT.Add_in_reg[22]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_1 (\GEN_MUX_N_CNT.Add_in_reg[22]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_2 (\GEN_MUX_N_CNT.Add_in_reg[22]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_3 (\GEN_MUX_N_CNT.Add_in_reg[22]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_4 (\GEN_MUX_N_CNT.Add_in_reg[22]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_5 (\GEN_MUX_N_CNT.Add_in_reg[22]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[22]_6 (\GEN_MUX_N_CNT.Add_in_reg[22]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (\GEN_MUX_N_CNT.Add_in_reg[23]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_0 (\GEN_MUX_N_CNT.Add_in_reg[23]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_1 (\GEN_MUX_N_CNT.Add_in_reg[23]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_2 (\GEN_MUX_N_CNT.Add_in_reg[23]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_3 (\GEN_MUX_N_CNT.Add_in_reg[23]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_4 (\GEN_MUX_N_CNT.Add_in_reg[23]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_5 (\GEN_MUX_N_CNT.Add_in_reg[23]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[23]_6 (\GEN_MUX_N_CNT.Add_in_reg[23]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (\GEN_MUX_N_CNT.Add_in_reg[24]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_0 (\GEN_MUX_N_CNT.Add_in_reg[24]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_1 (\GEN_MUX_N_CNT.Add_in_reg[24]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_2 (\GEN_MUX_N_CNT.Add_in_reg[24]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_3 (\GEN_MUX_N_CNT.Add_in_reg[24]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_4 (\GEN_MUX_N_CNT.Add_in_reg[24]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_5 (\GEN_MUX_N_CNT.Add_in_reg[24]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[24]_6 (\GEN_MUX_N_CNT.Add_in_reg[24]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (\GEN_MUX_N_CNT.Add_in_reg[25]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_0 (\GEN_MUX_N_CNT.Add_in_reg[25]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_1 (\GEN_MUX_N_CNT.Add_in_reg[25]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_2 (\GEN_MUX_N_CNT.Add_in_reg[25]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_3 (\GEN_MUX_N_CNT.Add_in_reg[25]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_4 (\GEN_MUX_N_CNT.Add_in_reg[25]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_5 (\GEN_MUX_N_CNT.Add_in_reg[25]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[25]_6 (\GEN_MUX_N_CNT.Add_in_reg[25]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (\GEN_MUX_N_CNT.Add_in_reg[26]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_0 (\GEN_MUX_N_CNT.Add_in_reg[26]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_1 (\GEN_MUX_N_CNT.Add_in_reg[26]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_2 (\GEN_MUX_N_CNT.Add_in_reg[26]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_3 (\GEN_MUX_N_CNT.Add_in_reg[26]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_4 (\GEN_MUX_N_CNT.Add_in_reg[26]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_5 (\GEN_MUX_N_CNT.Add_in_reg[26]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[26]_6 (\GEN_MUX_N_CNT.Add_in_reg[26]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (\GEN_MUX_N_CNT.Add_in_reg[27]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_0 (\GEN_MUX_N_CNT.Add_in_reg[27]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_1 (\GEN_MUX_N_CNT.Add_in_reg[27]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_2 (\GEN_MUX_N_CNT.Add_in_reg[27]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_3 (\GEN_MUX_N_CNT.Add_in_reg[27]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_4 (\GEN_MUX_N_CNT.Add_in_reg[27]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_5 (\GEN_MUX_N_CNT.Add_in_reg[27]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[27]_6 (\GEN_MUX_N_CNT.Add_in_reg[27]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (\GEN_MUX_N_CNT.Add_in_reg[28]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_0 (\GEN_MUX_N_CNT.Add_in_reg[28]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_1 (\GEN_MUX_N_CNT.Add_in_reg[28]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_2 (\GEN_MUX_N_CNT.Add_in_reg[28]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_3 (\GEN_MUX_N_CNT.Add_in_reg[28]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_4 (\GEN_MUX_N_CNT.Add_in_reg[28]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_5 (\GEN_MUX_N_CNT.Add_in_reg[28]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[28]_6 (\GEN_MUX_N_CNT.Add_in_reg[28]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (\GEN_MUX_N_CNT.Add_in_reg[29]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_0 (\GEN_MUX_N_CNT.Add_in_reg[29]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_1 (\GEN_MUX_N_CNT.Add_in_reg[29]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_2 (\GEN_MUX_N_CNT.Add_in_reg[29]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_3 (\GEN_MUX_N_CNT.Add_in_reg[29]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_4 (\GEN_MUX_N_CNT.Add_in_reg[29]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_5 (\GEN_MUX_N_CNT.Add_in_reg[29]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[29]_6 (\GEN_MUX_N_CNT.Add_in_reg[29]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[2] (\GEN_MUX_N_CNT.Add_in_reg[2] ),
        .\GEN_MUX_N_CNT.Add_in_reg[2]_0 (\GEN_MUX_N_CNT.Add_in_reg[2]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (\GEN_MUX_N_CNT.Add_in_reg[30]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_0 (\GEN_MUX_N_CNT.Add_in_reg[30]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_1 (\GEN_MUX_N_CNT.Add_in_reg[30]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_2 (\GEN_MUX_N_CNT.Add_in_reg[30]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_3 (\GEN_MUX_N_CNT.Add_in_reg[30]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_4 (\GEN_MUX_N_CNT.Add_in_reg[30]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_5 (\GEN_MUX_N_CNT.Add_in_reg[30]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30]_6 (\GEN_MUX_N_CNT.Add_in_reg[30]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (\GEN_MUX_N_CNT.Add_in_reg[31]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_0 (\GEN_MUX_N_CNT.Add_in_reg[31]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_1 (\GEN_MUX_N_CNT.Add_in_reg[31]_2 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_2 (\GEN_MUX_N_CNT.Add_in_reg[31]_3 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_3 (\GEN_MUX_N_CNT.Add_in_reg[31]_4 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_4 (\GEN_MUX_N_CNT.Add_in_reg[31]_5 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_5 (\GEN_MUX_N_CNT.Add_in_reg[31]_6 ),
        .\GEN_MUX_N_CNT.Add_in_reg[31]_6 (\GEN_MUX_N_CNT.Add_in_reg[31]_7 ),
        .\GEN_MUX_N_CNT.Add_in_reg[3] (\GEN_MUX_N_CNT.Add_in_reg[3] ),
        .\GEN_MUX_N_CNT.Add_in_reg[3]_0 (\GEN_MUX_N_CNT.Add_in_reg[3]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4] (\GEN_MUX_N_CNT.Add_in_reg[4] ),
        .\GEN_MUX_N_CNT.Add_in_reg[4]_0 (\GEN_MUX_N_CNT.Add_in_reg[4]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5] (\GEN_MUX_N_CNT.Add_in_reg[5] ),
        .\GEN_MUX_N_CNT.Add_in_reg[5]_0 (\GEN_MUX_N_CNT.Add_in_reg[5]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6] (\GEN_MUX_N_CNT.Add_in_reg[6] ),
        .\GEN_MUX_N_CNT.Add_in_reg[6]_0 (\GEN_MUX_N_CNT.Add_in_reg[6]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7] (\GEN_MUX_N_CNT.Add_in_reg[7] ),
        .\GEN_MUX_N_CNT.Add_in_reg[7]_0 (\GEN_MUX_N_CNT.Add_in_reg[7]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8] (\GEN_MUX_N_CNT.Add_in_reg[8] ),
        .\GEN_MUX_N_CNT.Add_in_reg[8]_0 (\GEN_MUX_N_CNT.Add_in_reg[8]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9] (\GEN_MUX_N_CNT.Add_in_reg[9] ),
        .\GEN_MUX_N_CNT.Add_in_reg[9]_0 (\GEN_MUX_N_CNT.Add_in_reg[9]_0 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep_0),
        .Q(FBC1_Rd_Data),
        .SR(BEAT_CNT_AWID_MATCH_n_1),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\rptr_reg[5]_0 (\rptr_reg[5]_0 ),
        .\wptr_reg[5]_0 (\wptr_reg[5]_3 ));
  FDRE FSWI_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FSWI_Rd_En),
        .Q(FSWI_Rd_Vld),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized9 FSWI_WR_LAST_CNT
       (.D(D),
        .E(FSWI_Rd_En),
        .FBC_Rd_Vld_reg_rep__0(FBC_Rd_Vld_reg_rep__0_n_0),
        .FBC_Rd_Vld_reg_rep__1(FBC_Rd_Vld_reg_rep__1_n_0),
        .FBC_Rd_Vld_reg_rep__2(FBC_Rd_Vld_reg_rep__2_n_0),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] (\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 (\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] (\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 (\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] (\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 (\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] (\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 (\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] (\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 (\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] (\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 (\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] (\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 (\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] (\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 (\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .\GEN_MUX_N_CNT.Add_in_reg[10] (\GEN_MUX_N_CNT.Add_in_reg[10]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[11] (\GEN_MUX_N_CNT.Add_in_reg[11]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[12] (\GEN_MUX_N_CNT.Add_in_reg[12]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[13] (\GEN_MUX_N_CNT.Add_in_reg[13]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[14] (\GEN_MUX_N_CNT.Add_in_reg[14]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[15] (\GEN_MUX_N_CNT.Add_in_reg[15]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[16] (\GEN_MUX_N_CNT.Add_in_reg[16]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[17] (\GEN_MUX_N_CNT.Add_in_reg[17] ),
        .\GEN_MUX_N_CNT.Add_in_reg[18] (\GEN_MUX_N_CNT.Add_in_reg[18] ),
        .\GEN_MUX_N_CNT.Add_in_reg[19] (\GEN_MUX_N_CNT.Add_in_reg[19] ),
        .\GEN_MUX_N_CNT.Add_in_reg[1] (\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[20] (\GEN_MUX_N_CNT.Add_in_reg[20] ),
        .\GEN_MUX_N_CNT.Add_in_reg[21] (\GEN_MUX_N_CNT.Add_in_reg[21] ),
        .\GEN_MUX_N_CNT.Add_in_reg[22] (\GEN_MUX_N_CNT.Add_in_reg[22] ),
        .\GEN_MUX_N_CNT.Add_in_reg[23] (\GEN_MUX_N_CNT.Add_in_reg[23] ),
        .\GEN_MUX_N_CNT.Add_in_reg[24] (\GEN_MUX_N_CNT.Add_in_reg[24] ),
        .\GEN_MUX_N_CNT.Add_in_reg[25] (\GEN_MUX_N_CNT.Add_in_reg[25] ),
        .\GEN_MUX_N_CNT.Add_in_reg[26] (\GEN_MUX_N_CNT.Add_in_reg[26] ),
        .\GEN_MUX_N_CNT.Add_in_reg[27] (\GEN_MUX_N_CNT.Add_in_reg[27] ),
        .\GEN_MUX_N_CNT.Add_in_reg[28] (\GEN_MUX_N_CNT.Add_in_reg[28] ),
        .\GEN_MUX_N_CNT.Add_in_reg[29] (\GEN_MUX_N_CNT.Add_in_reg[29] ),
        .\GEN_MUX_N_CNT.Add_in_reg[2] (\GEN_MUX_N_CNT.Add_in_reg[2]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[30] (\GEN_MUX_N_CNT.Add_in_reg[30] ),
        .\GEN_MUX_N_CNT.Add_in_reg[31] (\GEN_MUX_N_CNT.Add_in_reg[31] ),
        .\GEN_MUX_N_CNT.Add_in_reg[3] (\GEN_MUX_N_CNT.Add_in_reg[3]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[4] (\GEN_MUX_N_CNT.Add_in_reg[4]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[5] (\GEN_MUX_N_CNT.Add_in_reg[5]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[6] (\GEN_MUX_N_CNT.Add_in_reg[6]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[7] (\GEN_MUX_N_CNT.Add_in_reg[7]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[8] (\GEN_MUX_N_CNT.Add_in_reg[8]_1 ),
        .\GEN_MUX_N_CNT.Add_in_reg[9] (\GEN_MUX_N_CNT.Add_in_reg[9]_1 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 (\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ),
        .Last_Write_d1_reg(\wptr_reg[5]_9 ),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(\wptr_reg[5]_6 ),
        .SR(BEAT_CNT_AWID_MATCH_n_1),
        .\Slv_Wr_Idle_Fifo_Wr_data_reg[29] (\Slv_Wr_Idle_Fifo_Wr_data_reg[29]_0 ),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[31]_0 (FBC1_Rd_Data),
        .\rptr_reg[5]_0 (\rptr_reg[5]_2 ));
  FDRE FWL_Rd_Vld_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(FWL_Rd_En),
        .Q(FWL_Rd_Vld),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized7 FWL_WR_LAST_CNT
       (.E(FWL_Rd_En),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .Last_fifo_Wr_en(Last_fifo_Wr_en),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep_0),
        .SR(BEAT_CNT_AWID_MATCH_n_1),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\wptr_reg[5]_0 (\wptr_reg[5]_9 ));
  LUT3 #(
    .INIT(8'h08)) 
    First_Read_reg_i_1
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(Read_going_on),
        .O(First_Read_reg_i_1_n_0));
  FDRE First_Read_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Read_reg_i_1_n_0),
        .Q(First_Read_reg),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h08)) 
    First_Write_d1_i_1
       (.I0(slot_0_axi_wvalid),
        .I1(slot_0_axi_wready),
        .I2(Write_going_on),
        .O(First_Write_d1_i_1_n_0));
  FDRE First_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(First_Write_d1_i_1_n_0),
        .Q(First_Write_d1),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Mst_Rd_Idle_Cnt_En0),
        .Q(Mst_Rd_Idle_Cnt_En),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \GEN_ARSIZE_AXI4.Num_BValids_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Num_BValids_En0),
        .Q(Num_BValids_En),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \GEN_ARSIZE_AXI4.Num_RLasts_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Metrics_Cnt_En_reg_rep),
        .Q(Num_RLasts_En),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_10 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_13 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_11 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_14 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_12 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_15 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_9 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_12 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hE75F30007800F000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 ),
        .I1(num_rd_beats[6]),
        .I2(num_rd_beats[7]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ),
        .I4(num_rd_beats[8]),
        .I5(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h4FD525D52540B040)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ),
        .I1(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ),
        .I2(num_rd_beats[8]),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ),
        .I4(num_rd_beats[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_12 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_15 ),
        .O(Read_Byte_Cnt0[3]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8 
       (.I0(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ),
        .I1(num_rd_beats[1]),
        .I2(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ),
        .I3(num_rd_beats[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8_n_0 ));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_En_reg 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Last_Read_buf),
        .Q(S0_Read_Byte_Cnt_En),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[0] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[0]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [0]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[10]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [10]),
        .R(ext_trig_cdc_sync_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_3 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_CO_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_7 }),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_6_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_10 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_11 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_12 }),
        .O({Read_Byte_Cnt0[10:4],\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_O_UNCONNECTED [0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_12_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_13_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_14_n_0 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[11] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[11]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [11]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[12] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[12]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [12]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[13] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[13]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [13]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[14] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[14]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [14]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[15] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[15]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [15]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [16]),
        .R(ext_trig_cdc_sync_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_CO_UNCONNECTED [7:4],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_7 }),
        .DI({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_DI_UNCONNECTED [7:4],1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_O_UNCONNECTED [7:3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_15 }),
        .S({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_S_UNCONNECTED [7:4],1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_31_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [7:5],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_3 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_CO_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_n_7 }),
        .DI({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_DI_UNCONNECTED [7:6],1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_61 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_O_UNCONNECTED [7:6],Read_Byte_Cnt0[16:11]}),
        .S({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_2_S_UNCONNECTED [7:6],\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_9_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33 
       (.CI(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_CO_UNCONNECTED [7:4],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_4 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_CO_UNCONNECTED [2],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_7 }),
        .DI({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_DI_UNCONNECTED [7:4],1'b0,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }),
        .O({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_O_UNCONNECTED [7:3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_13 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_14 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_15 }),
        .S({\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_S_UNCONNECTED [7:4],1'b1,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_39_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[1] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[1]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [1]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[2]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [2]),
        .R(ext_trig_cdc_sync_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_3 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_CO_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_7 }),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_7_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_9 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_10 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_11 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_12 ,Read_Byte_Cnt0[2:0]}),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[3]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [3]),
        .R(ext_trig_cdc_sync_n_2));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-9 {cell *THIS*} {string 9x8}}" *) 
  CARRY8 \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_0 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_1 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_2 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_3 ,\NLW_GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_CO_UNCONNECTED [3],\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_5 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_6 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_7 }),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_8_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 ,1'b0}),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_8 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_9 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_10 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_12 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_13 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_14 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_15 }),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 }));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[4] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[4]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [4]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[5] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[5]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [5]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[6] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[6]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [6]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[7] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[7]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [7]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[8] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[8]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [8]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[9] 
       (.C(core_aclk),
        .CE(Metrics_Cnt_En_Int),
        .D(Read_Byte_Cnt0[9]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[16]_2 [9]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rtrans_Cnt_En0),
        .Q(Rtrans_Cnt_En),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wtrans_Cnt_En0),
        .Q(Wtrans_Cnt_En),
        .R(ext_trig_cdc_sync_n_2));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW 
       (.CO(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_4 ),
        .DI({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_29 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_30 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_31 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_32 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_33 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_34 }),
        .DIA(DIA),
        .DIB(DIB),
        .E(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_8 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_9 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_10 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_11 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_12 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_13 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_14 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_15 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_24 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_25 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_26 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_27 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_28 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_51 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_52 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_53 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_54 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_35 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_36 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_37 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_38 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_39 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_46 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_47 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_48 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_49 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_50 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_55 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_56 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_57 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_58 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_59 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_60 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_61 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_62 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_63 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_64 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_5 (\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_65 ),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_16 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_17 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_18 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_19 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_20 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_21 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_22 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_23 }),
        .\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_40 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_41 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_42 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_43 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_44 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_45 }),
        .O({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_8 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_9 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_10 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_11 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_i_2_n_12 }),
        .Q(num_rd_beats),
        .S({\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_0 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_1 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_2 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_3 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_4 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_5 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_6 ,\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_7 }),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\dout_reg[2]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_8 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[2]_i_1_n_9 }),
        .\dout_reg[2]_1 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_13 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_14 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_15 }),
        .\dout_reg[2]_2 (\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_33_n_4 ),
        .\dout_reg[5]_0 ({\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_13 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_14 ,\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_i_15_n_15 }),
        .\rptr_reg[4]_0 (\rptr_reg[4] ),
        .\rptr_reg[4]_1 (\rptr_reg[4]_0 ),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .\wptr_reg[4]_0 (\wptr_reg[4] ),
        .\wptr_reg[4]_1 (\wptr_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__0 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_5 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__1 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [0]),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_9 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__2 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [0]),
        .I3(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_13 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__3 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [0]),
        .I3(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_17 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__4 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [0]),
        .I3(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_21 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__6 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_28 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_2 [0]),
        .I3(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_2 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_1 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__5 
       (.I0(Rtrans_Cnt_En),
        .I1(Wtrans_Cnt_En),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_2 [0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_2 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_24 ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized10 IDLE_CNT_AWID_MATCH
       (.E(\wptr_reg[5]_8 ),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .FSWI1_Empty(FSWI1_Empty),
        .FSWI_Empty(FSWI_Empty),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ({\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [4:3],\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [0]}),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ({\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [4:3],\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [0]}),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ({\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [4:3],\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [0]}),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ({\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [4:3],\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [0]}),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ({\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [4:3],\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [0]}),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ({\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [4:3],\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [0]}),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (FSWI_Rd_Data),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\GEN_MUX_N_CNT.Add_in_Valid_reg_3 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_1 (\GEN_MUX_N_CNT.Add_in_Valid_reg_7 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_2 (\GEN_MUX_N_CNT.Add_in_Valid_reg_11 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_3 (\GEN_MUX_N_CNT.Add_in_Valid_reg_15 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_4 (\GEN_MUX_N_CNT.Add_in_Valid_reg_19 ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_5 (\GEN_MUX_N_CNT.Add_in_Valid_reg_26 ),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep_0),
        .Q(\wptr_reg[5]_7 ),
        .SR(BEAT_CNT_AWID_MATCH_n_1),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_Add_Issue_reg(empty_reg),
        .Wr_cnt_ld(Wr_cnt_ld),
        .Write_Latency_En_Int_reg(Write_Latency_En),
        .core_aclk(core_aclk),
        .dout0_4(dout0_4),
        .empty_reg_0(FSWI_Rd_En),
        .\rptr_reg[5]_0 (\rptr_reg[5]_1 ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized8 LAST_CNT_AWID_MATCH
       (.E(FWL_Rd_En),
        .Ext_Trig_Metric_en_reg(\wptr_reg[5]_8 ),
        .FWL1_Empty(FWL1_Empty),
        .FWL_Empty(FWL_Empty),
        .FWL_Rd_Data(FWL_Rd_Data),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(\wptr_reg[5]_5 ),
        .SR(BEAT_CNT_AWID_MATCH_n_1),
        .Wr_Add_Issue_reg(empty_reg),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .dout0_3(dout0_3),
        .\rptr_reg[5]_0 (\rptr_reg[5]_3 ));
  FDRE Last_Read_buf_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ),
        .Q(Last_Read_buf),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h80)) 
    Last_Write_d1_i_1
       (.I0(slot_0_axi_wlast),
        .I1(slot_0_axi_wvalid),
        .I2(slot_0_axi_wready),
        .O(Last_Write));
  FDRE Last_Write_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Last_Write),
        .Q(Last_fifo_Wr_en),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    \Max_Read_Latency_Int[31]_i_1 
       (.I0(Max_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Max_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_10 
       (.I0(S0_Read_Latency[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [18]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [19]),
        .I3(S0_Read_Latency[19]),
        .O(\Max_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_11 
       (.I0(S0_Read_Latency[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [16]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [17]),
        .I3(S0_Read_Latency[17]),
        .O(\Max_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_12 
       (.I0(S0_Read_Latency[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [30]),
        .I2(S0_Read_Latency[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [31]),
        .O(\Max_Read_Latency_Int[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_13 
       (.I0(S0_Read_Latency[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [28]),
        .I2(S0_Read_Latency[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [29]),
        .O(\Max_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_14 
       (.I0(S0_Read_Latency[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [26]),
        .I2(S0_Read_Latency[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [27]),
        .O(\Max_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_15 
       (.I0(S0_Read_Latency[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [24]),
        .I2(S0_Read_Latency[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [25]),
        .O(\Max_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_16 
       (.I0(S0_Read_Latency[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [22]),
        .I2(S0_Read_Latency[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [23]),
        .O(\Max_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_17 
       (.I0(S0_Read_Latency[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [20]),
        .I2(S0_Read_Latency[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [21]),
        .O(\Max_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_18 
       (.I0(S0_Read_Latency[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [18]),
        .I2(S0_Read_Latency[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [19]),
        .O(\Max_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_19 
       (.I0(S0_Read_Latency[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [16]),
        .I2(S0_Read_Latency[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [17]),
        .O(\Max_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_20 
       (.I0(S0_Read_Latency[14]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [15]),
        .I3(S0_Read_Latency[15]),
        .O(\Max_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_21 
       (.I0(S0_Read_Latency[12]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [13]),
        .I3(S0_Read_Latency[13]),
        .O(\Max_Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_22 
       (.I0(S0_Read_Latency[10]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [11]),
        .I3(S0_Read_Latency[11]),
        .O(\Max_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_23 
       (.I0(S0_Read_Latency[8]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [9]),
        .I3(S0_Read_Latency[9]),
        .O(\Max_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_24 
       (.I0(S0_Read_Latency[6]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [7]),
        .I3(S0_Read_Latency[7]),
        .O(\Max_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_25 
       (.I0(S0_Read_Latency[4]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [5]),
        .I3(S0_Read_Latency[5]),
        .O(\Max_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_26 
       (.I0(S0_Read_Latency[2]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [3]),
        .I3(S0_Read_Latency[3]),
        .O(\Max_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_27 
       (.I0(S0_Read_Latency[0]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [1]),
        .I3(S0_Read_Latency[1]),
        .O(\Max_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_28 
       (.I0(S0_Read_Latency[14]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [14]),
        .I2(S0_Read_Latency[15]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [15]),
        .O(\Max_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_29 
       (.I0(S0_Read_Latency[12]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [12]),
        .I2(S0_Read_Latency[13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [13]),
        .O(\Max_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_30 
       (.I0(S0_Read_Latency[10]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [10]),
        .I2(S0_Read_Latency[11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [11]),
        .O(\Max_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_31 
       (.I0(S0_Read_Latency[8]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [8]),
        .I2(S0_Read_Latency[9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [9]),
        .O(\Max_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_32 
       (.I0(S0_Read_Latency[6]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [6]),
        .I2(S0_Read_Latency[7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [7]),
        .O(\Max_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_33 
       (.I0(S0_Read_Latency[4]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [4]),
        .I2(S0_Read_Latency[5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [5]),
        .O(\Max_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_34 
       (.I0(S0_Read_Latency[2]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [2]),
        .I2(S0_Read_Latency[3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [3]),
        .O(\Max_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Max_Read_Latency_Int[31]_i_35 
       (.I0(S0_Read_Latency[0]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [0]),
        .I2(S0_Read_Latency[1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [1]),
        .O(\Max_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_4 
       (.I0(S0_Read_Latency[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [30]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [31]),
        .I3(S0_Read_Latency[31]),
        .O(\Max_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_5 
       (.I0(S0_Read_Latency[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [28]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [29]),
        .I3(S0_Read_Latency[29]),
        .O(\Max_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_6 
       (.I0(S0_Read_Latency[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [26]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [27]),
        .I3(S0_Read_Latency[27]),
        .O(\Max_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_7 
       (.I0(S0_Read_Latency[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [24]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [25]),
        .I3(S0_Read_Latency[25]),
        .O(\Max_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_8 
       (.I0(S0_Read_Latency[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [22]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [23]),
        .I3(S0_Read_Latency[23]),
        .O(\Max_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Max_Read_Latency_Int[31]_i_9 
       (.I0(S0_Read_Latency[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [20]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [21]),
        .I3(S0_Read_Latency[21]),
        .O(\Max_Read_Latency_Int[31]_i_9_n_0 ));
  FDRE \Max_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[0]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [0]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[10]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [10]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[11]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [11]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[12]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [12]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[13]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [13]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[14]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [14]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[15]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [15]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [16]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [17]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [18]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [19]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[1]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [1]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [20]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [21]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [22]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [23]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [24]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [25]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [26]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [27]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [28]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [29]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[2]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [2]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [30]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [31]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  CARRY8 \Max_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Max_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({Max_Read_Latency_Int1,\Max_Read_Latency_Int_reg[31]_i_2_n_1 ,\Max_Read_Latency_Int_reg[31]_i_2_n_2 ,\Max_Read_Latency_Int_reg[31]_i_2_n_3 ,\NLW_Max_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED [3],\Max_Read_Latency_Int_reg[31]_i_2_n_5 ,\Max_Read_Latency_Int_reg[31]_i_2_n_6 ,\Max_Read_Latency_Int_reg[31]_i_2_n_7 }),
        .DI({\Max_Read_Latency_Int[31]_i_4_n_0 ,\Max_Read_Latency_Int[31]_i_5_n_0 ,\Max_Read_Latency_Int[31]_i_6_n_0 ,\Max_Read_Latency_Int[31]_i_7_n_0 ,\Max_Read_Latency_Int[31]_i_8_n_0 ,\Max_Read_Latency_Int[31]_i_9_n_0 ,\Max_Read_Latency_Int[31]_i_10_n_0 ,\Max_Read_Latency_Int[31]_i_11_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [7:0]),
        .S({\Max_Read_Latency_Int[31]_i_12_n_0 ,\Max_Read_Latency_Int[31]_i_13_n_0 ,\Max_Read_Latency_Int[31]_i_14_n_0 ,\Max_Read_Latency_Int[31]_i_15_n_0 ,\Max_Read_Latency_Int[31]_i_16_n_0 ,\Max_Read_Latency_Int[31]_i_17_n_0 ,\Max_Read_Latency_Int[31]_i_18_n_0 ,\Max_Read_Latency_Int[31]_i_19_n_0 }));
  CARRY8 \Max_Read_Latency_Int_reg[31]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Max_Read_Latency_Int_reg[31]_i_3_n_0 ,\Max_Read_Latency_Int_reg[31]_i_3_n_1 ,\Max_Read_Latency_Int_reg[31]_i_3_n_2 ,\Max_Read_Latency_Int_reg[31]_i_3_n_3 ,\NLW_Max_Read_Latency_Int_reg[31]_i_3_CO_UNCONNECTED [3],\Max_Read_Latency_Int_reg[31]_i_3_n_5 ,\Max_Read_Latency_Int_reg[31]_i_3_n_6 ,\Max_Read_Latency_Int_reg[31]_i_3_n_7 }),
        .DI({\Max_Read_Latency_Int[31]_i_20_n_0 ,\Max_Read_Latency_Int[31]_i_21_n_0 ,\Max_Read_Latency_Int[31]_i_22_n_0 ,\Max_Read_Latency_Int[31]_i_23_n_0 ,\Max_Read_Latency_Int[31]_i_24_n_0 ,\Max_Read_Latency_Int[31]_i_25_n_0 ,\Max_Read_Latency_Int[31]_i_26_n_0 ,\Max_Read_Latency_Int[31]_i_27_n_0 }),
        .O(\NLW_Max_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [7:0]),
        .S({\Max_Read_Latency_Int[31]_i_28_n_0 ,\Max_Read_Latency_Int[31]_i_29_n_0 ,\Max_Read_Latency_Int[31]_i_30_n_0 ,\Max_Read_Latency_Int[31]_i_31_n_0 ,\Max_Read_Latency_Int[31]_i_32_n_0 ,\Max_Read_Latency_Int[31]_i_33_n_0 ,\Max_Read_Latency_Int[31]_i_34_n_0 ,\Max_Read_Latency_Int[31]_i_35_n_0 }));
  FDRE \Max_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[3]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [3]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[4]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [4]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[5]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [5]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[6]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [6]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[7]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [7]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[8]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [8]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Read_Latency_Int0),
        .D(S0_Read_Latency[9]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_9 [9]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT3 #(
    .INIT(8'h80)) 
    \Max_Write_Latency_Int[31]_i_1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_max_Wr_Lat),
        .O(Max_Write_Latency_Int0));
  FDRE \Max_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(update_max_Wr_Lat_reg_0[0]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(update_max_Wr_Lat_reg_0[10]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(update_max_Wr_Lat_reg_0[11]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(update_max_Wr_Lat_reg_0[12]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(update_max_Wr_Lat_reg_0[13]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(update_max_Wr_Lat_reg_0[14]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(update_max_Wr_Lat_reg_0[15]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(update_max_Wr_Lat_reg_0[16]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(update_max_Wr_Lat_reg_0[17]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(update_max_Wr_Lat_reg_0[18]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(update_max_Wr_Lat_reg_0[19]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(update_max_Wr_Lat_reg_0[1]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(update_max_Wr_Lat_reg_0[20]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(update_max_Wr_Lat_reg_0[21]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(update_max_Wr_Lat_reg_0[22]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(update_max_Wr_Lat_reg_0[23]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(update_max_Wr_Lat_reg_0[24]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(update_max_Wr_Lat_reg_0[25]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(update_max_Wr_Lat_reg_0[26]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(update_max_Wr_Lat_reg_0[27]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(update_max_Wr_Lat_reg_0[28]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(update_max_Wr_Lat_reg_0[29]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(update_max_Wr_Lat_reg_0[2]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(update_max_Wr_Lat_reg_0[30]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(update_max_Wr_Lat_reg_0[31]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(update_max_Wr_Lat_reg_0[3]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(update_max_Wr_Lat_reg_0[4]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(update_max_Wr_Lat_reg_0[5]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(update_max_Wr_Lat_reg_0[6]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(update_max_Wr_Lat_reg_0[7]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(update_max_Wr_Lat_reg_0[8]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Max_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Max_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(update_max_Wr_Lat_reg_0[9]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    \Min_Read_Latency_Int[31]_i_1 
       (.I0(Min_Read_Latency_Int1),
        .I1(Read_Latency_En),
        .O(Min_Read_Latency_Int0));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [18]),
        .I1(S0_Read_Latency[18]),
        .I2(S0_Read_Latency[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [19]),
        .O(\Min_Read_Latency_Int[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_11 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [16]),
        .I1(S0_Read_Latency[16]),
        .I2(S0_Read_Latency[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [17]),
        .O(\Min_Read_Latency_Int[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_12 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [30]),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [31]),
        .I3(S0_Read_Latency[31]),
        .O(\Min_Read_Latency_Int[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_13 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [28]),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [29]),
        .I3(S0_Read_Latency[29]),
        .O(\Min_Read_Latency_Int[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_14 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [26]),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [27]),
        .I3(S0_Read_Latency[27]),
        .O(\Min_Read_Latency_Int[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_15 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [24]),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [25]),
        .I3(S0_Read_Latency[25]),
        .O(\Min_Read_Latency_Int[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_16 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [22]),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [23]),
        .I3(S0_Read_Latency[23]),
        .O(\Min_Read_Latency_Int[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_17 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [20]),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [21]),
        .I3(S0_Read_Latency[21]),
        .O(\Min_Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_18 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [18]),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [19]),
        .I3(S0_Read_Latency[19]),
        .O(\Min_Read_Latency_Int[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_19 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [16]),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [17]),
        .I3(S0_Read_Latency[17]),
        .O(\Min_Read_Latency_Int[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_20 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [14]),
        .I1(S0_Read_Latency[14]),
        .I2(S0_Read_Latency[15]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [15]),
        .O(\Min_Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_21 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [12]),
        .I1(S0_Read_Latency[12]),
        .I2(S0_Read_Latency[13]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [13]),
        .O(\Min_Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_22 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [10]),
        .I1(S0_Read_Latency[10]),
        .I2(S0_Read_Latency[11]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [11]),
        .O(\Min_Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_23 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [8]),
        .I1(S0_Read_Latency[8]),
        .I2(S0_Read_Latency[9]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [9]),
        .O(\Min_Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_24 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [6]),
        .I1(S0_Read_Latency[6]),
        .I2(S0_Read_Latency[7]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [7]),
        .O(\Min_Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_25 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [4]),
        .I1(S0_Read_Latency[4]),
        .I2(S0_Read_Latency[5]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [5]),
        .O(\Min_Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_26 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [2]),
        .I1(S0_Read_Latency[2]),
        .I2(S0_Read_Latency[3]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [3]),
        .O(\Min_Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_27 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [0]),
        .I1(S0_Read_Latency[0]),
        .I2(S0_Read_Latency[1]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [1]),
        .O(\Min_Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_28 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [14]),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [15]),
        .I3(S0_Read_Latency[15]),
        .O(\Min_Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_29 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [12]),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [13]),
        .I3(S0_Read_Latency[13]),
        .O(\Min_Read_Latency_Int[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_30 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [10]),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [11]),
        .I3(S0_Read_Latency[11]),
        .O(\Min_Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_31 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [8]),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [9]),
        .I3(S0_Read_Latency[9]),
        .O(\Min_Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_32 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [6]),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [7]),
        .I3(S0_Read_Latency[7]),
        .O(\Min_Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_33 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [4]),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [5]),
        .I3(S0_Read_Latency[5]),
        .O(\Min_Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_34 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [2]),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [3]),
        .I3(S0_Read_Latency[3]),
        .O(\Min_Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Min_Read_Latency_Int[31]_i_35 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [0]),
        .I1(S0_Read_Latency[0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [1]),
        .I3(S0_Read_Latency[1]),
        .O(\Min_Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [30]),
        .I1(S0_Read_Latency[30]),
        .I2(S0_Read_Latency[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [31]),
        .O(\Min_Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [28]),
        .I1(S0_Read_Latency[28]),
        .I2(S0_Read_Latency[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [29]),
        .O(\Min_Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [26]),
        .I1(S0_Read_Latency[26]),
        .I2(S0_Read_Latency[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [27]),
        .O(\Min_Read_Latency_Int[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_7 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [24]),
        .I1(S0_Read_Latency[24]),
        .I2(S0_Read_Latency[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [25]),
        .O(\Min_Read_Latency_Int[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_8 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [22]),
        .I1(S0_Read_Latency[22]),
        .I2(S0_Read_Latency[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [23]),
        .O(\Min_Read_Latency_Int[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Min_Read_Latency_Int[31]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [20]),
        .I1(S0_Read_Latency[20]),
        .I2(S0_Read_Latency[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [21]),
        .O(\Min_Read_Latency_Int[31]_i_9_n_0 ));
  FDSE \Min_Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[0]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [0]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[10]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [10]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[11]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [11]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[12]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [12]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[13]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [13]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[14]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [14]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[15]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [15]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [16]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [17]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [18]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [19]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[1]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [1]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [20]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [21]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [22]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [23]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [24]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [25]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [26]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [27]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [28]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [29]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[2]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [2]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [30]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [31]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  CARRY8 \Min_Read_Latency_Int_reg[31]_i_2 
       (.CI(\Min_Read_Latency_Int_reg[31]_i_3_n_0 ),
        .CI_TOP(1'b0),
        .CO({Min_Read_Latency_Int1,\Min_Read_Latency_Int_reg[31]_i_2_n_1 ,\Min_Read_Latency_Int_reg[31]_i_2_n_2 ,\Min_Read_Latency_Int_reg[31]_i_2_n_3 ,\NLW_Min_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED [3],\Min_Read_Latency_Int_reg[31]_i_2_n_5 ,\Min_Read_Latency_Int_reg[31]_i_2_n_6 ,\Min_Read_Latency_Int_reg[31]_i_2_n_7 }),
        .DI({\Min_Read_Latency_Int[31]_i_4_n_0 ,\Min_Read_Latency_Int[31]_i_5_n_0 ,\Min_Read_Latency_Int[31]_i_6_n_0 ,\Min_Read_Latency_Int[31]_i_7_n_0 ,\Min_Read_Latency_Int[31]_i_8_n_0 ,\Min_Read_Latency_Int[31]_i_9_n_0 ,\Min_Read_Latency_Int[31]_i_10_n_0 ,\Min_Read_Latency_Int[31]_i_11_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_2_O_UNCONNECTED [7:0]),
        .S({\Min_Read_Latency_Int[31]_i_12_n_0 ,\Min_Read_Latency_Int[31]_i_13_n_0 ,\Min_Read_Latency_Int[31]_i_14_n_0 ,\Min_Read_Latency_Int[31]_i_15_n_0 ,\Min_Read_Latency_Int[31]_i_16_n_0 ,\Min_Read_Latency_Int[31]_i_17_n_0 ,\Min_Read_Latency_Int[31]_i_18_n_0 ,\Min_Read_Latency_Int[31]_i_19_n_0 }));
  CARRY8 \Min_Read_Latency_Int_reg[31]_i_3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Min_Read_Latency_Int_reg[31]_i_3_n_0 ,\Min_Read_Latency_Int_reg[31]_i_3_n_1 ,\Min_Read_Latency_Int_reg[31]_i_3_n_2 ,\Min_Read_Latency_Int_reg[31]_i_3_n_3 ,\NLW_Min_Read_Latency_Int_reg[31]_i_3_CO_UNCONNECTED [3],\Min_Read_Latency_Int_reg[31]_i_3_n_5 ,\Min_Read_Latency_Int_reg[31]_i_3_n_6 ,\Min_Read_Latency_Int_reg[31]_i_3_n_7 }),
        .DI({\Min_Read_Latency_Int[31]_i_20_n_0 ,\Min_Read_Latency_Int[31]_i_21_n_0 ,\Min_Read_Latency_Int[31]_i_22_n_0 ,\Min_Read_Latency_Int[31]_i_23_n_0 ,\Min_Read_Latency_Int[31]_i_24_n_0 ,\Min_Read_Latency_Int[31]_i_25_n_0 ,\Min_Read_Latency_Int[31]_i_26_n_0 ,\Min_Read_Latency_Int[31]_i_27_n_0 }),
        .O(\NLW_Min_Read_Latency_Int_reg[31]_i_3_O_UNCONNECTED [7:0]),
        .S({\Min_Read_Latency_Int[31]_i_28_n_0 ,\Min_Read_Latency_Int[31]_i_29_n_0 ,\Min_Read_Latency_Int[31]_i_30_n_0 ,\Min_Read_Latency_Int[31]_i_31_n_0 ,\Min_Read_Latency_Int[31]_i_32_n_0 ,\Min_Read_Latency_Int[31]_i_33_n_0 ,\Min_Read_Latency_Int[31]_i_34_n_0 ,\Min_Read_Latency_Int[31]_i_35_n_0 }));
  FDSE \Min_Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[3]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [3]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[4]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [4]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[5]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [5]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[6]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [6]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[7]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [7]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[8]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [8]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Read_Latency_Int0),
        .D(S0_Read_Latency[9]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_10 [9]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  LUT3 #(
    .INIT(8'h80)) 
    \Min_Write_Latency_Int[31]_i_1 
       (.I0(F34_Rd_Vld_reg_d2),
        .I1(wid_match_reg_d2),
        .I2(update_min_Wr_Lat),
        .O(Min_Write_Latency_Int0));
  FDSE \Min_Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(update_min_Wr_Lat_reg_0[0]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(update_min_Wr_Lat_reg_0[10]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(update_min_Wr_Lat_reg_0[11]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(update_min_Wr_Lat_reg_0[12]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(update_min_Wr_Lat_reg_0[13]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(update_min_Wr_Lat_reg_0[14]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(update_min_Wr_Lat_reg_0[15]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(update_min_Wr_Lat_reg_0[16]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(update_min_Wr_Lat_reg_0[17]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(update_min_Wr_Lat_reg_0[18]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(update_min_Wr_Lat_reg_0[19]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(update_min_Wr_Lat_reg_0[1]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(update_min_Wr_Lat_reg_0[20]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(update_min_Wr_Lat_reg_0[21]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(update_min_Wr_Lat_reg_0[22]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(update_min_Wr_Lat_reg_0[23]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(update_min_Wr_Lat_reg_0[24]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(update_min_Wr_Lat_reg_0[25]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(update_min_Wr_Lat_reg_0[26]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(update_min_Wr_Lat_reg_0[27]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(update_min_Wr_Lat_reg_0[28]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(update_min_Wr_Lat_reg_0[29]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(update_min_Wr_Lat_reg_0[2]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(update_min_Wr_Lat_reg_0[30]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(update_min_Wr_Lat_reg_0[31]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(update_min_Wr_Lat_reg_0[3]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(update_min_Wr_Lat_reg_0[4]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(update_min_Wr_Lat_reg_0[5]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(update_min_Wr_Lat_reg_0[6]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(update_min_Wr_Lat_reg_0[7]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(update_min_Wr_Lat_reg_0[8]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDSE \Min_Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Min_Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(update_min_Wr_Lat_reg_0[9]),
        .S(BEAT_CNT_AWID_MATCH_n_1));
  FDRE No_Rd_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rst_int_n_reg_1),
        .Q(No_Rd_Ready_reg_n_0),
        .R(1'b0));
  FDRE No_Wr_Ready_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rst_int_n_reg_0),
        .Q(No_Wr_Ready),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    Rd_Add_Issue_i_1
       (.I0(slot_0_axi_arvalid),
        .I1(No_Rd_Ready_reg_n_0),
        .I2(Rd_Lat_Start),
        .O(Rd_Add_Issue_i_1_n_0));
  FDRE Rd_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Add_Issue_i_1_n_0),
        .Q(\Rd_Latency_Fifo_Wr_Data_reg[32]_0 ),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[0]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[10]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[11]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[12]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[13]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[14]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[15]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[16]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[17]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[18]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[19]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[1]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[20]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[21]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[22]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[23]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[24]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[25]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[26]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[27]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[28]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[29]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[2]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[30]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[31]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[32]),
        .Q(Rd_Latency_Fifo_Rd_Data_D1),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[3]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[4]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[5]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[6]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[7]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[8]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Rd_Latency_Fifo_Rd_Data_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_Data[9]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE Rd_Latency_Fifo_Rd_En_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Rd_Latency_Fifo_Rd_En),
        .Q(Rd_Latency_Fifo_Rd_En_D1),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE Rd_Latency_Fifo_Rd_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_3),
        .Q(Rd_Latency_Fifo_Rd_En),
        .R(1'b0));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(\dout_reg[29] [0]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(\dout_reg[29] [10]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(\dout_reg[29] [11]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(\dout_reg[29] [12]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(\dout_reg[29] [13]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(\dout_reg[29] [14]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(\dout_reg[29] [15]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(\dout_reg[29] [16]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(\dout_reg[29] [17]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(\dout_reg[29] [18]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(\dout_reg[29] [19]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(\dout_reg[29] [1]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(\dout_reg[29] [20]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(\dout_reg[29] [21]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(\dout_reg[29] [22]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(\dout_reg[29] [23]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(\dout_reg[29] [24]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(\dout_reg[29] [25]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(\dout_reg[29] [26]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(\dout_reg[29] [27]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(\dout_reg[29] [28]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(\dout_reg[29] [29]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(\dout_reg[29] [2]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(\dout_reg[29] [30]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(\dout_reg[29] [31]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[32] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Ovf),
        .Q(\dout_reg[29] [32]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(\dout_reg[29] [3]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(\dout_reg[29] [4]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(\dout_reg[29] [5]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(\dout_reg[29] [6]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(\dout_reg[29] [7]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(\dout_reg[29] [8]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Rd_Latency_Fifo_Wr_Data_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Add_Issue_reg_0),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(\dout_reg[29] [9]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE Rd_Latency_Fifo_Wr_En_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_2),
        .Q(Rd_Latency_Fifo_Wr_En),
        .R(1'b0));
  FDRE \Read_Latency_Cnt_Out_D1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[0]),
        .Q(Read_Latency_Cnt_Out_D1[0]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[10]),
        .Q(Read_Latency_Cnt_Out_D1[10]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[11]),
        .Q(Read_Latency_Cnt_Out_D1[11]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[12]),
        .Q(Read_Latency_Cnt_Out_D1[12]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[13]),
        .Q(Read_Latency_Cnt_Out_D1[13]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[14]),
        .Q(Read_Latency_Cnt_Out_D1[14]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[15]),
        .Q(Read_Latency_Cnt_Out_D1[15]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[16]),
        .Q(Read_Latency_Cnt_Out_D1[16]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[17]),
        .Q(Read_Latency_Cnt_Out_D1[17]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[18]),
        .Q(Read_Latency_Cnt_Out_D1[18]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[19]),
        .Q(Read_Latency_Cnt_Out_D1[19]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[1]),
        .Q(Read_Latency_Cnt_Out_D1[1]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[20]),
        .Q(Read_Latency_Cnt_Out_D1[20]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[21]),
        .Q(Read_Latency_Cnt_Out_D1[21]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[22]),
        .Q(Read_Latency_Cnt_Out_D1[22]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[23]),
        .Q(Read_Latency_Cnt_Out_D1[23]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[24]),
        .Q(Read_Latency_Cnt_Out_D1[24]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[25]),
        .Q(Read_Latency_Cnt_Out_D1[25]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[26]),
        .Q(Read_Latency_Cnt_Out_D1[26]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[27]),
        .Q(Read_Latency_Cnt_Out_D1[27]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[28]),
        .Q(Read_Latency_Cnt_Out_D1[28]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[29]),
        .Q(Read_Latency_Cnt_Out_D1[29]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[2]),
        .Q(Read_Latency_Cnt_Out_D1[2]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[30]),
        .Q(Read_Latency_Cnt_Out_D1[30]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[31]),
        .Q(Read_Latency_Cnt_Out_D1[31]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Ovf),
        .Q(Read_Latency_Cnt_Out_D1[32]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[3]),
        .Q(Read_Latency_Cnt_Out_D1[3]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[4]),
        .Q(Read_Latency_Cnt_Out_D1[4]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[5]),
        .Q(Read_Latency_Cnt_Out_D1[5]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[6]),
        .Q(Read_Latency_Cnt_Out_D1[6]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[7]),
        .Q(Read_Latency_Cnt_Out_D1[7]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[8]),
        .Q(Read_Latency_Cnt_Out_D1[8]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out[9]),
        .Q(Read_Latency_Cnt_Out_D1[9]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[0]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[10]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[11]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[12]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[13]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[14]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[15]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[16]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[17]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[18]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[19]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[1]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[20]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[21]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[22]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[23]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[24]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[25]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[26]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[27]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[28]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[29]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[2]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[30]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[31]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[32]),
        .Q(Read_Latency_Cnt_Out_D2),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[3]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[4]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[5]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[6]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[7]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[8]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Read_Latency_Cnt_Out_D2_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_Cnt_Out_D1[9]),
        .Q(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_2));
  LUT6 #(
    .INIT(64'hE0E000E000000000)) 
    Read_Latency_En_Int_i_1
       (.I0(Read_Latency_One_D1),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Metrics_Cnt_En_reg_rep_0),
        .I3(Use_Ext_Trig),
        .I4(Ext_Trig_Metric_en),
        .I5(rst_int_n),
        .O(Read_Latency_En_Int2_out));
  FDRE Read_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_En_Int2_out),
        .Q(Read_Latency_En),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \Read_Latency_Int[0]_i_1 
       (.I0(Read_Latency_Int1_in[0]),
        .I1(Rd_Latency_Fifo_Rd_En_D1),
        .I2(Read_Latency_One_D1),
        .I3(S0_Read_Latency[0]),
        .O(\Read_Latency_Int[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_10 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_11 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_12 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_13 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_14 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_15 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[15]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_16 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[15]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[15]_i_17 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .O(\Read_Latency_Int[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .O(\Read_Latency_Int[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .O(\Read_Latency_Int[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[15]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .O(\Read_Latency_Int[15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_10 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_11 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_12 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_13 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_14 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[23]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_15 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[23]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_16 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[23]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[23]_i_17 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[23]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .O(\Read_Latency_Int[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .O(\Read_Latency_Int[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .O(\Read_Latency_Int[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[23]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .O(\Read_Latency_Int[23]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Read_Latency_Int[31]_i_1 
       (.I0(Read_Latency_One_D1),
        .I1(rst_int_n),
        .O(Read_Latency_Int));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_10 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_11 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_12 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_13 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_14 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_15 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_16 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[31]_i_17 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_20 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_21 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_22 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_23 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_24 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_25 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_26 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_27 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_28 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[31] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[31] ),
        .O(\Read_Latency_Int[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_29 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[30] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[30] ),
        .O(\Read_Latency_Int[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_30 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_31 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_32 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[22] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[22] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[23] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[23] ),
        .O(\Read_Latency_Int[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_33 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[20] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[20] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[21] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[21] ),
        .O(\Read_Latency_Int[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_34 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[18] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[18] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[19] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[19] ),
        .O(\Read_Latency_Int[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_35 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[16] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[16] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[17] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[17] ),
        .O(\Read_Latency_Int[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_36 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_37 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_38 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_39 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[29] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[29] ),
        .O(\Read_Latency_Int[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_40 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_41 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_42 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Read_Latency_Int[31]_i_43 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_44 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[14] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[14] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[15] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[15] ),
        .O(\Read_Latency_Int[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_45 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[12] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[12] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[13] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[13] ),
        .O(\Read_Latency_Int[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_46 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[10] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[10] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[11] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[11] ),
        .O(\Read_Latency_Int[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_47 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[8] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[8] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[9] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[9] ),
        .O(\Read_Latency_Int[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_48 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .O(\Read_Latency_Int[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_49 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .O(\Read_Latency_Int[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[28] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[28] ),
        .O(\Read_Latency_Int[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_50 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .O(\Read_Latency_Int[31]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Read_Latency_Int[31]_i_51 
       (.I0(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .I1(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I2(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .I3(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .O(\Read_Latency_Int[31]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[27] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[27] ),
        .O(\Read_Latency_Int[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[26] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[26] ),
        .O(\Read_Latency_Int[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[25] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[25] ),
        .O(\Read_Latency_Int[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[31]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[24] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[24] ),
        .O(\Read_Latency_Int[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_10 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_11 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_12 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_13 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_14 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_15 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[7]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_16 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[7]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \Read_Latency_Int[7]_i_17 
       (.I0(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I1(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_2 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[7] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[7] ),
        .O(\Read_Latency_Int[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_3 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[6] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[6] ),
        .O(\Read_Latency_Int[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_4 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[5] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[5] ),
        .O(\Read_Latency_Int[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_5 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[4] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[4] ),
        .O(\Read_Latency_Int[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_6 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[3] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[3] ),
        .O(\Read_Latency_Int[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_7 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[2] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[2] ),
        .O(\Read_Latency_Int[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_8 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[1] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[1] ),
        .O(\Read_Latency_Int[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Read_Latency_Int[7]_i_9 
       (.I0(Rd_Latency_Fifo_Rd_Data_D1),
        .I1(Read_Latency_Cnt_Out_D2),
        .I2(\Read_Latency_Cnt_Out_D2_reg_n_0_[0] ),
        .I3(\Read_Latency_Int_reg[31]_i_18_n_0 ),
        .I4(\Rd_Latency_Fifo_Rd_Data_D1_reg_n_0_[0] ),
        .O(\Read_Latency_Int[7]_i_9_n_0 ));
  FDRE \Read_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int[0]_i_1_n_0 ),
        .Q(S0_Read_Latency[0]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Read_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[10]),
        .Q(S0_Read_Latency[10]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[11]),
        .Q(S0_Read_Latency[11]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[12]),
        .Q(S0_Read_Latency[12]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[13]),
        .Q(S0_Read_Latency[13]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[14]),
        .Q(S0_Read_Latency[14]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[15]),
        .Q(S0_Read_Latency[15]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[15]_i_1 
       (.CI(\Read_Latency_Int_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[15]_i_1_n_0 ,\Read_Latency_Int_reg[15]_i_1_n_1 ,\Read_Latency_Int_reg[15]_i_1_n_2 ,\Read_Latency_Int_reg[15]_i_1_n_3 ,\NLW_Read_Latency_Int_reg[15]_i_1_CO_UNCONNECTED [3],\Read_Latency_Int_reg[15]_i_1_n_5 ,\Read_Latency_Int_reg[15]_i_1_n_6 ,\Read_Latency_Int_reg[15]_i_1_n_7 }),
        .DI({\Read_Latency_Int[15]_i_2_n_0 ,\Read_Latency_Int[15]_i_3_n_0 ,\Read_Latency_Int[15]_i_4_n_0 ,\Read_Latency_Int[15]_i_5_n_0 ,\Read_Latency_Int[15]_i_6_n_0 ,\Read_Latency_Int[15]_i_7_n_0 ,\Read_Latency_Int[15]_i_8_n_0 ,\Read_Latency_Int[15]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[15:8]),
        .S({\Read_Latency_Int[15]_i_10_n_0 ,\Read_Latency_Int[15]_i_11_n_0 ,\Read_Latency_Int[15]_i_12_n_0 ,\Read_Latency_Int[15]_i_13_n_0 ,\Read_Latency_Int[15]_i_14_n_0 ,\Read_Latency_Int[15]_i_15_n_0 ,\Read_Latency_Int[15]_i_16_n_0 ,\Read_Latency_Int[15]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[16]),
        .Q(S0_Read_Latency[16]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[17]),
        .Q(S0_Read_Latency[17]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[18]),
        .Q(S0_Read_Latency[18]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[19]),
        .Q(S0_Read_Latency[19]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[1]),
        .Q(S0_Read_Latency[1]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[20]),
        .Q(S0_Read_Latency[20]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[21]),
        .Q(S0_Read_Latency[21]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[22]),
        .Q(S0_Read_Latency[22]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[23]),
        .Q(S0_Read_Latency[23]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[23]_i_1 
       (.CI(\Read_Latency_Int_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[23]_i_1_n_0 ,\Read_Latency_Int_reg[23]_i_1_n_1 ,\Read_Latency_Int_reg[23]_i_1_n_2 ,\Read_Latency_Int_reg[23]_i_1_n_3 ,\NLW_Read_Latency_Int_reg[23]_i_1_CO_UNCONNECTED [3],\Read_Latency_Int_reg[23]_i_1_n_5 ,\Read_Latency_Int_reg[23]_i_1_n_6 ,\Read_Latency_Int_reg[23]_i_1_n_7 }),
        .DI({\Read_Latency_Int[23]_i_2_n_0 ,\Read_Latency_Int[23]_i_3_n_0 ,\Read_Latency_Int[23]_i_4_n_0 ,\Read_Latency_Int[23]_i_5_n_0 ,\Read_Latency_Int[23]_i_6_n_0 ,\Read_Latency_Int[23]_i_7_n_0 ,\Read_Latency_Int[23]_i_8_n_0 ,\Read_Latency_Int[23]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[23:16]),
        .S({\Read_Latency_Int[23]_i_10_n_0 ,\Read_Latency_Int[23]_i_11_n_0 ,\Read_Latency_Int[23]_i_12_n_0 ,\Read_Latency_Int[23]_i_13_n_0 ,\Read_Latency_Int[23]_i_14_n_0 ,\Read_Latency_Int[23]_i_15_n_0 ,\Read_Latency_Int[23]_i_16_n_0 ,\Read_Latency_Int[23]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[24]),
        .Q(S0_Read_Latency[24]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[25]),
        .Q(S0_Read_Latency[25]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[26]),
        .Q(S0_Read_Latency[26]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[27]),
        .Q(S0_Read_Latency[27]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[28]),
        .Q(S0_Read_Latency[28]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[29]),
        .Q(S0_Read_Latency[29]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[2]),
        .Q(S0_Read_Latency[2]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[30]),
        .Q(S0_Read_Latency[30]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[31]),
        .Q(S0_Read_Latency[31]),
        .R(Read_Latency_Int));
  CARRY8 \Read_Latency_Int_reg[31]_i_18 
       (.CI(\Read_Latency_Int_reg[31]_i_19_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_18_n_0 ,\Read_Latency_Int_reg[31]_i_18_n_1 ,\Read_Latency_Int_reg[31]_i_18_n_2 ,\Read_Latency_Int_reg[31]_i_18_n_3 ,\NLW_Read_Latency_Int_reg[31]_i_18_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_18_n_5 ,\Read_Latency_Int_reg[31]_i_18_n_6 ,\Read_Latency_Int_reg[31]_i_18_n_7 }),
        .DI({\Read_Latency_Int[31]_i_20_n_0 ,\Read_Latency_Int[31]_i_21_n_0 ,\Read_Latency_Int[31]_i_22_n_0 ,\Read_Latency_Int[31]_i_23_n_0 ,\Read_Latency_Int[31]_i_24_n_0 ,\Read_Latency_Int[31]_i_25_n_0 ,\Read_Latency_Int[31]_i_26_n_0 ,\Read_Latency_Int[31]_i_27_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_18_O_UNCONNECTED [7:0]),
        .S({\Read_Latency_Int[31]_i_28_n_0 ,\Read_Latency_Int[31]_i_29_n_0 ,\Read_Latency_Int[31]_i_30_n_0 ,\Read_Latency_Int[31]_i_31_n_0 ,\Read_Latency_Int[31]_i_32_n_0 ,\Read_Latency_Int[31]_i_33_n_0 ,\Read_Latency_Int[31]_i_34_n_0 ,\Read_Latency_Int[31]_i_35_n_0 }));
  CARRY8 \Read_Latency_Int_reg[31]_i_19 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[31]_i_19_n_0 ,\Read_Latency_Int_reg[31]_i_19_n_1 ,\Read_Latency_Int_reg[31]_i_19_n_2 ,\Read_Latency_Int_reg[31]_i_19_n_3 ,\NLW_Read_Latency_Int_reg[31]_i_19_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_19_n_5 ,\Read_Latency_Int_reg[31]_i_19_n_6 ,\Read_Latency_Int_reg[31]_i_19_n_7 }),
        .DI({\Read_Latency_Int[31]_i_36_n_0 ,\Read_Latency_Int[31]_i_37_n_0 ,\Read_Latency_Int[31]_i_38_n_0 ,\Read_Latency_Int[31]_i_39_n_0 ,\Read_Latency_Int[31]_i_40_n_0 ,\Read_Latency_Int[31]_i_41_n_0 ,\Read_Latency_Int[31]_i_42_n_0 ,\Read_Latency_Int[31]_i_43_n_0 }),
        .O(\NLW_Read_Latency_Int_reg[31]_i_19_O_UNCONNECTED [7:0]),
        .S({\Read_Latency_Int[31]_i_44_n_0 ,\Read_Latency_Int[31]_i_45_n_0 ,\Read_Latency_Int[31]_i_46_n_0 ,\Read_Latency_Int[31]_i_47_n_0 ,\Read_Latency_Int[31]_i_48_n_0 ,\Read_Latency_Int[31]_i_49_n_0 ,\Read_Latency_Int[31]_i_50_n_0 ,\Read_Latency_Int[31]_i_51_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[31]_i_2 
       (.CI(\Read_Latency_Int_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED [7],\Read_Latency_Int_reg[31]_i_2_n_1 ,\Read_Latency_Int_reg[31]_i_2_n_2 ,\Read_Latency_Int_reg[31]_i_2_n_3 ,\NLW_Read_Latency_Int_reg[31]_i_2_CO_UNCONNECTED [3],\Read_Latency_Int_reg[31]_i_2_n_5 ,\Read_Latency_Int_reg[31]_i_2_n_6 ,\Read_Latency_Int_reg[31]_i_2_n_7 }),
        .DI({1'b0,\Read_Latency_Int[31]_i_3_n_0 ,\Read_Latency_Int[31]_i_4_n_0 ,\Read_Latency_Int[31]_i_5_n_0 ,\Read_Latency_Int[31]_i_6_n_0 ,\Read_Latency_Int[31]_i_7_n_0 ,\Read_Latency_Int[31]_i_8_n_0 ,\Read_Latency_Int[31]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[31:24]),
        .S({\Read_Latency_Int[31]_i_10_n_0 ,\Read_Latency_Int[31]_i_11_n_0 ,\Read_Latency_Int[31]_i_12_n_0 ,\Read_Latency_Int[31]_i_13_n_0 ,\Read_Latency_Int[31]_i_14_n_0 ,\Read_Latency_Int[31]_i_15_n_0 ,\Read_Latency_Int[31]_i_16_n_0 ,\Read_Latency_Int[31]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[3]),
        .Q(S0_Read_Latency[3]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[4]),
        .Q(S0_Read_Latency[4]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[5]),
        .Q(S0_Read_Latency[5]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[6]),
        .Q(S0_Read_Latency[6]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[7]),
        .Q(S0_Read_Latency[7]),
        .R(Read_Latency_Int));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Read_Latency_Int_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\Read_Latency_Int_reg[7]_i_1_n_0 ,\Read_Latency_Int_reg[7]_i_1_n_1 ,\Read_Latency_Int_reg[7]_i_1_n_2 ,\Read_Latency_Int_reg[7]_i_1_n_3 ,\NLW_Read_Latency_Int_reg[7]_i_1_CO_UNCONNECTED [3],\Read_Latency_Int_reg[7]_i_1_n_5 ,\Read_Latency_Int_reg[7]_i_1_n_6 ,\Read_Latency_Int_reg[7]_i_1_n_7 }),
        .DI({\Read_Latency_Int[7]_i_2_n_0 ,\Read_Latency_Int[7]_i_3_n_0 ,\Read_Latency_Int[7]_i_4_n_0 ,\Read_Latency_Int[7]_i_5_n_0 ,\Read_Latency_Int[7]_i_6_n_0 ,\Read_Latency_Int[7]_i_7_n_0 ,\Read_Latency_Int[7]_i_8_n_0 ,\Read_Latency_Int[7]_i_9_n_0 }),
        .O(Read_Latency_Int1_in[7:0]),
        .S({\Read_Latency_Int[7]_i_10_n_0 ,\Read_Latency_Int[7]_i_11_n_0 ,\Read_Latency_Int[7]_i_12_n_0 ,\Read_Latency_Int[7]_i_13_n_0 ,\Read_Latency_Int[7]_i_14_n_0 ,\Read_Latency_Int[7]_i_15_n_0 ,\Read_Latency_Int[7]_i_16_n_0 ,\Read_Latency_Int[7]_i_17_n_0 }));
  FDRE \Read_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[8]),
        .Q(S0_Read_Latency[8]),
        .R(Read_Latency_Int));
  FDRE \Read_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_D1),
        .D(Read_Latency_Int1_in[9]),
        .Q(S0_Read_Latency[9]),
        .R(Read_Latency_Int));
  FDRE Read_Latency_One_D1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(rd_latency_fifo_inst_n_4),
        .Q(Read_Latency_One_D1),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    Read_Latency_One_i_3
       (.I0(First_Read_reg_i_1_n_0),
        .I1(First_Read_reg),
        .I2(Rd_Lat_End),
        .I3(\GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW_n_66 ),
        .I4(Rd_Lat_Start),
        .I5(Last_Read_buf),
        .O(Read_Latency_One_reg_0));
  FDRE Read_Latency_One_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_Latency_One),
        .Q(Read_Latency_One_reg_n_0),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT6 #(
    .INIT(64'h0C88888888888888)) 
    Read_going_on_i_1
       (.I0(Read_going_on),
        .I1(rst_int_n),
        .I2(slot_0_axi_rlast),
        .I3(slot_0_axi_rready),
        .I4(slot_0_axi_rvalid),
        .I5(En_Id_Based_reg),
        .O(Read_going_on_i_1_n_0));
  FDRE Read_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Read_going_on_i_1_n_0),
        .Q(Read_going_on),
        .R(1'b0));
  FDRE \S_Null_Byte_Cnt_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(S0_S_Null_Byte_Cnt),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_1 
       (.I0(slot_0_axi_wvalid),
        .I1(slot_0_axi_wready),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_10 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[0]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_3 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[7]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_4 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[6]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_5 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[5]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_6 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[4]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_7 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[3]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_8 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[2]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[0]_i_9 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[1]),
        .O(\Slv_Wr_Idle_Cnt_i[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_2 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[23]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_3 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[22]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_4 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[21]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_5 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[20]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_6 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[19]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_7 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[18]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_8 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[17]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[16]_i_9 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[16]),
        .O(\Slv_Wr_Idle_Cnt_i[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_2 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[31]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_3 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[30]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_4 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[29]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_5 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[28]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_6 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[27]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_7 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[26]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_8 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[25]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[24]_i_9 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[24]),
        .O(\Slv_Wr_Idle_Cnt_i[24]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_2 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[15]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_3 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[14]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_4 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[13]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_5 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[12]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_6 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[11]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_7 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[10]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_8 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[9]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Slv_Wr_Idle_Cnt_i[8]_i_9 
       (.I0(Slv_Wr_Idle_Cnt_i_reg[8]),
        .O(\Slv_Wr_Idle_Cnt_i[8]_i_9_n_0 ));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[0]),
        .R(Write_going_on_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_3 ,\NLW_Slv_Wr_Idle_Cnt_i_reg[0]_i_2_CO_UNCONNECTED [3],\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_15 }),
        .S({\Slv_Wr_Idle_Cnt_i[0]_i_3_n_0 ,\Slv_Wr_Idle_Cnt_i[0]_i_4_n_0 ,\Slv_Wr_Idle_Cnt_i[0]_i_5_n_0 ,\Slv_Wr_Idle_Cnt_i[0]_i_6_n_0 ,\Slv_Wr_Idle_Cnt_i[0]_i_7_n_0 ,\Slv_Wr_Idle_Cnt_i[0]_i_8_n_0 ,\Slv_Wr_Idle_Cnt_i[0]_i_9_n_0 ,\Slv_Wr_Idle_Cnt_i[0]_i_10_n_0 }));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[10]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[11]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[12]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[13]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[14]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[15]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[16]),
        .R(Write_going_on_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[16]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_3 ,\NLW_Slv_Wr_Idle_Cnt_i_reg[16]_i_1_CO_UNCONNECTED [3],\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_15 }),
        .S({\Slv_Wr_Idle_Cnt_i[16]_i_2_n_0 ,\Slv_Wr_Idle_Cnt_i[16]_i_3_n_0 ,\Slv_Wr_Idle_Cnt_i[16]_i_4_n_0 ,\Slv_Wr_Idle_Cnt_i[16]_i_5_n_0 ,\Slv_Wr_Idle_Cnt_i[16]_i_6_n_0 ,\Slv_Wr_Idle_Cnt_i[16]_i_7_n_0 ,\Slv_Wr_Idle_Cnt_i[16]_i_8_n_0 ,\Slv_Wr_Idle_Cnt_i[16]_i_9_n_0 }));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[17]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[18]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[19]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[1]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[20]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[21]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[22]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[23]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[24]),
        .R(Write_going_on_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[24]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Slv_Wr_Idle_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [7],\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_3 ,\NLW_Slv_Wr_Idle_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [3],\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_15 }),
        .S({\Slv_Wr_Idle_Cnt_i[24]_i_2_n_0 ,\Slv_Wr_Idle_Cnt_i[24]_i_3_n_0 ,\Slv_Wr_Idle_Cnt_i[24]_i_4_n_0 ,\Slv_Wr_Idle_Cnt_i[24]_i_5_n_0 ,\Slv_Wr_Idle_Cnt_i[24]_i_6_n_0 ,\Slv_Wr_Idle_Cnt_i[24]_i_7_n_0 ,\Slv_Wr_Idle_Cnt_i[24]_i_8_n_0 ,\Slv_Wr_Idle_Cnt_i[24]_i_9_n_0 }));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[25]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[26]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[27]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[28]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[29]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_13 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[2]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[30]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[24]_i_1_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[31]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_12 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[3]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_11 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[4]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_10 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[5]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_9 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[6]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_8 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[7]),
        .R(Write_going_on_i_1_n_0));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_15 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[8]),
        .R(Write_going_on_i_1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Slv_Wr_Idle_Cnt_i_reg[8]_i_1 
       (.CI(\Slv_Wr_Idle_Cnt_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_0 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_1 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_2 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_3 ,\NLW_Slv_Wr_Idle_Cnt_i_reg[8]_i_1_CO_UNCONNECTED [3],\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_5 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_6 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_8 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_9 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_10 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_11 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_12 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_13 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_14 ,\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_15 }),
        .S({\Slv_Wr_Idle_Cnt_i[8]_i_2_n_0 ,\Slv_Wr_Idle_Cnt_i[8]_i_3_n_0 ,\Slv_Wr_Idle_Cnt_i[8]_i_4_n_0 ,\Slv_Wr_Idle_Cnt_i[8]_i_5_n_0 ,\Slv_Wr_Idle_Cnt_i[8]_i_6_n_0 ,\Slv_Wr_Idle_Cnt_i[8]_i_7_n_0 ,\Slv_Wr_Idle_Cnt_i[8]_i_8_n_0 ,\Slv_Wr_Idle_Cnt_i[8]_i_9_n_0 }));
  FDRE \Slv_Wr_Idle_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(\Slv_Wr_Idle_Cnt_i[0]_i_1_n_0 ),
        .D(\Slv_Wr_Idle_Cnt_i_reg[8]_i_1_n_14 ),
        .Q(Slv_Wr_Idle_Cnt_i_reg[9]),
        .R(Write_going_on_i_1_n_0));
  LUT4 #(
    .INIT(16'h8000)) 
    \Slv_Wr_Idle_Fifo_Wr_data[31]_i_1 
       (.I0(rst_int_n),
        .I1(slot_0_axi_wready),
        .I2(slot_0_axi_wvalid),
        .I3(slot_0_axi_wlast),
        .O(Slv_Wr_Idle_Fifo_Wr_data));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[0] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[0]),
        .Q(\dout_reg[29]_0 [0]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[10] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[10]),
        .Q(\dout_reg[29]_0 [10]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[11] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[11]),
        .Q(\dout_reg[29]_0 [11]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[12] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[12]),
        .Q(\dout_reg[29]_0 [12]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[13] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[13]),
        .Q(\dout_reg[29]_0 [13]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[14] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[14]),
        .Q(\dout_reg[29]_0 [14]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[15] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[15]),
        .Q(\dout_reg[29]_0 [15]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[16] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[16]),
        .Q(\dout_reg[29]_0 [16]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[17] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[17]),
        .Q(\dout_reg[29]_0 [17]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[18] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[18]),
        .Q(\dout_reg[29]_0 [18]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[19] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[19]),
        .Q(\dout_reg[29]_0 [19]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[1] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[1]),
        .Q(\dout_reg[29]_0 [1]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[20] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[20]),
        .Q(\dout_reg[29]_0 [20]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[21] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[21]),
        .Q(\dout_reg[29]_0 [21]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[22] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[22]),
        .Q(\dout_reg[29]_0 [22]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[23] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[23]),
        .Q(\dout_reg[29]_0 [23]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[24] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[24]),
        .Q(\dout_reg[29]_0 [24]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[25] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[25]),
        .Q(\dout_reg[29]_0 [25]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[26] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[26]),
        .Q(\dout_reg[29]_0 [26]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[27] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[27]),
        .Q(\dout_reg[29]_0 [27]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[28] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[28]),
        .Q(\dout_reg[29]_0 [28]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[29] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[29]),
        .Q(\dout_reg[29]_0 [29]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[2] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[2]),
        .Q(\dout_reg[29]_0 [2]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[30] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[30]),
        .Q(\dout_reg[29]_0 [30]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[31] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[31]),
        .Q(\dout_reg[29]_0 [31]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[3] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[3]),
        .Q(\dout_reg[29]_0 [3]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[4] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[4]),
        .Q(\dout_reg[29]_0 [4]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[5] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[5]),
        .Q(\dout_reg[29]_0 [5]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[6] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[6]),
        .Q(\dout_reg[29]_0 [6]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[7] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[7]),
        .Q(\dout_reg[29]_0 [7]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[8] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[8]),
        .Q(\dout_reg[29]_0 [8]),
        .R(1'b0));
  FDRE \Slv_Wr_Idle_Fifo_Wr_data_reg[9] 
       (.C(core_aclk),
        .CE(Slv_Wr_Idle_Fifo_Wr_data),
        .D(Slv_Wr_Idle_Cnt_i_reg[9]),
        .Q(\dout_reg[29]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h4)) 
    Wr_Add_Issue_i_1
       (.I0(No_Wr_Ready),
        .I1(slot_0_axi_awvalid),
        .O(Wr_Add_Issue_i_1_n_0));
  FDRE Wr_Add_Issue_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Wr_Add_Issue_i_1_n_0),
        .Q(empty_reg),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg1_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .Q(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[0] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[10] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[11] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[12] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[13] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[14] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[15] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[16] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[17] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[18] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[19] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[1] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[20] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[21] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[22] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[23] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[24] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[25] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[26] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[27] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[28] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[29] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[2] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[30] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[31] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[3] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[4] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[5] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[6] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[7] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[8] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Wr_Lat_Cnt_Diff_reg_reg[9] 
       (.C(core_aclk),
        .CE(F34_Rd_Vld),
        .D(Wr_Lat_Cnt_Diff_reg[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .R(ext_trig_cdc_sync_n_2));
  LUT2 #(
    .INIT(4'hB)) 
    \Write_Beat_Cnt_i[0]_i_1 
       (.I0(Last_fifo_Wr_en),
        .I1(rst_int_n),
        .O(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \Write_Beat_Cnt_i[0]_i_10 
       (.I0(Write_Beat_Cnt_i_reg[0]),
        .O(\Write_Beat_Cnt_i[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[0]_i_3 
       (.I0(Write_Beat_Cnt_i_reg[7]),
        .O(\Write_Beat_Cnt_i[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[0]_i_4 
       (.I0(Write_Beat_Cnt_i_reg[6]),
        .O(\Write_Beat_Cnt_i[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[0]_i_5 
       (.I0(Write_Beat_Cnt_i_reg[5]),
        .O(\Write_Beat_Cnt_i[0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[0]_i_6 
       (.I0(Write_Beat_Cnt_i_reg[4]),
        .O(\Write_Beat_Cnt_i[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[0]_i_7 
       (.I0(Write_Beat_Cnt_i_reg[3]),
        .O(\Write_Beat_Cnt_i[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[0]_i_8 
       (.I0(Write_Beat_Cnt_i_reg[2]),
        .O(\Write_Beat_Cnt_i[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[0]_i_9 
       (.I0(Write_Beat_Cnt_i_reg[1]),
        .O(\Write_Beat_Cnt_i[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_2 
       (.I0(Write_Beat_Cnt_i_reg[23]),
        .O(\Write_Beat_Cnt_i[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_3 
       (.I0(Write_Beat_Cnt_i_reg[22]),
        .O(\Write_Beat_Cnt_i[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_4 
       (.I0(Write_Beat_Cnt_i_reg[21]),
        .O(\Write_Beat_Cnt_i[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_5 
       (.I0(Write_Beat_Cnt_i_reg[20]),
        .O(\Write_Beat_Cnt_i[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_6 
       (.I0(Write_Beat_Cnt_i_reg[19]),
        .O(\Write_Beat_Cnt_i[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_7 
       (.I0(Write_Beat_Cnt_i_reg[18]),
        .O(\Write_Beat_Cnt_i[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_8 
       (.I0(Write_Beat_Cnt_i_reg[17]),
        .O(\Write_Beat_Cnt_i[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[16]_i_9 
       (.I0(Write_Beat_Cnt_i_reg[16]),
        .O(\Write_Beat_Cnt_i[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_2 
       (.I0(Write_Beat_Cnt_i_reg[31]),
        .O(\Write_Beat_Cnt_i[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_3 
       (.I0(Write_Beat_Cnt_i_reg[30]),
        .O(\Write_Beat_Cnt_i[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_4 
       (.I0(Write_Beat_Cnt_i_reg[29]),
        .O(\Write_Beat_Cnt_i[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_5 
       (.I0(Write_Beat_Cnt_i_reg[28]),
        .O(\Write_Beat_Cnt_i[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_6 
       (.I0(Write_Beat_Cnt_i_reg[27]),
        .O(\Write_Beat_Cnt_i[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_7 
       (.I0(Write_Beat_Cnt_i_reg[26]),
        .O(\Write_Beat_Cnt_i[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_8 
       (.I0(Write_Beat_Cnt_i_reg[25]),
        .O(\Write_Beat_Cnt_i[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[24]_i_9 
       (.I0(Write_Beat_Cnt_i_reg[24]),
        .O(\Write_Beat_Cnt_i[24]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_2 
       (.I0(Write_Beat_Cnt_i_reg[15]),
        .O(\Write_Beat_Cnt_i[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_3 
       (.I0(Write_Beat_Cnt_i_reg[14]),
        .O(\Write_Beat_Cnt_i[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_4 
       (.I0(Write_Beat_Cnt_i_reg[13]),
        .O(\Write_Beat_Cnt_i[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_5 
       (.I0(Write_Beat_Cnt_i_reg[12]),
        .O(\Write_Beat_Cnt_i[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_6 
       (.I0(Write_Beat_Cnt_i_reg[11]),
        .O(\Write_Beat_Cnt_i[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_7 
       (.I0(Write_Beat_Cnt_i_reg[10]),
        .O(\Write_Beat_Cnt_i[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_8 
       (.I0(Write_Beat_Cnt_i_reg[9]),
        .O(\Write_Beat_Cnt_i[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Beat_Cnt_i[8]_i_9 
       (.I0(Write_Beat_Cnt_i_reg[8]),
        .O(\Write_Beat_Cnt_i[8]_i_9_n_0 ));
  FDSE \Write_Beat_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[0]),
        .S(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[0]_i_2_n_0 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_1 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_2 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_3 ,\NLW_Write_Beat_Cnt_i_reg[0]_i_2_CO_UNCONNECTED [3],\Write_Beat_Cnt_i_reg[0]_i_2_n_5 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_6 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\Write_Beat_Cnt_i_reg[0]_i_2_n_8 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_9 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_10 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_11 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_12 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_13 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_14 ,\Write_Beat_Cnt_i_reg[0]_i_2_n_15 }),
        .S({\Write_Beat_Cnt_i[0]_i_3_n_0 ,\Write_Beat_Cnt_i[0]_i_4_n_0 ,\Write_Beat_Cnt_i[0]_i_5_n_0 ,\Write_Beat_Cnt_i[0]_i_6_n_0 ,\Write_Beat_Cnt_i[0]_i_7_n_0 ,\Write_Beat_Cnt_i[0]_i_8_n_0 ,\Write_Beat_Cnt_i[0]_i_9_n_0 ,\Write_Beat_Cnt_i[0]_i_10_n_0 }));
  FDRE \Write_Beat_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[10]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[11]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[12]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[13]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[14]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[15]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[16]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[16]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[16]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_3 ,\NLW_Write_Beat_Cnt_i_reg[16]_i_1_CO_UNCONNECTED [3],\Write_Beat_Cnt_i_reg[16]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[16]_i_1_n_8 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_9 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_10 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_11 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_12 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_13 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_14 ,\Write_Beat_Cnt_i_reg[16]_i_1_n_15 }),
        .S({\Write_Beat_Cnt_i[16]_i_2_n_0 ,\Write_Beat_Cnt_i[16]_i_3_n_0 ,\Write_Beat_Cnt_i[16]_i_4_n_0 ,\Write_Beat_Cnt_i[16]_i_5_n_0 ,\Write_Beat_Cnt_i[16]_i_6_n_0 ,\Write_Beat_Cnt_i[16]_i_7_n_0 ,\Write_Beat_Cnt_i[16]_i_8_n_0 ,\Write_Beat_Cnt_i[16]_i_9_n_0 }));
  FDRE \Write_Beat_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[17]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[18]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[19]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[1]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[20]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[21]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[22]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[16]_i_1_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[23]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[24]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[24]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Write_Beat_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [7],\Write_Beat_Cnt_i_reg[24]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_3 ,\NLW_Write_Beat_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [3],\Write_Beat_Cnt_i_reg[24]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[24]_i_1_n_8 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_9 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_10 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_11 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_12 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_13 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_14 ,\Write_Beat_Cnt_i_reg[24]_i_1_n_15 }),
        .S({\Write_Beat_Cnt_i[24]_i_2_n_0 ,\Write_Beat_Cnt_i[24]_i_3_n_0 ,\Write_Beat_Cnt_i[24]_i_4_n_0 ,\Write_Beat_Cnt_i[24]_i_5_n_0 ,\Write_Beat_Cnt_i[24]_i_6_n_0 ,\Write_Beat_Cnt_i[24]_i_7_n_0 ,\Write_Beat_Cnt_i[24]_i_8_n_0 ,\Write_Beat_Cnt_i[24]_i_9_n_0 }));
  FDRE \Write_Beat_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[25]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[26]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[27]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[28]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[29]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_13 ),
        .Q(Write_Beat_Cnt_i_reg[2]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[30]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[24]_i_1_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[31]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_12 ),
        .Q(Write_Beat_Cnt_i_reg[3]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_11 ),
        .Q(Write_Beat_Cnt_i_reg[4]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_10 ),
        .Q(Write_Beat_Cnt_i_reg[5]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_9 ),
        .Q(Write_Beat_Cnt_i_reg[6]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[0]_i_2_n_8 ),
        .Q(Write_Beat_Cnt_i_reg[7]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Beat_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_15 ),
        .Q(Write_Beat_Cnt_i_reg[8]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Beat_Cnt_i_reg[8]_i_1 
       (.CI(\Write_Beat_Cnt_i_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Beat_Cnt_i_reg[8]_i_1_n_0 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_1 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_2 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_3 ,\NLW_Write_Beat_Cnt_i_reg[8]_i_1_CO_UNCONNECTED [3],\Write_Beat_Cnt_i_reg[8]_i_1_n_5 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_6 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Beat_Cnt_i_reg[8]_i_1_n_8 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_9 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_10 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_11 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_12 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_13 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_14 ,\Write_Beat_Cnt_i_reg[8]_i_1_n_15 }),
        .S({\Write_Beat_Cnt_i[8]_i_2_n_0 ,\Write_Beat_Cnt_i[8]_i_3_n_0 ,\Write_Beat_Cnt_i[8]_i_4_n_0 ,\Write_Beat_Cnt_i[8]_i_5_n_0 ,\Write_Beat_Cnt_i[8]_i_6_n_0 ,\Write_Beat_Cnt_i[8]_i_7_n_0 ,\Write_Beat_Cnt_i[8]_i_8_n_0 ,\Write_Beat_Cnt_i[8]_i_9_n_0 }));
  FDRE \Write_Beat_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Beat_Cnt_i_reg[8]_i_1_n_14 ),
        .Q(Write_Beat_Cnt_i_reg[9]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Write_Beat_d1_i_1
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .O(p_37_in));
  FDRE Write_Beat_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_37_in),
        .Q(Write_Beat_d1),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[0]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[7]),
        .O(\Write_Byte_Cnt_i[0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[0]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[6]),
        .O(\Write_Byte_Cnt_i[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[0]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[5]),
        .O(\Write_Byte_Cnt_i[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[0]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[4]),
        .O(\Write_Byte_Cnt_i[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_6 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[3] ),
        .I1(Write_Byte_Cnt_i_reg[3]),
        .O(\Write_Byte_Cnt_i[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_7 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .I1(Write_Byte_Cnt_i_reg[2]),
        .O(\Write_Byte_Cnt_i[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_8 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .I1(Write_Byte_Cnt_i_reg[1]),
        .O(\Write_Byte_Cnt_i[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \Write_Byte_Cnt_i[0]_i_9 
       (.I0(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .I1(Write_Byte_Cnt_i_reg[0]),
        .O(\Write_Byte_Cnt_i[0]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[23]),
        .O(\Write_Byte_Cnt_i[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[22]),
        .O(\Write_Byte_Cnt_i[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[21]),
        .O(\Write_Byte_Cnt_i[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[20]),
        .O(\Write_Byte_Cnt_i[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[19]),
        .O(\Write_Byte_Cnt_i[16]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[18]),
        .O(\Write_Byte_Cnt_i[16]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[17]),
        .O(\Write_Byte_Cnt_i[16]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[16]_i_9 
       (.I0(Write_Byte_Cnt_i_reg[16]),
        .O(\Write_Byte_Cnt_i[16]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[31]),
        .O(\Write_Byte_Cnt_i[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[30]),
        .O(\Write_Byte_Cnt_i[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[29]),
        .O(\Write_Byte_Cnt_i[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[28]),
        .O(\Write_Byte_Cnt_i[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[27]),
        .O(\Write_Byte_Cnt_i[24]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[26]),
        .O(\Write_Byte_Cnt_i[24]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[25]),
        .O(\Write_Byte_Cnt_i[24]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[24]_i_9 
       (.I0(Write_Byte_Cnt_i_reg[24]),
        .O(\Write_Byte_Cnt_i[24]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_2 
       (.I0(Write_Byte_Cnt_i_reg[15]),
        .O(\Write_Byte_Cnt_i[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_3 
       (.I0(Write_Byte_Cnt_i_reg[14]),
        .O(\Write_Byte_Cnt_i[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_4 
       (.I0(Write_Byte_Cnt_i_reg[13]),
        .O(\Write_Byte_Cnt_i[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_5 
       (.I0(Write_Byte_Cnt_i_reg[12]),
        .O(\Write_Byte_Cnt_i[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_6 
       (.I0(Write_Byte_Cnt_i_reg[11]),
        .O(\Write_Byte_Cnt_i[8]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_7 
       (.I0(Write_Byte_Cnt_i_reg[10]),
        .O(\Write_Byte_Cnt_i[8]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_8 
       (.I0(Write_Byte_Cnt_i_reg[9]),
        .O(\Write_Byte_Cnt_i[8]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \Write_Byte_Cnt_i[8]_i_9 
       (.I0(Write_Byte_Cnt_i_reg[8]),
        .O(\Write_Byte_Cnt_i[8]_i_9_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[0] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[0]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[0]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_3 ,\NLW_Write_Byte_Cnt_i_reg[0]_i_1_CO_UNCONNECTED [3],\Write_Byte_Cnt_i_reg[0]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,\wr_byte_cnt_d1_reg_n_0_[3] ,\wr_byte_cnt_d1_reg_n_0_[2] ,\wr_byte_cnt_d1_reg_n_0_[1] ,\wr_byte_cnt_d1_reg_n_0_[0] }),
        .O({\Write_Byte_Cnt_i_reg[0]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[0]_i_1_n_15 }),
        .S({\Write_Byte_Cnt_i[0]_i_2_n_0 ,\Write_Byte_Cnt_i[0]_i_3_n_0 ,\Write_Byte_Cnt_i[0]_i_4_n_0 ,\Write_Byte_Cnt_i[0]_i_5_n_0 ,\Write_Byte_Cnt_i[0]_i_6_n_0 ,\Write_Byte_Cnt_i[0]_i_7_n_0 ,\Write_Byte_Cnt_i[0]_i_8_n_0 ,\Write_Byte_Cnt_i[0]_i_9_n_0 }));
  FDRE \Write_Byte_Cnt_i_reg[10] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[10]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[11] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[11]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[12] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[12]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[13] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[13]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[14] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[14]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[15] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[15]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[16] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[16]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[16]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[16]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_3 ,\NLW_Write_Byte_Cnt_i_reg[16]_i_1_CO_UNCONNECTED [3],\Write_Byte_Cnt_i_reg[16]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[16]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[16]_i_1_n_15 }),
        .S({\Write_Byte_Cnt_i[16]_i_2_n_0 ,\Write_Byte_Cnt_i[16]_i_3_n_0 ,\Write_Byte_Cnt_i[16]_i_4_n_0 ,\Write_Byte_Cnt_i[16]_i_5_n_0 ,\Write_Byte_Cnt_i[16]_i_6_n_0 ,\Write_Byte_Cnt_i[16]_i_7_n_0 ,\Write_Byte_Cnt_i[16]_i_8_n_0 ,\Write_Byte_Cnt_i[16]_i_9_n_0 }));
  FDRE \Write_Byte_Cnt_i_reg[17] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[17]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[18] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[18]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[19] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[19]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[1] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[1]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[20] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[20]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[21] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[21]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[22] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[22]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[23] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[16]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[23]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[24] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[24]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[24]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Write_Byte_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [7],\Write_Byte_Cnt_i_reg[24]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_3 ,\NLW_Write_Byte_Cnt_i_reg[24]_i_1_CO_UNCONNECTED [3],\Write_Byte_Cnt_i_reg[24]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[24]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[24]_i_1_n_15 }),
        .S({\Write_Byte_Cnt_i[24]_i_2_n_0 ,\Write_Byte_Cnt_i[24]_i_3_n_0 ,\Write_Byte_Cnt_i[24]_i_4_n_0 ,\Write_Byte_Cnt_i[24]_i_5_n_0 ,\Write_Byte_Cnt_i[24]_i_6_n_0 ,\Write_Byte_Cnt_i[24]_i_7_n_0 ,\Write_Byte_Cnt_i[24]_i_8_n_0 ,\Write_Byte_Cnt_i[24]_i_9_n_0 }));
  FDRE \Write_Byte_Cnt_i_reg[25] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[25]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[26] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[26]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[27] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[27]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[28] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[28]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[29] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[29]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[2] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_13 ),
        .Q(Write_Byte_Cnt_i_reg[2]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[30] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[30]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[31] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[24]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[31]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[3] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_12 ),
        .Q(Write_Byte_Cnt_i_reg[3]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[4] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_11 ),
        .Q(Write_Byte_Cnt_i_reg[4]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[5] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_10 ),
        .Q(Write_Byte_Cnt_i_reg[5]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[6] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_9 ),
        .Q(Write_Byte_Cnt_i_reg[6]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[7] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[0]_i_1_n_8 ),
        .Q(Write_Byte_Cnt_i_reg[7]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  FDRE \Write_Byte_Cnt_i_reg[8] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_15 ),
        .Q(Write_Byte_Cnt_i_reg[8]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Write_Byte_Cnt_i_reg[8]_i_1 
       (.CI(\Write_Byte_Cnt_i_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Write_Byte_Cnt_i_reg[8]_i_1_n_0 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_1 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_2 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_3 ,\NLW_Write_Byte_Cnt_i_reg[8]_i_1_CO_UNCONNECTED [3],\Write_Byte_Cnt_i_reg[8]_i_1_n_5 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_6 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\Write_Byte_Cnt_i_reg[8]_i_1_n_8 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_9 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_10 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_11 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_12 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_13 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_14 ,\Write_Byte_Cnt_i_reg[8]_i_1_n_15 }),
        .S({\Write_Byte_Cnt_i[8]_i_2_n_0 ,\Write_Byte_Cnt_i[8]_i_3_n_0 ,\Write_Byte_Cnt_i[8]_i_4_n_0 ,\Write_Byte_Cnt_i[8]_i_5_n_0 ,\Write_Byte_Cnt_i[8]_i_6_n_0 ,\Write_Byte_Cnt_i[8]_i_7_n_0 ,\Write_Byte_Cnt_i[8]_i_8_n_0 ,\Write_Byte_Cnt_i[8]_i_9_n_0 }));
  FDRE \Write_Byte_Cnt_i_reg[9] 
       (.C(core_aclk),
        .CE(Write_Beat_d1),
        .D(\Write_Byte_Cnt_i_reg[8]_i_1_n_14 ),
        .Q(Write_Byte_Cnt_i_reg[9]),
        .R(\Write_Beat_Cnt_i[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB000000000000000)) 
    Write_Latency_En_Int_i_1
       (.I0(Ext_Trig_Metric_en),
        .I1(Use_Ext_Trig),
        .I2(Metrics_Cnt_En_reg_rep_0),
        .I3(rst_int_n),
        .I4(wid_match_reg_d2),
        .I5(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_En_Int));
  FDRE Write_Latency_En_Int_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_Latency_En_Int),
        .Q(Write_Latency_En),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \Write_Latency_Int[31]_i_1 
       (.I0(wid_match_reg_d2),
        .I1(F34_Rd_Vld_reg_d2),
        .O(Write_Latency_Int0));
  FDRE \Write_Latency_Int_reg[0] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[0] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [0]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[10] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[10] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [10]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[11] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[11] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [11]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[12] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[12] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [12]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[13] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[13] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [13]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[14] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[14] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [14]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[15] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[15] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [15]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[16] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[16] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [16]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[17] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[17] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [17]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[18] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[18] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [18]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[19] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[19] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [19]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[1] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[1] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [1]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[20] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[20] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [20]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[21] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[21] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [21]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[22] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[22] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [22]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[23] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[23] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [23]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[24] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[24] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [24]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[25] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[25] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [25]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[26] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[26] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [26]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[27] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[27] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [27]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[28] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[28] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [28]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[29] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[29] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [29]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[2] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[2] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [2]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[30] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[30] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [30]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[31] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[31] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [31]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[3] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[3] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [3]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[4] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[4] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [4]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[5] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[5] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [5]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[6] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[6] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [6]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[7] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[7] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [7]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[8] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[8] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [8]),
        .R(ext_trig_cdc_sync_n_2));
  FDRE \Write_Latency_Int_reg[9] 
       (.C(core_aclk),
        .CE(Write_Latency_Int0),
        .D(\Wr_Lat_Cnt_Diff_reg1_reg_n_0_[9] ),
        .Q(\GEN_MUX_N_CNT.Add_in_reg[31]_8 [9]),
        .R(ext_trig_cdc_sync_n_2));
  LUT4 #(
    .INIT(16'h80FF)) 
    Write_going_on_i_1
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .I2(slot_0_axi_wlast),
        .I3(rst_int_n),
        .O(Write_going_on_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    Write_going_on_i_2
       (.I0(slot_0_axi_wready),
        .I1(slot_0_axi_wvalid),
        .I2(Write_going_on),
        .O(Write_going_on_i_2_n_0));
  FDRE Write_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_going_on_i_2_n_0),
        .Q(Write_going_on),
        .R(Write_going_on_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    Write_iss_going_on_i_1
       (.I0(slot_0_axi_wvalid),
        .I1(Write_iss_going_on_reg_n_0),
        .O(Write_iss_going_on_i_1_n_0));
  FDRE Write_iss_going_on_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Write_iss_going_on_i_1_n_0),
        .Q(Write_iss_going_on_reg_n_0),
        .R(Write_going_on_i_1_n_0));
  FDRE awid_match_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(id_matched0_return),
        .Q(awid_match_d1),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized2 ext_trig_cdc_sync
       (.D(Ext_Triggers_Sync),
        .Ext_Trig_Metric_en_reg(ext_trig_cdc_sync_n_3),
        .Ext_Trig_Metric_en_reg_0(Ext_Trig_Metric_en),
        .Q(Ext_Triggers_Sync_d1),
        .SR(ext_trig_cdc_sync_n_2),
        .UNCONN_IN(UNCONN_IN),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .rst_int_n_reg(rst_int_n),
        .rst_int_n_reg_rep__1(rst_int_n_reg_rep__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \num_rd_beats[0]_i_1 
       (.I0(num_read_beat_reg__0[0]),
        .O(\num_rd_beats[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[1]_i_1 
       (.I0(num_read_beat_reg__0[0]),
        .I1(num_read_beat_reg__0[1]),
        .O(\num_rd_beats[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[2]_i_1 
       (.I0(num_read_beat_reg__0[0]),
        .I1(num_read_beat_reg__0[1]),
        .I2(num_read_beat_reg__0[2]),
        .O(\num_rd_beats[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[3]_i_1 
       (.I0(num_read_beat_reg__0[1]),
        .I1(num_read_beat_reg__0[0]),
        .I2(num_read_beat_reg__0[2]),
        .I3(num_read_beat_reg__0[3]),
        .O(\num_rd_beats[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \num_rd_beats[4]_i_1 
       (.I0(num_read_beat_reg__0[2]),
        .I1(num_read_beat_reg__0[0]),
        .I2(num_read_beat_reg__0[1]),
        .I3(num_read_beat_reg__0[3]),
        .I4(num_read_beat_reg__0[4]),
        .O(\num_rd_beats[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \num_rd_beats[5]_i_1 
       (.I0(num_read_beat_reg__0[3]),
        .I1(num_read_beat_reg__0[1]),
        .I2(num_read_beat_reg__0[0]),
        .I3(num_read_beat_reg__0[2]),
        .I4(num_read_beat_reg__0[4]),
        .I5(num_read_beat_reg__0[5]),
        .O(\num_rd_beats[5]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \num_rd_beats[6]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg__0[6]),
        .O(\num_rd_beats[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \num_rd_beats[7]_i_1 
       (.I0(\num_rd_beats[8]_i_3_n_0 ),
        .I1(num_read_beat_reg__0[6]),
        .I2(num_read_beat_reg__0[7]),
        .O(\num_rd_beats[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \num_rd_beats[8]_i_1 
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rvalid),
        .O(num_read_beat0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \num_rd_beats[8]_i_2 
       (.I0(num_read_beat_reg__0[6]),
        .I1(\num_rd_beats[8]_i_3_n_0 ),
        .I2(num_read_beat_reg__0[7]),
        .I3(num_read_beat_reg__0[8]),
        .O(\num_rd_beats[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \num_rd_beats[8]_i_3 
       (.I0(num_read_beat_reg__0[5]),
        .I1(num_read_beat_reg__0[3]),
        .I2(num_read_beat_reg__0[1]),
        .I3(num_read_beat_reg__0[0]),
        .I4(num_read_beat_reg__0[2]),
        .I5(num_read_beat_reg__0[4]),
        .O(\num_rd_beats[8]_i_3_n_0 ));
  FDRE \num_rd_beats_reg[0] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_rd_beats[0]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[1] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_rd_beats[1]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[2] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_rd_beats[2]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[3] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_rd_beats[3]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[4] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_rd_beats[4]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[5] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_rd_beats[5]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[6] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_rd_beats[6]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[7] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_rd_beats[7]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE \num_rd_beats_reg[8] 
       (.C(core_aclk),
        .CE(num_read_beat0),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_rd_beats[8]),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  LUT4 #(
    .INIT(16'h80FF)) 
    \num_read_beat[8]_i_1 
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rlast),
        .I3(rst_int_n),
        .O(\num_read_beat[8]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \num_read_beat[8]_i_2 
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rvalid),
        .O(\num_read_beat[8]_i_2_n_0 ));
  FDRE \num_read_beat_reg[0] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[0]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[0]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[1] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[1]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[1]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[2] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[2]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[2]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[3] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[3]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[3]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[4] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[4]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[4]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[5] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[5]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[5]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[6] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[6]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[6]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[7] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[7]_i_1_n_0 ),
        .Q(num_read_beat_reg__0[7]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  FDRE \num_read_beat_reg[8] 
       (.C(core_aclk),
        .CE(\num_read_beat[8]_i_2_n_0 ),
        .D(\num_rd_beats[8]_i_2_n_0 ),
        .Q(num_read_beat_reg__0[8]),
        .R(\num_read_beat[8]_i_1_n_0 ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_ovf rd_latency_cnt_inst
       (.Metrics_Cnt_En_reg(Metrics_Cnt_En_reg),
        .Q({Read_Latency_Cnt_Ovf,Read_Latency_Cnt_Out}),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .rst_int_n_reg(rst_int_n));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized4 rd_latency_fifo_inst
       (.E(E),
        .Ext_Trig_Metric_en_reg(Ext_Trig_Metric_en),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(\wptr_reg[5]_10 ),
        .Rd_Add_Issue_reg(Rd_Add_Issue_reg_0),
        .\Rd_Latency_Fifo_Rd_Data_D1_reg[32] (Rd_Latency_Fifo_Rd_Data),
        .Rd_Latency_Fifo_Rd_En(Rd_Latency_Fifo_Rd_En),
        .Rd_Latency_Fifo_Rd_En1(Rd_Latency_Fifo_Rd_En1),
        .Rd_Latency_Fifo_Rd_En_reg(rd_latency_fifo_inst_n_3),
        .\Rd_Latency_Fifo_Wr_Data_reg[29] (\Rd_Latency_Fifo_Wr_Data_reg[29]_0 ),
        .Rd_Latency_Fifo_Wr_En(Rd_Latency_Fifo_Wr_En),
        .Rd_Latency_Fifo_Wr_En_reg(rd_latency_fifo_inst_n_2),
        .Read_Latency_One_D1(Read_Latency_One_D1),
        .Read_Latency_One_D1_reg(Rd_Latency_Fifo_Empty),
        .Read_Latency_One_D1_reg_0(rd_latency_fifo_inst_n_4),
        .Read_Latency_One_reg(Read_Latency_One_reg_n_0),
        .SR(BEAT_CNT_AWID_MATCH_n_1),
        .Use_Ext_Trig(Use_Ext_Trig),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .\rptr_reg[5]_0 (\rptr_reg[5]_4 ),
        .rst_int_n_reg(rst_int_n));
  FDRE rid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(id_matched3_return),
        .Q(rid_match_reg),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(Metrics_Cnt_Reset_reg),
        .Q(rst_int_n),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg_rep
       (.C(core_aclk),
        .CE(1'b1),
        .D(Metrics_Cnt_Reset_reg),
        .Q(rst_int_n_reg_rep_n_0),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg_rep__0
       (.C(core_aclk),
        .CE(1'b1),
        .D(Metrics_Cnt_Reset_reg),
        .Q(rst_int_n_reg_rep__0_n_0),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* ORIG_CELL_NAME = "rst_int_n_reg" *) 
  FDRE rst_int_n_reg_rep__1
       (.C(core_aclk),
        .CE(1'b1),
        .D(Metrics_Cnt_Reset_reg),
        .Q(rst_int_n_reg_rep__1_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_10
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(update_max_Wr_Lat_reg_0[16]),
        .I2(update_max_Wr_Lat_reg_0[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_max_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_11
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(update_max_Wr_Lat_reg_0[30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(update_max_Wr_Lat_reg_0[31]),
        .O(update_max_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_12
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(update_max_Wr_Lat_reg_0[28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(update_max_Wr_Lat_reg_0[29]),
        .O(update_max_Wr_Lat_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_13
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(update_max_Wr_Lat_reg_0[26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(update_max_Wr_Lat_reg_0[27]),
        .O(update_max_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_14
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(update_max_Wr_Lat_reg_0[24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(update_max_Wr_Lat_reg_0[25]),
        .O(update_max_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_15
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(update_max_Wr_Lat_reg_0[22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(update_max_Wr_Lat_reg_0[23]),
        .O(update_max_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_16
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(update_max_Wr_Lat_reg_0[20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(update_max_Wr_Lat_reg_0[21]),
        .O(update_max_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_17
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(update_max_Wr_Lat_reg_0[18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(update_max_Wr_Lat_reg_0[19]),
        .O(update_max_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_18
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I1(update_max_Wr_Lat_reg_0[16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(update_max_Wr_Lat_reg_0[17]),
        .O(update_max_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_19
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(update_max_Wr_Lat_reg_0[14]),
        .I2(update_max_Wr_Lat_reg_0[15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_max_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_20
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(update_max_Wr_Lat_reg_0[12]),
        .I2(update_max_Wr_Lat_reg_0[13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_max_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_21
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(update_max_Wr_Lat_reg_0[10]),
        .I2(update_max_Wr_Lat_reg_0[11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_max_Wr_Lat_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_22
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(update_max_Wr_Lat_reg_0[8]),
        .I2(update_max_Wr_Lat_reg_0[9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_max_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_23
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(update_max_Wr_Lat_reg_0[6]),
        .I2(update_max_Wr_Lat_reg_0[7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_max_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_24
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(update_max_Wr_Lat_reg_0[4]),
        .I2(update_max_Wr_Lat_reg_0[5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_max_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_25
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(update_max_Wr_Lat_reg_0[2]),
        .I2(update_max_Wr_Lat_reg_0[3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_max_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_26
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(update_max_Wr_Lat_reg_0[0]),
        .I2(update_max_Wr_Lat_reg_0[1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_max_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_27
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I1(update_max_Wr_Lat_reg_0[14]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(update_max_Wr_Lat_reg_0[15]),
        .O(update_max_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_28
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I1(update_max_Wr_Lat_reg_0[12]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(update_max_Wr_Lat_reg_0[13]),
        .O(update_max_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_29
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I1(update_max_Wr_Lat_reg_0[10]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(update_max_Wr_Lat_reg_0[11]),
        .O(update_max_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_3
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I1(update_max_Wr_Lat_reg_0[30]),
        .I2(update_max_Wr_Lat_reg_0[31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_max_Wr_Lat_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_30
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I1(update_max_Wr_Lat_reg_0[8]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(update_max_Wr_Lat_reg_0[9]),
        .O(update_max_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_31
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I1(update_max_Wr_Lat_reg_0[6]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(update_max_Wr_Lat_reg_0[7]),
        .O(update_max_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_32
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I1(update_max_Wr_Lat_reg_0[4]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(update_max_Wr_Lat_reg_0[5]),
        .O(update_max_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_33
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I1(update_max_Wr_Lat_reg_0[2]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(update_max_Wr_Lat_reg_0[3]),
        .O(update_max_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_max_Wr_Lat_i_34
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I1(update_max_Wr_Lat_reg_0[0]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(update_max_Wr_Lat_reg_0[1]),
        .O(update_max_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_4
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I1(update_max_Wr_Lat_reg_0[28]),
        .I2(update_max_Wr_Lat_reg_0[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_max_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_5
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I1(update_max_Wr_Lat_reg_0[26]),
        .I2(update_max_Wr_Lat_reg_0[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_max_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_6
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I1(update_max_Wr_Lat_reg_0[24]),
        .I2(update_max_Wr_Lat_reg_0[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_max_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_7
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I1(update_max_Wr_Lat_reg_0[22]),
        .I2(update_max_Wr_Lat_reg_0[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_max_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_8
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I1(update_max_Wr_Lat_reg_0[20]),
        .I2(update_max_Wr_Lat_reg_0[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_max_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_max_Wr_Lat_i_9
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I1(update_max_Wr_Lat_reg_0[18]),
        .I2(update_max_Wr_Lat_reg_0[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_max_Wr_Lat_i_9_n_0));
  FDRE update_max_Wr_Lat_reg
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg__0),
        .D(update_max_Wr_Lat_reg_i_1_n_0),
        .Q(update_max_Wr_Lat),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  CARRY8 update_max_Wr_Lat_reg_i_1
       (.CI(update_max_Wr_Lat_reg_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({update_max_Wr_Lat_reg_i_1_n_0,update_max_Wr_Lat_reg_i_1_n_1,update_max_Wr_Lat_reg_i_1_n_2,update_max_Wr_Lat_reg_i_1_n_3,NLW_update_max_Wr_Lat_reg_i_1_CO_UNCONNECTED[3],update_max_Wr_Lat_reg_i_1_n_5,update_max_Wr_Lat_reg_i_1_n_6,update_max_Wr_Lat_reg_i_1_n_7}),
        .DI({update_max_Wr_Lat_i_3_n_0,update_max_Wr_Lat_i_4_n_0,update_max_Wr_Lat_i_5_n_0,update_max_Wr_Lat_i_6_n_0,update_max_Wr_Lat_i_7_n_0,update_max_Wr_Lat_i_8_n_0,update_max_Wr_Lat_i_9_n_0,update_max_Wr_Lat_i_10_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_1_O_UNCONNECTED[7:0]),
        .S({update_max_Wr_Lat_i_11_n_0,update_max_Wr_Lat_i_12_n_0,update_max_Wr_Lat_i_13_n_0,update_max_Wr_Lat_i_14_n_0,update_max_Wr_Lat_i_15_n_0,update_max_Wr_Lat_i_16_n_0,update_max_Wr_Lat_i_17_n_0,update_max_Wr_Lat_i_18_n_0}));
  CARRY8 update_max_Wr_Lat_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({update_max_Wr_Lat_reg_i_2_n_0,update_max_Wr_Lat_reg_i_2_n_1,update_max_Wr_Lat_reg_i_2_n_2,update_max_Wr_Lat_reg_i_2_n_3,NLW_update_max_Wr_Lat_reg_i_2_CO_UNCONNECTED[3],update_max_Wr_Lat_reg_i_2_n_5,update_max_Wr_Lat_reg_i_2_n_6,update_max_Wr_Lat_reg_i_2_n_7}),
        .DI({update_max_Wr_Lat_i_19_n_0,update_max_Wr_Lat_i_20_n_0,update_max_Wr_Lat_i_21_n_0,update_max_Wr_Lat_i_22_n_0,update_max_Wr_Lat_i_23_n_0,update_max_Wr_Lat_i_24_n_0,update_max_Wr_Lat_i_25_n_0,update_max_Wr_Lat_i_26_n_0}),
        .O(NLW_update_max_Wr_Lat_reg_i_2_O_UNCONNECTED[7:0]),
        .S({update_max_Wr_Lat_i_27_n_0,update_max_Wr_Lat_i_28_n_0,update_max_Wr_Lat_i_29_n_0,update_max_Wr_Lat_i_30_n_0,update_max_Wr_Lat_i_31_n_0,update_max_Wr_Lat_i_32_n_0,update_max_Wr_Lat_i_33_n_0,update_max_Wr_Lat_i_34_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_10
       (.I0(update_min_Wr_Lat_reg_0[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .I3(update_min_Wr_Lat_reg_0[17]),
        .O(update_min_Wr_Lat_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_11
       (.I0(update_min_Wr_Lat_reg_0[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(update_min_Wr_Lat_reg_0[31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .O(update_min_Wr_Lat_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_12
       (.I0(update_min_Wr_Lat_reg_0[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(update_min_Wr_Lat_reg_0[29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .O(update_min_Wr_Lat_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_13
       (.I0(update_min_Wr_Lat_reg_0[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(update_min_Wr_Lat_reg_0[27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .O(update_min_Wr_Lat_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_14
       (.I0(update_min_Wr_Lat_reg_0[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(update_min_Wr_Lat_reg_0[25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .O(update_min_Wr_Lat_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_15
       (.I0(update_min_Wr_Lat_reg_0[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(update_min_Wr_Lat_reg_0[23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .O(update_min_Wr_Lat_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_16
       (.I0(update_min_Wr_Lat_reg_0[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(update_min_Wr_Lat_reg_0[21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .O(update_min_Wr_Lat_i_16_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_17
       (.I0(update_min_Wr_Lat_reg_0[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(update_min_Wr_Lat_reg_0[19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .O(update_min_Wr_Lat_i_17_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_18
       (.I0(update_min_Wr_Lat_reg_0[16]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[16] ),
        .I2(update_min_Wr_Lat_reg_0[17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[17] ),
        .O(update_min_Wr_Lat_i_18_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_19
       (.I0(update_min_Wr_Lat_reg_0[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .I3(update_min_Wr_Lat_reg_0[15]),
        .O(update_min_Wr_Lat_i_19_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_20
       (.I0(update_min_Wr_Lat_reg_0[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .I3(update_min_Wr_Lat_reg_0[13]),
        .O(update_min_Wr_Lat_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_21
       (.I0(update_min_Wr_Lat_reg_0[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .I3(update_min_Wr_Lat_reg_0[11]),
        .O(update_min_Wr_Lat_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_22
       (.I0(update_min_Wr_Lat_reg_0[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .I3(update_min_Wr_Lat_reg_0[9]),
        .O(update_min_Wr_Lat_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_23
       (.I0(update_min_Wr_Lat_reg_0[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .I3(update_min_Wr_Lat_reg_0[7]),
        .O(update_min_Wr_Lat_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_24
       (.I0(update_min_Wr_Lat_reg_0[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .I3(update_min_Wr_Lat_reg_0[5]),
        .O(update_min_Wr_Lat_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_25
       (.I0(update_min_Wr_Lat_reg_0[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .I3(update_min_Wr_Lat_reg_0[3]),
        .O(update_min_Wr_Lat_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_26
       (.I0(update_min_Wr_Lat_reg_0[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .I3(update_min_Wr_Lat_reg_0[1]),
        .O(update_min_Wr_Lat_i_26_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_27
       (.I0(update_min_Wr_Lat_reg_0[14]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[14] ),
        .I2(update_min_Wr_Lat_reg_0[15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[15] ),
        .O(update_min_Wr_Lat_i_27_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_28
       (.I0(update_min_Wr_Lat_reg_0[12]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[12] ),
        .I2(update_min_Wr_Lat_reg_0[13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[13] ),
        .O(update_min_Wr_Lat_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_29
       (.I0(update_min_Wr_Lat_reg_0[10]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[10] ),
        .I2(update_min_Wr_Lat_reg_0[11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[11] ),
        .O(update_min_Wr_Lat_i_29_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_3
       (.I0(update_min_Wr_Lat_reg_0[30]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[30] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[31] ),
        .I3(update_min_Wr_Lat_reg_0[31]),
        .O(update_min_Wr_Lat_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_30
       (.I0(update_min_Wr_Lat_reg_0[8]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[8] ),
        .I2(update_min_Wr_Lat_reg_0[9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[9] ),
        .O(update_min_Wr_Lat_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_31
       (.I0(update_min_Wr_Lat_reg_0[6]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[6] ),
        .I2(update_min_Wr_Lat_reg_0[7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[7] ),
        .O(update_min_Wr_Lat_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_32
       (.I0(update_min_Wr_Lat_reg_0[4]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[4] ),
        .I2(update_min_Wr_Lat_reg_0[5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[5] ),
        .O(update_min_Wr_Lat_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_33
       (.I0(update_min_Wr_Lat_reg_0[2]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[2] ),
        .I2(update_min_Wr_Lat_reg_0[3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[3] ),
        .O(update_min_Wr_Lat_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    update_min_Wr_Lat_i_34
       (.I0(update_min_Wr_Lat_reg_0[0]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[0] ),
        .I2(update_min_Wr_Lat_reg_0[1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[1] ),
        .O(update_min_Wr_Lat_i_34_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_4
       (.I0(update_min_Wr_Lat_reg_0[28]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[28] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[29] ),
        .I3(update_min_Wr_Lat_reg_0[29]),
        .O(update_min_Wr_Lat_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_5
       (.I0(update_min_Wr_Lat_reg_0[26]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[26] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[27] ),
        .I3(update_min_Wr_Lat_reg_0[27]),
        .O(update_min_Wr_Lat_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_6
       (.I0(update_min_Wr_Lat_reg_0[24]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[24] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[25] ),
        .I3(update_min_Wr_Lat_reg_0[25]),
        .O(update_min_Wr_Lat_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_7
       (.I0(update_min_Wr_Lat_reg_0[22]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[22] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[23] ),
        .I3(update_min_Wr_Lat_reg_0[23]),
        .O(update_min_Wr_Lat_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_8
       (.I0(update_min_Wr_Lat_reg_0[20]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[20] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[21] ),
        .I3(update_min_Wr_Lat_reg_0[21]),
        .O(update_min_Wr_Lat_i_8_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    update_min_Wr_Lat_i_9
       (.I0(update_min_Wr_Lat_reg_0[18]),
        .I1(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[18] ),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg_n_0_[19] ),
        .I3(update_min_Wr_Lat_reg_0[19]),
        .O(update_min_Wr_Lat_i_9_n_0));
  FDRE update_min_Wr_Lat_reg
       (.C(core_aclk),
        .CE(F34_Rd_Vld_reg__0),
        .D(update_min_Wr_Lat_reg_i_1_n_0),
        .Q(update_min_Wr_Lat),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  CARRY8 update_min_Wr_Lat_reg_i_1
       (.CI(update_min_Wr_Lat_reg_i_2_n_0),
        .CI_TOP(1'b0),
        .CO({update_min_Wr_Lat_reg_i_1_n_0,update_min_Wr_Lat_reg_i_1_n_1,update_min_Wr_Lat_reg_i_1_n_2,update_min_Wr_Lat_reg_i_1_n_3,NLW_update_min_Wr_Lat_reg_i_1_CO_UNCONNECTED[3],update_min_Wr_Lat_reg_i_1_n_5,update_min_Wr_Lat_reg_i_1_n_6,update_min_Wr_Lat_reg_i_1_n_7}),
        .DI({update_min_Wr_Lat_i_3_n_0,update_min_Wr_Lat_i_4_n_0,update_min_Wr_Lat_i_5_n_0,update_min_Wr_Lat_i_6_n_0,update_min_Wr_Lat_i_7_n_0,update_min_Wr_Lat_i_8_n_0,update_min_Wr_Lat_i_9_n_0,update_min_Wr_Lat_i_10_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_1_O_UNCONNECTED[7:0]),
        .S({update_min_Wr_Lat_i_11_n_0,update_min_Wr_Lat_i_12_n_0,update_min_Wr_Lat_i_13_n_0,update_min_Wr_Lat_i_14_n_0,update_min_Wr_Lat_i_15_n_0,update_min_Wr_Lat_i_16_n_0,update_min_Wr_Lat_i_17_n_0,update_min_Wr_Lat_i_18_n_0}));
  CARRY8 update_min_Wr_Lat_reg_i_2
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({update_min_Wr_Lat_reg_i_2_n_0,update_min_Wr_Lat_reg_i_2_n_1,update_min_Wr_Lat_reg_i_2_n_2,update_min_Wr_Lat_reg_i_2_n_3,NLW_update_min_Wr_Lat_reg_i_2_CO_UNCONNECTED[3],update_min_Wr_Lat_reg_i_2_n_5,update_min_Wr_Lat_reg_i_2_n_6,update_min_Wr_Lat_reg_i_2_n_7}),
        .DI({update_min_Wr_Lat_i_19_n_0,update_min_Wr_Lat_i_20_n_0,update_min_Wr_Lat_i_21_n_0,update_min_Wr_Lat_i_22_n_0,update_min_Wr_Lat_i_23_n_0,update_min_Wr_Lat_i_24_n_0,update_min_Wr_Lat_i_25_n_0,update_min_Wr_Lat_i_26_n_0}),
        .O(NLW_update_min_Wr_Lat_reg_i_2_O_UNCONNECTED[7:0]),
        .S({update_min_Wr_Lat_i_27_n_0,update_min_Wr_Lat_i_28_n_0,update_min_Wr_Lat_i_29_n_0,update_min_Wr_Lat_i_30_n_0,update_min_Wr_Lat_i_31_n_0,update_min_Wr_Lat_i_32_n_0,update_min_Wr_Lat_i_33_n_0,update_min_Wr_Lat_i_34_n_0}));
  FDRE wid_match_reg_d2_reg
       (.C(core_aclk),
        .CE(rst_int_n),
        .D(wid_match_reg),
        .Q(wid_match_reg_d2),
        .R(1'b0));
  FDRE wid_match_reg_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(\dout_reg[0]_0 ),
        .Q(wid_match_reg),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \wr_byte_cnt_d1[0]_i_1 
       (.I0(slot_0_axi_wstrb[2]),
        .I1(slot_0_axi_wstrb[3]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[1]),
        .I4(count_40_return[0]),
        .O(wr_byte_cnt[0]));
  LUT6 #(
    .INIT(64'hC99393369336366C)) 
    \wr_byte_cnt_d1[1]_i_1 
       (.I0(count_40_return[0]),
        .I1(count_40_return[1]),
        .I2(slot_0_axi_wstrb[2]),
        .I3(slot_0_axi_wstrb[1]),
        .I4(slot_0_axi_wstrb[0]),
        .I5(slot_0_axi_wstrb[3]),
        .O(wr_byte_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \wr_byte_cnt_d1[1]_i_2 
       (.I0(slot_0_axi_wstrb[5]),
        .I1(slot_0_axi_wstrb[4]),
        .I2(slot_0_axi_wstrb[7]),
        .I3(slot_0_axi_wstrb[6]),
        .O(count_40_return[0]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h7EE8)) 
    \wr_byte_cnt_d1[1]_i_3 
       (.I0(slot_0_axi_wstrb[6]),
        .I1(slot_0_axi_wstrb[5]),
        .I2(slot_0_axi_wstrb[4]),
        .I3(slot_0_axi_wstrb[7]),
        .O(count_40_return[1]));
  LUT6 #(
    .INIT(64'h9666666666666666)) 
    \wr_byte_cnt_d1[2]_i_1 
       (.I0(\wr_byte_cnt_d1[3]_i_3_n_0 ),
        .I1(count_40_return[2]),
        .I2(slot_0_axi_wstrb[3]),
        .I3(slot_0_axi_wstrb[2]),
        .I4(slot_0_axi_wstrb[0]),
        .I5(slot_0_axi_wstrb[1]),
        .O(wr_byte_cnt[2]));
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[2]_i_2 
       (.I0(slot_0_axi_wstrb[7]),
        .I1(slot_0_axi_wstrb[6]),
        .I2(slot_0_axi_wstrb[4]),
        .I3(slot_0_axi_wstrb[5]),
        .O(count_40_return[2]));
  LUT6 #(
    .INIT(64'hFFFF800080000000)) 
    \wr_byte_cnt_d1[3]_i_1 
       (.I0(slot_0_axi_wstrb[5]),
        .I1(slot_0_axi_wstrb[4]),
        .I2(slot_0_axi_wstrb[6]),
        .I3(slot_0_axi_wstrb[7]),
        .I4(count_4_return),
        .I5(\wr_byte_cnt_d1[3]_i_3_n_0 ),
        .O(wr_byte_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \wr_byte_cnt_d1[3]_i_2 
       (.I0(slot_0_axi_wstrb[3]),
        .I1(slot_0_axi_wstrb[2]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[1]),
        .O(count_4_return));
  LUT6 #(
    .INIT(64'h3EEAEAA82AA8A880)) 
    \wr_byte_cnt_d1[3]_i_3 
       (.I0(count_40_return[1]),
        .I1(slot_0_axi_wstrb[3]),
        .I2(slot_0_axi_wstrb[0]),
        .I3(slot_0_axi_wstrb[1]),
        .I4(slot_0_axi_wstrb[2]),
        .I5(count_40_return[0]),
        .O(\wr_byte_cnt_d1[3]_i_3_n_0 ));
  FDRE \wr_byte_cnt_d1_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[0]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[0] ),
        .R(Wr_cnt_ld));
  FDRE \wr_byte_cnt_d1_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[1]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[1] ),
        .R(Wr_cnt_ld));
  FDRE \wr_byte_cnt_d1_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[2]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[2] ),
        .R(Wr_cnt_ld));
  FDRE \wr_byte_cnt_d1_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_byte_cnt[3]),
        .Q(\wr_byte_cnt_d1_reg_n_0_[3] ),
        .R(Wr_cnt_ld));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_ovf_25 wr_latency_cnt_inst
       (.Data_valid_reg1(Data_valid_reg1),
        .Data_valid_reg2(Data_valid_reg2),
        .Metrics_Cnt_En_Int(Metrics_Cnt_En_Int),
        .Q(Q),
        .Wr_Lat_Start(Wr_Lat_Start),
        .Wr_cnt_ld(Wr_cnt_ld),
        .core_aclk(core_aclk),
        .rst_int_n_reg(rst_int_n),
        .rst_int_n_reg_rep(rst_int_n_reg_rep_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    wr_latency_end_d1_i_1
       (.I0(First_Write_d1_i_1_n_0),
        .I1(First_Write_d1),
        .I2(Wr_Lat_End),
        .I3(Last_Write),
        .I4(Wr_Lat_Start),
        .I5(Last_fifo_Wr_en),
        .O(wr_latency_end));
  FDRE wr_latency_end_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end),
        .Q(wr_latency_end_d1),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE wr_latency_end_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_end_d1),
        .Q(wr_latency_end_d2),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE wr_latency_start_d1_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start),
        .Q(wr_latency_start_d1),
        .R(BEAT_CNT_AWID_MATCH_n_1));
  FDRE wr_latency_start_d2_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(wr_latency_start_d1),
        .Q(wr_latency_start_d2),
        .R(BEAT_CNT_AWID_MATCH_n_1));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_counters
   (SR,
    Acc_OF,
    \Accum_i_reg[0] ,
    \GEN_ISR_REG[5].ISR_reg[5] ,
    \Accum_i_reg[0]_0 ,
    \GEN_ISR_REG[6].ISR_reg[6] ,
    \Accum_i_reg[0]_1 ,
    \GEN_ISR_REG[7].ISR_reg[7] ,
    \Accum_i_reg[0]_2 ,
    \GEN_ISR_REG[8].ISR_reg[8] ,
    \Accum_i_reg[0]_3 ,
    \GEN_ISR_REG[9].ISR_reg[9] ,
    \Accum_i_reg[0]_4 ,
    accumulate,
    accumulate_0,
    accumulate_1,
    accumulate_2,
    accumulate_3,
    accumulate_4,
    \GEN_ISR_REG[4].ISR_reg[4] ,
    \Accum_i_reg[0]_5 ,
    \GEN_ISR_REG[3].ISR_reg[3] ,
    \Accum_i_reg[0]_6 ,
    accumulate_5,
    accumulate_6,
    Q,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ,
    \Accum_i_reg[15] ,
    \Accum_i_reg[15]_0 ,
    \Accum_i_reg[15]_1 ,
    \Accum_i_reg[15]_2 ,
    \Accum_i_reg[15]_3 ,
    \Accum_i_reg[15]_4 ,
    \Accum_i_reg[15]_5 ,
    \Accum_i_reg[15]_6 ,
    \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg ,
    Metrics_Cnt_En_reg_rep,
    core_aresetn,
    CO,
    Metrics_Cnt_En_reg_rep__1,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ,
    \GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ,
    Metrics_Cnt_En_reg_rep__0,
    \GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ,
    \GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ,
    \GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ,
    Add_in_Valid,
    p_1_in,
    Add_in_Valid_7,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ,
    Add_in_Valid_8,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ,
    Add_in_Valid_9,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ,
    Add_in_Valid_10,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ,
    Add_in_Valid_11,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ,
    Add_in_Valid_12,
    p_1_in__0,
    Add_in_Valid_13,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ,
    \GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ,
    \GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ,
    \GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ,
    \GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ,
    \GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \GEN_MUX_N_CNT.accumulate_reg_1 ,
    \GEN_MUX_N_CNT.accumulate_reg_2 ,
    \GEN_MUX_N_CNT.accumulate_reg_3 ,
    \GEN_MUX_N_CNT.accumulate_reg_4 ,
    \GEN_MUX_N_CNT.accumulate_reg_5 ,
    D,
    FSWI_Rd_Vld_reg,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg_0,
    \Read_Latency_Int_reg[31]_0 ,
    FSWI_Rd_Vld_reg_1,
    \Read_Latency_Int_reg[31]_1 ,
    FSWI_Rd_Vld_reg_2,
    \Read_Latency_Int_reg[31]_2 ,
    FSWI_Rd_Vld_reg_3,
    \Read_Latency_Int_reg[31]_3 ,
    FSWI_Rd_Vld_reg_4,
    \GEN_MUX_N_CNT.accumulate_reg_6 ,
    \Read_Latency_Int_reg[31]_4 ,
    FSWI_Rd_Vld_reg_5,
    \Read_Latency_Int_reg[31]_5 ,
    FSWI_Rd_Vld_reg_6);
  output [0:0]SR;
  output Acc_OF;
  output \Accum_i_reg[0] ;
  output \GEN_ISR_REG[5].ISR_reg[5] ;
  output \Accum_i_reg[0]_0 ;
  output \GEN_ISR_REG[6].ISR_reg[6] ;
  output \Accum_i_reg[0]_1 ;
  output \GEN_ISR_REG[7].ISR_reg[7] ;
  output \Accum_i_reg[0]_2 ;
  output \GEN_ISR_REG[8].ISR_reg[8] ;
  output \Accum_i_reg[0]_3 ;
  output \GEN_ISR_REG[9].ISR_reg[9] ;
  output \Accum_i_reg[0]_4 ;
  output accumulate;
  output accumulate_0;
  output accumulate_1;
  output accumulate_2;
  output accumulate_3;
  output accumulate_4;
  output \GEN_ISR_REG[4].ISR_reg[4] ;
  output \Accum_i_reg[0]_5 ;
  output \GEN_ISR_REG[3].ISR_reg[3] ;
  output \Accum_i_reg[0]_6 ;
  output accumulate_5;
  output accumulate_6;
  output [31:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  output [15:0]\Accum_i_reg[15] ;
  output [15:0]\Accum_i_reg[15]_0 ;
  output [15:0]\Accum_i_reg[15]_1 ;
  output [15:0]\Accum_i_reg[15]_2 ;
  output [15:0]\Accum_i_reg[15]_3 ;
  output [15:0]\Accum_i_reg[15]_4 ;
  output [15:0]\Accum_i_reg[15]_5 ;
  output [15:0]\Accum_i_reg[15]_6 ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  input Metrics_Cnt_En_reg_rep;
  input core_aresetn;
  input [0:0]CO;
  input Metrics_Cnt_En_reg_rep__1;
  input [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ;
  input [0:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ;
  input Metrics_Cnt_En_reg_rep__0;
  input [0:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ;
  input [0:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ;
  input [0:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ;
  input Add_in_Valid;
  input p_1_in;
  input Add_in_Valid_7;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  input Add_in_Valid_8;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  input Add_in_Valid_9;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  input Add_in_Valid_10;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  input Add_in_Valid_11;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  input [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ;
  input [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ;
  input Add_in_Valid_12;
  input p_1_in__0;
  input Add_in_Valid_13;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  input [15:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ;
  input [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ;
  input [15:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ;
  input [15:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ;
  input [15:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ;
  input [15:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ;
  input [15:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ;
  input [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_1 ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_2 ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_3 ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_4 ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_5 ;
  input [31:0]D;
  input [31:0]FSWI_Rd_Vld_reg;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg_0;
  input [31:0]\Read_Latency_Int_reg[31]_0 ;
  input [31:0]FSWI_Rd_Vld_reg_1;
  input [31:0]\Read_Latency_Int_reg[31]_1 ;
  input [31:0]FSWI_Rd_Vld_reg_2;
  input [31:0]\Read_Latency_Int_reg[31]_2 ;
  input [31:0]FSWI_Rd_Vld_reg_3;
  input [31:0]\Read_Latency_Int_reg[31]_3 ;
  input [31:0]FSWI_Rd_Vld_reg_4;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_6 ;
  input [31:0]\Read_Latency_Int_reg[31]_4 ;
  input [31:0]FSWI_Rd_Vld_reg_5;
  input [31:0]\Read_Latency_Int_reg[31]_5 ;
  input [31:0]FSWI_Rd_Vld_reg_6;

  wire Acc_OF;
  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[0]_0 ;
  wire \Accum_i_reg[0]_1 ;
  wire \Accum_i_reg[0]_2 ;
  wire \Accum_i_reg[0]_3 ;
  wire \Accum_i_reg[0]_4 ;
  wire \Accum_i_reg[0]_5 ;
  wire \Accum_i_reg[0]_6 ;
  wire [15:0]\Accum_i_reg[15] ;
  wire [15:0]\Accum_i_reg[15]_0 ;
  wire [15:0]\Accum_i_reg[15]_1 ;
  wire [15:0]\Accum_i_reg[15]_2 ;
  wire [15:0]\Accum_i_reg[15]_3 ;
  wire [15:0]\Accum_i_reg[15]_4 ;
  wire [15:0]\Accum_i_reg[15]_5 ;
  wire [15:0]\Accum_i_reg[15]_6 ;
  wire Add_in_Valid;
  wire Add_in_Valid_10;
  wire Add_in_Valid_11;
  wire Add_in_Valid_12;
  wire Add_in_Valid_13;
  wire Add_in_Valid_7;
  wire Add_in_Valid_8;
  wire Add_in_Valid_9;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire [31:0]FSWI_Rd_Vld_reg_0;
  wire [31:0]FSWI_Rd_Vld_reg_1;
  wire [31:0]FSWI_Rd_Vld_reg_2;
  wire [31:0]FSWI_Rd_Vld_reg_3;
  wire [31:0]FSWI_Rd_Vld_reg_4;
  wire [31:0]FSWI_Rd_Vld_reg_5;
  wire [31:0]FSWI_Rd_Vld_reg_6;
  wire \GEN_ISR_REG[3].ISR_reg[3] ;
  wire \GEN_ISR_REG[4].ISR_reg[4] ;
  wire \GEN_ISR_REG[5].ISR_reg[5] ;
  wire \GEN_ISR_REG[6].ISR_reg[6] ;
  wire \GEN_ISR_REG[7].ISR_reg[7] ;
  wire \GEN_ISR_REG[8].ISR_reg[8] ;
  wire \GEN_ISR_REG[9].ISR_reg[9] ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ;
  wire [15:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ;
  wire [15:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_1 ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_2 ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_3 ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_4 ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_5 ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_6 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  wire Metrics_Cnt_En_reg_rep;
  wire Metrics_Cnt_En_reg_rep__0;
  wire Metrics_Cnt_En_reg_rep__1;
  wire [31:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [31:0]\Read_Latency_Int_reg[31]_0 ;
  wire [31:0]\Read_Latency_Int_reg[31]_1 ;
  wire [31:0]\Read_Latency_Int_reg[31]_2 ;
  wire [31:0]\Read_Latency_Int_reg[31]_3 ;
  wire [31:0]\Read_Latency_Int_reg[31]_4 ;
  wire [31:0]\Read_Latency_Int_reg[31]_5 ;
  wire [0:0]SR;
  wire accumulate;
  wire accumulate_0;
  wire accumulate_1;
  wire accumulate_2;
  wire accumulate_3;
  wire accumulate_4;
  wire accumulate_5;
  wire accumulate_6;
  wire core_aclk;
  wire core_aresetn;
  wire p_1_in;
  wire p_1_in__0;

  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt \GEN_METRIC_CNT_1.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_1 
       (.\Accum_i_reg[0] (\Accum_i_reg[0]_5 ),
        .\Accum_i_reg[34] (accumulate_5),
        .Add_in_Valid_12(Add_in_Valid_12),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_5),
        .\GEN_ISR_REG[4].ISR_reg[4] (\GEN_ISR_REG[4].ISR_reg[4] ),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] (\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] (\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg ),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] (\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] (\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q(\Accum_i_reg[15]_5 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31]_4 ),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .p_1_in__0(p_1_in__0));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_11 \GEN_METRIC_CNT_2.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_2 
       (.\Accum_i_reg[0] (\Accum_i_reg[0]_0 ),
        .\Accum_i_reg[34] (accumulate_0),
        .Add_in_Valid_7(Add_in_Valid_7),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_0),
        .\GEN_ISR_REG[5].ISR_reg[5] (\GEN_ISR_REG[5].ISR_reg[5] ),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] (\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] (\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] (\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_1 ),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] (\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] (\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ),
        .Metrics_Cnt_En_reg_rep__1(Metrics_Cnt_En_reg_rep__1),
        .Q(\Accum_i_reg[15]_0 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31] ),
        .Reset_On_Sample_Int_Lapse_reg(\GEN_MUX_N_CNT.accumulate_reg [0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_12 \GEN_METRIC_CNT_3.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_3 
       (.\Accum_i_reg[0] (\Accum_i_reg[0]_1 ),
        .\Accum_i_reg[34] (accumulate_1),
        .Add_in_Valid_8(Add_in_Valid_8),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_1),
        .\GEN_ISR_REG[6].ISR_reg[6] (\GEN_ISR_REG[6].ISR_reg[6] ),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] (\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] (\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ),
        .\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] (\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_2 ),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] (\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] (\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ),
        .Metrics_Cnt_En_reg_rep__1(Metrics_Cnt_En_reg_rep__1),
        .Q(\Accum_i_reg[15]_1 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31]_0 ),
        .Reset_On_Sample_Int_Lapse_reg(\GEN_MUX_N_CNT.accumulate_reg [0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_13 \GEN_METRIC_CNT_4.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_4 
       (.\Accum_i_reg[0] (\Accum_i_reg[0]_2 ),
        .\Accum_i_reg[34] (accumulate_2),
        .Add_in_Valid_9(Add_in_Valid_9),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_2),
        .\GEN_ISR_REG[7].ISR_reg[7] (\GEN_ISR_REG[7].ISR_reg[7] ),
        .\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] (\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] (\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ),
        .\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] (\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_3 ),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] (\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] (\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ),
        .Metrics_Cnt_En_reg_rep__0(Metrics_Cnt_En_reg_rep__0),
        .Q(\Accum_i_reg[15]_2 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31]_1 ),
        .Reset_On_Sample_Int_Lapse_reg(\GEN_MUX_N_CNT.accumulate_reg [0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_14 \GEN_METRIC_CNT_5.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_5 
       (.\Accum_i_reg[0] (\Accum_i_reg[0]_3 ),
        .\Accum_i_reg[34] (accumulate_3),
        .Add_in_Valid_10(Add_in_Valid_10),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_3),
        .\GEN_ISR_REG[8].ISR_reg[8] (\GEN_ISR_REG[8].ISR_reg[8] ),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] (\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] (\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ),
        .\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] (\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_4 ),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] (\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] (\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ),
        .Metrics_Cnt_En_reg_rep__0(Metrics_Cnt_En_reg_rep__0),
        .Q(\Accum_i_reg[15]_3 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31]_2 ),
        .Reset_On_Sample_Int_Lapse_reg(\GEN_MUX_N_CNT.accumulate_reg [0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_15 \GEN_METRIC_CNT_6.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_6 
       (.\Accum_i_reg[0] (\Accum_i_reg[0]_4 ),
        .\Accum_i_reg[34] (accumulate_4),
        .Add_in_Valid_11(Add_in_Valid_11),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_4),
        .\GEN_ISR_REG[9].ISR_reg[9] (\GEN_ISR_REG[9].ISR_reg[9] ),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] (\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] (\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ),
        .\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] (\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_5 ),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] (\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] (\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q(\Accum_i_reg[15]_4 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31]_3 ),
        .Reset_On_Sample_Int_Lapse_reg(\GEN_MUX_N_CNT.accumulate_reg [0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_16 \GEN_METRIC_CNT_7.axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_7 
       (.Acc_OF(Acc_OF),
        .\Accum_i_reg[0] (\Accum_i_reg[0] ),
        .\Accum_i_reg[15] (\Accum_i_reg[15] ),
        .\Accum_i_reg[34] (accumulate),
        .Add_in_Valid(Add_in_Valid),
        .CO(CO),
        .D(D),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg),
        .\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] (\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] (\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q(Q),
        .Reset_On_Sample_Int_Lapse_reg(\GEN_MUX_N_CNT.accumulate_reg [0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .p_1_in(p_1_in));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_17 axi_perf_mon_v5_0_12_metric_sel_n_cnt_inst_0
       (.\Accum_i_reg[0] (\Accum_i_reg[0]_6 ),
        .\Accum_i_reg[34] (accumulate_6),
        .Add_in_Valid_13(Add_in_Valid_13),
        .FSWI_Rd_Vld_reg(FSWI_Rd_Vld_reg_6),
        .\GEN_ISR_REG[3].ISR_reg[3] (\GEN_ISR_REG[3].ISR_reg[3] ),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] (\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] (\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] (\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_6 ),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] (\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] (\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q(\Accum_i_reg[15]_6 ),
        .\Read_Latency_Int_reg[31] (\Read_Latency_Int_reg[31]_5 ),
        .Reset_On_Sample_Int_Lapse_reg(\GEN_MUX_N_CNT.accumulate_reg [0]),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt
   (SR,
    \GEN_ISR_REG[4].ISR_reg[4] ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ,
    Q,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ,
    core_aclk,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    Metrics_Cnt_En_reg_rep,
    core_aresetn,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ,
    Add_in_Valid_12,
    p_1_in__0,
    \GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg);
  output [0:0]SR;
  output \GEN_ISR_REG[4].ISR_reg[4] ;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  output [15:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  input core_aclk;
  input [1:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input Metrics_Cnt_En_reg_rep;
  input core_aresetn;
  input [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ;
  input Add_in_Valid_12;
  input p_1_in__0;
  input [15:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg;

  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid_12;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire \GEN_ISR_REG[4].ISR_reg[4] ;
  wire [15:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [1:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep;
  wire [15:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire p_1_in__0;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_12),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_24 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.CO(Incr_by_122_in),
        .\GEN_ISR_REG[4].ISR_reg[4] (\GEN_ISR_REG[4].ISR_reg[4] ),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] (\GEN_METRIC_1.Range_Reg_1_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.accumulate_reg (\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] (\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] (\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_1_in__0),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(\GEN_METRIC_1.Range_Reg_1_CDC_reg[30] ),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_sel_n_cnt" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_11
   (\GEN_ISR_REG[5].ISR_reg[5] ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ,
    Q,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    Metrics_Cnt_En_reg_rep__1,
    core_aresetn,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ,
    Add_in_Valid_7,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ,
    \GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg);
  output \GEN_ISR_REG[5].ISR_reg[5] ;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  output [15:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input Metrics_Cnt_En_reg_rep__1;
  input core_aresetn;
  input [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ;
  input Add_in_Valid_7;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  input [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg;

  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid_7;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire \GEN_ISR_REG[5].ISR_reg[5] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep__1;
  wire [15:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_7),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_23 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.CO(Incr_by_122_in),
        .\GEN_ISR_REG[5].ISR_reg[5] (\GEN_ISR_REG[5].ISR_reg[5] ),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] (\GEN_METRIC_2.Range_Reg_2_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_MUX_N_CNT.accumulate_reg_0 ,Reset_On_Sample_Int_Lapse_reg}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] (\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] (\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ),
        .Metrics_Cnt_En_reg_rep__1(Metrics_Cnt_En_reg_rep__1),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(\GEN_METRIC_2.Range_Reg_2_CDC_reg[30] ),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_sel_n_cnt" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_12
   (\GEN_ISR_REG[6].ISR_reg[6] ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ,
    Q,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    Metrics_Cnt_En_reg_rep__1,
    core_aresetn,
    \GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ,
    Add_in_Valid_8,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ,
    \GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg);
  output \GEN_ISR_REG[6].ISR_reg[6] ;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  output [15:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input Metrics_Cnt_En_reg_rep__1;
  input core_aresetn;
  input [0:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ;
  input Add_in_Valid_8;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  input [15:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg;

  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid_8;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire \GEN_ISR_REG[6].ISR_reg[6] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep__1;
  wire [15:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_8),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_22 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.CO(Incr_by_122_in),
        .\GEN_ISR_REG[6].ISR_reg[6] (\GEN_ISR_REG[6].ISR_reg[6] ),
        .\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] (\GEN_METRIC_3.Range_Reg_3_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_MUX_N_CNT.accumulate_reg_0 ,Reset_On_Sample_Int_Lapse_reg}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] (\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] (\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ),
        .Metrics_Cnt_En_reg_rep__1(Metrics_Cnt_En_reg_rep__1),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep__1),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(\GEN_METRIC_3.Range_Reg_3_CDC_reg[30] ),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_sel_n_cnt" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_13
   (\GEN_ISR_REG[7].ISR_reg[7] ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ,
    Q,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    Metrics_Cnt_En_reg_rep__0,
    core_aresetn,
    \GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ,
    Add_in_Valid_9,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ,
    \GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg);
  output \GEN_ISR_REG[7].ISR_reg[7] ;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  output [15:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input Metrics_Cnt_En_reg_rep__0;
  input core_aresetn;
  input [0:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ;
  input Add_in_Valid_9;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  input [15:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg;

  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid_9;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire \GEN_ISR_REG[7].ISR_reg[7] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep__0;
  wire [15:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_9),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_21 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.CO(Incr_by_122_in),
        .\GEN_ISR_REG[7].ISR_reg[7] (\GEN_ISR_REG[7].ISR_reg[7] ),
        .\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] (\GEN_METRIC_4.Range_Reg_4_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_MUX_N_CNT.accumulate_reg_0 ,Reset_On_Sample_Int_Lapse_reg}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] (\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] (\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ),
        .Metrics_Cnt_En_reg_rep__0(Metrics_Cnt_En_reg_rep__0),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(\GEN_METRIC_4.Range_Reg_4_CDC_reg[30] ),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_sel_n_cnt" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_14
   (\GEN_ISR_REG[8].ISR_reg[8] ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ,
    Q,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    Metrics_Cnt_En_reg_rep__0,
    core_aresetn,
    \GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ,
    Add_in_Valid_10,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ,
    \GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg);
  output \GEN_ISR_REG[8].ISR_reg[8] ;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  output [15:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input Metrics_Cnt_En_reg_rep__0;
  input core_aresetn;
  input [0:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ;
  input Add_in_Valid_10;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  input [15:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg;

  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid_10;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire \GEN_ISR_REG[8].ISR_reg[8] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep__0;
  wire [15:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_10),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_20 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.CO(Incr_by_122_in),
        .\GEN_ISR_REG[8].ISR_reg[8] (\GEN_ISR_REG[8].ISR_reg[8] ),
        .\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] (\GEN_METRIC_5.Range_Reg_5_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_MUX_N_CNT.accumulate_reg_0 ,Reset_On_Sample_Int_Lapse_reg}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] (\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] (\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ),
        .Metrics_Cnt_En_reg_rep__0(Metrics_Cnt_En_reg_rep__0),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep__0),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(\GEN_METRIC_5.Range_Reg_5_CDC_reg[30] ),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_sel_n_cnt" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_15
   (\GEN_ISR_REG[9].ISR_reg[9] ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ,
    Q,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    Metrics_Cnt_En_reg_rep,
    core_aresetn,
    \GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ,
    Add_in_Valid_11,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ,
    \GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg);
  output \GEN_ISR_REG[9].ISR_reg[9] ;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  output [15:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input Metrics_Cnt_En_reg_rep;
  input core_aresetn;
  input [0:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ;
  input Add_in_Valid_11;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  input [15:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg;

  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid_11;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire \GEN_ISR_REG[9].ISR_reg[9] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep;
  wire [15:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_11),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_19 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.CO(Incr_by_122_in),
        .\GEN_ISR_REG[9].ISR_reg[9] (\GEN_ISR_REG[9].ISR_reg[9] ),
        .\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] (\GEN_METRIC_6.Range_Reg_6_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_MUX_N_CNT.accumulate_reg_0 ,Reset_On_Sample_Int_Lapse_reg}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] (\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] (\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(\GEN_METRIC_6.Range_Reg_6_CDC_reg[30] ),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_sel_n_cnt" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_16
   (Acc_OF,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    Q,
    \Accum_i_reg[15] ,
    \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    Metrics_Cnt_En_reg_rep,
    core_aresetn,
    CO,
    Add_in_Valid,
    p_1_in,
    \GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    D,
    FSWI_Rd_Vld_reg);
  output Acc_OF;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]Q;
  output [15:0]\Accum_i_reg[15] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input Metrics_Cnt_En_reg_rep;
  input core_aresetn;
  input [0:0]CO;
  input Add_in_Valid;
  input p_1_in;
  input [15:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [31:0]D;
  input [31:0]FSWI_Rd_Vld_reg;

  wire Acc_OF;
  wire \Accum_i_reg[0] ;
  wire [15:0]\Accum_i_reg[15] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid;
  wire [0:0]CO;
  wire [31:0]D;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire [15:0]\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep;
  wire [31:0]Q;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire p_1_in;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\Accum_i_reg[15] [0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[10]),
        .Q(\Accum_i_reg[15] [10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[11]),
        .Q(\Accum_i_reg[15] [11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[12]),
        .Q(\Accum_i_reg[15] [12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[13]),
        .Q(\Accum_i_reg[15] [13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[14]),
        .Q(\Accum_i_reg[15] [14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[15]),
        .Q(\Accum_i_reg[15] [15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\Accum_i_reg[15] [1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\Accum_i_reg[15] [2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\Accum_i_reg[15] [3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\Accum_i_reg[15] [4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\Accum_i_reg[15] [5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\Accum_i_reg[15] [6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[7]),
        .Q(\Accum_i_reg[15] [7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[8]),
        .Q(\Accum_i_reg[15] [8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(D[9]),
        .Q(\Accum_i_reg[15] [9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr_18 \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.Acc_OF(Acc_OF),
        .CO(Incr_by_122_in),
        .\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] (\GEN_METRIC_7.Range_Reg_7_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.Add_in_reg[31] ({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,\Accum_i_reg[15] }),
        .\GEN_MUX_N_CNT.accumulate_reg ({\GEN_MUX_N_CNT.accumulate_reg_0 ,Reset_On_Sample_Int_Lapse_reg}),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] (\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q(Q),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(p_1_in),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(CO),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_metric_sel_n_cnt" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_metric_sel_n_cnt_17
   (\GEN_ISR_REG[3].ISR_reg[3] ,
    \Accum_i_reg[0] ,
    \Accum_i_reg[34] ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ,
    Q,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ,
    SR,
    core_aclk,
    Reset_On_Sample_Int_Lapse_reg,
    Metrics_Cnt_En_reg_rep,
    core_aresetn,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ,
    Add_in_Valid_13,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ,
    \GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \Read_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg);
  output \GEN_ISR_REG[3].ISR_reg[3] ;
  output \Accum_i_reg[0] ;
  output \Accum_i_reg[34] ;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  output [15:0]Q;
  output [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  input [0:0]SR;
  input core_aclk;
  input [0:0]Reset_On_Sample_Int_Lapse_reg;
  input Metrics_Cnt_En_reg_rep;
  input core_aresetn;
  input [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ;
  input Add_in_Valid_13;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  input [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ;
  input [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  input [31:0]\Read_Latency_Int_reg[31] ;
  input [31:0]FSWI_Rd_Vld_reg;

  wire \Accum_i_reg[0] ;
  wire \Accum_i_reg[34] ;
  wire Add_in_Valid_13;
  wire [31:0]FSWI_Rd_Vld_reg;
  wire \GEN_ISR_REG[3].ISR_reg[3] ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  wire [15:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ;
  wire [0:0]\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ;
  wire [0:0]\GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  wire Incr_by_122_in;
  wire Incr_by_1_i_1_n_0;
  wire Metrics_Cnt_En_reg_rep;
  wire [15:0]Q;
  wire [31:0]\Read_Latency_Int_reg[31] ;
  wire [0:0]Reset_On_Sample_Int_Lapse_reg;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;

  FDRE \GEN_MUX_N_CNT.Add_in_Valid_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Add_in_Valid_13),
        .Q(\Accum_i_reg[0] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [16]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [17]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [18]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [19]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [20]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [21]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [22]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [23]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [24]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [25]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [26]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [27]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [28]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [29]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [30]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [31]),
        .Q(\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.Add_in_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Read_Latency_Int_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_acc_n_incr \GEN_MUX_N_CNT.acc_n_incr_inst 
       (.CO(Incr_by_122_in),
        .\GEN_ISR_REG[3].ISR_reg[3] (\GEN_ISR_REG[3].ISR_reg[3] ),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] (\GEN_METRIC_0.Range_Reg_0_CDC_reg[15] ),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg (Incr_by_1_i_1_n_0),
        .\GEN_MUX_N_CNT.Add_in_Valid_reg_0 (\Accum_i_reg[0] ),
        .\GEN_MUX_N_CNT.accumulate_reg (\Accum_i_reg[34] ),
        .\GEN_MUX_N_CNT.accumulate_reg_0 (\GEN_MUX_N_CNT.accumulate_reg_0 ),
        .\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ({\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ,\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] }),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] (\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ),
        .\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] (\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ),
        .Metrics_Cnt_En_reg_rep(Metrics_Cnt_En_reg_rep),
        .Q({\GEN_MUX_N_CNT.Add_in_reg_n_0_[31] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[30] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[29] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[28] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[27] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[26] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[25] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[24] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[23] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[22] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[21] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[20] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[19] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[18] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[17] ,\GEN_MUX_N_CNT.Add_in_reg_n_0_[16] ,Q}),
        .Reset_On_Sample_Int_Lapse_reg(Reset_On_Sample_Int_Lapse_reg),
        .SR(SR),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
  FDRE \GEN_MUX_N_CNT.accumulate_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .Q(\Accum_i_reg[34] ),
        .R(SR));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[0]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[10] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[11] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[12] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[12]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[13] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[13]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[14] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[14]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[15] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[15]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[16] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[16]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[17] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[17]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[18] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[18]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[19] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[19]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[1] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[1]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[20] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[20]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[21] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[21]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[22] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[22]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[23] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[23]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[24] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[24]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[25] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[25]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[26] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[26]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[27] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[27]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[28] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[28]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[29] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[29]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[2] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[2]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[30] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[30]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[31]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[3] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[3]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[4] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[4]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[5] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[5]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[6] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[6]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[7] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[7]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[8] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[9] 
       (.C(core_aclk),
        .CE(core_aresetn),
        .D(FSWI_Rd_Vld_reg[9]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80000000)) 
    Incr_by_1_i_1
       (.I0(\Accum_i_reg[0] ),
        .I1(Metrics_Cnt_En_reg_rep),
        .I2(core_aresetn),
        .I3(Incr_by_122_in),
        .I4(\GEN_METRIC_0.Range_Reg_0_CDC_reg[30] ),
        .O(Incr_by_1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_mon_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_mon_fifo__parameterized0
   (Ext_Event0_Sync_Data_Valid,
    Ext_Event_going_on_reg,
    Q,
    ext_clk_0,
    core_aclk,
    din,
    SR,
    Ext_Event_going_on,
    rst_int_n,
    ext_rstn_0,
    core_aresetn);
  output Ext_Event0_Sync_Data_Valid;
  output Ext_Event_going_on_reg;
  output [0:0]Q;
  input ext_clk_0;
  input core_aclk;
  input [2:0]din;
  input [0:0]SR;
  input Ext_Event_going_on;
  input rst_int_n;
  input ext_rstn_0;
  input core_aresetn;

  wire [2:1]Ext_Event0_Sync_Data_Out;
  wire Ext_Event0_Sync_Data_Valid;
  wire Ext_Event_going_on;
  wire Ext_Event_going_on_reg;
  wire [2:0]Fifo_Data_Out;
  wire [0:0]Q;
  wire [0:0]SR;
  wire core_aclk;
  wire core_aresetn;
  wire [2:0]din;
  wire ext_clk_0;
  wire ext_rstn_0;
  wire fifo_rd_en;
  wire rst_int_n;

  LUT5 #(
    .INIT(32'h00E0A0A0)) 
    Ext_Event_going_on_i_1
       (.I0(Ext_Event_going_on),
        .I1(Ext_Event0_Sync_Data_Out[2]),
        .I2(rst_int_n),
        .I3(Ext_Event0_Sync_Data_Out[1]),
        .I4(Ext_Event0_Sync_Data_Valid),
        .O(Ext_Event_going_on_reg));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[0]),
        .Q(Q),
        .R(SR));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[1]),
        .Q(Ext_Event0_Sync_Data_Out[1]),
        .R(SR));
  FDRE \USE_MON_FIFO.Fifo_Data_Out_Reg_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Fifo_Data_Out[2]),
        .Q(Ext_Event0_Sync_Data_Out[2]),
        .R(SR));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_async_fifo \USE_MON_FIFO.async_fifo_inst 
       (.D(Fifo_Data_Out),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .din(din),
        .ext_clk_0(ext_clk_0),
        .ext_rstn_0(ext_rstn_0),
        .rd_en(fifo_rd_en));
  FDRE \USE_MON_FIFO.fifo_rd_en_reg_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(fifo_rd_en),
        .Q(Ext_Event0_Sync_Data_Valid),
        .R(SR));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_register_module
   (out,
    s_out_d6_reg,
    \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ,
    s_out_d1_cdc_to_reg,
    s_out_d5_reg,
    s_out_d6_reg_0,
    s_level_out_bus_d6,
    Metrics_Cnt_En,
    rst_int_n_reg,
    Use_Ext_Trig,
    En_Id_Based_sync,
    Wr_Lat_Start,
    Wr_Lat_End,
    Rd_Lat_Start,
    Rd_Lat_End,
    Global_Clk_Cnt_En_sync,
    Global_Clk_Cnt_Reset_sync,
    Interval_Cnt_En,
    \IP2Bus_Data_sampled_reg[31] ,
    Global_Intr_En,
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ,
    \Accum_i_reg[34] ,
    \Accum_i_reg[34]_0 ,
    rvalid_reg,
    Q,
    p_1_in,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ,
    p_1_in__0,
    \GEN_ARSIZE_AXI4.Num_RLasts_En_reg ,
    Metrics_Cnt_En_Int,
    \GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ,
    id_matched3_return,
    \Count_Out_i_reg[32] ,
    \Accum_i_reg[34]_1 ,
    rst_int_n_reg_0,
    wr_latency_start,
    Wtrans_Cnt_En0,
    id_matched0_return,
    \Rd_Latency_Fifo_Wr_Data_reg[32] ,
    Rtrans_Cnt_En0,
    Read_Latency_One,
    Rd_Latency_Fifo_Rd_En1,
    Mst_Rd_Idle_Cnt_En0,
    Num_BValids_En0,
    \Count_Out_i_reg[0] ,
    D,
    Sample_Cnt_Ld__0,
    \Count_Out_i_reg[0]_0 ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ,
    \Accum_i_reg[34]_2 ,
    CO,
    \IP2Bus_Data_reg[15]_0 ,
    \Accum_i_reg[34]_3 ,
    Incr_by_1_reg,
    \IP2Bus_Data_reg[15]_1 ,
    \Accum_i_reg[34]_4 ,
    Incr_by_1_reg_0,
    \IP2Bus_Data_reg[15]_2 ,
    \Accum_i_reg[34]_5 ,
    Incr_by_1_reg_1,
    \IP2Bus_Data_reg[15]_3 ,
    \Accum_i_reg[34]_6 ,
    Incr_by_1_reg_2,
    \IP2Bus_Data_reg[15]_4 ,
    \Accum_i_reg[34]_7 ,
    Incr_by_1_reg_3,
    \IP2Bus_Data_reg[15]_5 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    Add_in_Valid,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_1 ,
    \IP2Bus_Data_reg[21]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    Add_in_Valid_0,
    \GEN_MUX_N_CNT.accumulate_reg ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_2 ,
    \IP2Bus_Data_reg[29]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ,
    Add_in_Valid_1,
    \GEN_MUX_N_CNT.accumulate_reg_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_3 ,
    \IP2Bus_Data_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ,
    Add_in_Valid_2,
    \GEN_MUX_N_CNT.accumulate_reg_1 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_4 ,
    \IP2Bus_Data_reg[13]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ,
    Add_in_Valid_3,
    \GEN_MUX_N_CNT.accumulate_reg_2 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_5 ,
    \IP2Bus_Data_reg[21]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ,
    Add_in_Valid_4,
    \GEN_MUX_N_CNT.accumulate_reg_3 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[1] ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_2 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_4 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_6 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_8 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_9 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_10 ,
    Incr_by_1_reg_4,
    \IP2Bus_Data_reg[15]_6 ,
    \Accum_i_reg[34]_8 ,
    Incr_by_1_reg_5,
    \IP2Bus_Data_reg[15]_7 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_5 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ,
    Add_in_Valid_5,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_7 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_6 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ,
    Add_in_Valid_6,
    \GEN_MUX_N_CNT.accumulate_reg_4 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_11 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_12 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_13 ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_14 ,
    \IP2Bus_Data_sampled_reg[31]_0 ,
    core_aclk,
    s_axi_aclk,
    SR,
    s_out_re,
    p_in_d1_cdc_from_reg0,
    s_out_re_7,
    Bus2IP_RdCE,
    Global_Clk_Cnt_MSB_Rd_En,
    Global_Clk_Cnt_LSB_Rd_En,
    Incr_Reg_Set_Rd_En,
    Samp_Metric_Cnt_Reg_Set_Rd_En,
    Samp_Incr_Reg_Set_Rd_En,
    Metric_Cnt_Reg_Set_Rd_En,
    Control_Set_Wr_En,
    s_axi_wdata,
    Interval_Cnt_En0,
    Addr_3downto0_is_0xC,
    \bus2ip_addr_i_reg[2] ,
    Addr_3downto0_is_0x4,
    Metric_Sel_Reg_1_Rd_En,
    Metric_Sel_Reg_0_Rd_En,
    \bus2ip_addr_i_reg[7] ,
    \bus2ip_addr_i_reg[4] ,
    Global_Clk_Cnt_Set_Rd_En,
    Addr_7downto4_is_0x2,
    Addr_7downto4_is_0x7,
    Addr_7downto4_is_0x6,
    Addr_7downto4_is_0x5,
    Addr_7downto4_is_0x4,
    Addr_7downto4_is_0x3,
    Addr_7downto4_is_0x1,
    Addr_7downto4_is_0x0,
    Rng_Reg_Set_Rd_En,
    Event_Log_Set_Rd_En,
    \bus2ip_addr_i_reg[0] ,
    \bus2ip_addr_i_reg[7]_0 ,
    \bus2ip_addr_i_reg[7]_1 ,
    \bus2ip_addr_i_reg[3] ,
    \bus2ip_addr_i_reg[4]_0 ,
    ID_Mask_Rd_En,
    Latency_ID_Rd_En,
    Control_Set_Rd_En,
    \bus2ip_addr_i_reg[6] ,
    \bus2ip_addr_i_reg[6]_0 ,
    \bus2ip_addr_i_reg[5] ,
    E,
    Global_Intr_En_reg_0,
    s_axi_rready,
    rvalid_reg_0,
    Num_BValids_En,
    \dout_reg[0] ,
    \dout_reg[0]_0 ,
    slot_0_axi_rlast,
    slot_0_axi_rready,
    slot_0_axi_rvalid,
    Ext_Trig_Metric_en,
    S0_S_Null_Byte_Cnt,
    rst_int_n,
    slot_0_axi_arid,
    \ARID_reg_reg[15] ,
    Sample_Interval_Cnt_Lapse,
    core_aresetn,
    slot_0_axi_awready,
    slot_0_axi_awvalid,
    Wr_Add_Issue_reg,
    Rd_Add_Issue_reg,
    slot_0_axi_arvalid_0,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    Rd_Latency_Fifo_Empty,
    rid_match_reg,
    First_Read_reg_reg,
    slot_0_axi_awid,
    slot_0_axi_bready,
    slot_0_axi_bvalid,
    slot_0_axi_rid,
    slot_0_axi_bid,
    \Count_Out_i_reg[0]_1 ,
    \Count_Out_i_reg[31] ,
    capture_event_sync,
    accumulate,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    accumulate_8,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_0 ,
    accumulate_9,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_1 ,
    accumulate_10,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_2 ,
    accumulate_11,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_3 ,
    accumulate_12,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_4 ,
    FSWI_Rd_Vld_reg,
    S0_Read_Byte_Cnt_En,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ,
    Write_Latency_En,
    Slv_Wr_Idle_Cnt_En,
    Mst_Rd_Idle_Cnt_En,
    External_Event_Cnt_En,
    S0_Read_Latency,
    FBC_Rd_Vld_reg_rep__0,
    \Min_Write_Latency_Int_reg[31] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ,
    FBC_Rd_Vld_reg_rep__0_0,
    \Max_Read_Latency_Int_reg[31] ,
    \Max_Write_Latency_Int_reg[31] ,
    FBC_Rd_Vld_reg_rep__0_1,
    FBC_Rd_Vld_reg_rep__0_2,
    FBC_Rd_Vld_reg_rep__0_3,
    FBC_Rd_Vld_reg_rep__0_4,
    FBC_Rd_Vld_reg_rep__0_5,
    FBC_Rd_Vld_reg_rep__0_6,
    FBC_Rd_Vld_reg_rep__0_7,
    FBC_Rd_Vld_reg_rep__0_8,
    FBC_Rd_Vld_reg_rep__0_9,
    FBC_Rd_Vld_reg_rep__0_10,
    FBC_Rd_Vld_reg_rep__0_11,
    FBC_Rd_Vld_reg_rep__0_12,
    FBC_Rd_Vld_reg_rep__0_13,
    FBC_Rd_Vld_reg_rep__0_14,
    FBC_Rd_Vld_reg,
    FBC_Rd_Vld_reg_0,
    FBC_Rd_Vld_reg_1,
    FBC_Rd_Vld_reg_2,
    FBC_Rd_Vld_reg_3,
    FBC_Rd_Vld_reg_4,
    FBC_Rd_Vld_reg_5,
    FBC_Rd_Vld_reg_6,
    FBC_Rd_Vld_reg_7,
    FBC_Rd_Vld_reg_8,
    FBC_Rd_Vld_reg_9,
    FBC_Rd_Vld_reg_10,
    FBC_Rd_Vld_reg_11,
    FBC_Rd_Vld_reg_12,
    FBC_Rd_Vld_reg_13,
    FBC_Rd_Vld_reg_14,
    FBC_Rd_Vld_reg_15,
    FBC_Rd_Vld_reg_16,
    \dout_reg[17] ,
    \dout_reg[18] ,
    \dout_reg[19] ,
    \dout_reg[20] ,
    \dout_reg[21] ,
    \dout_reg[22] ,
    \dout_reg[23] ,
    \dout_reg[24] ,
    \dout_reg[25] ,
    \dout_reg[26] ,
    \dout_reg[27] ,
    \dout_reg[28] ,
    \dout_reg[29] ,
    \dout_reg[30] ,
    \dout_reg[31] ,
    \Min_Read_Latency_Int_reg[31] ,
    \Write_Latency_Int_reg[31] ,
    FSWI_Rd_Vld_reg_0,
    FSWI_Rd_Vld_reg_1,
    FSWI_Rd_Vld_reg_2,
    FSWI_Rd_Vld_reg_3,
    FSWI_Rd_Vld_reg_4,
    FSWI_Rd_Vld_reg_5,
    FSWI_Rd_Vld_reg_6,
    FSWI_Rd_Vld_reg_7,
    FSWI_Rd_Vld_reg_8,
    FSWI_Rd_Vld_reg_9,
    FSWI_Rd_Vld_reg_10,
    FSWI_Rd_Vld_reg_11,
    FSWI_Rd_Vld_reg_12,
    FSWI_Rd_Vld_reg_13,
    FSWI_Rd_Vld_reg_14,
    FSWI_Rd_Vld_reg_15,
    FSWI_Rd_Vld_reg_16,
    FSWI_Rd_Vld_reg_17,
    FSWI_Rd_Vld_reg_18,
    FSWI_Rd_Vld_reg_19,
    FSWI_Rd_Vld_reg_20,
    FSWI_Rd_Vld_reg_21,
    FSWI_Rd_Vld_reg_22,
    FSWI_Rd_Vld_reg_23,
    FSWI_Rd_Vld_reg_24,
    FSWI_Rd_Vld_reg_25,
    FSWI_Rd_Vld_reg_26,
    FSWI_Rd_Vld_reg_27,
    FSWI_Rd_Vld_reg_28,
    FSWI_Rd_Vld_reg_29,
    FSWI_Rd_Vld_reg_30,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ,
    \dout_reg[0]_1 ,
    Write_Latency_En_Int_reg,
    \dout_reg[17]_0 ,
    \dout_reg[18]_0 ,
    \dout_reg[19]_0 ,
    \dout_reg[20]_0 ,
    \dout_reg[21]_0 ,
    \dout_reg[22]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[24]_0 ,
    \dout_reg[25]_0 ,
    \dout_reg[26]_0 ,
    \dout_reg[27]_0 ,
    \dout_reg[28]_0 ,
    \dout_reg[29]_0 ,
    \dout_reg[30]_0 ,
    \dout_reg[31]_0 ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ,
    \dout_reg[0]_2 ,
    Write_Latency_En_Int_reg_0,
    \dout_reg[17]_1 ,
    \dout_reg[18]_1 ,
    \dout_reg[19]_1 ,
    \dout_reg[20]_1 ,
    \dout_reg[21]_1 ,
    \dout_reg[22]_1 ,
    \dout_reg[23]_1 ,
    \dout_reg[24]_1 ,
    \dout_reg[25]_1 ,
    \dout_reg[26]_1 ,
    \dout_reg[27]_1 ,
    \dout_reg[28]_1 ,
    \dout_reg[29]_1 ,
    \dout_reg[30]_1 ,
    \dout_reg[31]_1 ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ,
    \dout_reg[0]_3 ,
    Write_Latency_En_Int_reg_1,
    \dout_reg[17]_2 ,
    \dout_reg[18]_2 ,
    \dout_reg[19]_2 ,
    \dout_reg[20]_2 ,
    \dout_reg[21]_2 ,
    \dout_reg[22]_2 ,
    \dout_reg[23]_2 ,
    \dout_reg[24]_2 ,
    \dout_reg[25]_2 ,
    \dout_reg[26]_2 ,
    \dout_reg[27]_2 ,
    \dout_reg[28]_2 ,
    \dout_reg[29]_2 ,
    \dout_reg[30]_2 ,
    \dout_reg[31]_2 ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ,
    \dout_reg[0]_4 ,
    Write_Latency_En_Int_reg_2,
    \dout_reg[17]_3 ,
    \dout_reg[18]_3 ,
    \dout_reg[19]_3 ,
    \dout_reg[20]_3 ,
    \dout_reg[21]_3 ,
    \dout_reg[22]_3 ,
    \dout_reg[23]_3 ,
    \dout_reg[24]_3 ,
    \dout_reg[25]_3 ,
    \dout_reg[26]_3 ,
    \dout_reg[27]_3 ,
    \dout_reg[28]_3 ,
    \dout_reg[29]_3 ,
    \dout_reg[30]_3 ,
    \dout_reg[31]_3 ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ,
    \dout_reg[0]_5 ,
    Write_Latency_En_Int_reg_3,
    \dout_reg[17]_4 ,
    \dout_reg[18]_4 ,
    \dout_reg[19]_4 ,
    \dout_reg[20]_4 ,
    \dout_reg[21]_4 ,
    \dout_reg[22]_4 ,
    \dout_reg[23]_4 ,
    \dout_reg[24]_4 ,
    \dout_reg[25]_4 ,
    \dout_reg[26]_4 ,
    \dout_reg[27]_4 ,
    \dout_reg[28]_4 ,
    \dout_reg[29]_4 ,
    \dout_reg[30]_4 ,
    \dout_reg[31]_4 ,
    accumulate_13,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_5 ,
    accumulate_14,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_6 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ,
    \dout_reg[17]_5 ,
    \dout_reg[18]_5 ,
    \dout_reg[19]_5 ,
    \dout_reg[20]_5 ,
    \dout_reg[21]_5 ,
    \dout_reg[22]_5 ,
    \dout_reg[23]_5 ,
    \dout_reg[24]_5 ,
    \dout_reg[25]_5 ,
    \dout_reg[26]_5 ,
    \dout_reg[27]_5 ,
    \dout_reg[28]_5 ,
    \dout_reg[29]_5 ,
    \dout_reg[30]_5 ,
    \dout_reg[31]_5 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]_0 ,
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ,
    \dout_reg[0]_6 ,
    Write_Latency_En_Int_reg_4,
    \dout_reg[17]_6 ,
    \dout_reg[18]_6 ,
    \dout_reg[19]_6 ,
    \dout_reg[20]_6 ,
    \dout_reg[21]_6 ,
    \dout_reg[22]_6 ,
    \dout_reg[23]_6 ,
    \dout_reg[24]_6 ,
    \dout_reg[25]_6 ,
    \dout_reg[26]_6 ,
    \dout_reg[27]_6 ,
    \dout_reg[28]_6 ,
    \dout_reg[29]_6 ,
    \dout_reg[30]_6 ,
    \dout_reg[31]_6 ,
    \bus2ip_addr_i_reg[9] ,
    \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ,
    \Incrementer_reg[31] ,
    \Accum_i_reg[34]_9 ,
    \Incrementer_reg[31]_0 ,
    \Accum_i_reg[34]_10 ,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ,
    \Incrementer_reg[31]_1 ,
    \Accum_i_reg[34]_11 ,
    \Incrementer_reg[31]_2 ,
    \Accum_i_reg[34]_12 ,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ,
    \Incrementer_reg[31]_3 ,
    \Accum_i_reg[34]_13 ,
    \Incrementer_reg[31]_4 ,
    \Accum_i_reg[34]_14 ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ,
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 ,
    \Incrementer_reg[31]_5 ,
    \Accum_i_reg[34]_15 ,
    \Incrementer_reg[31]_6 ,
    \Accum_i_reg[34]_16 ,
    \bus2ip_addr_i_reg[4]_1 ,
    \bus2ip_addr_i_reg[4]_2 ,
    \bus2ip_addr_i_reg[5]_0 ,
    \bus2ip_addr_i_reg[7]_2 ,
    \bus2ip_addr_i_reg[4]_3 ,
    \bus2ip_addr_i_reg[4]_4 ,
    \bus2ip_addr_i_reg[5]_1 ,
    \bus2ip_addr_i_reg[5]_2 ,
    \bus2ip_addr_i_reg[5]_3 ,
    \bus2ip_addr_i_reg[5]_4 ,
    \bus2ip_addr_i_reg[5]_5 ,
    \bus2ip_addr_i_reg[5]_6 ,
    \bus2ip_addr_i_reg[7]_3 ,
    \Count_Out_i_reg[31]_0 ,
    s_axi_aresetn,
    \IER_reg[12] ,
    Intr_Reg_ISR);
  output out;
  output s_out_d6_reg;
  output \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ;
  output s_out_d1_cdc_to_reg;
  output s_out_d5_reg;
  output s_out_d6_reg_0;
  output [0:0]s_level_out_bus_d6;
  output Metrics_Cnt_En;
  output rst_int_n_reg;
  output Use_Ext_Trig;
  output En_Id_Based_sync;
  output Wr_Lat_Start;
  output Wr_Lat_End;
  output Rd_Lat_Start;
  output Rd_Lat_End;
  output Global_Clk_Cnt_En_sync;
  output Global_Clk_Cnt_Reset_sync;
  output Interval_Cnt_En;
  output [0:0]\IP2Bus_Data_sampled_reg[31] ;
  output Global_Intr_En;
  output \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ;
  output \Accum_i_reg[34] ;
  output \Accum_i_reg[34]_0 ;
  output rvalid_reg;
  output [2:0]Q;
  output p_1_in;
  output [2:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  output p_1_in__0;
  output \GEN_ARSIZE_AXI4.Num_RLasts_En_reg ;
  output Metrics_Cnt_En_Int;
  output \GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ;
  output id_matched3_return;
  output [0:0]\Count_Out_i_reg[32] ;
  output [1:0]\Accum_i_reg[34]_1 ;
  output rst_int_n_reg_0;
  output wr_latency_start;
  output Wtrans_Cnt_En0;
  output id_matched0_return;
  output [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  output Rtrans_Cnt_En0;
  output Read_Latency_One;
  output Rd_Latency_Fifo_Rd_En1;
  output Mst_Rd_Idle_Cnt_En0;
  output Num_BValids_En0;
  output [0:0]\Count_Out_i_reg[0] ;
  output [31:0]D;
  output Sample_Cnt_Ld__0;
  output [0:0]\Count_Out_i_reg[0]_0 ;
  output [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  output [0:0]\Accum_i_reg[34]_2 ;
  output [0:0]CO;
  output [15:0]\IP2Bus_Data_reg[15]_0 ;
  output [0:0]\Accum_i_reg[34]_3 ;
  output [0:0]Incr_by_1_reg;
  output [15:0]\IP2Bus_Data_reg[15]_1 ;
  output [0:0]\Accum_i_reg[34]_4 ;
  output [0:0]Incr_by_1_reg_0;
  output [15:0]\IP2Bus_Data_reg[15]_2 ;
  output [0:0]\Accum_i_reg[34]_5 ;
  output [0:0]Incr_by_1_reg_1;
  output [15:0]\IP2Bus_Data_reg[15]_3 ;
  output [0:0]\Accum_i_reg[34]_6 ;
  output [0:0]Incr_by_1_reg_2;
  output [15:0]\IP2Bus_Data_reg[15]_4 ;
  output [0:0]\Accum_i_reg[34]_7 ;
  output [0:0]Incr_by_1_reg_3;
  output [15:0]\IP2Bus_Data_reg[15]_5 ;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  output Add_in_Valid;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_1 ;
  output [4:0]\IP2Bus_Data_reg[21]_0 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  output Add_in_Valid_0;
  output \GEN_MUX_N_CNT.accumulate_reg ;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_2 ;
  output [4:0]\IP2Bus_Data_reg[29]_0 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  output Add_in_Valid_1;
  output \GEN_MUX_N_CNT.accumulate_reg_0 ;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_3 ;
  output [4:0]\IP2Bus_Data_reg[5]_0 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  output Add_in_Valid_2;
  output \GEN_MUX_N_CNT.accumulate_reg_1 ;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_4 ;
  output [4:0]\IP2Bus_Data_reg[13]_0 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  output Add_in_Valid_3;
  output \GEN_MUX_N_CNT.accumulate_reg_2 ;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_5 ;
  output [4:0]\IP2Bus_Data_reg[21]_1 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  output Add_in_Valid_4;
  output \GEN_MUX_N_CNT.accumulate_reg_3 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1] ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_2 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_4 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_6 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_7 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_8 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_9 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_10 ;
  output [0:0]Incr_by_1_reg_4;
  output [15:0]\IP2Bus_Data_reg[15]_6 ;
  output [0:0]\Accum_i_reg[34]_8 ;
  output [0:0]Incr_by_1_reg_5;
  output [15:0]\IP2Bus_Data_reg[15]_7 ;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_6 ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ;
  output Add_in_Valid_5;
  output [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_7 ;
  output [4:0]\GEN_MUX_N_CNT.Add_in_Valid_reg ;
  output [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ;
  output Add_in_Valid_6;
  output \GEN_MUX_N_CNT.accumulate_reg_4 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_11 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_12 ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_13 ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_14 ;
  output [31:0]\IP2Bus_Data_sampled_reg[31]_0 ;
  input core_aclk;
  input s_axi_aclk;
  input [0:0]SR;
  input s_out_re;
  input p_in_d1_cdc_from_reg0;
  input s_out_re_7;
  input Bus2IP_RdCE;
  input Global_Clk_Cnt_MSB_Rd_En;
  input Global_Clk_Cnt_LSB_Rd_En;
  input Incr_Reg_Set_Rd_En;
  input Samp_Metric_Cnt_Reg_Set_Rd_En;
  input Samp_Incr_Reg_Set_Rd_En;
  input Metric_Cnt_Reg_Set_Rd_En;
  input Control_Set_Wr_En;
  input [31:0]s_axi_wdata;
  input Interval_Cnt_En0;
  input Addr_3downto0_is_0xC;
  input \bus2ip_addr_i_reg[2] ;
  input Addr_3downto0_is_0x4;
  input Metric_Sel_Reg_1_Rd_En;
  input Metric_Sel_Reg_0_Rd_En;
  input \bus2ip_addr_i_reg[7] ;
  input \bus2ip_addr_i_reg[4] ;
  input Global_Clk_Cnt_Set_Rd_En;
  input Addr_7downto4_is_0x2;
  input Addr_7downto4_is_0x7;
  input Addr_7downto4_is_0x6;
  input Addr_7downto4_is_0x5;
  input Addr_7downto4_is_0x4;
  input Addr_7downto4_is_0x3;
  input Addr_7downto4_is_0x1;
  input Addr_7downto4_is_0x0;
  input Rng_Reg_Set_Rd_En;
  input Event_Log_Set_Rd_En;
  input \bus2ip_addr_i_reg[0] ;
  input \bus2ip_addr_i_reg[7]_0 ;
  input \bus2ip_addr_i_reg[7]_1 ;
  input \bus2ip_addr_i_reg[3] ;
  input \bus2ip_addr_i_reg[4]_0 ;
  input ID_Mask_Rd_En;
  input Latency_ID_Rd_En;
  input Control_Set_Rd_En;
  input \bus2ip_addr_i_reg[6] ;
  input \bus2ip_addr_i_reg[6]_0 ;
  input \bus2ip_addr_i_reg[5] ;
  input [0:0]E;
  input Global_Intr_En_reg_0;
  input s_axi_rready;
  input rvalid_reg_0;
  input Num_BValids_En;
  input \dout_reg[0] ;
  input \dout_reg[0]_0 ;
  input slot_0_axi_rlast;
  input slot_0_axi_rready;
  input slot_0_axi_rvalid;
  input Ext_Trig_Metric_en;
  input [0:0]S0_S_Null_Byte_Cnt;
  input rst_int_n;
  input [15:0]slot_0_axi_arid;
  input [15:0]\ARID_reg_reg[15] ;
  input Sample_Interval_Cnt_Lapse;
  input core_aresetn;
  input slot_0_axi_awready;
  input slot_0_axi_awvalid;
  input Wr_Add_Issue_reg;
  input Rd_Add_Issue_reg;
  input [0:0]slot_0_axi_arvalid_0;
  input slot_0_axi_arvalid;
  input slot_0_axi_arready;
  input Rd_Latency_Fifo_Empty;
  input rid_match_reg;
  input First_Read_reg_reg;
  input [15:0]slot_0_axi_awid;
  input slot_0_axi_bready;
  input slot_0_axi_bvalid;
  input [15:0]slot_0_axi_rid;
  input [15:0]slot_0_axi_bid;
  input [0:0]\Count_Out_i_reg[0]_1 ;
  input [30:0]\Count_Out_i_reg[31] ;
  input capture_event_sync;
  input accumulate;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15] ;
  input accumulate_8;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  input accumulate_9;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_1 ;
  input accumulate_10;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_2 ;
  input accumulate_11;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_3 ;
  input accumulate_12;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_4 ;
  input FSWI_Rd_Vld_reg;
  input S0_Read_Byte_Cnt_En;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  input Write_Latency_En;
  input Slv_Wr_Idle_Cnt_En;
  input Mst_Rd_Idle_Cnt_En;
  input External_Event_Cnt_En;
  input [31:0]S0_Read_Latency;
  input FBC_Rd_Vld_reg_rep__0;
  input [31:0]\Min_Write_Latency_Int_reg[31] ;
  input [16:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  input FBC_Rd_Vld_reg_rep__0_0;
  input [31:0]\Max_Read_Latency_Int_reg[31] ;
  input [31:0]\Max_Write_Latency_Int_reg[31] ;
  input FBC_Rd_Vld_reg_rep__0_1;
  input FBC_Rd_Vld_reg_rep__0_2;
  input FBC_Rd_Vld_reg_rep__0_3;
  input FBC_Rd_Vld_reg_rep__0_4;
  input FBC_Rd_Vld_reg_rep__0_5;
  input FBC_Rd_Vld_reg_rep__0_6;
  input FBC_Rd_Vld_reg_rep__0_7;
  input FBC_Rd_Vld_reg_rep__0_8;
  input FBC_Rd_Vld_reg_rep__0_9;
  input FBC_Rd_Vld_reg_rep__0_10;
  input FBC_Rd_Vld_reg_rep__0_11;
  input FBC_Rd_Vld_reg_rep__0_12;
  input FBC_Rd_Vld_reg_rep__0_13;
  input FBC_Rd_Vld_reg_rep__0_14;
  input FBC_Rd_Vld_reg;
  input FBC_Rd_Vld_reg_0;
  input FBC_Rd_Vld_reg_1;
  input FBC_Rd_Vld_reg_2;
  input FBC_Rd_Vld_reg_3;
  input FBC_Rd_Vld_reg_4;
  input FBC_Rd_Vld_reg_5;
  input FBC_Rd_Vld_reg_6;
  input FBC_Rd_Vld_reg_7;
  input FBC_Rd_Vld_reg_8;
  input FBC_Rd_Vld_reg_9;
  input FBC_Rd_Vld_reg_10;
  input FBC_Rd_Vld_reg_11;
  input FBC_Rd_Vld_reg_12;
  input FBC_Rd_Vld_reg_13;
  input FBC_Rd_Vld_reg_14;
  input FBC_Rd_Vld_reg_15;
  input FBC_Rd_Vld_reg_16;
  input \dout_reg[17] ;
  input \dout_reg[18] ;
  input \dout_reg[19] ;
  input \dout_reg[20] ;
  input \dout_reg[21] ;
  input \dout_reg[22] ;
  input \dout_reg[23] ;
  input \dout_reg[24] ;
  input \dout_reg[25] ;
  input \dout_reg[26] ;
  input \dout_reg[27] ;
  input \dout_reg[28] ;
  input \dout_reg[29] ;
  input \dout_reg[30] ;
  input \dout_reg[31] ;
  input [31:0]\Min_Read_Latency_Int_reg[31] ;
  input [31:0]\Write_Latency_Int_reg[31] ;
  input FSWI_Rd_Vld_reg_0;
  input FSWI_Rd_Vld_reg_1;
  input FSWI_Rd_Vld_reg_2;
  input FSWI_Rd_Vld_reg_3;
  input FSWI_Rd_Vld_reg_4;
  input FSWI_Rd_Vld_reg_5;
  input FSWI_Rd_Vld_reg_6;
  input FSWI_Rd_Vld_reg_7;
  input FSWI_Rd_Vld_reg_8;
  input FSWI_Rd_Vld_reg_9;
  input FSWI_Rd_Vld_reg_10;
  input FSWI_Rd_Vld_reg_11;
  input FSWI_Rd_Vld_reg_12;
  input FSWI_Rd_Vld_reg_13;
  input FSWI_Rd_Vld_reg_14;
  input FSWI_Rd_Vld_reg_15;
  input FSWI_Rd_Vld_reg_16;
  input FSWI_Rd_Vld_reg_17;
  input FSWI_Rd_Vld_reg_18;
  input FSWI_Rd_Vld_reg_19;
  input FSWI_Rd_Vld_reg_20;
  input FSWI_Rd_Vld_reg_21;
  input FSWI_Rd_Vld_reg_22;
  input FSWI_Rd_Vld_reg_23;
  input FSWI_Rd_Vld_reg_24;
  input FSWI_Rd_Vld_reg_25;
  input FSWI_Rd_Vld_reg_26;
  input FSWI_Rd_Vld_reg_27;
  input FSWI_Rd_Vld_reg_28;
  input FSWI_Rd_Vld_reg_29;
  input FSWI_Rd_Vld_reg_30;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  input \dout_reg[0]_1 ;
  input Write_Latency_En_Int_reg;
  input \dout_reg[17]_0 ;
  input \dout_reg[18]_0 ;
  input \dout_reg[19]_0 ;
  input \dout_reg[20]_0 ;
  input \dout_reg[21]_0 ;
  input \dout_reg[22]_0 ;
  input \dout_reg[23]_0 ;
  input \dout_reg[24]_0 ;
  input \dout_reg[25]_0 ;
  input \dout_reg[26]_0 ;
  input \dout_reg[27]_0 ;
  input \dout_reg[28]_0 ;
  input \dout_reg[29]_0 ;
  input \dout_reg[30]_0 ;
  input \dout_reg[31]_0 ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  input \dout_reg[0]_2 ;
  input Write_Latency_En_Int_reg_0;
  input \dout_reg[17]_1 ;
  input \dout_reg[18]_1 ;
  input \dout_reg[19]_1 ;
  input \dout_reg[20]_1 ;
  input \dout_reg[21]_1 ;
  input \dout_reg[22]_1 ;
  input \dout_reg[23]_1 ;
  input \dout_reg[24]_1 ;
  input \dout_reg[25]_1 ;
  input \dout_reg[26]_1 ;
  input \dout_reg[27]_1 ;
  input \dout_reg[28]_1 ;
  input \dout_reg[29]_1 ;
  input \dout_reg[30]_1 ;
  input \dout_reg[31]_1 ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  input \dout_reg[0]_3 ;
  input Write_Latency_En_Int_reg_1;
  input \dout_reg[17]_2 ;
  input \dout_reg[18]_2 ;
  input \dout_reg[19]_2 ;
  input \dout_reg[20]_2 ;
  input \dout_reg[21]_2 ;
  input \dout_reg[22]_2 ;
  input \dout_reg[23]_2 ;
  input \dout_reg[24]_2 ;
  input \dout_reg[25]_2 ;
  input \dout_reg[26]_2 ;
  input \dout_reg[27]_2 ;
  input \dout_reg[28]_2 ;
  input \dout_reg[29]_2 ;
  input \dout_reg[30]_2 ;
  input \dout_reg[31]_2 ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  input \dout_reg[0]_4 ;
  input Write_Latency_En_Int_reg_2;
  input \dout_reg[17]_3 ;
  input \dout_reg[18]_3 ;
  input \dout_reg[19]_3 ;
  input \dout_reg[20]_3 ;
  input \dout_reg[21]_3 ;
  input \dout_reg[22]_3 ;
  input \dout_reg[23]_3 ;
  input \dout_reg[24]_3 ;
  input \dout_reg[25]_3 ;
  input \dout_reg[26]_3 ;
  input \dout_reg[27]_3 ;
  input \dout_reg[28]_3 ;
  input \dout_reg[29]_3 ;
  input \dout_reg[30]_3 ;
  input \dout_reg[31]_3 ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  input \dout_reg[0]_5 ;
  input Write_Latency_En_Int_reg_3;
  input \dout_reg[17]_4 ;
  input \dout_reg[18]_4 ;
  input \dout_reg[19]_4 ;
  input \dout_reg[20]_4 ;
  input \dout_reg[21]_4 ;
  input \dout_reg[22]_4 ;
  input \dout_reg[23]_4 ;
  input \dout_reg[24]_4 ;
  input \dout_reg[25]_4 ;
  input \dout_reg[26]_4 ;
  input \dout_reg[27]_4 ;
  input \dout_reg[28]_4 ;
  input \dout_reg[29]_4 ;
  input \dout_reg[30]_4 ;
  input \dout_reg[31]_4 ;
  input accumulate_13;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_5 ;
  input accumulate_14;
  input \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ;
  input [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_6 ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  input \dout_reg[17]_5 ;
  input \dout_reg[18]_5 ;
  input \dout_reg[19]_5 ;
  input \dout_reg[20]_5 ;
  input \dout_reg[21]_5 ;
  input \dout_reg[22]_5 ;
  input \dout_reg[23]_5 ;
  input \dout_reg[24]_5 ;
  input \dout_reg[25]_5 ;
  input \dout_reg[26]_5 ;
  input \dout_reg[27]_5 ;
  input \dout_reg[28]_5 ;
  input \dout_reg[29]_5 ;
  input \dout_reg[30]_5 ;
  input \dout_reg[31]_5 ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]_0 ;
  input \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  input \dout_reg[0]_6 ;
  input Write_Latency_En_Int_reg_4;
  input \dout_reg[17]_6 ;
  input \dout_reg[18]_6 ;
  input \dout_reg[19]_6 ;
  input \dout_reg[20]_6 ;
  input \dout_reg[21]_6 ;
  input \dout_reg[22]_6 ;
  input \dout_reg[23]_6 ;
  input \dout_reg[24]_6 ;
  input \dout_reg[25]_6 ;
  input \dout_reg[26]_6 ;
  input \dout_reg[27]_6 ;
  input \dout_reg[28]_6 ;
  input \dout_reg[29]_6 ;
  input \dout_reg[30]_6 ;
  input \dout_reg[31]_6 ;
  input [7:0]\bus2ip_addr_i_reg[9] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  input [31:0]\Incrementer_reg[31] ;
  input [31:0]\Accum_i_reg[34]_9 ;
  input [31:0]\Incrementer_reg[31]_0 ;
  input [31:0]\Accum_i_reg[34]_10 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  input [31:0]\Incrementer_reg[31]_1 ;
  input [31:0]\Accum_i_reg[34]_11 ;
  input [31:0]\Incrementer_reg[31]_2 ;
  input [31:0]\Accum_i_reg[34]_12 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  input [31:0]\Incrementer_reg[31]_3 ;
  input [31:0]\Accum_i_reg[34]_13 ;
  input [31:0]\Incrementer_reg[31]_4 ;
  input [31:0]\Accum_i_reg[34]_14 ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  input [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 ;
  input [31:0]\Incrementer_reg[31]_5 ;
  input [31:0]\Accum_i_reg[34]_15 ;
  input [31:0]\Incrementer_reg[31]_6 ;
  input [31:0]\Accum_i_reg[34]_16 ;
  input [0:0]\bus2ip_addr_i_reg[4]_1 ;
  input [0:0]\bus2ip_addr_i_reg[4]_2 ;
  input [0:0]\bus2ip_addr_i_reg[5]_0 ;
  input [0:0]\bus2ip_addr_i_reg[7]_2 ;
  input [0:0]\bus2ip_addr_i_reg[4]_3 ;
  input [0:0]\bus2ip_addr_i_reg[4]_4 ;
  input [0:0]\bus2ip_addr_i_reg[5]_1 ;
  input [0:0]\bus2ip_addr_i_reg[5]_2 ;
  input [0:0]\bus2ip_addr_i_reg[5]_3 ;
  input [0:0]\bus2ip_addr_i_reg[5]_4 ;
  input [0:0]\bus2ip_addr_i_reg[5]_5 ;
  input [0:0]\bus2ip_addr_i_reg[5]_6 ;
  input [0:0]\bus2ip_addr_i_reg[7]_3 ;
  input [31:0]\Count_Out_i_reg[31]_0 ;
  input s_axi_aresetn;
  input [11:0]\IER_reg[12] ;
  input [9:0]Intr_Reg_ISR;

  wire [15:0]\ARID_reg_reg[15] ;
  wire \Accum_i_reg[34] ;
  wire \Accum_i_reg[34]_0 ;
  wire [1:0]\Accum_i_reg[34]_1 ;
  wire [31:0]\Accum_i_reg[34]_10 ;
  wire [31:0]\Accum_i_reg[34]_11 ;
  wire [31:0]\Accum_i_reg[34]_12 ;
  wire [31:0]\Accum_i_reg[34]_13 ;
  wire [31:0]\Accum_i_reg[34]_14 ;
  wire [31:0]\Accum_i_reg[34]_15 ;
  wire [31:0]\Accum_i_reg[34]_16 ;
  wire [0:0]\Accum_i_reg[34]_2 ;
  wire [0:0]\Accum_i_reg[34]_3 ;
  wire [0:0]\Accum_i_reg[34]_4 ;
  wire [0:0]\Accum_i_reg[34]_5 ;
  wire [0:0]\Accum_i_reg[34]_6 ;
  wire [0:0]\Accum_i_reg[34]_7 ;
  wire [0:0]\Accum_i_reg[34]_8 ;
  wire [31:0]\Accum_i_reg[34]_9 ;
  wire Add_in_Valid;
  wire Add_in_Valid_0;
  wire Add_in_Valid_1;
  wire Add_in_Valid_2;
  wire Add_in_Valid_3;
  wire Add_in_Valid_4;
  wire Add_in_Valid_5;
  wire Add_in_Valid_6;
  wire Addr_3downto0_is_0x4;
  wire Addr_3downto0_is_0xC;
  wire Addr_7downto4_is_0x0;
  wire Addr_7downto4_is_0x1;
  wire Addr_7downto4_is_0x2;
  wire Addr_7downto4_is_0x3;
  wire Addr_7downto4_is_0x4;
  wire Addr_7downto4_is_0x5;
  wire Addr_7downto4_is_0x6;
  wire Addr_7downto4_is_0x7;
  wire Bus2IP_RdCE;
  wire [0:0]CO;
  wire Control_Set_Rd_En;
  wire Control_Set_Wr_En;
  wire [0:0]\Count_Out_i_reg[0] ;
  wire [0:0]\Count_Out_i_reg[0]_0 ;
  wire [0:0]\Count_Out_i_reg[0]_1 ;
  wire [30:0]\Count_Out_i_reg[31] ;
  wire [31:0]\Count_Out_i_reg[31]_0 ;
  wire [0:0]\Count_Out_i_reg[32] ;
  wire [31:0]D;
  wire [0:0]E;
  wire En_Id_Based_sync;
  wire Event_Log_Set_Rd_En;
  wire Ext_Trig_Metric_en;
  wire External_Event_Cnt_En;
  wire FBC_Rd_Vld_reg;
  wire FBC_Rd_Vld_reg_0;
  wire FBC_Rd_Vld_reg_1;
  wire FBC_Rd_Vld_reg_10;
  wire FBC_Rd_Vld_reg_11;
  wire FBC_Rd_Vld_reg_12;
  wire FBC_Rd_Vld_reg_13;
  wire FBC_Rd_Vld_reg_14;
  wire FBC_Rd_Vld_reg_15;
  wire FBC_Rd_Vld_reg_16;
  wire FBC_Rd_Vld_reg_2;
  wire FBC_Rd_Vld_reg_3;
  wire FBC_Rd_Vld_reg_4;
  wire FBC_Rd_Vld_reg_5;
  wire FBC_Rd_Vld_reg_6;
  wire FBC_Rd_Vld_reg_7;
  wire FBC_Rd_Vld_reg_8;
  wire FBC_Rd_Vld_reg_9;
  wire FBC_Rd_Vld_reg_rep__0;
  wire FBC_Rd_Vld_reg_rep__0_0;
  wire FBC_Rd_Vld_reg_rep__0_1;
  wire FBC_Rd_Vld_reg_rep__0_10;
  wire FBC_Rd_Vld_reg_rep__0_11;
  wire FBC_Rd_Vld_reg_rep__0_12;
  wire FBC_Rd_Vld_reg_rep__0_13;
  wire FBC_Rd_Vld_reg_rep__0_14;
  wire FBC_Rd_Vld_reg_rep__0_2;
  wire FBC_Rd_Vld_reg_rep__0_3;
  wire FBC_Rd_Vld_reg_rep__0_4;
  wire FBC_Rd_Vld_reg_rep__0_5;
  wire FBC_Rd_Vld_reg_rep__0_6;
  wire FBC_Rd_Vld_reg_rep__0_7;
  wire FBC_Rd_Vld_reg_rep__0_8;
  wire FBC_Rd_Vld_reg_rep__0_9;
  wire FSWI_Rd_Vld_reg;
  wire FSWI_Rd_Vld_reg_0;
  wire FSWI_Rd_Vld_reg_1;
  wire FSWI_Rd_Vld_reg_10;
  wire FSWI_Rd_Vld_reg_11;
  wire FSWI_Rd_Vld_reg_12;
  wire FSWI_Rd_Vld_reg_13;
  wire FSWI_Rd_Vld_reg_14;
  wire FSWI_Rd_Vld_reg_15;
  wire FSWI_Rd_Vld_reg_16;
  wire FSWI_Rd_Vld_reg_17;
  wire FSWI_Rd_Vld_reg_18;
  wire FSWI_Rd_Vld_reg_19;
  wire FSWI_Rd_Vld_reg_2;
  wire FSWI_Rd_Vld_reg_20;
  wire FSWI_Rd_Vld_reg_21;
  wire FSWI_Rd_Vld_reg_22;
  wire FSWI_Rd_Vld_reg_23;
  wire FSWI_Rd_Vld_reg_24;
  wire FSWI_Rd_Vld_reg_25;
  wire FSWI_Rd_Vld_reg_26;
  wire FSWI_Rd_Vld_reg_27;
  wire FSWI_Rd_Vld_reg_28;
  wire FSWI_Rd_Vld_reg_29;
  wire FSWI_Rd_Vld_reg_3;
  wire FSWI_Rd_Vld_reg_30;
  wire FSWI_Rd_Vld_reg_4;
  wire FSWI_Rd_Vld_reg_5;
  wire FSWI_Rd_Vld_reg_6;
  wire FSWI_Rd_Vld_reg_7;
  wire FSWI_Rd_Vld_reg_8;
  wire FSWI_Rd_Vld_reg_9;
  wire First_Read_reg_reg;
  wire \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_8_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_BValids_En_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Num_RLasts_En_reg ;
  wire \GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ;
  wire [16:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_10_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_11_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_2_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_3_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_4_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_5_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_6_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_7_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_8_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_9_n_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ;
  wire \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ;
  wire \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]_0 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[2]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[2]_0 ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[2]_0 ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[2]_0 ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[2]_0 ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[2]_0 ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[2]_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_171_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_172_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_173_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_178_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_181_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_182_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_183_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_188_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_191_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_192_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_193_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_198_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_201_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_202_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_203_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_208_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_211_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_212_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_213_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_218_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_221_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_222_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_223_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_228_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_231_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_232_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_233_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_238_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_241_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_242_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_243_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_248_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_251_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_252_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_253_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_258_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_261_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_262_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_263_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_268_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_271_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_272_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_273_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_278_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_281_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_282_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_283_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_288_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_291_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_292_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_293_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_298_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_301_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_302_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_303_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_308_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_311_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_312_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_313_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_318_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_321_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_322_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_323_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_328_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_331_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_332_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_333_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_338_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_341_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_342_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_343_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_348_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_351_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_352_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_353_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_358_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_361_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_362_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_363_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_368_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_371_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_372_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_373_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_378_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_381_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_382_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_383_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_388_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_391_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_392_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_393_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_398_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_401_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_402_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_403_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_408_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_411_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_412_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_413_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ;
  wire \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[10]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[11]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[12]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[13]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[14]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[15]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[17]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[18]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[19]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[1]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[20]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[21]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[22]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[23]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[24]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[25]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[26]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[27]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[28]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[29]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[30]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[3]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[4]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[5]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[6]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[7]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[8]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in[9]_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_10__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_12__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_5__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_7__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__2_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__3_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__4_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__5_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9__6_n_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0 ;
  wire [4:0]\GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_1 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_2 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_3 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_4 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_5 ;
  wire [15:0]\GEN_MUX_N_CNT.Add_in_reg[15]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_10 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_11 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_12 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_13 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_14 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_7 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_8 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_9 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  wire [31:0]\GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.accumulate_reg ;
  wire \GEN_MUX_N_CNT.accumulate_reg_0 ;
  wire \GEN_MUX_N_CNT.accumulate_reg_1 ;
  wire \GEN_MUX_N_CNT.accumulate_reg_2 ;
  wire \GEN_MUX_N_CNT.accumulate_reg_3 ;
  wire \GEN_MUX_N_CNT.accumulate_reg_4 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__3_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__4_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__5_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__6_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__3_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__4_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__5_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__6_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4_n_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4_n_0 ;
  wire [2:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_1 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_2 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_3 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_4 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_5 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_6 ;
  wire [0:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_7 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] ;
  wire [0:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] ;
  wire [31:0]\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] ;
  wire Global_Clk_Cnt_En_sync;
  wire Global_Clk_Cnt_LSB_Rd_En;
  wire Global_Clk_Cnt_MSB_Rd_En;
  wire Global_Clk_Cnt_Reset_sync;
  wire Global_Clk_Cnt_Set_Rd_En;
  wire Global_Intr_En;
  wire Global_Intr_En_reg_0;
  wire ID_Mask_Rd_En;
  wire [11:0]\IER_reg[12] ;
  wire \IP2Bus_Data[10]_i_13_n_0 ;
  wire \IP2Bus_Data[12]_i_12_n_0 ;
  wire \IP2Bus_Data[12]_i_13_n_0 ;
  wire [4:0]\IP2Bus_Data_reg[13]_0 ;
  wire [15:0]\IP2Bus_Data_reg[15]_0 ;
  wire [15:0]\IP2Bus_Data_reg[15]_1 ;
  wire [15:0]\IP2Bus_Data_reg[15]_2 ;
  wire [15:0]\IP2Bus_Data_reg[15]_3 ;
  wire [15:0]\IP2Bus_Data_reg[15]_4 ;
  wire [15:0]\IP2Bus_Data_reg[15]_5 ;
  wire [15:0]\IP2Bus_Data_reg[15]_6 ;
  wire [15:0]\IP2Bus_Data_reg[15]_7 ;
  wire [4:0]\IP2Bus_Data_reg[21]_0 ;
  wire [4:0]\IP2Bus_Data_reg[21]_1 ;
  wire [4:0]\IP2Bus_Data_reg[29]_0 ;
  wire [4:0]\IP2Bus_Data_reg[5]_0 ;
  wire [0:0]\IP2Bus_Data_sampled_reg[31] ;
  wire [31:0]\IP2Bus_Data_sampled_reg[31]_0 ;
  wire Incr_Reg_Set_Rd_En;
  wire Incr_by_1_i_20__0_n_0;
  wire Incr_by_1_i_20__1_n_0;
  wire Incr_by_1_i_20__2_n_0;
  wire Incr_by_1_i_20__3_n_0;
  wire Incr_by_1_i_20__4_n_0;
  wire Incr_by_1_i_20__5_n_0;
  wire Incr_by_1_i_20__6_n_0;
  wire Incr_by_1_i_20_n_0;
  wire Incr_by_1_i_21__0_n_0;
  wire Incr_by_1_i_21__1_n_0;
  wire Incr_by_1_i_21__2_n_0;
  wire Incr_by_1_i_21__3_n_0;
  wire Incr_by_1_i_21__4_n_0;
  wire Incr_by_1_i_21__5_n_0;
  wire Incr_by_1_i_21__6_n_0;
  wire Incr_by_1_i_21_n_0;
  wire Incr_by_1_i_22__0_n_0;
  wire Incr_by_1_i_22__1_n_0;
  wire Incr_by_1_i_22__2_n_0;
  wire Incr_by_1_i_22__3_n_0;
  wire Incr_by_1_i_22__4_n_0;
  wire Incr_by_1_i_22__5_n_0;
  wire Incr_by_1_i_22__6_n_0;
  wire Incr_by_1_i_22_n_0;
  wire Incr_by_1_i_23__0_n_0;
  wire Incr_by_1_i_23__1_n_0;
  wire Incr_by_1_i_23__2_n_0;
  wire Incr_by_1_i_23__3_n_0;
  wire Incr_by_1_i_23__4_n_0;
  wire Incr_by_1_i_23__5_n_0;
  wire Incr_by_1_i_23__6_n_0;
  wire Incr_by_1_i_23_n_0;
  wire Incr_by_1_i_24__0_n_0;
  wire Incr_by_1_i_24__1_n_0;
  wire Incr_by_1_i_24__2_n_0;
  wire Incr_by_1_i_24__3_n_0;
  wire Incr_by_1_i_24__4_n_0;
  wire Incr_by_1_i_24__5_n_0;
  wire Incr_by_1_i_24__6_n_0;
  wire Incr_by_1_i_24_n_0;
  wire Incr_by_1_i_25__0_n_0;
  wire Incr_by_1_i_25__1_n_0;
  wire Incr_by_1_i_25__2_n_0;
  wire Incr_by_1_i_25__3_n_0;
  wire Incr_by_1_i_25__4_n_0;
  wire Incr_by_1_i_25__5_n_0;
  wire Incr_by_1_i_25__6_n_0;
  wire Incr_by_1_i_25_n_0;
  wire Incr_by_1_i_26__0_n_0;
  wire Incr_by_1_i_26__1_n_0;
  wire Incr_by_1_i_26__2_n_0;
  wire Incr_by_1_i_26__3_n_0;
  wire Incr_by_1_i_26__4_n_0;
  wire Incr_by_1_i_26__5_n_0;
  wire Incr_by_1_i_26__6_n_0;
  wire Incr_by_1_i_26_n_0;
  wire Incr_by_1_i_27__0_n_0;
  wire Incr_by_1_i_27__1_n_0;
  wire Incr_by_1_i_27__2_n_0;
  wire Incr_by_1_i_27__3_n_0;
  wire Incr_by_1_i_27__4_n_0;
  wire Incr_by_1_i_27__5_n_0;
  wire Incr_by_1_i_27__6_n_0;
  wire Incr_by_1_i_27_n_0;
  wire Incr_by_1_i_28__0_n_0;
  wire Incr_by_1_i_28__1_n_0;
  wire Incr_by_1_i_28__2_n_0;
  wire Incr_by_1_i_28__3_n_0;
  wire Incr_by_1_i_28__4_n_0;
  wire Incr_by_1_i_28__5_n_0;
  wire Incr_by_1_i_28__6_n_0;
  wire Incr_by_1_i_28_n_0;
  wire Incr_by_1_i_29__0_n_0;
  wire Incr_by_1_i_29__1_n_0;
  wire Incr_by_1_i_29__2_n_0;
  wire Incr_by_1_i_29__3_n_0;
  wire Incr_by_1_i_29__4_n_0;
  wire Incr_by_1_i_29__5_n_0;
  wire Incr_by_1_i_29__6_n_0;
  wire Incr_by_1_i_29_n_0;
  wire Incr_by_1_i_30__0_n_0;
  wire Incr_by_1_i_30__1_n_0;
  wire Incr_by_1_i_30__2_n_0;
  wire Incr_by_1_i_30__3_n_0;
  wire Incr_by_1_i_30__4_n_0;
  wire Incr_by_1_i_30__5_n_0;
  wire Incr_by_1_i_30__6_n_0;
  wire Incr_by_1_i_30_n_0;
  wire Incr_by_1_i_31__0_n_0;
  wire Incr_by_1_i_31__1_n_0;
  wire Incr_by_1_i_31__2_n_0;
  wire Incr_by_1_i_31__3_n_0;
  wire Incr_by_1_i_31__4_n_0;
  wire Incr_by_1_i_31__5_n_0;
  wire Incr_by_1_i_31__6_n_0;
  wire Incr_by_1_i_31_n_0;
  wire Incr_by_1_i_32__0_n_0;
  wire Incr_by_1_i_32__1_n_0;
  wire Incr_by_1_i_32__2_n_0;
  wire Incr_by_1_i_32__3_n_0;
  wire Incr_by_1_i_32__4_n_0;
  wire Incr_by_1_i_32__5_n_0;
  wire Incr_by_1_i_32__6_n_0;
  wire Incr_by_1_i_32_n_0;
  wire Incr_by_1_i_33__0_n_0;
  wire Incr_by_1_i_33__1_n_0;
  wire Incr_by_1_i_33__2_n_0;
  wire Incr_by_1_i_33__3_n_0;
  wire Incr_by_1_i_33__4_n_0;
  wire Incr_by_1_i_33__5_n_0;
  wire Incr_by_1_i_33__6_n_0;
  wire Incr_by_1_i_33_n_0;
  wire Incr_by_1_i_34__0_n_0;
  wire Incr_by_1_i_34__1_n_0;
  wire Incr_by_1_i_34__2_n_0;
  wire Incr_by_1_i_34__3_n_0;
  wire Incr_by_1_i_34__4_n_0;
  wire Incr_by_1_i_34__5_n_0;
  wire Incr_by_1_i_34__6_n_0;
  wire Incr_by_1_i_34_n_0;
  wire Incr_by_1_i_35__0_n_0;
  wire Incr_by_1_i_35__1_n_0;
  wire Incr_by_1_i_35__2_n_0;
  wire Incr_by_1_i_35__3_n_0;
  wire Incr_by_1_i_35__4_n_0;
  wire Incr_by_1_i_35__5_n_0;
  wire Incr_by_1_i_35__6_n_0;
  wire Incr_by_1_i_35_n_0;
  wire [0:0]Incr_by_1_reg;
  wire [0:0]Incr_by_1_reg_0;
  wire [0:0]Incr_by_1_reg_1;
  wire [0:0]Incr_by_1_reg_2;
  wire [0:0]Incr_by_1_reg_3;
  wire [0:0]Incr_by_1_reg_4;
  wire [0:0]Incr_by_1_reg_5;
  wire Incr_by_1_reg_i_3__0_n_1;
  wire Incr_by_1_reg_i_3__0_n_2;
  wire Incr_by_1_reg_i_3__0_n_3;
  wire Incr_by_1_reg_i_3__0_n_5;
  wire Incr_by_1_reg_i_3__0_n_6;
  wire Incr_by_1_reg_i_3__0_n_7;
  wire Incr_by_1_reg_i_3__1_n_1;
  wire Incr_by_1_reg_i_3__1_n_2;
  wire Incr_by_1_reg_i_3__1_n_3;
  wire Incr_by_1_reg_i_3__1_n_5;
  wire Incr_by_1_reg_i_3__1_n_6;
  wire Incr_by_1_reg_i_3__1_n_7;
  wire Incr_by_1_reg_i_3__2_n_1;
  wire Incr_by_1_reg_i_3__2_n_2;
  wire Incr_by_1_reg_i_3__2_n_3;
  wire Incr_by_1_reg_i_3__2_n_5;
  wire Incr_by_1_reg_i_3__2_n_6;
  wire Incr_by_1_reg_i_3__2_n_7;
  wire Incr_by_1_reg_i_3__3_n_1;
  wire Incr_by_1_reg_i_3__3_n_2;
  wire Incr_by_1_reg_i_3__3_n_3;
  wire Incr_by_1_reg_i_3__3_n_5;
  wire Incr_by_1_reg_i_3__3_n_6;
  wire Incr_by_1_reg_i_3__3_n_7;
  wire Incr_by_1_reg_i_3__4_n_1;
  wire Incr_by_1_reg_i_3__4_n_2;
  wire Incr_by_1_reg_i_3__4_n_3;
  wire Incr_by_1_reg_i_3__4_n_5;
  wire Incr_by_1_reg_i_3__4_n_6;
  wire Incr_by_1_reg_i_3__4_n_7;
  wire Incr_by_1_reg_i_3__5_n_1;
  wire Incr_by_1_reg_i_3__5_n_2;
  wire Incr_by_1_reg_i_3__5_n_3;
  wire Incr_by_1_reg_i_3__5_n_5;
  wire Incr_by_1_reg_i_3__5_n_6;
  wire Incr_by_1_reg_i_3__5_n_7;
  wire Incr_by_1_reg_i_3__6_n_1;
  wire Incr_by_1_reg_i_3__6_n_2;
  wire Incr_by_1_reg_i_3__6_n_3;
  wire Incr_by_1_reg_i_3__6_n_5;
  wire Incr_by_1_reg_i_3__6_n_6;
  wire Incr_by_1_reg_i_3__6_n_7;
  wire Incr_by_1_reg_i_3_n_1;
  wire Incr_by_1_reg_i_3_n_2;
  wire Incr_by_1_reg_i_3_n_3;
  wire Incr_by_1_reg_i_3_n_5;
  wire Incr_by_1_reg_i_3_n_6;
  wire Incr_by_1_reg_i_3_n_7;
  wire [31:0]\Incrementer_reg[31] ;
  wire [31:0]\Incrementer_reg[31]_0 ;
  wire [31:0]\Incrementer_reg[31]_1 ;
  wire [31:0]\Incrementer_reg[31]_2 ;
  wire [31:0]\Incrementer_reg[31]_3 ;
  wire [31:0]\Incrementer_reg[31]_4 ;
  wire [31:0]\Incrementer_reg[31]_5 ;
  wire [31:0]\Incrementer_reg[31]_6 ;
  wire Interval_Cnt_En;
  wire Interval_Cnt_En0;
  wire Interval_Cnt_Ld_sync;
  wire [9:0]Intr_Reg_ISR;
  wire Lat_Addr_3downto0_is_0x4;
  wire Lat_Addr_3downto0_is_0x8;
  wire Lat_Addr_3downto0_is_0xC;
  wire Lat_Addr_7downto4_is_0x0;
  wire Lat_Addr_7downto4_is_0x1;
  wire Lat_Addr_7downto4_is_0x2;
  wire Lat_Addr_7downto4_is_0x3;
  wire Lat_Addr_7downto4_is_0x4;
  wire Lat_Addr_7downto4_is_0x5;
  wire Lat_Addr_7downto4_is_0x6;
  wire Lat_Addr_7downto4_is_0x7;
  wire [7:0]Lat_Addr_9downto2_CDC;
  wire Lat_Control_Set_Rd_En;
  wire Lat_Enlog_Reg_Set_Rd_En;
  wire Lat_Event_Log_Set_Rd_En;
  wire [31:0]Lat_Global_Clk_Cnt_LSB_CDCR;
  wire Lat_Global_Clk_Cnt_LSB_Rd_En;
  wire Lat_Global_Clk_Cnt_MSB_Rd_En;
  wire Lat_Global_Clk_Cnt_Set_Rd_En;
  wire Lat_ID_Mask_Rd_En;
  wire Lat_Incr_Reg_Set_Rd_En;
  wire Lat_Intr_Reg_GIE_Rd_En;
  wire Lat_Intr_Reg_IER_Rd_En;
  wire Lat_Intr_Reg_ISR_Rd_En;
  wire Lat_Intr_Reg_Set_Rd_En;
  wire Lat_Latency_ID_Rd_En;
  wire Lat_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Metric_Sel_Reg_0_Rd_En;
  wire Lat_Metric_Sel_Reg_1_Rd_En;
  wire Lat_Rng_Reg_Set_Rd_En;
  wire Lat_Samp_Incr_Reg_Set_Rd_En;
  wire Lat_Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Lat_Sample_Interval_Rd_En;
  wire Lat_Sample_Reg_Rd_En;
  wire Lat_Sample_Reg_Rd_En_d1;
  wire Lat_Sel_Reg_Set_Rd_En;
  wire Lat_Status_Reg_FOC_Rd_En;
  wire Lat_Status_Reg_Set_Rd_En;
  wire Lat_Status_Reg_WIF_Rd_En;
  wire Latency_ID_Rd_En;
  wire [15:0]Latency_RID;
  wire [15:0]Latency_WID;
  wire [31:0]\Max_Read_Latency_Int_reg[31] ;
  wire [31:0]\Max_Write_Latency_Int_reg[31] ;
  wire Metric_Cnt_Reg_Set_Rd_En;
  wire [7:1]Metric_Sel_0;
  wire [7:1]Metric_Sel_1;
  wire [7:1]Metric_Sel_2;
  wire [7:1]Metric_Sel_3;
  wire [7:1]Metric_Sel_4;
  wire [7:1]Metric_Sel_5;
  wire [7:1]Metric_Sel_6;
  wire [7:1]Metric_Sel_7;
  wire Metric_Sel_Reg_0_Rd_En;
  wire Metric_Sel_Reg_1_Rd_En;
  wire [31:0]Metric_ram_Out_Reg_CDCR;
  wire Metrics_Cnt_En;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_Reset_Final;
  wire [31:0]\Min_Read_Latency_Int_reg[31] ;
  wire [31:0]\Min_Write_Latency_Int_reg[31] ;
  wire Mst_Rd_Idle_Cnt_En;
  wire Mst_Rd_Idle_Cnt_En0;
  wire Num_BValids_En;
  wire Num_BValids_En0;
  wire [2:0]Q;
  wire [15:0]RID_Mask;
  wire RValid;
  wire [31:16]Range_Reg_0;
  wire [31:16]Range_Reg_1;
  wire [31:16]Range_Reg_2;
  wire [31:16]Range_Reg_3;
  wire [31:16]Range_Reg_4;
  wire [31:16]Range_Reg_5;
  wire [31:16]Range_Reg_6;
  wire [31:16]Range_Reg_7;
  wire Rd_Add_Issue_reg;
  wire Rd_Lat_End;
  wire Rd_Lat_Start;
  wire Rd_Latency_Fifo_Empty;
  wire Rd_Latency_Fifo_Rd_En1;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_10_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_11_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_12_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_13_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_14_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_15_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_16_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_17_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_18_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_19_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_2_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_3_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_4_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_5_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_6_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_7_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_8_n_0 ;
  wire \Rd_Latency_Fifo_Wr_Data[32]_i_9_n_0 ;
  wire [0:0]\Rd_Latency_Fifo_Wr_Data_reg[32] ;
  wire Read_Latency_One;
  wire Reset_On_Sample_Int_Lapse_sync;
  wire Rng_Reg_Set_Rd_En;
  wire Rtrans_Cnt_En0;
  wire S0_Read_Byte_Cnt_En;
  wire [31:0]S0_Read_Latency;
  wire [0:0]S0_S_Null_Byte_Cnt;
  wire [0:0]SR;
  wire Samp_Incr_Reg_Set_Rd_En;
  wire Samp_Metric_Cnt_Reg_Set_Rd_En;
  wire Sample_Cnt_Ld__0;
  wire [31:0]Sample_Interval;
  wire Sample_Interval_Cnt_Lapse;
  wire Sample_Reg_Rd_First;
  wire [31:0]Sample_Time_Diff;
  wire [31:0]Sample_Time_Diff_Reg;
  wire Slv_Wr_Idle_Cnt_En;
  wire Use_Ext_Trig;
  wire [15:0]WID_Mask;
  wire Wr_Add_Issue_reg;
  wire Wr_Lat_End;
  wire Wr_Lat_Start;
  wire Write_Latency_En;
  wire Write_Latency_En_Int_reg;
  wire Write_Latency_En_Int_reg_0;
  wire Write_Latency_En_Int_reg_1;
  wire Write_Latency_En_Int_reg_2;
  wire Write_Latency_En_Int_reg_3;
  wire Write_Latency_En_Int_reg_4;
  wire [31:0]\Write_Latency_Int_reg[31] ;
  wire Wtrans_Cnt_En0;
  wire accumulate;
  wire accumulate_10;
  wire accumulate_11;
  wire accumulate_12;
  wire accumulate_13;
  wire accumulate_14;
  wire accumulate_8;
  wire accumulate_9;
  wire awid_match_d1_i_10_n_0;
  wire awid_match_d1_i_2_n_0;
  wire awid_match_d1_i_3_n_0;
  wire awid_match_d1_i_4_n_0;
  wire awid_match_d1_i_5_n_0;
  wire awid_match_d1_i_6_n_0;
  wire awid_match_d1_i_7_n_0;
  wire awid_match_d1_i_8_n_0;
  wire awid_match_d1_i_9_n_0;
  wire \bus2ip_addr_i_reg[0] ;
  wire \bus2ip_addr_i_reg[2] ;
  wire \bus2ip_addr_i_reg[3] ;
  wire \bus2ip_addr_i_reg[4] ;
  wire \bus2ip_addr_i_reg[4]_0 ;
  wire [0:0]\bus2ip_addr_i_reg[4]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[4]_2 ;
  wire [0:0]\bus2ip_addr_i_reg[4]_3 ;
  wire [0:0]\bus2ip_addr_i_reg[4]_4 ;
  wire \bus2ip_addr_i_reg[5] ;
  wire [0:0]\bus2ip_addr_i_reg[5]_0 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_2 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_3 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_4 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_5 ;
  wire [0:0]\bus2ip_addr_i_reg[5]_6 ;
  wire \bus2ip_addr_i_reg[6] ;
  wire \bus2ip_addr_i_reg[6]_0 ;
  wire \bus2ip_addr_i_reg[7] ;
  wire \bus2ip_addr_i_reg[7]_0 ;
  wire \bus2ip_addr_i_reg[7]_1 ;
  wire [0:0]\bus2ip_addr_i_reg[7]_2 ;
  wire [0:0]\bus2ip_addr_i_reg[7]_3 ;
  wire [7:0]\bus2ip_addr_i_reg[9] ;
  wire capture_event_sync;
  wire cdc_sync_inst2_n_36;
  wire cdc_sync_inst2_n_37;
  wire core_aclk;
  wire core_aresetn;
  wire \dout_reg[0] ;
  wire \dout_reg[0]_0 ;
  wire \dout_reg[0]_1 ;
  wire \dout_reg[0]_2 ;
  wire \dout_reg[0]_3 ;
  wire \dout_reg[0]_4 ;
  wire \dout_reg[0]_5 ;
  wire \dout_reg[0]_6 ;
  wire \dout_reg[17] ;
  wire \dout_reg[17]_0 ;
  wire \dout_reg[17]_1 ;
  wire \dout_reg[17]_2 ;
  wire \dout_reg[17]_3 ;
  wire \dout_reg[17]_4 ;
  wire \dout_reg[17]_5 ;
  wire \dout_reg[17]_6 ;
  wire \dout_reg[18] ;
  wire \dout_reg[18]_0 ;
  wire \dout_reg[18]_1 ;
  wire \dout_reg[18]_2 ;
  wire \dout_reg[18]_3 ;
  wire \dout_reg[18]_4 ;
  wire \dout_reg[18]_5 ;
  wire \dout_reg[18]_6 ;
  wire \dout_reg[19] ;
  wire \dout_reg[19]_0 ;
  wire \dout_reg[19]_1 ;
  wire \dout_reg[19]_2 ;
  wire \dout_reg[19]_3 ;
  wire \dout_reg[19]_4 ;
  wire \dout_reg[19]_5 ;
  wire \dout_reg[19]_6 ;
  wire \dout_reg[20] ;
  wire \dout_reg[20]_0 ;
  wire \dout_reg[20]_1 ;
  wire \dout_reg[20]_2 ;
  wire \dout_reg[20]_3 ;
  wire \dout_reg[20]_4 ;
  wire \dout_reg[20]_5 ;
  wire \dout_reg[20]_6 ;
  wire \dout_reg[21] ;
  wire \dout_reg[21]_0 ;
  wire \dout_reg[21]_1 ;
  wire \dout_reg[21]_2 ;
  wire \dout_reg[21]_3 ;
  wire \dout_reg[21]_4 ;
  wire \dout_reg[21]_5 ;
  wire \dout_reg[21]_6 ;
  wire \dout_reg[22] ;
  wire \dout_reg[22]_0 ;
  wire \dout_reg[22]_1 ;
  wire \dout_reg[22]_2 ;
  wire \dout_reg[22]_3 ;
  wire \dout_reg[22]_4 ;
  wire \dout_reg[22]_5 ;
  wire \dout_reg[22]_6 ;
  wire \dout_reg[23] ;
  wire \dout_reg[23]_0 ;
  wire \dout_reg[23]_1 ;
  wire \dout_reg[23]_2 ;
  wire \dout_reg[23]_3 ;
  wire \dout_reg[23]_4 ;
  wire \dout_reg[23]_5 ;
  wire \dout_reg[23]_6 ;
  wire \dout_reg[24] ;
  wire \dout_reg[24]_0 ;
  wire \dout_reg[24]_1 ;
  wire \dout_reg[24]_2 ;
  wire \dout_reg[24]_3 ;
  wire \dout_reg[24]_4 ;
  wire \dout_reg[24]_5 ;
  wire \dout_reg[24]_6 ;
  wire \dout_reg[25] ;
  wire \dout_reg[25]_0 ;
  wire \dout_reg[25]_1 ;
  wire \dout_reg[25]_2 ;
  wire \dout_reg[25]_3 ;
  wire \dout_reg[25]_4 ;
  wire \dout_reg[25]_5 ;
  wire \dout_reg[25]_6 ;
  wire \dout_reg[26] ;
  wire \dout_reg[26]_0 ;
  wire \dout_reg[26]_1 ;
  wire \dout_reg[26]_2 ;
  wire \dout_reg[26]_3 ;
  wire \dout_reg[26]_4 ;
  wire \dout_reg[26]_5 ;
  wire \dout_reg[26]_6 ;
  wire \dout_reg[27] ;
  wire \dout_reg[27]_0 ;
  wire \dout_reg[27]_1 ;
  wire \dout_reg[27]_2 ;
  wire \dout_reg[27]_3 ;
  wire \dout_reg[27]_4 ;
  wire \dout_reg[27]_5 ;
  wire \dout_reg[27]_6 ;
  wire \dout_reg[28] ;
  wire \dout_reg[28]_0 ;
  wire \dout_reg[28]_1 ;
  wire \dout_reg[28]_2 ;
  wire \dout_reg[28]_3 ;
  wire \dout_reg[28]_4 ;
  wire \dout_reg[28]_5 ;
  wire \dout_reg[28]_6 ;
  wire \dout_reg[29] ;
  wire \dout_reg[29]_0 ;
  wire \dout_reg[29]_1 ;
  wire \dout_reg[29]_2 ;
  wire \dout_reg[29]_3 ;
  wire \dout_reg[29]_4 ;
  wire \dout_reg[29]_5 ;
  wire \dout_reg[29]_6 ;
  wire \dout_reg[30] ;
  wire \dout_reg[30]_0 ;
  wire \dout_reg[30]_1 ;
  wire \dout_reg[30]_2 ;
  wire \dout_reg[30]_3 ;
  wire \dout_reg[30]_4 ;
  wire \dout_reg[30]_5 ;
  wire \dout_reg[30]_6 ;
  wire \dout_reg[31] ;
  wire \dout_reg[31]_0 ;
  wire \dout_reg[31]_1 ;
  wire \dout_reg[31]_2 ;
  wire \dout_reg[31]_3 ;
  wire \dout_reg[31]_4 ;
  wire \dout_reg[31]_5 ;
  wire \dout_reg[31]_6 ;
  wire id_matched0_return;
  wire id_matched3_return;
  wire [31:0]metric_ram_data_in__0;
  wire out;
  wire p_1_in;
  wire [31:0]p_1_in_0;
  wire p_1_in__0;
  wire p_in_d1_cdc_from_reg0;
  wire rid_match_reg;
  wire rid_match_reg_i_10_n_0;
  wire rid_match_reg_i_2_n_0;
  wire rid_match_reg_i_3_n_0;
  wire rid_match_reg_i_4_n_0;
  wire rid_match_reg_i_5_n_0;
  wire rid_match_reg_i_6_n_0;
  wire rid_match_reg_i_7_n_0;
  wire rid_match_reg_i_8_n_0;
  wire rid_match_reg_i_9_n_0;
  wire rst_int_n;
  wire rst_int_n_reg;
  wire rst_int_n_reg_0;
  wire rvalid_reg;
  wire rvalid_reg_0;
  wire s_axi_aclk;
  wire s_axi_aresetn;
  wire s_axi_rready;
  wire [31:0]s_axi_wdata;
  wire [0:0]s_level_out_bus_d6;
  wire s_out_d1_cdc_to_reg;
  wire s_out_d5_reg;
  wire s_out_d6_reg;
  wire s_out_d6_reg_0;
  wire s_out_re;
  wire s_out_re_7;
  wire [15:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire slot_0_axi_arvalid;
  wire [0:0]slot_0_axi_arvalid_0;
  wire [15:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [15:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [15:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire [31:0]sync_eventlog_cur_cnt;
  wire wr_latency_start;
  wire [15:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPB_UNCONNECTED ;
  wire [15:14]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTBDOUT_UNCONNECTED ;
  wire [1:0]\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTPBDOUTP_UNCONNECTED ;
  wire [3:3]NLW_Incr_by_1_reg_i_3_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3_O_UNCONNECTED;
  wire [3:3]NLW_Incr_by_1_reg_i_3__0_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3__0_O_UNCONNECTED;
  wire [3:3]NLW_Incr_by_1_reg_i_3__1_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3__1_O_UNCONNECTED;
  wire [3:3]NLW_Incr_by_1_reg_i_3__2_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3__2_O_UNCONNECTED;
  wire [3:3]NLW_Incr_by_1_reg_i_3__3_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3__3_O_UNCONNECTED;
  wire [3:3]NLW_Incr_by_1_reg_i_3__4_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3__4_O_UNCONNECTED;
  wire [3:3]NLW_Incr_by_1_reg_i_3__5_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3__5_O_UNCONNECTED;
  wire [3:3]NLW_Incr_by_1_reg_i_3__6_CO_UNCONNECTED;
  wire [7:0]NLW_Incr_by_1_reg_i_3__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFFFF88A8FFFFFFFF)) 
    \Accum_i[31]_i_1 
       (.I0(Reset_On_Sample_Int_Lapse_sync),
        .I1(Sample_Interval_Cnt_Lapse),
        .I2(Lat_Sample_Reg_Rd_En),
        .I3(Lat_Sample_Reg_Rd_En_d1),
        .I4(rst_int_n_reg),
        .I5(core_aresetn),
        .O(\Accum_i_reg[34]_1 [0]));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate),
        .I2(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_2 ));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1__0 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate_8),
        .I2(\Accum_i_reg[34]_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_1 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_3 ));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1__1 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate_9),
        .I2(\Accum_i_reg[34]_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_2 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_4 ));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1__2 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate_10),
        .I2(\Accum_i_reg[34] ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_3 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_5 ));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1__3 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate_11),
        .I2(\Accum_i_reg[34] ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_4 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_6 ));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1__4 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate_12),
        .I2(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_5 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_7 ));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1__5 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate_13),
        .I2(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_6 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_1 [1]));
  LUT5 #(
    .INIT(32'hBAAAFFFF)) 
    \Accum_i[35]_i_1__6 
       (.I0(Metrics_Cnt_Reset_Final),
        .I1(accumulate_14),
        .I2(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg_7 ),
        .I4(core_aresetn),
        .O(\Accum_i_reg[34]_8 ));
  LUT5 #(
    .INIT(32'hFFBAAAAA)) 
    \Accum_i[35]_i_4 
       (.I0(rst_int_n_reg),
        .I1(Lat_Sample_Reg_Rd_En_d1),
        .I2(Lat_Sample_Reg_Rd_En),
        .I3(Sample_Interval_Cnt_Lapse),
        .I4(Reset_On_Sample_Int_Lapse_sync),
        .O(Metrics_Cnt_Reset_Final));
  LUT4 #(
    .INIT(16'hAAA3)) 
    \Count_Out_i[0]_i_1__1 
       (.I0(Sample_Interval[0]),
        .I1(\Count_Out_i_reg[0]_1 ),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[10]_i_1 
       (.I0(Sample_Interval[10]),
        .I1(\Count_Out_i_reg[31] [9]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[11]_i_1 
       (.I0(Sample_Interval[11]),
        .I1(\Count_Out_i_reg[31] [10]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[12]_i_1 
       (.I0(Sample_Interval[12]),
        .I1(\Count_Out_i_reg[31] [11]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[13]_i_1 
       (.I0(Sample_Interval[13]),
        .I1(\Count_Out_i_reg[31] [12]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[14]_i_1 
       (.I0(Sample_Interval[14]),
        .I1(\Count_Out_i_reg[31] [13]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[15]_i_1 
       (.I0(Sample_Interval[15]),
        .I1(\Count_Out_i_reg[31] [14]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[16]_i_1 
       (.I0(Sample_Interval[16]),
        .I1(\Count_Out_i_reg[31] [15]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[17]_i_1 
       (.I0(Sample_Interval[17]),
        .I1(\Count_Out_i_reg[31] [16]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[18]_i_1 
       (.I0(Sample_Interval[18]),
        .I1(\Count_Out_i_reg[31] [17]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[19]_i_1 
       (.I0(Sample_Interval[19]),
        .I1(\Count_Out_i_reg[31] [18]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[1]_i_1 
       (.I0(Sample_Interval[1]),
        .I1(\Count_Out_i_reg[31] [0]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[20]_i_1 
       (.I0(Sample_Interval[20]),
        .I1(\Count_Out_i_reg[31] [19]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[21]_i_1 
       (.I0(Sample_Interval[21]),
        .I1(\Count_Out_i_reg[31] [20]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[22]_i_1 
       (.I0(Sample_Interval[22]),
        .I1(\Count_Out_i_reg[31] [21]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[23]_i_1 
       (.I0(Sample_Interval[23]),
        .I1(\Count_Out_i_reg[31] [22]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[24]_i_1 
       (.I0(Sample_Interval[24]),
        .I1(\Count_Out_i_reg[31] [23]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[25]_i_1 
       (.I0(Sample_Interval[25]),
        .I1(\Count_Out_i_reg[31] [24]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[26]_i_1 
       (.I0(Sample_Interval[26]),
        .I1(\Count_Out_i_reg[31] [25]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[27]_i_1 
       (.I0(Sample_Interval[27]),
        .I1(\Count_Out_i_reg[31] [26]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[28]_i_1 
       (.I0(Sample_Interval[28]),
        .I1(\Count_Out_i_reg[31] [27]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[29]_i_1 
       (.I0(Sample_Interval[29]),
        .I1(\Count_Out_i_reg[31] [28]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[2]_i_1 
       (.I0(Sample_Interval[2]),
        .I1(\Count_Out_i_reg[31] [1]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[30]_i_1 
       (.I0(Sample_Interval[30]),
        .I1(\Count_Out_i_reg[31] [29]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hFEEE)) 
    \Count_Out_i[31]_i_1 
       (.I0(Sample_Interval_Cnt_Lapse),
        .I1(Interval_Cnt_Ld_sync),
        .I2(Metrics_Cnt_En),
        .I3(Interval_Cnt_En),
        .O(\Count_Out_i_reg[0] ));
  LUT2 #(
    .INIT(4'hE)) 
    \Count_Out_i[31]_i_1__0 
       (.I0(Global_Clk_Cnt_Reset_sync),
        .I1(Global_Clk_Cnt_En_sync),
        .O(\Count_Out_i_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[31]_i_2 
       (.I0(Sample_Interval[31]),
        .I1(\Count_Out_i_reg[31] [30]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[31]));
  LUT6 #(
    .INIT(64'hA2A2A200FFFFFFFF)) 
    \Count_Out_i[32]_i_1 
       (.I0(Metrics_Cnt_En),
        .I1(Use_Ext_Trig),
        .I2(Ext_Trig_Metric_en),
        .I3(Rd_Lat_Start),
        .I4(S0_S_Null_Byte_Cnt),
        .I5(rst_int_n),
        .O(\Count_Out_i_reg[32] ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Count_Out_i[32]_i_2 
       (.I0(Interval_Cnt_Ld_sync),
        .I1(Sample_Interval_Cnt_Lapse),
        .O(Sample_Cnt_Ld__0));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[3]_i_1 
       (.I0(Sample_Interval[3]),
        .I1(\Count_Out_i_reg[31] [2]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[4]_i_1 
       (.I0(Sample_Interval[4]),
        .I1(\Count_Out_i_reg[31] [3]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[5]_i_1 
       (.I0(Sample_Interval[5]),
        .I1(\Count_Out_i_reg[31] [4]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[6]_i_1 
       (.I0(Sample_Interval[6]),
        .I1(\Count_Out_i_reg[31] [5]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[7]_i_1 
       (.I0(Sample_Interval[7]),
        .I1(\Count_Out_i_reg[31] [6]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[8]_i_1 
       (.I0(Sample_Interval[8]),
        .I1(\Count_Out_i_reg[31] [7]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hAAAC)) 
    \Count_Out_i[9]_i_1 
       (.I0(Sample_Interval[9]),
        .I1(\Count_Out_i_reg[31] [8]),
        .I2(Interval_Cnt_Ld_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(D[9]));
  FDRE En_Id_Based_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[3]),
        .Q(En_Id_Based_sync),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'h2020002000000000)) 
    \GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_i_1 
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I3(Use_Ext_Trig),
        .I4(Ext_Trig_Metric_en),
        .I5(\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ),
        .O(Mst_Rd_Idle_Cnt_En0));
  LUT6 #(
    .INIT(64'h8808000000000000)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_1 
       (.I0(slot_0_axi_bready),
        .I1(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I2(Use_Ext_Trig),
        .I3(Ext_Trig_Metric_en),
        .I4(\GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0 ),
        .I5(slot_0_axi_bvalid),
        .O(Num_BValids_En0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_10 
       (.I0(Latency_WID[6]),
        .I1(slot_0_axi_bid[6]),
        .I2(WID_Mask[6]),
        .I3(Latency_WID[7]),
        .I4(slot_0_axi_bid[7]),
        .I5(WID_Mask[7]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_11 
       (.I0(Latency_WID[4]),
        .I1(slot_0_axi_bid[4]),
        .I2(WID_Mask[4]),
        .I3(Latency_WID[5]),
        .I4(slot_0_axi_bid[5]),
        .I5(WID_Mask[5]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Num_BValids_En_i_3_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Num_BValids_En_i_4_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Num_BValids_En_i_5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Num_BValids_En_i_6_n_0 ),
        .I4(\GEN_ARSIZE_AXI4.Num_BValids_En_i_7_n_0 ),
        .I5(En_Id_Based_sync),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Num_BValids_En_i_8_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Num_BValids_En_i_9_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Num_BValids_En_i_10_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Num_BValids_En_i_11_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_4 
       (.I0(Latency_WID[15]),
        .I1(slot_0_axi_bid[15]),
        .I2(WID_Mask[15]),
        .I3(Latency_WID[14]),
        .I4(slot_0_axi_bid[14]),
        .I5(WID_Mask[14]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_5 
       (.I0(Latency_WID[12]),
        .I1(slot_0_axi_bid[12]),
        .I2(WID_Mask[12]),
        .I3(Latency_WID[13]),
        .I4(slot_0_axi_bid[13]),
        .I5(WID_Mask[13]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_6 
       (.I0(Latency_WID[10]),
        .I1(slot_0_axi_bid[10]),
        .I2(WID_Mask[10]),
        .I3(Latency_WID[11]),
        .I4(slot_0_axi_bid[11]),
        .I5(WID_Mask[11]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_7 
       (.I0(Latency_WID[8]),
        .I1(slot_0_axi_bid[8]),
        .I2(WID_Mask[8]),
        .I3(Latency_WID[9]),
        .I4(slot_0_axi_bid[9]),
        .I5(WID_Mask[9]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_8 
       (.I0(Latency_WID[2]),
        .I1(slot_0_axi_bid[2]),
        .I2(WID_Mask[2]),
        .I3(Latency_WID[3]),
        .I4(slot_0_axi_bid[3]),
        .I5(WID_Mask[3]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Num_BValids_En_i_9 
       (.I0(Latency_WID[0]),
        .I1(slot_0_axi_bid[0]),
        .I2(WID_Mask[0]),
        .I3(Latency_WID[1]),
        .I4(slot_0_axi_bid[1]),
        .I5(WID_Mask[1]),
        .O(\GEN_ARSIZE_AXI4.Num_BValids_En_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \GEN_ARSIZE_AXI4.Num_RLasts_En_i_1 
       (.I0(slot_0_axi_rlast),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rvalid),
        .I3(Metrics_Cnt_En_Int),
        .I4(\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ),
        .O(\GEN_ARSIZE_AXI4.Num_RLasts_En_reg ));
  LUT3 #(
    .INIT(8'hA2)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_1 
       (.I0(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I1(Use_Ext_Trig),
        .I2(Ext_Trig_Metric_en),
        .O(Metrics_Cnt_En_Int));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_1 
       (.I0(slot_0_axi_arvalid),
        .I1(slot_0_axi_arready),
        .I2(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .I4(Use_Ext_Trig),
        .I5(Ext_Trig_Metric_en),
        .O(Rtrans_Cnt_En0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_10 
       (.I0(Latency_RID[6]),
        .I1(slot_0_axi_arid[6]),
        .I2(RID_Mask[6]),
        .I3(Latency_RID[7]),
        .I4(slot_0_axi_arid[7]),
        .I5(RID_Mask[7]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_11 
       (.I0(Latency_RID[4]),
        .I1(slot_0_axi_arid[4]),
        .I2(RID_Mask[4]),
        .I3(Latency_RID[5]),
        .I4(slot_0_axi_arid[5]),
        .I5(RID_Mask[5]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_3_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_4_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_6_n_0 ),
        .I4(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_7_n_0 ),
        .I5(En_Id_Based_sync),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_8_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_9_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_10_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_11_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_4 
       (.I0(Latency_RID[15]),
        .I1(slot_0_axi_arid[15]),
        .I2(RID_Mask[15]),
        .I3(Latency_RID[14]),
        .I4(slot_0_axi_arid[14]),
        .I5(RID_Mask[14]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_5 
       (.I0(Latency_RID[12]),
        .I1(slot_0_axi_arid[12]),
        .I2(RID_Mask[12]),
        .I3(Latency_RID[13]),
        .I4(slot_0_axi_arid[13]),
        .I5(RID_Mask[13]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_6 
       (.I0(Latency_RID[10]),
        .I1(slot_0_axi_arid[10]),
        .I2(RID_Mask[10]),
        .I3(Latency_RID[11]),
        .I4(slot_0_axi_arid[11]),
        .I5(RID_Mask[11]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_7 
       (.I0(Latency_RID[8]),
        .I1(slot_0_axi_arid[8]),
        .I2(RID_Mask[8]),
        .I3(Latency_RID[9]),
        .I4(slot_0_axi_arid[9]),
        .I5(RID_Mask[9]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_8 
       (.I0(Latency_RID[2]),
        .I1(slot_0_axi_arid[2]),
        .I2(RID_Mask[2]),
        .I3(Latency_RID[3]),
        .I4(slot_0_axi_arid[3]),
        .I5(RID_Mask[3]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    \GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_9 
       (.I0(Latency_RID[0]),
        .I1(slot_0_axi_arid[0]),
        .I2(RID_Mask[0]),
        .I3(Latency_RID[1]),
        .I4(slot_0_axi_arid[1]),
        .I5(RID_Mask[1]),
        .O(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h80880000)) 
    \GEN_ARSIZE_AXI4.Wtrans_Cnt_En_i_1 
       (.I0(slot_0_axi_awvalid),
        .I1(slot_0_axi_awready),
        .I2(id_matched0_return),
        .I3(En_Id_Based_sync),
        .I4(Metrics_Cnt_En_Int),
        .O(Wtrans_Cnt_En0));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[0] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [0]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[0]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[10] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [10]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[10]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[11] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [11]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[11]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[12] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [12]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[12]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[13] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [13]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[13]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [14]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[14]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [15]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[15]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[16] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [16]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[16]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[17] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [17]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[17]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[18] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [18]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[18]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[19] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [19]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[19]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[1] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [1]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[1]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[20] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [20]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[20]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[21] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [21]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[21]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[22] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [22]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[22]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[23] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [23]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[23]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[24] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [24]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[24]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[25] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [25]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[25]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[26] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [26]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[26]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[27] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [27]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[27]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[28] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [28]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[28]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[29] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [29]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[29]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[2] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [2]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[2]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[30] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [30]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[30]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [31]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[31]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[3] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [3]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[3]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[4] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [4]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[4]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[5] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [5]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[5]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[6] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [6]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[6]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[7] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [7]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[7]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[8] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [8]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[8]),
        .R(SR));
  FDRE \GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[9] 
       (.C(core_aclk),
        .CE(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .D(\Count_Out_i_reg[31]_0 [9]),
        .Q(Lat_Global_Clk_Cnt_LSB_CDCR[9]),
        .R(SR));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[0]),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[1]),
        .Q(Metric_Sel_0[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[2]),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[3]),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[4]),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[5]),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[6]),
        .Q(Metric_Sel_0[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[7]),
        .Q(Metric_Sel_0[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_7 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_7 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_7 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_7 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_7 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_7 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_7 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_0[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_0[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_0[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_0[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_7 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_0[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_0[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_0[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_0[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_0[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_0[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_0[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_0[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_0[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_0[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_7 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_0[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_0[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_7 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_7 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_7 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_7 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_7 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_7 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_0.Range_Reg_0_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_2 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_7 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[8]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[9]),
        .Q(Metric_Sel_1[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[10]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[11]),
        .Q(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[12]),
        .Q(Metric_Sel_1[4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[13]),
        .Q(Metric_Sel_1[5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[14]),
        .Q(Metric_Sel_1[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[15]),
        .Q(Metric_Sel_1[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_6 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_6 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_6 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_6 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_6 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_6 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_6 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_1[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_1[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_1[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_1[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_6 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_1[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_1[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_1[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_1[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_1[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_1[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_1[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_1[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_1[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_1[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_6 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_1[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_1[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_6 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_6 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_6 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_6 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_6 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_6 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_1.Range_Reg_1_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_6 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[16]),
        .Q(\IP2Bus_Data_reg[21]_0 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[17]),
        .Q(Metric_Sel_2[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[18]),
        .Q(\IP2Bus_Data_reg[21]_0 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[19]),
        .Q(\IP2Bus_Data_reg[21]_0 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[20]),
        .Q(\IP2Bus_Data_reg[21]_0 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[21]),
        .Q(\IP2Bus_Data_reg[21]_0 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[22]),
        .Q(Metric_Sel_2[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[23]),
        .Q(Metric_Sel_2[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_1 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_1 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_1 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_1 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_1 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_1 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_1 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_2[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_2[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_2[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_2[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_1 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_2[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_2[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_2[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_2[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_2[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_2[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_2[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_2[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_2[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_2[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_1 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_2[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_2[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_1 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_1 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_1 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_1 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_1 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_1 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_2.Range_Reg_2_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_4 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_1 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[24]),
        .Q(\IP2Bus_Data_reg[29]_0 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[25]),
        .Q(Metric_Sel_3[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[26]),
        .Q(\IP2Bus_Data_reg[29]_0 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[27]),
        .Q(\IP2Bus_Data_reg[29]_0 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[28]),
        .Q(\IP2Bus_Data_reg[29]_0 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[29]),
        .Q(\IP2Bus_Data_reg[29]_0 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[30]),
        .Q(Metric_Sel_3[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_6 ),
        .D(s_axi_wdata[31]),
        .Q(Metric_Sel_3[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_2 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_2 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_2 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_2 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_2 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_2 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_2 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_3[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_3[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_3[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_3[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_2 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_3[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_3[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_3[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_3[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_3[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_3[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_3[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_3[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_3[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_3[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_2 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_3[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_3[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_2 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_2 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_2 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_2 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_2 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_2 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_3.Range_Reg_3_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_3 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_2 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[5]_0 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[1]),
        .Q(Metric_Sel_4[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[5]_0 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[5]_0 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[5]_0 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[5]_0 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[6]),
        .Q(Metric_Sel_4[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Metric_Sel_4_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[7]),
        .Q(Metric_Sel_4[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_3 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_3 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_3 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_3 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_3 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_3 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_3 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_4[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_4[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_4[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_4[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_3 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_4[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_4[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_4[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_4[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_4[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_4[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_4[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_4[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_4[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_4[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_3 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_4[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_4[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_3 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_3 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_3 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_3 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_3 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_3 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_4.Range_Reg_4_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_2 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_3 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[13]_0 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[9]),
        .Q(Metric_Sel_5[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[13]_0 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[13]_0 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[13]_0 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[13]_0 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[14]),
        .Q(Metric_Sel_5[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[15]),
        .Q(Metric_Sel_5[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_4 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_4 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_4 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_4 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_4 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_4 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_4 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_5[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_5[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_5[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_5[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_4 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_5[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_5[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_5[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_5[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_5[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_5[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_5[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_5[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_5[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_5[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_4 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_5[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_5[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_4 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_4 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_4 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_4 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_4 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_4 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_5.Range_Reg_5_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_0 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_4 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[16]),
        .Q(\IP2Bus_Data_reg[21]_1 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[17]),
        .Q(Metric_Sel_6[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[18]),
        .Q(\IP2Bus_Data_reg[21]_1 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[19]),
        .Q(\IP2Bus_Data_reg[21]_1 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[20]),
        .Q(\IP2Bus_Data_reg[21]_1 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[21]),
        .Q(\IP2Bus_Data_reg[21]_1 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[22]),
        .Q(Metric_Sel_6[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[23]),
        .Q(Metric_Sel_6[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_5 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_5 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_5 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_5 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_5 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_5 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_5 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_6[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_6[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_6[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_6[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_5 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_6[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_6[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_6[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_6[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_6[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_6[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_6[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_6[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_6[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_6[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_5 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_6[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_6[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_5 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_5 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_5 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_5 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_5 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_5 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_6.Range_Reg_6_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_2 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_5 [9]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[24]),
        .Q(Q[0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[25]),
        .Q(Metric_Sel_7[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[26]),
        .Q(Q[1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[27]),
        .Q(Q[2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[28]),
        .Q(Metric_Sel_7[4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[29]),
        .Q(Metric_Sel_7[5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[30]),
        .Q(Metric_Sel_7[6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_5 ),
        .D(s_axi_wdata[31]),
        .Q(Metric_Sel_7[7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[0]),
        .Q(\IP2Bus_Data_reg[15]_0 [0]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[10]),
        .Q(\IP2Bus_Data_reg[15]_0 [10]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[11]),
        .Q(\IP2Bus_Data_reg[15]_0 [11]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[12]),
        .Q(\IP2Bus_Data_reg[15]_0 [12]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[13]),
        .Q(\IP2Bus_Data_reg[15]_0 [13]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[14]),
        .Q(\IP2Bus_Data_reg[15]_0 [14]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[15]),
        .Q(\IP2Bus_Data_reg[15]_0 [15]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[16]),
        .Q(Range_Reg_7[16]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[17]),
        .Q(Range_Reg_7[17]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[18]),
        .Q(Range_Reg_7[18]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[19]),
        .Q(Range_Reg_7[19]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[1]),
        .Q(\IP2Bus_Data_reg[15]_0 [1]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[20]),
        .Q(Range_Reg_7[20]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[21]),
        .Q(Range_Reg_7[21]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[22]),
        .Q(Range_Reg_7[22]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[23]),
        .Q(Range_Reg_7[23]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[24]),
        .Q(Range_Reg_7[24]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[25]),
        .Q(Range_Reg_7[25]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[26]),
        .Q(Range_Reg_7[26]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[27]),
        .Q(Range_Reg_7[27]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[28]),
        .Q(Range_Reg_7[28]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[29]),
        .Q(Range_Reg_7[29]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[2]),
        .Q(\IP2Bus_Data_reg[15]_0 [2]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[30]),
        .Q(Range_Reg_7[30]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[31]),
        .Q(Range_Reg_7[31]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[3]),
        .Q(\IP2Bus_Data_reg[15]_0 [3]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[4]),
        .Q(\IP2Bus_Data_reg[15]_0 [4]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[5]),
        .Q(\IP2Bus_Data_reg[15]_0 [5]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[6]),
        .Q(\IP2Bus_Data_reg[15]_0 [6]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[7]),
        .Q(\IP2Bus_Data_reg[15]_0 [7]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[8]),
        .Q(\IP2Bus_Data_reg[15]_0 [8]),
        .R(s_level_out_bus_d6));
  FDRE \GEN_METRIC_7.Range_Reg_7_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[4]_1 ),
        .D(s_axi_wdata[9]),
        .Q(\IP2Bus_Data_reg[15]_0 [9]),
        .R(s_level_out_bus_d6));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d14" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RDADDR_COLLISION_HWCONFIG = "DELAYED_WRITE" *) 
  (* RTL_RAM_BITS = "8192" *) 
  (* RTL_RAM_NAME = "GEN_METRIC_RAM.Metric_ram_CDCR" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "255" *) 
  (* bram_ext_slice_begin = "18" *) 
  (* bram_ext_slice_end = "31" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "17" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(0),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg 
       (.ADDRARDADDR({1'b0,1'b1,Lat_Addr_9downto2_CDC,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,Lat_Addr_9downto2_CDC,1'b1,1'b1,1'b1,1'b1}),
        .ADDRENA(1'b0),
        .ADDRENB(1'b0),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(core_aclk),
        .CLKBWRCLK(core_aclk),
        .DINADIN(metric_ram_data_in__0[15:0]),
        .DINBDIN({1'b1,1'b1,metric_ram_data_in__0[31:18]}),
        .DINPADINP(metric_ram_data_in__0[17:16]),
        .DINPBDINP({1'b1,1'b1}),
        .DOUTADOUT(Metric_ram_Out_Reg_CDCR[15:0]),
        .DOUTBDOUT({\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTBDOUT_UNCONNECTED [15:14],Metric_ram_Out_Reg_CDCR[31:18]}),
        .DOUTPADOUTP(Metric_ram_Out_Reg_CDCR[17:16]),
        .DOUTPBDOUTP(\NLW_GEN_METRIC_RAM.Metric_ram_CDCR_reg_DOUTPBDOUTP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ,\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 }),
        .WEBWE({1'b0,1'b0,\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ,\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 }));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_1 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[15]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_10 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [15]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101 
       (.I0(\Incrementer_reg[31]_3 [15]),
        .I1(\Accum_i_reg[34]_13 [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_291_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_292_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [14]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104 
       (.I0(\Incrementer_reg[31] [14]),
        .I1(\Accum_i_reg[34]_9 [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_293_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [14]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107 
       (.I0(\Incrementer_reg[31]_3 [14]),
        .I1(\Accum_i_reg[34]_13 [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [13]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_11 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110 
       (.I0(\Incrementer_reg[31] [13]),
        .I1(\Accum_i_reg[34]_9 [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_298_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [13]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113 
       (.I0(\Incrementer_reg[31]_3 [13]),
        .I1(\Accum_i_reg[34]_13 [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [12]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116 
       (.I0(\Incrementer_reg[31] [12]),
        .I1(\Accum_i_reg[34]_9 [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_301_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_302_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [12]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119 
       (.I0(\Incrementer_reg[31]_3 [12]),
        .I1(\Accum_i_reg[34]_13 [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_12 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[4]));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_303_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [11]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122 
       (.I0(\Incrementer_reg[31] [11]),
        .I1(\Accum_i_reg[34]_9 [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [11]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125 
       (.I0(\Incrementer_reg[31]_3 [11]),
        .I1(\Accum_i_reg[34]_13 [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_308_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [10]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128 
       (.I0(\Incrementer_reg[31] [10]),
        .I1(\Accum_i_reg[34]_9 [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_13 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [10]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131 
       (.I0(\Incrementer_reg[31]_3 [10]),
        .I1(\Accum_i_reg[34]_13 [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_311_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_312_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [9]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134 
       (.I0(\Incrementer_reg[31] [9]),
        .I1(\Accum_i_reg[34]_9 [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_313_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [9]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137 
       (.I0(\Incrementer_reg[31]_3 [9]),
        .I1(\Accum_i_reg[34]_13 [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [8]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_14 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140 
       (.I0(\Incrementer_reg[31] [8]),
        .I1(\Accum_i_reg[34]_9 [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_318_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [8]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143 
       (.I0(\Incrementer_reg[31]_3 [8]),
        .I1(\Accum_i_reg[34]_13 [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [7]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146 
       (.I0(\Incrementer_reg[31] [7]),
        .I1(\Accum_i_reg[34]_9 [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_321_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_322_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [7]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149 
       (.I0(\Incrementer_reg[31]_3 [7]),
        .I1(\Accum_i_reg[34]_13 [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_15 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[1]));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_323_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [6]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152 
       (.I0(\Incrementer_reg[31] [6]),
        .I1(\Accum_i_reg[34]_9 [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [6]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155 
       (.I0(\Incrementer_reg[31]_3 [6]),
        .I1(\Accum_i_reg[34]_13 [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_328_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [5]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158 
       (.I0(\Incrementer_reg[31] [5]),
        .I1(\Accum_i_reg[34]_9 [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_16 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [5]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161 
       (.I0(\Incrementer_reg[31]_3 [5]),
        .I1(\Accum_i_reg[34]_13 [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_331_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_332_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [4]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164 
       (.I0(\Incrementer_reg[31] [4]),
        .I1(\Accum_i_reg[34]_9 [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_333_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [4]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167 
       (.I0(\Incrementer_reg[31]_3 [4]),
        .I1(\Accum_i_reg[34]_13 [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [3]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_17 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[31]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170 
       (.I0(\Incrementer_reg[31] [3]),
        .I1(\Accum_i_reg[34]_9 [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_171 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_338_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_171_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_172 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [3]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_172_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_173 
       (.I0(\Incrementer_reg[31]_3 [3]),
        .I1(\Accum_i_reg[34]_13 [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_173_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [2]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176 
       (.I0(\Incrementer_reg[31] [2]),
        .I1(\Accum_i_reg[34]_9 [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_341_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_342_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_178 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [2]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_178_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179 
       (.I0(\Incrementer_reg[31]_3 [2]),
        .I1(\Accum_i_reg[34]_13 [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_18 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[30]));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_343_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_181 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [1]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_181_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_182 
       (.I0(\Incrementer_reg[31] [1]),
        .I1(\Accum_i_reg[34]_9 [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_182_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_183 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [1]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185 
       (.I0(\Incrementer_reg[31]_3 [1]),
        .I1(\Accum_i_reg[34]_13 [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_348_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [0]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_188 
       (.I0(\Incrementer_reg[31] [0]),
        .I1(\Accum_i_reg[34]_9 [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_188_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_19 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [0]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_191 
       (.I0(\Incrementer_reg[31]_3 [0]),
        .I1(\Accum_i_reg[34]_13 [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_192 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_351_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_352_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_192_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_193 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [31]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_193_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194 
       (.I0(\Incrementer_reg[31] [31]),
        .I1(\Accum_i_reg[34]_9 [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_353_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [31]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197 
       (.I0(\Incrementer_reg[31]_3 [31]),
        .I1(\Accum_i_reg[34]_13 [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_198 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_198_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [30]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_2 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[14]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_20 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[28]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200 
       (.I0(\Incrementer_reg[31] [30]),
        .I1(\Accum_i_reg[34]_9 [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_201 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_358_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_201_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_202 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [30]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_202_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_203 
       (.I0(\Incrementer_reg[31]_3 [30]),
        .I1(\Accum_i_reg[34]_13 [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_203_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [29]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206 
       (.I0(\Incrementer_reg[31] [29]),
        .I1(\Accum_i_reg[34]_9 [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_361_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_362_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_208 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [29]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_208_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209 
       (.I0(\Incrementer_reg[31]_3 [29]),
        .I1(\Accum_i_reg[34]_13 [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_21 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[27]));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_363_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_211 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [28]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_211_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_212 
       (.I0(\Incrementer_reg[31] [28]),
        .I1(\Accum_i_reg[34]_9 [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_212_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_213 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_213_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [28]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215 
       (.I0(\Incrementer_reg[31]_3 [28]),
        .I1(\Accum_i_reg[34]_13 [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_368_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [27]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_218 
       (.I0(\Incrementer_reg[31] [27]),
        .I1(\Accum_i_reg[34]_9 [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_218_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_22 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[26]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [27]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_221 
       (.I0(\Incrementer_reg[31]_3 [27]),
        .I1(\Accum_i_reg[34]_13 [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_222 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_371_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_372_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_222_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_223 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [26]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_223_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224 
       (.I0(\Incrementer_reg[31] [26]),
        .I1(\Accum_i_reg[34]_9 [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_373_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [26]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227 
       (.I0(\Incrementer_reg[31]_3 [26]),
        .I1(\Accum_i_reg[34]_13 [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_228 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_228_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [25]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_23 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[25]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230 
       (.I0(\Incrementer_reg[31] [25]),
        .I1(\Accum_i_reg[34]_9 [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_231 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_378_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_231_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_232 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [25]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_232_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_233 
       (.I0(\Incrementer_reg[31]_3 [25]),
        .I1(\Accum_i_reg[34]_13 [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [24]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236 
       (.I0(\Incrementer_reg[31] [24]),
        .I1(\Accum_i_reg[34]_9 [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_381_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_382_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_238 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [24]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_238_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239 
       (.I0(\Incrementer_reg[31]_3 [24]),
        .I1(\Accum_i_reg[34]_13 [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_24 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[24]));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_383_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_241 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [23]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_241_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_242 
       (.I0(\Incrementer_reg[31] [23]),
        .I1(\Accum_i_reg[34]_9 [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_242_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_243 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_243_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [23]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245 
       (.I0(\Incrementer_reg[31]_3 [23]),
        .I1(\Accum_i_reg[34]_13 [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_388_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [22]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_248 
       (.I0(\Incrementer_reg[31] [22]),
        .I1(\Accum_i_reg[34]_9 [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_248_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_25 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[23]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [22]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_251 
       (.I0(\Incrementer_reg[31]_3 [22]),
        .I1(\Accum_i_reg[34]_13 [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_251_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_252 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_391_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_392_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_252_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_253 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [21]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_253_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254 
       (.I0(\Incrementer_reg[31] [21]),
        .I1(\Accum_i_reg[34]_9 [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_393_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [21]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257 
       (.I0(\Incrementer_reg[31]_3 [21]),
        .I1(\Accum_i_reg[34]_13 [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_258 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_258_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [20]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_26 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[22]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260 
       (.I0(\Incrementer_reg[31] [20]),
        .I1(\Accum_i_reg[34]_9 [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_261 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_398_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_261_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_262 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [20]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_262_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_263 
       (.I0(\Incrementer_reg[31]_3 [20]),
        .I1(\Accum_i_reg[34]_13 [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_263_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [19]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266 
       (.I0(\Incrementer_reg[31] [19]),
        .I1(\Accum_i_reg[34]_9 [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_401_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_402_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_268 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [19]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_268_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269 
       (.I0(\Incrementer_reg[31]_3 [19]),
        .I1(\Accum_i_reg[34]_13 [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_27 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[21]));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_403_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_271 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [18]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_271_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_272 
       (.I0(\Incrementer_reg[31] [18]),
        .I1(\Accum_i_reg[34]_9 [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_272_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_273 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_273_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [18]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275 
       (.I0(\Incrementer_reg[31]_3 [18]),
        .I1(\Accum_i_reg[34]_13 [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_408_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [17]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_278 
       (.I0(\Incrementer_reg[31] [17]),
        .I1(\Accum_i_reg[34]_9 [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_278_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_28 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [17]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_281 
       (.I0(\Incrementer_reg[31]_3 [17]),
        .I1(\Accum_i_reg[34]_13 [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_281_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_282 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_411_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_412_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_282_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_283 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [16]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_283_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284 
       (.I0(\Incrementer_reg[31] [16]),
        .I1(\Accum_i_reg[34]_9 [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_413_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286 
       (.I0(\GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] [16]),
        .I1(\GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287 
       (.I0(\Incrementer_reg[31]_3 [16]),
        .I1(\Accum_i_reg[34]_13 [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_4 [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_14 [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_288 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_288_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [15]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_29 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[19]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290 
       (.I0(\Incrementer_reg[31]_1 [15]),
        .I1(\Accum_i_reg[34]_11 [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_291 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [15]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_291_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_292 
       (.I0(\Incrementer_reg[31]_5 [15]),
        .I1(\Accum_i_reg[34]_15 [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_292_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_293 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [14]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_293_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294 
       (.I0(\Incrementer_reg[31]_1 [14]),
        .I1(\Accum_i_reg[34]_11 [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_294_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [14]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_295_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296 
       (.I0(\Incrementer_reg[31]_5 [14]),
        .I1(\Accum_i_reg[34]_15 [14]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [14]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [14]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_296_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [13]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_297_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_298 
       (.I0(\Incrementer_reg[31]_1 [13]),
        .I1(\Accum_i_reg[34]_11 [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_298_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [13]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_299_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_3 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[13]));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_30 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[18]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300 
       (.I0(\Incrementer_reg[31]_5 [13]),
        .I1(\Accum_i_reg[34]_15 [13]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [13]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [13]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_300_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_301 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [12]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_301_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_302 
       (.I0(\Incrementer_reg[31]_1 [12]),
        .I1(\Accum_i_reg[34]_11 [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_302_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_303 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [12]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_303_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304 
       (.I0(\Incrementer_reg[31]_5 [12]),
        .I1(\Accum_i_reg[34]_15 [12]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [12]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [12]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_304_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [11]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_305_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306 
       (.I0(\Incrementer_reg[31]_1 [11]),
        .I1(\Accum_i_reg[34]_11 [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_306_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [11]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_307_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_308 
       (.I0(\Incrementer_reg[31]_5 [11]),
        .I1(\Accum_i_reg[34]_15 [11]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [11]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [11]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_308_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [10]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_309_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_31 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[17]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310 
       (.I0(\Incrementer_reg[31]_1 [10]),
        .I1(\Accum_i_reg[34]_11 [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_310_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_311 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [10]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_311_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_312 
       (.I0(\Incrementer_reg[31]_5 [10]),
        .I1(\Accum_i_reg[34]_15 [10]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [10]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [10]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_312_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_313 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [9]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_313_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314 
       (.I0(\Incrementer_reg[31]_1 [9]),
        .I1(\Accum_i_reg[34]_11 [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_314_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [9]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_315_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316 
       (.I0(\Incrementer_reg[31]_5 [9]),
        .I1(\Accum_i_reg[34]_15 [9]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [9]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [9]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_316_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [8]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_317_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_318 
       (.I0(\Incrementer_reg[31]_1 [8]),
        .I1(\Accum_i_reg[34]_11 [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_318_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [8]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_319_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_32 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[16]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320 
       (.I0(\Incrementer_reg[31]_5 [8]),
        .I1(\Accum_i_reg[34]_15 [8]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [8]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [8]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_320_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_321 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [7]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_321_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_322 
       (.I0(\Incrementer_reg[31]_1 [7]),
        .I1(\Accum_i_reg[34]_11 [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_322_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_323 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [7]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_323_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324 
       (.I0(\Incrementer_reg[31]_5 [7]),
        .I1(\Accum_i_reg[34]_15 [7]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [7]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [7]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_324_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [6]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_325_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326 
       (.I0(\Incrementer_reg[31]_1 [6]),
        .I1(\Accum_i_reg[34]_11 [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_326_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [6]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_327_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_328 
       (.I0(\Incrementer_reg[31]_5 [6]),
        .I1(\Accum_i_reg[34]_15 [6]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [6]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_328_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [5]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_329_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330 
       (.I0(\Incrementer_reg[31]_1 [5]),
        .I1(\Accum_i_reg[34]_11 [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_330_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_331 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [5]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_331_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_332 
       (.I0(\Incrementer_reg[31]_5 [5]),
        .I1(\Accum_i_reg[34]_15 [5]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [5]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [5]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_332_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_333 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [4]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_333_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334 
       (.I0(\Incrementer_reg[31]_1 [4]),
        .I1(\Accum_i_reg[34]_11 [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_334_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [4]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_335_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336 
       (.I0(\Incrementer_reg[31]_5 [4]),
        .I1(\Accum_i_reg[34]_15 [4]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [4]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [4]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_336_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [3]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_337_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_338 
       (.I0(\Incrementer_reg[31]_1 [3]),
        .I1(\Accum_i_reg[34]_11 [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_338_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [3]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_339_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_100_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_101_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_102_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340 
       (.I0(\Incrementer_reg[31]_5 [3]),
        .I1(\Accum_i_reg[34]_15 [3]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [3]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [3]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_340_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_341 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [2]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_341_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_342 
       (.I0(\Incrementer_reg[31]_1 [2]),
        .I1(\Accum_i_reg[34]_11 [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_342_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_343 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [2]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_343_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344 
       (.I0(\Incrementer_reg[31]_5 [2]),
        .I1(\Accum_i_reg[34]_15 [2]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [2]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [2]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_344_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [1]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_345_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346 
       (.I0(\Incrementer_reg[31]_1 [1]),
        .I1(\Accum_i_reg[34]_11 [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_346_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [1]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_347_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_348 
       (.I0(\Incrementer_reg[31]_5 [1]),
        .I1(\Accum_i_reg[34]_15 [1]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [1]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [1]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_348_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [0]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_349_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_103_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_104_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_105_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350 
       (.I0(\Incrementer_reg[31]_1 [0]),
        .I1(\Accum_i_reg[34]_11 [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_350_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_351 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [0]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_351_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_352 
       (.I0(\Incrementer_reg[31]_5 [0]),
        .I1(\Accum_i_reg[34]_15 [0]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [0]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [0]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_352_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_353 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [31]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_353_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354 
       (.I0(\Incrementer_reg[31]_1 [31]),
        .I1(\Accum_i_reg[34]_11 [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_354_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [31]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_355_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356 
       (.I0(\Incrementer_reg[31]_5 [31]),
        .I1(\Accum_i_reg[34]_15 [31]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [31]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [31]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_356_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [30]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_357_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_358 
       (.I0(\Incrementer_reg[31]_1 [30]),
        .I1(\Accum_i_reg[34]_11 [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_358_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [30]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_359_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_106_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_107_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_108_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360 
       (.I0(\Incrementer_reg[31]_5 [30]),
        .I1(\Accum_i_reg[34]_15 [30]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [30]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [30]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_360_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_361 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [29]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_361_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_362 
       (.I0(\Incrementer_reg[31]_1 [29]),
        .I1(\Accum_i_reg[34]_11 [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_362_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_363 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [29]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_363_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364 
       (.I0(\Incrementer_reg[31]_5 [29]),
        .I1(\Accum_i_reg[34]_15 [29]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [29]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [29]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_364_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [28]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_365_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366 
       (.I0(\Incrementer_reg[31]_1 [28]),
        .I1(\Accum_i_reg[34]_11 [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_366_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [28]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_367_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_368 
       (.I0(\Incrementer_reg[31]_5 [28]),
        .I1(\Accum_i_reg[34]_15 [28]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [28]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [28]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_368_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [27]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_369_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_109_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_110_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_111_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370 
       (.I0(\Incrementer_reg[31]_1 [27]),
        .I1(\Accum_i_reg[34]_11 [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_370_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_371 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [27]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_371_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_372 
       (.I0(\Incrementer_reg[31]_5 [27]),
        .I1(\Accum_i_reg[34]_15 [27]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [27]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [27]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_372_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_373 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [26]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_373_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374 
       (.I0(\Incrementer_reg[31]_1 [26]),
        .I1(\Accum_i_reg[34]_11 [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_374_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [26]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_375_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376 
       (.I0(\Incrementer_reg[31]_5 [26]),
        .I1(\Accum_i_reg[34]_15 [26]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [26]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [26]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_376_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [25]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_377_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_378 
       (.I0(\Incrementer_reg[31]_1 [25]),
        .I1(\Accum_i_reg[34]_11 [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_378_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [25]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_379_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_112_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_113_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_114_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380 
       (.I0(\Incrementer_reg[31]_5 [25]),
        .I1(\Accum_i_reg[34]_15 [25]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [25]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [25]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_380_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_381 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [24]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_381_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_382 
       (.I0(\Incrementer_reg[31]_1 [24]),
        .I1(\Accum_i_reg[34]_11 [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_382_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_383 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [24]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_383_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384 
       (.I0(\Incrementer_reg[31]_5 [24]),
        .I1(\Accum_i_reg[34]_15 [24]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [24]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [24]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_384_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [23]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_385_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386 
       (.I0(\Incrementer_reg[31]_1 [23]),
        .I1(\Accum_i_reg[34]_11 [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_386_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [23]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_387_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_388 
       (.I0(\Incrementer_reg[31]_5 [23]),
        .I1(\Accum_i_reg[34]_15 [23]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [23]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [23]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_388_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [22]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_389_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_115_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_116_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_117_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390 
       (.I0(\Incrementer_reg[31]_1 [22]),
        .I1(\Accum_i_reg[34]_11 [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_390_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_391 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [22]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_391_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_392 
       (.I0(\Incrementer_reg[31]_5 [22]),
        .I1(\Accum_i_reg[34]_15 [22]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [22]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [22]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_392_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_393 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [21]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_393_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394 
       (.I0(\Incrementer_reg[31]_1 [21]),
        .I1(\Accum_i_reg[34]_11 [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_394_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [21]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_395_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396 
       (.I0(\Incrementer_reg[31]_5 [21]),
        .I1(\Accum_i_reg[34]_15 [21]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [21]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [21]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_396_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [20]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_397_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_398 
       (.I0(\Incrementer_reg[31]_1 [20]),
        .I1(\Accum_i_reg[34]_11 [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_398_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [20]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_399_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_4 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_39_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[12]));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_118_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_119_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_120_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400 
       (.I0(\Incrementer_reg[31]_5 [20]),
        .I1(\Accum_i_reg[34]_15 [20]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [20]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [20]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_400_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_401 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [19]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_401_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_402 
       (.I0(\Incrementer_reg[31]_1 [19]),
        .I1(\Accum_i_reg[34]_11 [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_402_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_403 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [19]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_403_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404 
       (.I0(\Incrementer_reg[31]_5 [19]),
        .I1(\Accum_i_reg[34]_15 [19]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [19]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [19]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_404_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [18]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_405_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406 
       (.I0(\Incrementer_reg[31]_1 [18]),
        .I1(\Accum_i_reg[34]_11 [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_406_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [18]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_407_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_408 
       (.I0(\Incrementer_reg[31]_5 [18]),
        .I1(\Accum_i_reg[34]_15 [18]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [18]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [18]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_408_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [17]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_409_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_121_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_122_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_123_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410 
       (.I0(\Incrementer_reg[31]_1 [17]),
        .I1(\Accum_i_reg[34]_11 [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_410_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_411 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [17]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_411_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_412 
       (.I0(\Incrementer_reg[31]_5 [17]),
        .I1(\Accum_i_reg[34]_15 [17]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [17]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [17]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_412_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_413 
       (.I0(\GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] [16]),
        .I1(\GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_413_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414 
       (.I0(\Incrementer_reg[31]_1 [16]),
        .I1(\Accum_i_reg[34]_11 [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_2 [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_12 [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_414_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415 
       (.I0(\GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] [16]),
        .I1(\GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31]_0 [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_415_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416 
       (.I0(\Incrementer_reg[31]_5 [16]),
        .I1(\Accum_i_reg[34]_15 [16]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_6 [16]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_16 [16]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_416_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_124_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_125_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_126_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_127_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_128_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_129_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_130_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_131_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_132_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_133_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_134_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_135_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_136_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_137_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_138_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_139_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_140_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_141_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_142_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_143_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_144_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_145_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_146_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_147_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_5 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_41_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_42_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[11]));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_148_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_149_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_150_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_151_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_152_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_153_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_154_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_155_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_156_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_157_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_158_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_159_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_160_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_161_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_162_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_163_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_164_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_165_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_166_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_167_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_168_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_169_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_170_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_171_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_172_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_173_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_174_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_175_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_176_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_177_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_6 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_43_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_44_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[10]));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_178_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_179_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_180_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_181_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_182_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_183_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_184_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_185_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_186_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_62_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_187_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_188_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_189_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_190_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_191_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_192_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_193_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_194_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_195_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_196_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_197_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_198_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_66_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_199_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_200_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_201_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_202_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_203_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_204_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_68_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_205_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_206_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_207_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_69_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_7 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_45_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_46_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[9]));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_208_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_209_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_210_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_211_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_212_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_213_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_214_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_215_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_216_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_217_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_218_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_219_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_220_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_221_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_222_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_74_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_223_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_224_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_225_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_75_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_226_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_227_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_228_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_229_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_230_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_231_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_77_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_232_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_233_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_234_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_78_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_235_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_236_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_237_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_79_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_8 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_47_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_48_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[8]));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_238_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_239_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_240_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_80_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_241_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_242_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_243_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_81_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_244_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_245_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_246_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_82_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_247_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_248_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_249_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_250_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_251_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_252_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_84_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_253_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_254_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_255_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_256_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_257_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_258_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_259_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_260_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_261_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_262_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_263_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_264_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_88_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_265_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_266_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_267_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_89_n_0 ));
  LUT5 #(
    .INIT(32'h00004540)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_9 
       (.I0(Lat_Addr_9downto2_CDC[5]),
        .I1(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_49_n_0 ),
        .I2(Lat_Addr_9downto2_CDC[4]),
        .I3(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_50_n_0 ),
        .I4(Lat_Addr_9downto2_CDC[1]),
        .O(metric_ram_data_in__0[7]));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_268_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_269_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_270_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_90_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_271_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_272_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_273_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_91_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_274_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_275_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_276_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_92_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_277_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_278_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_279_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_93_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_280_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_281_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_282_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_94_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_283_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_284_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_285_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_95_n_0 ));
  LUT6 #(
    .INIT(64'h3088FFFF30880000)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_286_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_287_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .I4(Lat_Addr_9downto2_CDC[3]),
        .I5(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_288_n_0 ),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_96_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97 
       (.I0(\GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] [15]),
        .I1(\GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_97_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98 
       (.I0(\Incrementer_reg[31] [15]),
        .I1(\Accum_i_reg[34]_9 [15]),
        .I2(Lat_Addr_9downto2_CDC[2]),
        .I3(\Incrementer_reg[31]_0 [15]),
        .I4(Lat_Addr_9downto2_CDC[0]),
        .I5(\Accum_i_reg[34]_10 [15]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_98_n_0 ));
  LUT4 #(
    .INIT(16'h3088)) 
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99 
       (.I0(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_289_n_0 ),
        .I1(Lat_Addr_9downto2_CDC[7]),
        .I2(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_290_n_0 ),
        .I3(Lat_Addr_9downto2_CDC[6]),
        .O(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .I3(Metric_Sel_7[4]),
        .I4(Q[0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [0]));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_7[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [3]),
        .I1(\IP2Bus_Data_reg[21]_0 [4]),
        .I2(Metric_Sel_2[6]),
        .I3(Metric_Sel_2[7]),
        .I4(\IP2Bus_Data_reg[21]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [3]),
        .I1(\IP2Bus_Data_reg[29]_0 [4]),
        .I2(Metric_Sel_3[6]),
        .I3(Metric_Sel_3[7]),
        .I4(\IP2Bus_Data_reg[29]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [3]),
        .I1(\IP2Bus_Data_reg[5]_0 [4]),
        .I2(Metric_Sel_4[6]),
        .I3(Metric_Sel_4[7]),
        .I4(\IP2Bus_Data_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [3]),
        .I1(\IP2Bus_Data_reg[13]_0 [4]),
        .I2(Metric_Sel_5[6]),
        .I3(Metric_Sel_5[7]),
        .I4(\IP2Bus_Data_reg[13]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [3]),
        .I1(\IP2Bus_Data_reg[21]_1 [4]),
        .I2(Metric_Sel_6[6]),
        .I3(Metric_Sel_6[7]),
        .I4(\IP2Bus_Data_reg[21]_1 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__5 
       (.I0(Metric_Sel_1[4]),
        .I1(Metric_Sel_1[5]),
        .I2(Metric_Sel_1[6]),
        .I3(Metric_Sel_1[7]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_10__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I2(Metric_Sel_0[6]),
        .I3(Metric_Sel_0[7]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_10__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_12 
       (.I0(Metric_Sel_7[4]),
        .I1(Metric_Sel_7[5]),
        .I2(Metric_Sel_7[6]),
        .I3(Metric_Sel_7[7]),
        .I4(Q[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ),
        .I3(\IP2Bus_Data_reg[21]_0 [3]),
        .I4(\IP2Bus_Data_reg[21]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ),
        .I3(\IP2Bus_Data_reg[29]_0 [3]),
        .I4(\IP2Bus_Data_reg[29]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3__2_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__2_n_0 ),
        .I3(\IP2Bus_Data_reg[5]_0 [3]),
        .I4(\IP2Bus_Data_reg[5]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3__3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__3_n_0 ),
        .I3(\IP2Bus_Data_reg[13]_0 [3]),
        .I4(\IP2Bus_Data_reg[13]_0 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3__4_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__4_n_0 ),
        .I3(\IP2Bus_Data_reg[21]_1 [3]),
        .I4(\IP2Bus_Data_reg[21]_1 [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3__5_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ),
        .I3(Metric_Sel_1[4]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEEFEE)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_3__6_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_5__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [0]));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2 
       (.I0(Q[2]),
        .I1(Metric_Sel_7[1]),
        .I2(Q[1]),
        .I3(Metric_Sel_7[4]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(Metric_Sel_2[1]),
        .I2(\IP2Bus_Data_reg[21]_0 [1]),
        .I3(\IP2Bus_Data_reg[21]_0 [3]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(Metric_Sel_3[1]),
        .I2(\IP2Bus_Data_reg[29]_0 [1]),
        .I3(\IP2Bus_Data_reg[29]_0 [3]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(Metric_Sel_4[1]),
        .I2(\IP2Bus_Data_reg[5]_0 [1]),
        .I3(\IP2Bus_Data_reg[5]_0 [3]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(Metric_Sel_5[1]),
        .I2(\IP2Bus_Data_reg[13]_0 [1]),
        .I3(\IP2Bus_Data_reg[13]_0 [3]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(Metric_Sel_6[1]),
        .I2(\IP2Bus_Data_reg[21]_1 [1]),
        .I3(\IP2Bus_Data_reg[21]_1 [3]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(Metric_Sel_1[1]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I3(Metric_Sel_1[4]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF010B010B010B)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(Metric_Sel_0[1]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3 
       (.I0(Metric_Sel_7[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_7[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [3]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_2[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [3]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_3[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [3]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_4[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7__2_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [3]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_6__2_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_5[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7__3_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [3]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_6__3_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_6[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7__4_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__5 
       (.I0(Metric_Sel_1[4]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_6__4_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_1[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7__5_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00C80088)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_6__5_n_0 ),
        .I2(S0_Read_Latency[0]),
        .I3(Metric_Sel_0[1]),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_7__6_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_7__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_3__6_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4 
       (.I0(Metric_Sel_7[1]),
        .I1(Q[1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__0 
       (.I0(Metric_Sel_2[1]),
        .I1(\IP2Bus_Data_reg[21]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__1 
       (.I0(Metric_Sel_3[1]),
        .I1(\IP2Bus_Data_reg[29]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__2 
       (.I0(Metric_Sel_4[1]),
        .I1(\IP2Bus_Data_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__2_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__3 
       (.I0(Metric_Sel_5[1]),
        .I1(\IP2Bus_Data_reg[13]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__4 
       (.I0(Metric_Sel_6[1]),
        .I1(\IP2Bus_Data_reg[21]_1 [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__5 
       (.I0(Metric_Sel_1[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_4__6 
       (.I0(Metric_Sel_0[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_10_n_0 ),
        .I3(Q[0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_12_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__0 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0 ),
        .I3(\IP2Bus_Data_reg[21]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__1 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0 ),
        .I3(\IP2Bus_Data_reg[29]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8__2_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_9__2_n_0 ),
        .I3(\IP2Bus_Data_reg[5]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8__3_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_9__3_n_0 ),
        .I3(\IP2Bus_Data_reg[13]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8__4_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_9__4_n_0 ),
        .I3(\IP2Bus_Data_reg[21]_1 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8__5_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_9__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFCFCFCFCFC)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_5__6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_8__6_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_9__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I4(FBC_Rd_Vld_reg_rep__0_0),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_10__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6 
       (.I0(\IP2Bus_Data_reg[21]_0 [0]),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__0 
       (.I0(\IP2Bus_Data_reg[29]_0 [0]),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__1 
       (.I0(\IP2Bus_Data_reg[5]_0 [0]),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__2 
       (.I0(\IP2Bus_Data_reg[13]_0 [0]),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__3 
       (.I0(\IP2Bus_Data_reg[21]_1 [0]),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__0 
       (.I0(Metric_Sel_2[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_0 [2]),
        .I3(\IP2Bus_Data_reg[21]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__1 
       (.I0(Metric_Sel_3[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0_n_0 ),
        .I2(\IP2Bus_Data_reg[29]_0 [2]),
        .I3(\IP2Bus_Data_reg[29]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__2 
       (.I0(Metric_Sel_4[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1_n_0 ),
        .I2(\IP2Bus_Data_reg[5]_0 [2]),
        .I3(\IP2Bus_Data_reg[5]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__3 
       (.I0(Metric_Sel_5[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2_n_0 ),
        .I2(\IP2Bus_Data_reg[13]_0 [2]),
        .I3(\IP2Bus_Data_reg[13]_0 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__4 
       (.I0(Metric_Sel_6[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_1 [2]),
        .I3(\IP2Bus_Data_reg[21]_1 [0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__5 
       (.I0(Metric_Sel_1[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11__5_n_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_7__6 
       (.I0(Metric_Sel_0[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8 
       (.I0(Metric_Sel_7[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(FBC_Rd_Vld_reg_rep__0),
        .I5(\Min_Write_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_0 [2]),
        .I3(\IP2Bus_Data_reg[21]_0 [0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ),
        .I2(\IP2Bus_Data_reg[29]_0 [2]),
        .I3(\IP2Bus_Data_reg[29]_0 [0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7__2_n_0 ),
        .I2(\IP2Bus_Data_reg[5]_0 [2]),
        .I3(\IP2Bus_Data_reg[5]_0 [0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7__3_n_0 ),
        .I2(\IP2Bus_Data_reg[13]_0 [2]),
        .I3(\IP2Bus_Data_reg[13]_0 [0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7__4_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_1 [2]),
        .I3(\IP2Bus_Data_reg[21]_1 [0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7__5_n_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_8__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7__6_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_8__6_n_0 ));
  LUT6 #(
    .INIT(64'h0044004000040000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(\Write_Latency_Int_reg[31] [0]),
        .I5(\Min_Read_Latency_Int_reg[31] [0]),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [0]),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_2[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [0]),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_3[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [0]),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_4[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [0]),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_5[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [0]),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_6[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_1[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_11__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'h8088800000000000)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_9__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I2(\Max_Read_Latency_Int_reg[31] [0]),
        .I3(Metric_Sel_0[1]),
        .I4(\Max_Write_Latency_Int_reg[31] [0]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[0]_i_9__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [10]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[10]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [10]),
        .I3(\GEN_MUX_N_CNT.Add_in[10]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[10]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [10]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [10]),
        .I4(\Min_Read_Latency_Int_reg[31] [10]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [10]),
        .I4(FBC_Rd_Vld_reg_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[10]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [10]),
        .I4(FSWI_Rd_Vld_reg_24),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[10]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [11]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [11]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[11]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [11]),
        .I3(\GEN_MUX_N_CNT.Add_in[11]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[11]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [11]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [11]),
        .I4(\Min_Read_Latency_Int_reg[31] [11]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [11]),
        .I4(FBC_Rd_Vld_reg_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[11]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [11]),
        .I4(FSWI_Rd_Vld_reg_25),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[11]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [12]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[12]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [12]),
        .I3(\GEN_MUX_N_CNT.Add_in[12]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[12]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [12]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [12]),
        .I4(\Min_Read_Latency_Int_reg[31] [12]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [12]),
        .I4(FBC_Rd_Vld_reg_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[12]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [12]),
        .I4(FSWI_Rd_Vld_reg_26),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[12]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [13]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[13]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [13]),
        .I3(\GEN_MUX_N_CNT.Add_in[13]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[13]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [13]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [13]),
        .I4(\Min_Read_Latency_Int_reg[31] [13]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [13]),
        .I4(FBC_Rd_Vld_reg_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[13]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [13]),
        .I4(FSWI_Rd_Vld_reg_27),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[13]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [14]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [14]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [14]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [14]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [14]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [14]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[14]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [14]),
        .I3(\GEN_MUX_N_CNT.Add_in[14]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[14]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [14]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [14]),
        .I4(\Min_Read_Latency_Int_reg[31] [14]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [14]),
        .I4(FBC_Rd_Vld_reg_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[14]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [14]),
        .I4(FSWI_Rd_Vld_reg_28),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[14]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [15]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[15]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [15]),
        .I3(\GEN_MUX_N_CNT.Add_in[15]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[15]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [15]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [15]),
        .I4(\Min_Read_Latency_Int_reg[31] [15]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [15]),
        .I4(FBC_Rd_Vld_reg_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[15]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [15]),
        .I4(FSWI_Rd_Vld_reg_29),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[15]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [16]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[16]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [16]),
        .I3(\GEN_MUX_N_CNT.Add_in[16]_i_4__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[16]_i_5__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [16]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [16]),
        .I4(\Min_Read_Latency_Int_reg[31] [16]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_15),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [16]),
        .I4(FBC_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_5__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[16]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [16]),
        .I4(FSWI_Rd_Vld_reg_30),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6 
       (.I0(Q[1]),
        .I1(Metric_Sel_7[7]),
        .I2(Metric_Sel_7[6]),
        .I3(Metric_Sel_7[5]),
        .I4(Metric_Sel_7[4]),
        .I5(Metric_Sel_7[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [1]),
        .I1(Metric_Sel_2[7]),
        .I2(Metric_Sel_2[6]),
        .I3(\IP2Bus_Data_reg[21]_0 [4]),
        .I4(\IP2Bus_Data_reg[21]_0 [3]),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [1]),
        .I1(Metric_Sel_3[7]),
        .I2(Metric_Sel_3[6]),
        .I3(\IP2Bus_Data_reg[29]_0 [4]),
        .I4(\IP2Bus_Data_reg[29]_0 [3]),
        .I5(Metric_Sel_3[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [1]),
        .I1(Metric_Sel_4[7]),
        .I2(Metric_Sel_4[6]),
        .I3(\IP2Bus_Data_reg[5]_0 [4]),
        .I4(\IP2Bus_Data_reg[5]_0 [3]),
        .I5(Metric_Sel_4[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [1]),
        .I1(Metric_Sel_5[7]),
        .I2(Metric_Sel_5[6]),
        .I3(\IP2Bus_Data_reg[13]_0 [4]),
        .I4(\IP2Bus_Data_reg[13]_0 [3]),
        .I5(Metric_Sel_5[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [1]),
        .I1(Metric_Sel_6[7]),
        .I2(Metric_Sel_6[6]),
        .I3(\IP2Bus_Data_reg[21]_1 [4]),
        .I4(\IP2Bus_Data_reg[21]_1 [3]),
        .I5(Metric_Sel_6[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I1(Metric_Sel_1[7]),
        .I2(Metric_Sel_1[6]),
        .I3(Metric_Sel_1[5]),
        .I4(Metric_Sel_1[4]),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_6__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I1(Metric_Sel_0[7]),
        .I2(Metric_Sel_0[6]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7 
       (.I0(Metric_Sel_2[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_0 [1]),
        .I3(\IP2Bus_Data_reg[21]_0 [2]),
        .I4(\IP2Bus_Data_reg[21]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__0 
       (.I0(Metric_Sel_3[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0_n_0 ),
        .I2(\IP2Bus_Data_reg[29]_0 [1]),
        .I3(\IP2Bus_Data_reg[29]_0 [2]),
        .I4(\IP2Bus_Data_reg[29]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__1 
       (.I0(Metric_Sel_4[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1_n_0 ),
        .I2(\IP2Bus_Data_reg[5]_0 [1]),
        .I3(\IP2Bus_Data_reg[5]_0 [2]),
        .I4(\IP2Bus_Data_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__2 
       (.I0(Metric_Sel_5[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2_n_0 ),
        .I2(\IP2Bus_Data_reg[13]_0 [1]),
        .I3(\IP2Bus_Data_reg[13]_0 [2]),
        .I4(\IP2Bus_Data_reg[13]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__3 
       (.I0(Metric_Sel_6[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_1 [1]),
        .I3(\IP2Bus_Data_reg[21]_1 [2]),
        .I4(\IP2Bus_Data_reg[21]_1 [0]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__4 
       (.I0(Metric_Sel_0[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .O(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1 
       (.I0(\dout_reg[17] ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [17]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__0 
       (.I0(\dout_reg[17]_0 ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__1 
       (.I0(\dout_reg[17]_1 ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [17]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__2 
       (.I0(\dout_reg[17]_2 ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [17]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__3 
       (.I0(\dout_reg[17]_3 ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [17]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__4 
       (.I0(\dout_reg[17]_4 ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [17]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__5 
       (.I0(\dout_reg[17]_5 ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [17]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_1__6 
       (.I0(\dout_reg[17]_6 ),
        .I1(S0_Read_Latency[17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[17]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[17]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [17]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_0),
        .I4(\Min_Write_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [17]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [17]),
        .I4(\Max_Read_Latency_Int_reg[31] [17]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[17]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1 
       (.I0(\dout_reg[18] ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__0 
       (.I0(\dout_reg[18]_0 ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__1 
       (.I0(\dout_reg[18]_1 ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__2 
       (.I0(\dout_reg[18]_2 ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__3 
       (.I0(\dout_reg[18]_3 ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__4 
       (.I0(\dout_reg[18]_4 ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__5 
       (.I0(\dout_reg[18]_5 ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [18]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_1__6 
       (.I0(\dout_reg[18]_6 ),
        .I1(S0_Read_Latency[18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[18]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[18]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [18]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_1),
        .I4(\Min_Write_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [18]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [18]),
        .I4(\Max_Read_Latency_Int_reg[31] [18]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[18]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1 
       (.I0(\dout_reg[19] ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__0 
       (.I0(\dout_reg[19]_0 ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__1 
       (.I0(\dout_reg[19]_1 ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__2 
       (.I0(\dout_reg[19]_2 ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__3 
       (.I0(\dout_reg[19]_3 ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__4 
       (.I0(\dout_reg[19]_4 ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__5 
       (.I0(\dout_reg[19]_5 ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [19]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_1__6 
       (.I0(\dout_reg[19]_6 ),
        .I1(S0_Read_Latency[19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[19]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[19]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [19]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_2),
        .I4(\Min_Write_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [19]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [19]),
        .I4(\Max_Read_Latency_Int_reg[31] [19]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[19]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [1]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[1]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in[1]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[1]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [1]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [1]),
        .I4(\Min_Read_Latency_Int_reg[31] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_rep__0_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]),
        .I4(FBC_Rd_Vld_reg_rep__0_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[1]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [1]),
        .I4(FSWI_Rd_Vld_reg_15),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[1]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1 
       (.I0(\dout_reg[20] ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [20]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__0 
       (.I0(\dout_reg[20]_0 ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__1 
       (.I0(\dout_reg[20]_1 ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [20]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__2 
       (.I0(\dout_reg[20]_2 ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [20]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__3 
       (.I0(\dout_reg[20]_3 ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [20]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__4 
       (.I0(\dout_reg[20]_4 ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [20]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__5 
       (.I0(\dout_reg[20]_5 ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [20]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_1__6 
       (.I0(\dout_reg[20]_6 ),
        .I1(S0_Read_Latency[20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[20]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[20]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [20]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_3),
        .I4(\Min_Write_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [20]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [20]),
        .I4(\Max_Read_Latency_Int_reg[31] [20]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[20]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1 
       (.I0(\dout_reg[21] ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__0 
       (.I0(\dout_reg[21]_0 ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__1 
       (.I0(\dout_reg[21]_1 ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__2 
       (.I0(\dout_reg[21]_2 ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__3 
       (.I0(\dout_reg[21]_3 ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__4 
       (.I0(\dout_reg[21]_4 ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__5 
       (.I0(\dout_reg[21]_5 ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [21]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_1__6 
       (.I0(\dout_reg[21]_6 ),
        .I1(S0_Read_Latency[21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[21]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[21]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [21]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_4),
        .I4(\Min_Write_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [21]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [21]),
        .I4(\Max_Read_Latency_Int_reg[31] [21]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[21]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1 
       (.I0(\dout_reg[22] ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__0 
       (.I0(\dout_reg[22]_0 ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__1 
       (.I0(\dout_reg[22]_1 ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__2 
       (.I0(\dout_reg[22]_2 ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__3 
       (.I0(\dout_reg[22]_3 ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__4 
       (.I0(\dout_reg[22]_4 ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__5 
       (.I0(\dout_reg[22]_5 ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [22]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_1__6 
       (.I0(\dout_reg[22]_6 ),
        .I1(S0_Read_Latency[22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[22]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[22]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [22]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_5),
        .I4(\Min_Write_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [22]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [22]),
        .I4(\Max_Read_Latency_Int_reg[31] [22]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[22]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1 
       (.I0(\dout_reg[23] ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__0 
       (.I0(\dout_reg[23]_0 ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__1 
       (.I0(\dout_reg[23]_1 ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__2 
       (.I0(\dout_reg[23]_2 ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__3 
       (.I0(\dout_reg[23]_3 ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__4 
       (.I0(\dout_reg[23]_4 ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__5 
       (.I0(\dout_reg[23]_5 ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [23]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_1__6 
       (.I0(\dout_reg[23]_6 ),
        .I1(S0_Read_Latency[23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[23]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[23]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [23]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_6),
        .I4(\Min_Write_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [23]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [23]),
        .I4(\Max_Read_Latency_Int_reg[31] [23]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[23]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1 
       (.I0(\dout_reg[24] ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__0 
       (.I0(\dout_reg[24]_0 ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__1 
       (.I0(\dout_reg[24]_1 ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__2 
       (.I0(\dout_reg[24]_2 ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__3 
       (.I0(\dout_reg[24]_3 ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__4 
       (.I0(\dout_reg[24]_4 ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__5 
       (.I0(\dout_reg[24]_5 ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [24]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_1__6 
       (.I0(\dout_reg[24]_6 ),
        .I1(S0_Read_Latency[24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[24]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[24]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [24]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_7),
        .I4(\Min_Write_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [24]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [24]),
        .I4(\Max_Read_Latency_Int_reg[31] [24]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[24]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1 
       (.I0(\dout_reg[25] ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__0 
       (.I0(\dout_reg[25]_0 ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__1 
       (.I0(\dout_reg[25]_1 ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__2 
       (.I0(\dout_reg[25]_2 ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__3 
       (.I0(\dout_reg[25]_3 ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__4 
       (.I0(\dout_reg[25]_4 ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__5 
       (.I0(\dout_reg[25]_5 ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [25]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_1__6 
       (.I0(\dout_reg[25]_6 ),
        .I1(S0_Read_Latency[25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[25]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[25]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [25]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_8),
        .I4(\Min_Write_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [25]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [25]),
        .I4(\Max_Read_Latency_Int_reg[31] [25]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[25]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1 
       (.I0(\dout_reg[26] ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__0 
       (.I0(\dout_reg[26]_0 ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__1 
       (.I0(\dout_reg[26]_1 ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__2 
       (.I0(\dout_reg[26]_2 ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__3 
       (.I0(\dout_reg[26]_3 ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__4 
       (.I0(\dout_reg[26]_4 ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__5 
       (.I0(\dout_reg[26]_5 ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [26]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_1__6 
       (.I0(\dout_reg[26]_6 ),
        .I1(S0_Read_Latency[26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[26]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[26]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [26]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_9),
        .I4(\Min_Write_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [26]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [26]),
        .I4(\Max_Read_Latency_Int_reg[31] [26]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[26]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1 
       (.I0(\dout_reg[27] ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__0 
       (.I0(\dout_reg[27]_0 ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__1 
       (.I0(\dout_reg[27]_1 ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__2 
       (.I0(\dout_reg[27]_2 ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__3 
       (.I0(\dout_reg[27]_3 ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__4 
       (.I0(\dout_reg[27]_4 ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__5 
       (.I0(\dout_reg[27]_5 ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [27]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_1__6 
       (.I0(\dout_reg[27]_6 ),
        .I1(S0_Read_Latency[27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[27]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[27]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [27]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_10),
        .I4(\Min_Write_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [27]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [27]),
        .I4(\Max_Read_Latency_Int_reg[31] [27]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[27]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1 
       (.I0(\dout_reg[28] ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__0 
       (.I0(\dout_reg[28]_0 ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__1 
       (.I0(\dout_reg[28]_1 ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__2 
       (.I0(\dout_reg[28]_2 ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__3 
       (.I0(\dout_reg[28]_3 ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__4 
       (.I0(\dout_reg[28]_4 ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__5 
       (.I0(\dout_reg[28]_5 ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [28]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_1__6 
       (.I0(\dout_reg[28]_6 ),
        .I1(S0_Read_Latency[28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[28]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[28]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [28]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_11),
        .I4(\Min_Write_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [28]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [28]),
        .I4(\Max_Read_Latency_Int_reg[31] [28]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[28]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1 
       (.I0(\dout_reg[29] ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [29]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__0 
       (.I0(\dout_reg[29]_0 ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [29]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__1 
       (.I0(\dout_reg[29]_1 ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [29]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__2 
       (.I0(\dout_reg[29]_2 ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [29]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__3 
       (.I0(\dout_reg[29]_3 ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [29]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__4 
       (.I0(\dout_reg[29]_4 ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [29]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__5 
       (.I0(\dout_reg[29]_5 ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [29]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_1__6 
       (.I0(\dout_reg[29]_6 ),
        .I1(S0_Read_Latency[29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[29]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[29]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [29]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_12),
        .I4(\Min_Write_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [29]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [29]),
        .I4(\Max_Read_Latency_Int_reg[31] [29]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[29]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2__0_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2__1_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2__2_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4__2_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2__3_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4__3_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2__4_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4__4_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2__5_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4__5_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_2__6_n_0 ),
        .I1(\Max_Read_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[2]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[2]_i_4__6_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_5__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [2]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [2]),
        .I4(\Min_Read_Latency_Int_reg[31] [2]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6_n_0 ),
        .I1(Metric_Sel_7[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(Metric_Sel_7[4]),
        .I4(Q[1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0 ),
        .I1(Metric_Sel_2[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(\IP2Bus_Data_reg[21]_0 [3]),
        .I4(\IP2Bus_Data_reg[21]_0 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0 ),
        .I1(Metric_Sel_3[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(\IP2Bus_Data_reg[29]_0 [3]),
        .I4(\IP2Bus_Data_reg[29]_0 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6__2_n_0 ),
        .I1(Metric_Sel_4[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(\IP2Bus_Data_reg[5]_0 [3]),
        .I4(\IP2Bus_Data_reg[5]_0 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6__3_n_0 ),
        .I1(Metric_Sel_5[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(\IP2Bus_Data_reg[13]_0 [3]),
        .I4(\IP2Bus_Data_reg[13]_0 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6__4_n_0 ),
        .I1(Metric_Sel_6[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(\IP2Bus_Data_reg[21]_1 [3]),
        .I4(\IP2Bus_Data_reg[21]_1 [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6__5_n_0 ),
        .I1(Metric_Sel_1[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(Metric_Sel_1[4]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[2]_i_6__6_n_0 ),
        .I1(Metric_Sel_0[1]),
        .I2(S0_S_Null_Byte_Cnt),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I5(\GEN_MUX_N_CNT.Add_in[2]_i_7__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_rep__0_3),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [2]),
        .I4(FBC_Rd_Vld_reg_rep__0_4),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_5__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [2]),
        .I4(FSWI_Rd_Vld_reg_16),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [0]),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [0]),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [0]),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [0]),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [0]),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_6__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7 
       (.I0(Metric_Sel_7[7]),
        .I1(Metric_Sel_7[6]),
        .I2(Metric_Sel_7[5]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__0 
       (.I0(Metric_Sel_2[7]),
        .I1(Metric_Sel_2[6]),
        .I2(\IP2Bus_Data_reg[21]_0 [4]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__1 
       (.I0(Metric_Sel_3[7]),
        .I1(Metric_Sel_3[6]),
        .I2(\IP2Bus_Data_reg[29]_0 [4]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__2 
       (.I0(Metric_Sel_4[7]),
        .I1(Metric_Sel_4[6]),
        .I2(\IP2Bus_Data_reg[5]_0 [4]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__3 
       (.I0(Metric_Sel_5[7]),
        .I1(Metric_Sel_5[6]),
        .I2(\IP2Bus_Data_reg[13]_0 [4]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__4 
       (.I0(Metric_Sel_6[7]),
        .I1(Metric_Sel_6[6]),
        .I2(\IP2Bus_Data_reg[21]_1 [4]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__5 
       (.I0(Metric_Sel_1[7]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[5]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_7__6 
       (.I0(Metric_Sel_0[7]),
        .I1(Metric_Sel_0[6]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .O(\GEN_MUX_N_CNT.Add_in[2]_i_7__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1 
       (.I0(\dout_reg[30] ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [30]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__0 
       (.I0(\dout_reg[30]_0 ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [30]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__1 
       (.I0(\dout_reg[30]_1 ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [30]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__2 
       (.I0(\dout_reg[30]_2 ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [30]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__3 
       (.I0(\dout_reg[30]_3 ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [30]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__4 
       (.I0(\dout_reg[30]_4 ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [30]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__5 
       (.I0(\dout_reg[30]_5 ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [30]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_1__6 
       (.I0(\dout_reg[30]_6 ),
        .I1(S0_Read_Latency[30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[30]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[30]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [30]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_13),
        .I4(\Min_Write_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [30]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [30]),
        .I4(\Max_Read_Latency_Int_reg[31] [30]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[30]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1 
       (.I0(\dout_reg[31] ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10 
       (.I0(\IP2Bus_Data_reg[21]_0 [0]),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__0 
       (.I0(\IP2Bus_Data_reg[29]_0 [0]),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__1 
       (.I0(\IP2Bus_Data_reg[5]_0 [0]),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__2 
       (.I0(\IP2Bus_Data_reg[13]_0 [0]),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__3 
       (.I0(\IP2Bus_Data_reg[21]_1 [0]),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_11__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [0]),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [0]),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [0]),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [0]),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [0]),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_12__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_13 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__0 
       (.I0(\dout_reg[31]_0 ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [31]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__1 
       (.I0(\dout_reg[31]_1 ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [31]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__2 
       (.I0(\dout_reg[31]_2 ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [31]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__3 
       (.I0(\dout_reg[31]_3 ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [31]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__4 
       (.I0(\dout_reg[31]_4 ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [31]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__5 
       (.I0(\dout_reg[31]_5 ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [31]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_1__6 
       (.I0(\dout_reg[31]_6 ),
        .I1(S0_Read_Latency[31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in[31]_i_4__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[31]_i_5__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [31]));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_8__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I1(\Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .I3(FSWI_Rd_Vld_reg_14),
        .I4(\Min_Write_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_5__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I1(\Max_Write_Latency_Int_reg[31] [31]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .I3(\Min_Read_Latency_Int_reg[31] [31]),
        .I4(\Max_Read_Latency_Int_reg[31] [31]),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_5__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .I2(\IP2Bus_Data_reg[21]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .I2(\IP2Bus_Data_reg[29]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__2_n_0 ),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .I2(\IP2Bus_Data_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__3_n_0 ),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .I2(\IP2Bus_Data_reg[13]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__4_n_0 ),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .I2(\IP2Bus_Data_reg[21]_1 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_6__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_8__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7 
       (.I0(Metric_Sel_7[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__0 
       (.I0(Metric_Sel_2[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_0 [1]),
        .I3(\IP2Bus_Data_reg[21]_0 [2]),
        .I4(\IP2Bus_Data_reg[21]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__1 
       (.I0(Metric_Sel_3[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0_n_0 ),
        .I2(\IP2Bus_Data_reg[29]_0 [1]),
        .I3(\IP2Bus_Data_reg[29]_0 [2]),
        .I4(\IP2Bus_Data_reg[29]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__2 
       (.I0(Metric_Sel_4[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1_n_0 ),
        .I2(\IP2Bus_Data_reg[5]_0 [1]),
        .I3(\IP2Bus_Data_reg[5]_0 [2]),
        .I4(\IP2Bus_Data_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__3 
       (.I0(Metric_Sel_5[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2_n_0 ),
        .I2(\IP2Bus_Data_reg[13]_0 [1]),
        .I3(\IP2Bus_Data_reg[13]_0 [2]),
        .I4(\IP2Bus_Data_reg[13]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__4 
       (.I0(Metric_Sel_6[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_1 [1]),
        .I3(\IP2Bus_Data_reg[21]_1 [2]),
        .I4(\IP2Bus_Data_reg[21]_1 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__5 
       (.I0(Metric_Sel_1[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11__5_n_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_7__6 
       (.I0(Metric_Sel_0[1]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8 
       (.I0(Q[1]),
        .I1(Metric_Sel_7[7]),
        .I2(Metric_Sel_7[6]),
        .I3(Metric_Sel_7[5]),
        .I4(Metric_Sel_7[4]),
        .I5(Metric_Sel_7[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [1]),
        .I1(Metric_Sel_2[7]),
        .I2(Metric_Sel_2[6]),
        .I3(\IP2Bus_Data_reg[21]_0 [4]),
        .I4(\IP2Bus_Data_reg[21]_0 [3]),
        .I5(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [1]),
        .I1(Metric_Sel_3[7]),
        .I2(Metric_Sel_3[6]),
        .I3(\IP2Bus_Data_reg[29]_0 [4]),
        .I4(\IP2Bus_Data_reg[29]_0 [3]),
        .I5(Metric_Sel_3[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [1]),
        .I1(Metric_Sel_4[7]),
        .I2(Metric_Sel_4[6]),
        .I3(\IP2Bus_Data_reg[5]_0 [4]),
        .I4(\IP2Bus_Data_reg[5]_0 [3]),
        .I5(Metric_Sel_4[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [1]),
        .I1(Metric_Sel_5[7]),
        .I2(Metric_Sel_5[6]),
        .I3(\IP2Bus_Data_reg[13]_0 [4]),
        .I4(\IP2Bus_Data_reg[13]_0 [3]),
        .I5(Metric_Sel_5[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [1]),
        .I1(Metric_Sel_6[7]),
        .I2(Metric_Sel_6[6]),
        .I3(\IP2Bus_Data_reg[21]_1 [4]),
        .I4(\IP2Bus_Data_reg[21]_1 [3]),
        .I5(Metric_Sel_6[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I1(Metric_Sel_1[7]),
        .I2(Metric_Sel_1[6]),
        .I3(Metric_Sel_1[5]),
        .I4(Metric_Sel_1[4]),
        .I5(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_8__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I1(Metric_Sel_0[7]),
        .I2(Metric_Sel_0[6]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I5(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_8__6_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_9__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [3]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[3]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [3]),
        .I3(\GEN_MUX_N_CNT.Add_in[3]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[3]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [3]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [3]),
        .I4(\Min_Read_Latency_Int_reg[31] [3]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_rep__0_5),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [3]),
        .I4(FBC_Rd_Vld_reg_rep__0_6),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[3]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [3]),
        .I4(FSWI_Rd_Vld_reg_17),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[3]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [4]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[4]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [4]),
        .I3(\GEN_MUX_N_CNT.Add_in[4]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[4]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [4]),
        .I4(\Min_Read_Latency_Int_reg[31] [4]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_rep__0_7),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [4]),
        .I4(FBC_Rd_Vld_reg_rep__0_8),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [4]),
        .I4(FSWI_Rd_Vld_reg_18),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[4]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [5]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [5]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [5]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [5]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [5]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [5]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[5]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [5]),
        .I3(\GEN_MUX_N_CNT.Add_in[5]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[5]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [5]),
        .I4(\Min_Read_Latency_Int_reg[31] [5]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_rep__0_9),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [5]),
        .I4(FBC_Rd_Vld_reg_rep__0_10),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[5]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [5]),
        .I4(FSWI_Rd_Vld_reg_19),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[5]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [6]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[6]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [6]),
        .I3(\GEN_MUX_N_CNT.Add_in[6]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[6]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [6]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [6]),
        .I4(\Min_Read_Latency_Int_reg[31] [6]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_rep__0_11),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [6]),
        .I4(FBC_Rd_Vld_reg_rep__0_12),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[6]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [6]),
        .I4(FSWI_Rd_Vld_reg_20),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[6]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [7]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[7]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [7]),
        .I3(\GEN_MUX_N_CNT.Add_in[7]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[7]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [7]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [7]),
        .I4(\Min_Read_Latency_Int_reg[31] [7]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_rep__0_13),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [7]),
        .I4(FBC_Rd_Vld_reg_rep__0_14),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[7]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [7]),
        .I4(FSWI_Rd_Vld_reg_21),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[7]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [8]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [8]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [8]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [8]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [8]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [8]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[8]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [8]),
        .I3(\GEN_MUX_N_CNT.Add_in[8]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[8]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [8]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [8]),
        .I4(\Min_Read_Latency_Int_reg[31] [8]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [8]),
        .I4(FBC_Rd_Vld_reg_0),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[8]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [8]),
        .I4(FSWI_Rd_Vld_reg_22),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[8]_i_4__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] [9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__0_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__1_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 [9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__2_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3__2_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 [9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__3_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3__3_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 [9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__4_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3__4_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 [9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__5_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3__5_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 [9]));
  LUT5 #(
    .INIT(32'hFFFFFFEA)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[9]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in[16]_i_3__6_n_0 ),
        .I2(\Max_Read_Latency_Int_reg[31] [9]),
        .I3(\GEN_MUX_N_CNT.Add_in[9]_i_3__6_n_0 ),
        .I4(\GEN_MUX_N_CNT.Add_in[9]_i_4__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 [9]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_11_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_12_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_13_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__0_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__0_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__1_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__1_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__2_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__2_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__3_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__3_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__4_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__4_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__5_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_10__5_n_0 ),
        .I1(\Min_Write_Latency_Int_reg[31] [9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_11__6_n_0 ),
        .I3(\Max_Write_Latency_Int_reg[31] [9]),
        .I4(\Min_Read_Latency_Int_reg[31] [9]),
        .I5(\GEN_MUX_N_CNT.Add_in[31]_i_12__6_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1] ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_1 ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_3 ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_5 ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_7 ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_8 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_9 ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_10 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_11 ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_reg[1]_13 ),
        .I1(FBC_Rd_Vld_reg_1),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [9]),
        .I4(FBC_Rd_Vld_reg_2),
        .I5(\GEN_MUX_N_CNT.Add_in_reg[1]_14 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__0_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__0_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__1_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__1_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__2_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__2_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__3_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__3_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__4_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__4_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__5_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__5_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[31]_i_3__6_n_0 ),
        .I1(S0_Read_Latency[9]),
        .I2(\GEN_MUX_N_CNT.Add_in[31]_i_9__6_n_0 ),
        .I3(\Write_Latency_Int_reg[31] [9]),
        .I4(FSWI_Rd_Vld_reg_23),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ),
        .O(\GEN_MUX_N_CNT.Add_in[9]_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3__5_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ),
        .I3(S0_Read_Byte_Cnt_En),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ),
        .O(Add_in_Valid));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [0]),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [0]),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [0]),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [0]),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [0]),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_10__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11 
       (.I0(Metric_Sel_7[7]),
        .I1(Metric_Sel_7[6]),
        .I2(Metric_Sel_7[5]),
        .I3(Metric_Sel_7[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [4]),
        .I1(\IP2Bus_Data_reg[21]_0 [3]),
        .I2(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [4]),
        .I1(\IP2Bus_Data_reg[29]_0 [3]),
        .I2(Metric_Sel_3[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [4]),
        .I1(\IP2Bus_Data_reg[5]_0 [3]),
        .I2(Metric_Sel_4[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [4]),
        .I1(\IP2Bus_Data_reg[13]_0 [3]),
        .I2(Metric_Sel_5[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [4]),
        .I1(\IP2Bus_Data_reg[21]_1 [3]),
        .I2(Metric_Sel_6[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__5 
       (.I0(Metric_Sel_1[7]),
        .I1(Metric_Sel_1[6]),
        .I2(Metric_Sel_1[5]),
        .I3(Metric_Sel_1[4]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_11__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I2(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_11__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_12__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_13 
       (.I0(Q[2]),
        .I1(Q[0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_0 [1]),
        .I3(\IP2Bus_Data_reg[21]_0 [3]),
        .I4(\IP2Bus_Data_reg[21]_0 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0 ),
        .O(Add_in_Valid_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3__0_n_0 ),
        .I2(\IP2Bus_Data_reg[29]_0 [1]),
        .I3(\IP2Bus_Data_reg[29]_0 [3]),
        .I4(\IP2Bus_Data_reg[29]_0 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0 ),
        .O(Add_in_Valid_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__2_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3__1_n_0 ),
        .I2(\IP2Bus_Data_reg[5]_0 [1]),
        .I3(\IP2Bus_Data_reg[5]_0 [3]),
        .I4(\IP2Bus_Data_reg[5]_0 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__2_n_0 ),
        .O(Add_in_Valid_2));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__3_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3__2_n_0 ),
        .I2(\IP2Bus_Data_reg[13]_0 [1]),
        .I3(\IP2Bus_Data_reg[13]_0 [3]),
        .I4(\IP2Bus_Data_reg[13]_0 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__3_n_0 ),
        .O(Add_in_Valid_3));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__4_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3__3_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_1 [1]),
        .I3(\IP2Bus_Data_reg[21]_1 [3]),
        .I4(\IP2Bus_Data_reg[21]_1 [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__4_n_0 ),
        .O(Add_in_Valid_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__5_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3__6_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ),
        .I3(S0_Read_Byte_Cnt_En),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_i_5__5_n_0 ),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_6__5_n_0 ),
        .O(Add_in_Valid_5));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEFEEEEE)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_3__4_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_i_4__6_n_0 ),
        .O(Add_in_Valid_6));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2 
       (.I0(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg ),
        .I2(Metric_Sel_7[1]),
        .I3(Metric_Sel_7[4]),
        .I4(Metric_Sel_7[5]),
        .I5(Q[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__0 
       (.I0(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_0 ),
        .I2(Metric_Sel_2[1]),
        .I3(\IP2Bus_Data_reg[21]_0 [3]),
        .I4(\IP2Bus_Data_reg[21]_0 [4]),
        .I5(\IP2Bus_Data_reg[21]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__1 
       (.I0(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_1 ),
        .I2(Metric_Sel_3[1]),
        .I3(\IP2Bus_Data_reg[29]_0 [3]),
        .I4(\IP2Bus_Data_reg[29]_0 [4]),
        .I5(\IP2Bus_Data_reg[29]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__2 
       (.I0(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_2 ),
        .I2(Metric_Sel_4[1]),
        .I3(\IP2Bus_Data_reg[5]_0 [3]),
        .I4(\IP2Bus_Data_reg[5]_0 [4]),
        .I5(\IP2Bus_Data_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__3 
       (.I0(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_3 ),
        .I2(Metric_Sel_5[1]),
        .I3(\IP2Bus_Data_reg[13]_0 [3]),
        .I4(\IP2Bus_Data_reg[13]_0 [4]),
        .I5(\IP2Bus_Data_reg[13]_0 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__4 
       (.I0(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_4 ),
        .I2(Metric_Sel_6[1]),
        .I3(\IP2Bus_Data_reg[21]_1 [3]),
        .I4(\IP2Bus_Data_reg[21]_1 [4]),
        .I5(\IP2Bus_Data_reg[21]_1 [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__5 
       (.I0(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_5 ),
        .I2(Metric_Sel_1[1]),
        .I3(Metric_Sel_1[4]),
        .I4(Metric_Sel_1[5]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0000000AC)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_2__6 
       (.I0(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[2]_0 ),
        .I1(\GEN_ARSIZE_AXI4.Rtrans_Cnt_En_reg_6 ),
        .I2(Metric_Sel_0[1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F00000008)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\IP2Bus_Data_reg[21]_0 [4]),
        .I3(\IP2Bus_Data_reg[21]_0 [3]),
        .I4(Metric_Sel_2[1]),
        .I5(\dout_reg[0]_1 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F00000008)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\IP2Bus_Data_reg[29]_0 [4]),
        .I3(\IP2Bus_Data_reg[29]_0 [3]),
        .I4(Metric_Sel_3[1]),
        .I5(\dout_reg[0]_2 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F00000008)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_7__2_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\IP2Bus_Data_reg[5]_0 [4]),
        .I3(\IP2Bus_Data_reg[5]_0 [3]),
        .I4(Metric_Sel_4[1]),
        .I5(\dout_reg[0]_3 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F00000008)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_7__3_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\IP2Bus_Data_reg[13]_0 [4]),
        .I3(\IP2Bus_Data_reg[13]_0 [3]),
        .I4(Metric_Sel_5[1]),
        .I5(\dout_reg[0]_4 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F00000008)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_7__4_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\IP2Bus_Data_reg[21]_1 [4]),
        .I3(\IP2Bus_Data_reg[21]_1 [3]),
        .I4(Metric_Sel_6[1]),
        .I5(\dout_reg[0]_5 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000F00000008)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_7__6_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I4(Metric_Sel_0[1]),
        .I5(\dout_reg[0]_6 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFF008000FFFFFFFF)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__5 
       (.I0(Num_BValids_En),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0 ),
        .I4(\dout_reg[0] ),
        .I5(p_1_in),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFF008000FFFFFFFF)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_3__6 
       (.I0(Num_BValids_En),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_9__5_n_0 ),
        .I4(\dout_reg[0]_0 ),
        .I5(p_1_in__0),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4 
       (.I0(Metric_Sel_7[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0 ),
        .I1(Num_BValids_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10__0_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11__0_n_0 ),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_7_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0 ),
        .I1(Num_BValids_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10__1_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11__1_n_0 ),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_7__0_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9__2_n_0 ),
        .I1(Num_BValids_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10__2_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11__2_n_0 ),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_7__1_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9__3_n_0 ),
        .I1(Num_BValids_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10__3_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11__3_n_0 ),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_7__2_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9__4_n_0 ),
        .I1(Num_BValids_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10__4_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11__4_n_0 ),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_7__3_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__5 
       (.I0(Metric_Sel_1[1]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_i_11__5_n_0 ),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEAAAEAAAEAAA)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_4__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9__6_n_0 ),
        .I1(Num_BValids_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_10__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11__6_n_0 ),
        .I4(S0_Read_Byte_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_7__4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_4__6_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .I1(Metric_Sel_7[4]),
        .I2(Metric_Sel_7[5]),
        .I3(Write_Latency_En),
        .I4(Q[0]),
        .I5(Slv_Wr_Idle_Cnt_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ),
        .I1(Metric_Sel_1[4]),
        .I2(Metric_Sel_1[5]),
        .I3(Write_Latency_En),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I5(Slv_Wr_Idle_Cnt_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080F08080)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_13_n_0 ),
        .I3(Metric_Sel_7[5]),
        .I4(External_Event_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8080808080F08080)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_6__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_i_9__5_n_0 ),
        .I1(Mst_Rd_Idle_Cnt_En),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_i_12__4_n_0 ),
        .I3(Metric_Sel_1[5]),
        .I4(External_Event_Cnt_En),
        .I5(\GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_7__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9 
       (.I0(Metric_Sel_7[5]),
        .I1(Metric_Sel_7[4]),
        .I2(Metric_Sel_7[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h2222232222222222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__0 
       (.I0(Write_Latency_En_Int_reg),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_0 [4]),
        .I3(External_Event_Cnt_En),
        .I4(\IP2Bus_Data_reg[21]_0 [0]),
        .I5(\IP2Bus_Data_reg[21]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h2222232222222222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__1 
       (.I0(Write_Latency_En_Int_reg_0),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ),
        .I2(\IP2Bus_Data_reg[29]_0 [4]),
        .I3(External_Event_Cnt_En),
        .I4(\IP2Bus_Data_reg[29]_0 [0]),
        .I5(\IP2Bus_Data_reg[29]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h2222232222222222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__2 
       (.I0(Write_Latency_En_Int_reg_1),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_4__2_n_0 ),
        .I2(\IP2Bus_Data_reg[5]_0 [4]),
        .I3(External_Event_Cnt_En),
        .I4(\IP2Bus_Data_reg[5]_0 [0]),
        .I5(\IP2Bus_Data_reg[5]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h2222232222222222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__3 
       (.I0(Write_Latency_En_Int_reg_2),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_4__3_n_0 ),
        .I2(\IP2Bus_Data_reg[13]_0 [4]),
        .I3(External_Event_Cnt_En),
        .I4(\IP2Bus_Data_reg[13]_0 [0]),
        .I5(\IP2Bus_Data_reg[13]_0 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h2222232222222222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__4 
       (.I0(Write_Latency_En_Int_reg_3),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_4__4_n_0 ),
        .I2(\IP2Bus_Data_reg[21]_1 [4]),
        .I3(External_Event_Cnt_En),
        .I4(\IP2Bus_Data_reg[21]_1 [0]),
        .I5(\IP2Bus_Data_reg[21]_1 [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__5 
       (.I0(Metric_Sel_1[5]),
        .I1(Metric_Sel_1[4]),
        .I2(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'h2222232222222222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_9__6 
       (.I0(Write_Latency_En_Int_reg_4),
        .I1(\GEN_MUX_N_CNT.Add_in[0]_i_4__6_n_0 ),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I3(External_Event_Cnt_En),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I5(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_i_9__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1 
       (.I0(Q[2]),
        .I1(Metric_Sel_7[4]),
        .I2(Q[1]),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [3]),
        .I2(\IP2Bus_Data_reg[21]_0 [1]),
        .O(\GEN_MUX_N_CNT.accumulate_reg ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [3]),
        .I2(\IP2Bus_Data_reg[29]_0 [1]),
        .O(\GEN_MUX_N_CNT.accumulate_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [3]),
        .I2(\IP2Bus_Data_reg[5]_0 [1]),
        .O(\GEN_MUX_N_CNT.accumulate_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [3]),
        .I2(\IP2Bus_Data_reg[13]_0 [1]),
        .O(\GEN_MUX_N_CNT.accumulate_reg_2 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [3]),
        .I2(\IP2Bus_Data_reg[21]_1 [1]),
        .O(\GEN_MUX_N_CNT.accumulate_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(Metric_Sel_1[4]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .O(p_1_in__0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \GEN_MUX_N_CNT.accumulate_i_1__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .O(\GEN_MUX_N_CNT.accumulate_reg_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ),
        .I1(Metric_Sel_7[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__0 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0 ),
        .I1(\IP2Bus_Data_reg[21]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ),
        .I3(\IP2Bus_Data_reg[21]_0 [0]),
        .I4(\IP2Bus_Data_reg[21]_0 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__1 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0 ),
        .I1(\IP2Bus_Data_reg[29]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ),
        .I3(\IP2Bus_Data_reg[29]_0 [0]),
        .I4(\IP2Bus_Data_reg[29]_0 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__1_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__2 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__2_n_0 ),
        .I1(\IP2Bus_Data_reg[5]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__2_n_0 ),
        .I3(\IP2Bus_Data_reg[5]_0 [0]),
        .I4(\IP2Bus_Data_reg[5]_0 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__2_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_3 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__3 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__3_n_0 ),
        .I1(\IP2Bus_Data_reg[13]_0 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__3_n_0 ),
        .I3(\IP2Bus_Data_reg[13]_0 [0]),
        .I4(\IP2Bus_Data_reg[13]_0 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__3_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__4 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__4_n_0 ),
        .I1(\IP2Bus_Data_reg[21]_1 [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__4_n_0 ),
        .I3(\IP2Bus_Data_reg[21]_1 [0]),
        .I4(\IP2Bus_Data_reg[21]_1 [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__4_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__5_n_0 ),
        .I1(Metric_Sel_1[4]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I4(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__5_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAFFAEF)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_1__6 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__6_n_0 ),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I2(\GEN_MUX_N_CNT.Add_in[0]_i_4__6_n_0 ),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I4(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I5(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__6_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0]_7 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(Q[2]),
        .I3(Metric_Sel_7[5]),
        .I4(Metric_Sel_7[6]),
        .I5(Metric_Sel_7[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__0_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(\IP2Bus_Data_reg[21]_0 [2]),
        .I3(\IP2Bus_Data_reg[21]_0 [4]),
        .I4(Metric_Sel_2[6]),
        .I5(Metric_Sel_2[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__1_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(\IP2Bus_Data_reg[29]_0 [2]),
        .I3(\IP2Bus_Data_reg[29]_0 [4]),
        .I4(Metric_Sel_3[6]),
        .I5(Metric_Sel_3[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__2 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__2_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(\IP2Bus_Data_reg[5]_0 [2]),
        .I3(\IP2Bus_Data_reg[5]_0 [4]),
        .I4(Metric_Sel_4[6]),
        .I5(Metric_Sel_4[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__3 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__3_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(\IP2Bus_Data_reg[13]_0 [2]),
        .I3(\IP2Bus_Data_reg[13]_0 [4]),
        .I4(Metric_Sel_5[6]),
        .I5(Metric_Sel_5[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__4 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__4_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(\IP2Bus_Data_reg[21]_1 [2]),
        .I3(\IP2Bus_Data_reg[21]_1 [4]),
        .I4(Metric_Sel_6[6]),
        .I5(Metric_Sel_6[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__5_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I3(Metric_Sel_1[5]),
        .I4(Metric_Sel_1[6]),
        .I5(Metric_Sel_1[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in[0]_i_4__6_n_0 ),
        .I1(FBC_Rd_Vld_reg_rep__0),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I4(Metric_Sel_0[6]),
        .I5(Metric_Sel_0[7]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3 
       (.I0(Metric_Sel_7[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Metric_Sel_7[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [3]),
        .I1(\IP2Bus_Data_reg[21]_0 [2]),
        .I2(\IP2Bus_Data_reg[21]_0 [1]),
        .I3(Metric_Sel_2[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [3]),
        .I1(\IP2Bus_Data_reg[29]_0 [2]),
        .I2(\IP2Bus_Data_reg[29]_0 [1]),
        .I3(Metric_Sel_3[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [3]),
        .I1(\IP2Bus_Data_reg[5]_0 [2]),
        .I2(\IP2Bus_Data_reg[5]_0 [1]),
        .I3(Metric_Sel_4[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__2_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [3]),
        .I1(\IP2Bus_Data_reg[13]_0 [2]),
        .I2(\IP2Bus_Data_reg[13]_0 [1]),
        .I3(Metric_Sel_5[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__3_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [3]),
        .I1(\IP2Bus_Data_reg[21]_1 [2]),
        .I2(\IP2Bus_Data_reg[21]_1 [1]),
        .I3(Metric_Sel_6[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__4_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__5 
       (.I0(Metric_Sel_1[4]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I3(Metric_Sel_1[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__5_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF444744474447)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I3(Metric_Sel_0[1]),
        .I4(FSWI_Rd_Vld_reg),
        .I5(\GEN_MUX_N_CNT.Add_in[16]_i_6__6_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_3__6_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__0_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__1_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__2_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__3_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__4_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__5_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_11 ));
  LUT3 #(
    .INIT(8'h40)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_2__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I2(\GEN_MUX_N_CNT.Add_in[16]_i_6__6_n_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11_n_0 ),
        .I4(Metric_Sel_7[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__0 
       (.I0(\IP2Bus_Data_reg[21]_0 [2]),
        .I1(\IP2Bus_Data_reg[21]_0 [0]),
        .I2(\IP2Bus_Data_reg[21]_0 [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4_n_0 ),
        .I4(Metric_Sel_2[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__1 
       (.I0(\IP2Bus_Data_reg[29]_0 [2]),
        .I1(\IP2Bus_Data_reg[29]_0 [0]),
        .I2(\IP2Bus_Data_reg[29]_0 [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0_n_0 ),
        .I4(Metric_Sel_3[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_7 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__2 
       (.I0(\IP2Bus_Data_reg[5]_0 [2]),
        .I1(\IP2Bus_Data_reg[5]_0 [0]),
        .I2(\IP2Bus_Data_reg[5]_0 [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1_n_0 ),
        .I4(Metric_Sel_4[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_8 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__3 
       (.I0(\IP2Bus_Data_reg[13]_0 [2]),
        .I1(\IP2Bus_Data_reg[13]_0 [0]),
        .I2(\IP2Bus_Data_reg[13]_0 [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2_n_0 ),
        .I4(Metric_Sel_5[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_9 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__4 
       (.I0(\IP2Bus_Data_reg[21]_1 [2]),
        .I1(\IP2Bus_Data_reg[21]_1 [0]),
        .I2(\IP2Bus_Data_reg[21]_1 [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3_n_0 ),
        .I4(Metric_Sel_6[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_10 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__5 
       (.I0(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2]),
        .I1(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]),
        .I2(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [1]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_i_11__5_n_0 ),
        .I4(Metric_Sel_1[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT5 #(
    .INIT(32'h01001000)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_3__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg [2]),
        .I1(\GEN_MUX_N_CNT.Add_in_Valid_reg [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [1]),
        .I3(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4_n_0 ),
        .I4(Metric_Sel_0[1]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_14 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4 
       (.I0(Metric_Sel_2[7]),
        .I1(Metric_Sel_2[6]),
        .I2(\IP2Bus_Data_reg[21]_0 [4]),
        .I3(\IP2Bus_Data_reg[21]_0 [3]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0 
       (.I0(Metric_Sel_3[7]),
        .I1(Metric_Sel_3[6]),
        .I2(\IP2Bus_Data_reg[29]_0 [4]),
        .I3(\IP2Bus_Data_reg[29]_0 [3]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1 
       (.I0(Metric_Sel_4[7]),
        .I1(Metric_Sel_4[6]),
        .I2(\IP2Bus_Data_reg[5]_0 [4]),
        .I3(\IP2Bus_Data_reg[5]_0 [3]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2 
       (.I0(Metric_Sel_5[7]),
        .I1(Metric_Sel_5[6]),
        .I2(\IP2Bus_Data_reg[13]_0 [4]),
        .I3(\IP2Bus_Data_reg[13]_0 [3]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3 
       (.I0(Metric_Sel_6[7]),
        .I1(Metric_Sel_6[6]),
        .I2(\IP2Bus_Data_reg[21]_1 [4]),
        .I3(\IP2Bus_Data_reg[21]_1 [3]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4 
       (.I0(Metric_Sel_0[7]),
        .I1(Metric_Sel_0[6]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg [4]),
        .I3(\GEN_MUX_N_CNT.Add_in_Valid_reg [3]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_2 
       (.I0(Lat_Sample_Reg_Rd_En_d1),
        .I1(Lat_Sample_Reg_Rd_En),
        .I2(capture_event_sync),
        .I3(Sample_Interval_Cnt_Lapse),
        .O(\GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] ));
  FDRE \GEN_SAMPLE_REG_SYNC.Lat_Sample_Reg_Rd_En_d1_reg 
       (.C(core_aclk),
        .CE(1'b1),
        .D(Lat_Sample_Reg_Rd_En),
        .Q(Lat_Sample_Reg_Rd_En_d1),
        .R(SR));
  FDRE Global_Clk_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[16]),
        .Q(Global_Clk_Cnt_En_sync),
        .R(s_level_out_bus_d6));
  FDRE Global_Clk_Cnt_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[17]),
        .Q(Global_Clk_Cnt_Reset_sync),
        .R(s_level_out_bus_d6));
  FDRE Global_Intr_En_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(Global_Intr_En_reg_0),
        .Q(Global_Intr_En),
        .R(s_level_out_bus_d6));
  FDRE IP2Bus_DataValid_reg
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(RValid),
        .Q(\IP2Bus_Data_sampled_reg[31] ),
        .R(s_level_out_bus_d6));
  LUT2 #(
    .INIT(4'h2)) 
    \IP2Bus_Data[10]_i_13 
       (.I0(Lat_Intr_Reg_ISR_Rd_En),
        .I1(Lat_Intr_Reg_IER_Rd_En),
        .O(\IP2Bus_Data[10]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \IP2Bus_Data[12]_i_12 
       (.I0(Lat_Rng_Reg_Set_Rd_En),
        .I1(Lat_Enlog_Reg_Set_Rd_En),
        .O(\IP2Bus_Data[12]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'h0000FFFE)) 
    \IP2Bus_Data[12]_i_13 
       (.I0(Lat_Samp_Incr_Reg_Set_Rd_En),
        .I1(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .I2(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .I3(Lat_Incr_Reg_Set_Rd_En),
        .I4(Lat_Event_Log_Set_Rd_En),
        .O(\IP2Bus_Data[12]_i_13_n_0 ));
  FDRE \IP2Bus_Data_reg[0] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[0]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [0]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[10] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[10]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [10]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[11] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[11]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [11]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[12] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[12]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [12]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[13] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[13]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [13]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[14] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[14]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [14]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[15] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[15]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [15]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[16] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[16]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [16]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[17] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[17]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [17]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[18] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[18]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [18]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[19] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[19]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [19]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[1] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[1]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [1]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[20] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[20]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [20]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[21] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[21]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [21]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[22] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[22]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [22]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[23] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[23]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [23]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[24] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[24]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [24]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[25] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[25]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [25]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[26] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[26]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [26]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[27] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[27]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [27]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[28] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[28]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [28]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[29] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[29]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [29]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[2] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[2]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [2]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[30] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[30]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [30]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[31] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[31]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [31]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[3] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[3]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [3]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[4] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[4]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [4]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[5] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[5]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [5]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[6] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[6]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [6]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[7] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[7]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [7]),
        .R(cdc_sync_inst2_n_36));
  FDRE \IP2Bus_Data_reg[8] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[8]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [8]),
        .R(cdc_sync_inst2_n_37));
  FDRE \IP2Bus_Data_reg[9] 
       (.C(s_axi_aclk),
        .CE(1'b1),
        .D(p_1_in_0[9]),
        .Q(\IP2Bus_Data_sampled_reg[31]_0 [9]),
        .R(cdc_sync_inst2_n_36));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20
       (.I0(Range_Reg_7[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [15]),
        .I3(Range_Reg_7[31]),
        .O(Incr_by_1_i_20_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20__0
       (.I0(Range_Reg_2[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [15]),
        .I3(Range_Reg_2[31]),
        .O(Incr_by_1_i_20__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20__1
       (.I0(Range_Reg_3[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [15]),
        .I3(Range_Reg_3[31]),
        .O(Incr_by_1_i_20__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20__2
       (.I0(Range_Reg_4[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [15]),
        .I3(Range_Reg_4[31]),
        .O(Incr_by_1_i_20__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20__3
       (.I0(Range_Reg_5[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [15]),
        .I3(Range_Reg_5[31]),
        .O(Incr_by_1_i_20__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20__4
       (.I0(Range_Reg_6[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [15]),
        .I3(Range_Reg_6[31]),
        .O(Incr_by_1_i_20__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20__5
       (.I0(Range_Reg_1[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [15]),
        .I3(Range_Reg_1[31]),
        .O(Incr_by_1_i_20__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_20__6
       (.I0(Range_Reg_0[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [14]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [15]),
        .I3(Range_Reg_0[31]),
        .O(Incr_by_1_i_20__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21
       (.I0(Range_Reg_7[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [13]),
        .I3(Range_Reg_7[29]),
        .O(Incr_by_1_i_21_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21__0
       (.I0(Range_Reg_2[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [13]),
        .I3(Range_Reg_2[29]),
        .O(Incr_by_1_i_21__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21__1
       (.I0(Range_Reg_3[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [13]),
        .I3(Range_Reg_3[29]),
        .O(Incr_by_1_i_21__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21__2
       (.I0(Range_Reg_4[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [13]),
        .I3(Range_Reg_4[29]),
        .O(Incr_by_1_i_21__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21__3
       (.I0(Range_Reg_5[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [13]),
        .I3(Range_Reg_5[29]),
        .O(Incr_by_1_i_21__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21__4
       (.I0(Range_Reg_6[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [13]),
        .I3(Range_Reg_6[29]),
        .O(Incr_by_1_i_21__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21__5
       (.I0(Range_Reg_1[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [13]),
        .I3(Range_Reg_1[29]),
        .O(Incr_by_1_i_21__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_21__6
       (.I0(Range_Reg_0[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [12]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [13]),
        .I3(Range_Reg_0[29]),
        .O(Incr_by_1_i_21__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22
       (.I0(Range_Reg_7[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [11]),
        .I3(Range_Reg_7[27]),
        .O(Incr_by_1_i_22_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__0
       (.I0(Range_Reg_2[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [11]),
        .I3(Range_Reg_2[27]),
        .O(Incr_by_1_i_22__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__1
       (.I0(Range_Reg_3[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [11]),
        .I3(Range_Reg_3[27]),
        .O(Incr_by_1_i_22__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__2
       (.I0(Range_Reg_4[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [11]),
        .I3(Range_Reg_4[27]),
        .O(Incr_by_1_i_22__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__3
       (.I0(Range_Reg_5[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [11]),
        .I3(Range_Reg_5[27]),
        .O(Incr_by_1_i_22__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__4
       (.I0(Range_Reg_6[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [11]),
        .I3(Range_Reg_6[27]),
        .O(Incr_by_1_i_22__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__5
       (.I0(Range_Reg_1[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [11]),
        .I3(Range_Reg_1[27]),
        .O(Incr_by_1_i_22__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_22__6
       (.I0(Range_Reg_0[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [10]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [11]),
        .I3(Range_Reg_0[27]),
        .O(Incr_by_1_i_22__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23
       (.I0(Range_Reg_7[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [9]),
        .I3(Range_Reg_7[25]),
        .O(Incr_by_1_i_23_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__0
       (.I0(Range_Reg_2[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [9]),
        .I3(Range_Reg_2[25]),
        .O(Incr_by_1_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__1
       (.I0(Range_Reg_3[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [9]),
        .I3(Range_Reg_3[25]),
        .O(Incr_by_1_i_23__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__2
       (.I0(Range_Reg_4[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [9]),
        .I3(Range_Reg_4[25]),
        .O(Incr_by_1_i_23__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__3
       (.I0(Range_Reg_5[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [9]),
        .I3(Range_Reg_5[25]),
        .O(Incr_by_1_i_23__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__4
       (.I0(Range_Reg_6[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [9]),
        .I3(Range_Reg_6[25]),
        .O(Incr_by_1_i_23__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__5
       (.I0(Range_Reg_1[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [9]),
        .I3(Range_Reg_1[25]),
        .O(Incr_by_1_i_23__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_23__6
       (.I0(Range_Reg_0[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [8]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [9]),
        .I3(Range_Reg_0[25]),
        .O(Incr_by_1_i_23__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24
       (.I0(Range_Reg_7[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [7]),
        .I3(Range_Reg_7[23]),
        .O(Incr_by_1_i_24_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__0
       (.I0(Range_Reg_2[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [7]),
        .I3(Range_Reg_2[23]),
        .O(Incr_by_1_i_24__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__1
       (.I0(Range_Reg_3[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [7]),
        .I3(Range_Reg_3[23]),
        .O(Incr_by_1_i_24__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__2
       (.I0(Range_Reg_4[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [7]),
        .I3(Range_Reg_4[23]),
        .O(Incr_by_1_i_24__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__3
       (.I0(Range_Reg_5[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [7]),
        .I3(Range_Reg_5[23]),
        .O(Incr_by_1_i_24__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__4
       (.I0(Range_Reg_6[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [7]),
        .I3(Range_Reg_6[23]),
        .O(Incr_by_1_i_24__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__5
       (.I0(Range_Reg_1[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [7]),
        .I3(Range_Reg_1[23]),
        .O(Incr_by_1_i_24__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_24__6
       (.I0(Range_Reg_0[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [6]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [7]),
        .I3(Range_Reg_0[23]),
        .O(Incr_by_1_i_24__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25
       (.I0(Range_Reg_7[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [5]),
        .I3(Range_Reg_7[21]),
        .O(Incr_by_1_i_25_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__0
       (.I0(Range_Reg_2[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [5]),
        .I3(Range_Reg_2[21]),
        .O(Incr_by_1_i_25__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__1
       (.I0(Range_Reg_3[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [5]),
        .I3(Range_Reg_3[21]),
        .O(Incr_by_1_i_25__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__2
       (.I0(Range_Reg_4[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [5]),
        .I3(Range_Reg_4[21]),
        .O(Incr_by_1_i_25__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__3
       (.I0(Range_Reg_5[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [5]),
        .I3(Range_Reg_5[21]),
        .O(Incr_by_1_i_25__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__4
       (.I0(Range_Reg_6[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [5]),
        .I3(Range_Reg_6[21]),
        .O(Incr_by_1_i_25__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__5
       (.I0(Range_Reg_1[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [5]),
        .I3(Range_Reg_1[21]),
        .O(Incr_by_1_i_25__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_25__6
       (.I0(Range_Reg_0[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [4]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [5]),
        .I3(Range_Reg_0[21]),
        .O(Incr_by_1_i_25__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26
       (.I0(Range_Reg_7[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [3]),
        .I3(Range_Reg_7[19]),
        .O(Incr_by_1_i_26_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26__0
       (.I0(Range_Reg_2[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [3]),
        .I3(Range_Reg_2[19]),
        .O(Incr_by_1_i_26__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26__1
       (.I0(Range_Reg_3[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [3]),
        .I3(Range_Reg_3[19]),
        .O(Incr_by_1_i_26__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26__2
       (.I0(Range_Reg_4[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [3]),
        .I3(Range_Reg_4[19]),
        .O(Incr_by_1_i_26__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26__3
       (.I0(Range_Reg_5[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [3]),
        .I3(Range_Reg_5[19]),
        .O(Incr_by_1_i_26__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26__4
       (.I0(Range_Reg_6[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [3]),
        .I3(Range_Reg_6[19]),
        .O(Incr_by_1_i_26__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26__5
       (.I0(Range_Reg_1[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [3]),
        .I3(Range_Reg_1[19]),
        .O(Incr_by_1_i_26__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_26__6
       (.I0(Range_Reg_0[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [2]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [3]),
        .I3(Range_Reg_0[19]),
        .O(Incr_by_1_i_26__6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27
       (.I0(Range_Reg_7[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15] [1]),
        .I3(Range_Reg_7[17]),
        .O(Incr_by_1_i_27_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27__0
       (.I0(Range_Reg_2[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [1]),
        .I3(Range_Reg_2[17]),
        .O(Incr_by_1_i_27__0_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27__1
       (.I0(Range_Reg_3[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [1]),
        .I3(Range_Reg_3[17]),
        .O(Incr_by_1_i_27__1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27__2
       (.I0(Range_Reg_4[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [1]),
        .I3(Range_Reg_4[17]),
        .O(Incr_by_1_i_27__2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27__3
       (.I0(Range_Reg_5[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [1]),
        .I3(Range_Reg_5[17]),
        .O(Incr_by_1_i_27__3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27__4
       (.I0(Range_Reg_6[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [1]),
        .I3(Range_Reg_6[17]),
        .O(Incr_by_1_i_27__4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27__5
       (.I0(Range_Reg_1[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [1]),
        .I3(Range_Reg_1[17]),
        .O(Incr_by_1_i_27__5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    Incr_by_1_i_27__6
       (.I0(Range_Reg_0[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [1]),
        .I3(Range_Reg_0[17]),
        .O(Incr_by_1_i_27__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28
       (.I0(Range_Reg_7[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [14]),
        .I2(Range_Reg_7[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [15]),
        .O(Incr_by_1_i_28_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__0
       (.I0(Range_Reg_2[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [14]),
        .I2(Range_Reg_2[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [15]),
        .O(Incr_by_1_i_28__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__1
       (.I0(Range_Reg_3[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [14]),
        .I2(Range_Reg_3[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [15]),
        .O(Incr_by_1_i_28__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__2
       (.I0(Range_Reg_4[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [14]),
        .I2(Range_Reg_4[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [15]),
        .O(Incr_by_1_i_28__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__3
       (.I0(Range_Reg_5[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [14]),
        .I2(Range_Reg_5[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [15]),
        .O(Incr_by_1_i_28__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__4
       (.I0(Range_Reg_6[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [14]),
        .I2(Range_Reg_6[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [15]),
        .O(Incr_by_1_i_28__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__5
       (.I0(Range_Reg_1[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [14]),
        .I2(Range_Reg_1[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [15]),
        .O(Incr_by_1_i_28__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_28__6
       (.I0(Range_Reg_0[30]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [14]),
        .I2(Range_Reg_0[31]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [15]),
        .O(Incr_by_1_i_28__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29
       (.I0(Range_Reg_7[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [12]),
        .I2(Range_Reg_7[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [13]),
        .O(Incr_by_1_i_29_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__0
       (.I0(Range_Reg_2[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [12]),
        .I2(Range_Reg_2[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [13]),
        .O(Incr_by_1_i_29__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__1
       (.I0(Range_Reg_3[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [12]),
        .I2(Range_Reg_3[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [13]),
        .O(Incr_by_1_i_29__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__2
       (.I0(Range_Reg_4[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [12]),
        .I2(Range_Reg_4[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [13]),
        .O(Incr_by_1_i_29__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__3
       (.I0(Range_Reg_5[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [12]),
        .I2(Range_Reg_5[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [13]),
        .O(Incr_by_1_i_29__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__4
       (.I0(Range_Reg_6[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [12]),
        .I2(Range_Reg_6[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [13]),
        .O(Incr_by_1_i_29__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__5
       (.I0(Range_Reg_1[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [12]),
        .I2(Range_Reg_1[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [13]),
        .O(Incr_by_1_i_29__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_29__6
       (.I0(Range_Reg_0[28]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [12]),
        .I2(Range_Reg_0[29]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [13]),
        .O(Incr_by_1_i_29__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30
       (.I0(Range_Reg_7[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [10]),
        .I2(Range_Reg_7[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [11]),
        .O(Incr_by_1_i_30_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30__0
       (.I0(Range_Reg_2[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [10]),
        .I2(Range_Reg_2[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [11]),
        .O(Incr_by_1_i_30__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30__1
       (.I0(Range_Reg_3[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [10]),
        .I2(Range_Reg_3[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [11]),
        .O(Incr_by_1_i_30__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30__2
       (.I0(Range_Reg_4[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [10]),
        .I2(Range_Reg_4[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [11]),
        .O(Incr_by_1_i_30__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30__3
       (.I0(Range_Reg_5[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [10]),
        .I2(Range_Reg_5[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [11]),
        .O(Incr_by_1_i_30__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30__4
       (.I0(Range_Reg_6[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [10]),
        .I2(Range_Reg_6[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [11]),
        .O(Incr_by_1_i_30__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30__5
       (.I0(Range_Reg_1[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [10]),
        .I2(Range_Reg_1[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [11]),
        .O(Incr_by_1_i_30__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_30__6
       (.I0(Range_Reg_0[26]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [10]),
        .I2(Range_Reg_0[27]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [11]),
        .O(Incr_by_1_i_30__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31
       (.I0(Range_Reg_7[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [8]),
        .I2(Range_Reg_7[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [9]),
        .O(Incr_by_1_i_31_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31__0
       (.I0(Range_Reg_2[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [8]),
        .I2(Range_Reg_2[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [9]),
        .O(Incr_by_1_i_31__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31__1
       (.I0(Range_Reg_3[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [8]),
        .I2(Range_Reg_3[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [9]),
        .O(Incr_by_1_i_31__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31__2
       (.I0(Range_Reg_4[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [8]),
        .I2(Range_Reg_4[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [9]),
        .O(Incr_by_1_i_31__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31__3
       (.I0(Range_Reg_5[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [8]),
        .I2(Range_Reg_5[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [9]),
        .O(Incr_by_1_i_31__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31__4
       (.I0(Range_Reg_6[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [8]),
        .I2(Range_Reg_6[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [9]),
        .O(Incr_by_1_i_31__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31__5
       (.I0(Range_Reg_1[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [8]),
        .I2(Range_Reg_1[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [9]),
        .O(Incr_by_1_i_31__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_31__6
       (.I0(Range_Reg_0[24]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [8]),
        .I2(Range_Reg_0[25]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [9]),
        .O(Incr_by_1_i_31__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32
       (.I0(Range_Reg_7[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [6]),
        .I2(Range_Reg_7[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [7]),
        .O(Incr_by_1_i_32_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32__0
       (.I0(Range_Reg_2[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [6]),
        .I2(Range_Reg_2[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [7]),
        .O(Incr_by_1_i_32__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32__1
       (.I0(Range_Reg_3[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [6]),
        .I2(Range_Reg_3[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [7]),
        .O(Incr_by_1_i_32__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32__2
       (.I0(Range_Reg_4[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [6]),
        .I2(Range_Reg_4[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [7]),
        .O(Incr_by_1_i_32__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32__3
       (.I0(Range_Reg_5[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [6]),
        .I2(Range_Reg_5[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [7]),
        .O(Incr_by_1_i_32__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32__4
       (.I0(Range_Reg_6[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [6]),
        .I2(Range_Reg_6[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [7]),
        .O(Incr_by_1_i_32__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32__5
       (.I0(Range_Reg_1[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [6]),
        .I2(Range_Reg_1[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [7]),
        .O(Incr_by_1_i_32__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_32__6
       (.I0(Range_Reg_0[22]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [6]),
        .I2(Range_Reg_0[23]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [7]),
        .O(Incr_by_1_i_32__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33
       (.I0(Range_Reg_7[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [4]),
        .I2(Range_Reg_7[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [5]),
        .O(Incr_by_1_i_33_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33__0
       (.I0(Range_Reg_2[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [4]),
        .I2(Range_Reg_2[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [5]),
        .O(Incr_by_1_i_33__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33__1
       (.I0(Range_Reg_3[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [4]),
        .I2(Range_Reg_3[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [5]),
        .O(Incr_by_1_i_33__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33__2
       (.I0(Range_Reg_4[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [4]),
        .I2(Range_Reg_4[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [5]),
        .O(Incr_by_1_i_33__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33__3
       (.I0(Range_Reg_5[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [4]),
        .I2(Range_Reg_5[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [5]),
        .O(Incr_by_1_i_33__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33__4
       (.I0(Range_Reg_6[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [4]),
        .I2(Range_Reg_6[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [5]),
        .O(Incr_by_1_i_33__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33__5
       (.I0(Range_Reg_1[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [4]),
        .I2(Range_Reg_1[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [5]),
        .O(Incr_by_1_i_33__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_33__6
       (.I0(Range_Reg_0[20]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [4]),
        .I2(Range_Reg_0[21]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [5]),
        .O(Incr_by_1_i_33__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34
       (.I0(Range_Reg_7[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [2]),
        .I2(Range_Reg_7[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [3]),
        .O(Incr_by_1_i_34_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__0
       (.I0(Range_Reg_2[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [2]),
        .I2(Range_Reg_2[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [3]),
        .O(Incr_by_1_i_34__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__1
       (.I0(Range_Reg_3[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [2]),
        .I2(Range_Reg_3[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [3]),
        .O(Incr_by_1_i_34__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__2
       (.I0(Range_Reg_4[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [2]),
        .I2(Range_Reg_4[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [3]),
        .O(Incr_by_1_i_34__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__3
       (.I0(Range_Reg_5[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [2]),
        .I2(Range_Reg_5[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [3]),
        .O(Incr_by_1_i_34__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__4
       (.I0(Range_Reg_6[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [2]),
        .I2(Range_Reg_6[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [3]),
        .O(Incr_by_1_i_34__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__5
       (.I0(Range_Reg_1[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [2]),
        .I2(Range_Reg_1[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [3]),
        .O(Incr_by_1_i_34__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_34__6
       (.I0(Range_Reg_0[18]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [2]),
        .I2(Range_Reg_0[19]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [3]),
        .O(Incr_by_1_i_34__6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35
       (.I0(Range_Reg_7[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15] [0]),
        .I2(Range_Reg_7[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15] [1]),
        .O(Incr_by_1_i_35_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__0
       (.I0(Range_Reg_2[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [0]),
        .I2(Range_Reg_2[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_0 [1]),
        .O(Incr_by_1_i_35__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__1
       (.I0(Range_Reg_3[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [0]),
        .I2(Range_Reg_3[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_1 [1]),
        .O(Incr_by_1_i_35__1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__2
       (.I0(Range_Reg_4[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [0]),
        .I2(Range_Reg_4[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_2 [1]),
        .O(Incr_by_1_i_35__2_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__3
       (.I0(Range_Reg_5[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [0]),
        .I2(Range_Reg_5[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_3 [1]),
        .O(Incr_by_1_i_35__3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__4
       (.I0(Range_Reg_6[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [0]),
        .I2(Range_Reg_6[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_4 [1]),
        .O(Incr_by_1_i_35__4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__5
       (.I0(Range_Reg_1[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [0]),
        .I2(Range_Reg_1[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_5 [1]),
        .O(Incr_by_1_i_35__5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    Incr_by_1_i_35__6
       (.I0(Range_Reg_0[16]),
        .I1(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [0]),
        .I2(Range_Reg_0[17]),
        .I3(\GEN_MUX_N_CNT.Add_in_reg[15]_6 [1]),
        .O(Incr_by_1_i_35__6_n_0));
  CARRY8 Incr_by_1_reg_i_3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({CO,Incr_by_1_reg_i_3_n_1,Incr_by_1_reg_i_3_n_2,Incr_by_1_reg_i_3_n_3,NLW_Incr_by_1_reg_i_3_CO_UNCONNECTED[3],Incr_by_1_reg_i_3_n_5,Incr_by_1_reg_i_3_n_6,Incr_by_1_reg_i_3_n_7}),
        .DI({Incr_by_1_i_20_n_0,Incr_by_1_i_21_n_0,Incr_by_1_i_22_n_0,Incr_by_1_i_23_n_0,Incr_by_1_i_24_n_0,Incr_by_1_i_25_n_0,Incr_by_1_i_26_n_0,Incr_by_1_i_27_n_0}),
        .O(NLW_Incr_by_1_reg_i_3_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28_n_0,Incr_by_1_i_29_n_0,Incr_by_1_i_30_n_0,Incr_by_1_i_31_n_0,Incr_by_1_i_32_n_0,Incr_by_1_i_33_n_0,Incr_by_1_i_34_n_0,Incr_by_1_i_35_n_0}));
  CARRY8 Incr_by_1_reg_i_3__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_1_reg,Incr_by_1_reg_i_3__0_n_1,Incr_by_1_reg_i_3__0_n_2,Incr_by_1_reg_i_3__0_n_3,NLW_Incr_by_1_reg_i_3__0_CO_UNCONNECTED[3],Incr_by_1_reg_i_3__0_n_5,Incr_by_1_reg_i_3__0_n_6,Incr_by_1_reg_i_3__0_n_7}),
        .DI({Incr_by_1_i_20__0_n_0,Incr_by_1_i_21__0_n_0,Incr_by_1_i_22__0_n_0,Incr_by_1_i_23__0_n_0,Incr_by_1_i_24__0_n_0,Incr_by_1_i_25__0_n_0,Incr_by_1_i_26__0_n_0,Incr_by_1_i_27__0_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__0_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28__0_n_0,Incr_by_1_i_29__0_n_0,Incr_by_1_i_30__0_n_0,Incr_by_1_i_31__0_n_0,Incr_by_1_i_32__0_n_0,Incr_by_1_i_33__0_n_0,Incr_by_1_i_34__0_n_0,Incr_by_1_i_35__0_n_0}));
  CARRY8 Incr_by_1_reg_i_3__1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_1_reg_0,Incr_by_1_reg_i_3__1_n_1,Incr_by_1_reg_i_3__1_n_2,Incr_by_1_reg_i_3__1_n_3,NLW_Incr_by_1_reg_i_3__1_CO_UNCONNECTED[3],Incr_by_1_reg_i_3__1_n_5,Incr_by_1_reg_i_3__1_n_6,Incr_by_1_reg_i_3__1_n_7}),
        .DI({Incr_by_1_i_20__1_n_0,Incr_by_1_i_21__1_n_0,Incr_by_1_i_22__1_n_0,Incr_by_1_i_23__1_n_0,Incr_by_1_i_24__1_n_0,Incr_by_1_i_25__1_n_0,Incr_by_1_i_26__1_n_0,Incr_by_1_i_27__1_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__1_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28__1_n_0,Incr_by_1_i_29__1_n_0,Incr_by_1_i_30__1_n_0,Incr_by_1_i_31__1_n_0,Incr_by_1_i_32__1_n_0,Incr_by_1_i_33__1_n_0,Incr_by_1_i_34__1_n_0,Incr_by_1_i_35__1_n_0}));
  CARRY8 Incr_by_1_reg_i_3__2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_1_reg_1,Incr_by_1_reg_i_3__2_n_1,Incr_by_1_reg_i_3__2_n_2,Incr_by_1_reg_i_3__2_n_3,NLW_Incr_by_1_reg_i_3__2_CO_UNCONNECTED[3],Incr_by_1_reg_i_3__2_n_5,Incr_by_1_reg_i_3__2_n_6,Incr_by_1_reg_i_3__2_n_7}),
        .DI({Incr_by_1_i_20__2_n_0,Incr_by_1_i_21__2_n_0,Incr_by_1_i_22__2_n_0,Incr_by_1_i_23__2_n_0,Incr_by_1_i_24__2_n_0,Incr_by_1_i_25__2_n_0,Incr_by_1_i_26__2_n_0,Incr_by_1_i_27__2_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__2_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28__2_n_0,Incr_by_1_i_29__2_n_0,Incr_by_1_i_30__2_n_0,Incr_by_1_i_31__2_n_0,Incr_by_1_i_32__2_n_0,Incr_by_1_i_33__2_n_0,Incr_by_1_i_34__2_n_0,Incr_by_1_i_35__2_n_0}));
  CARRY8 Incr_by_1_reg_i_3__3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_1_reg_2,Incr_by_1_reg_i_3__3_n_1,Incr_by_1_reg_i_3__3_n_2,Incr_by_1_reg_i_3__3_n_3,NLW_Incr_by_1_reg_i_3__3_CO_UNCONNECTED[3],Incr_by_1_reg_i_3__3_n_5,Incr_by_1_reg_i_3__3_n_6,Incr_by_1_reg_i_3__3_n_7}),
        .DI({Incr_by_1_i_20__3_n_0,Incr_by_1_i_21__3_n_0,Incr_by_1_i_22__3_n_0,Incr_by_1_i_23__3_n_0,Incr_by_1_i_24__3_n_0,Incr_by_1_i_25__3_n_0,Incr_by_1_i_26__3_n_0,Incr_by_1_i_27__3_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__3_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28__3_n_0,Incr_by_1_i_29__3_n_0,Incr_by_1_i_30__3_n_0,Incr_by_1_i_31__3_n_0,Incr_by_1_i_32__3_n_0,Incr_by_1_i_33__3_n_0,Incr_by_1_i_34__3_n_0,Incr_by_1_i_35__3_n_0}));
  CARRY8 Incr_by_1_reg_i_3__4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_1_reg_3,Incr_by_1_reg_i_3__4_n_1,Incr_by_1_reg_i_3__4_n_2,Incr_by_1_reg_i_3__4_n_3,NLW_Incr_by_1_reg_i_3__4_CO_UNCONNECTED[3],Incr_by_1_reg_i_3__4_n_5,Incr_by_1_reg_i_3__4_n_6,Incr_by_1_reg_i_3__4_n_7}),
        .DI({Incr_by_1_i_20__4_n_0,Incr_by_1_i_21__4_n_0,Incr_by_1_i_22__4_n_0,Incr_by_1_i_23__4_n_0,Incr_by_1_i_24__4_n_0,Incr_by_1_i_25__4_n_0,Incr_by_1_i_26__4_n_0,Incr_by_1_i_27__4_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__4_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28__4_n_0,Incr_by_1_i_29__4_n_0,Incr_by_1_i_30__4_n_0,Incr_by_1_i_31__4_n_0,Incr_by_1_i_32__4_n_0,Incr_by_1_i_33__4_n_0,Incr_by_1_i_34__4_n_0,Incr_by_1_i_35__4_n_0}));
  CARRY8 Incr_by_1_reg_i_3__5
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_1_reg_4,Incr_by_1_reg_i_3__5_n_1,Incr_by_1_reg_i_3__5_n_2,Incr_by_1_reg_i_3__5_n_3,NLW_Incr_by_1_reg_i_3__5_CO_UNCONNECTED[3],Incr_by_1_reg_i_3__5_n_5,Incr_by_1_reg_i_3__5_n_6,Incr_by_1_reg_i_3__5_n_7}),
        .DI({Incr_by_1_i_20__5_n_0,Incr_by_1_i_21__5_n_0,Incr_by_1_i_22__5_n_0,Incr_by_1_i_23__5_n_0,Incr_by_1_i_24__5_n_0,Incr_by_1_i_25__5_n_0,Incr_by_1_i_26__5_n_0,Incr_by_1_i_27__5_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__5_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28__5_n_0,Incr_by_1_i_29__5_n_0,Incr_by_1_i_30__5_n_0,Incr_by_1_i_31__5_n_0,Incr_by_1_i_32__5_n_0,Incr_by_1_i_33__5_n_0,Incr_by_1_i_34__5_n_0,Incr_by_1_i_35__5_n_0}));
  CARRY8 Incr_by_1_reg_i_3__6
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({Incr_by_1_reg_5,Incr_by_1_reg_i_3__6_n_1,Incr_by_1_reg_i_3__6_n_2,Incr_by_1_reg_i_3__6_n_3,NLW_Incr_by_1_reg_i_3__6_CO_UNCONNECTED[3],Incr_by_1_reg_i_3__6_n_5,Incr_by_1_reg_i_3__6_n_6,Incr_by_1_reg_i_3__6_n_7}),
        .DI({Incr_by_1_i_20__6_n_0,Incr_by_1_i_21__6_n_0,Incr_by_1_i_22__6_n_0,Incr_by_1_i_23__6_n_0,Incr_by_1_i_24__6_n_0,Incr_by_1_i_25__6_n_0,Incr_by_1_i_26__6_n_0,Incr_by_1_i_27__6_n_0}),
        .O(NLW_Incr_by_1_reg_i_3__6_O_UNCONNECTED[7:0]),
        .S({Incr_by_1_i_28__6_n_0,Incr_by_1_i_29__6_n_0,Incr_by_1_i_30__6_n_0,Incr_by_1_i_31__6_n_0,Incr_by_1_i_32__6_n_0,Incr_by_1_i_33__6_n_0,Incr_by_1_i_34__6_n_0,Incr_by_1_i_35__6_n_0}));
  FDRE Interval_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Interval_Cnt_En0),
        .D(s_axi_wdata[0]),
        .Q(Interval_Cnt_En),
        .R(s_level_out_bus_d6));
  FDRE Interval_Cnt_Ld_reg
       (.C(s_axi_aclk),
        .CE(Interval_Cnt_En0),
        .D(s_axi_wdata[1]),
        .Q(Interval_Cnt_Ld_sync),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_3downto0_is_0x4_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0x4),
        .Q(Lat_Addr_3downto0_is_0x4),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_3downto0_is_0x8_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[2] ),
        .Q(Lat_Addr_3downto0_is_0x8),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_3downto0_is_0xC_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_3downto0_is_0xC),
        .Q(Lat_Addr_3downto0_is_0xC),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x0_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x0),
        .Q(Lat_Addr_7downto4_is_0x0),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x1_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x1),
        .Q(Lat_Addr_7downto4_is_0x1),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x2_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x2),
        .Q(Lat_Addr_7downto4_is_0x2),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x3_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x3),
        .Q(Lat_Addr_7downto4_is_0x3),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x4_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x4),
        .Q(Lat_Addr_7downto4_is_0x4),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x5_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x5),
        .Q(Lat_Addr_7downto4_is_0x5),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x6_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x6),
        .Q(Lat_Addr_7downto4_is_0x6),
        .R(s_level_out_bus_d6));
  FDRE Lat_Addr_7downto4_is_0x7_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Addr_7downto4_is_0x7),
        .Q(Lat_Addr_7downto4_is_0x7),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [0]),
        .Q(Lat_Addr_9downto2_CDC[0]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [1]),
        .Q(Lat_Addr_9downto2_CDC[1]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [2]),
        .Q(Lat_Addr_9downto2_CDC[2]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [3]),
        .Q(Lat_Addr_9downto2_CDC[3]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [4]),
        .Q(Lat_Addr_9downto2_CDC[4]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [5]),
        .Q(Lat_Addr_9downto2_CDC[5]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [6]),
        .Q(Lat_Addr_9downto2_CDC[6]),
        .R(s_level_out_bus_d6));
  FDRE \Lat_Addr_9downto2_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[9] [7]),
        .Q(Lat_Addr_9downto2_CDC[7]),
        .R(s_level_out_bus_d6));
  FDRE Lat_Control_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Control_Set_Rd_En),
        .Q(Lat_Control_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Enlog_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[0] ),
        .Q(Lat_Enlog_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Event_Log_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Event_Log_Set_Rd_En),
        .Q(Lat_Event_Log_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Global_Clk_Cnt_LSB_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_LSB_Rd_En),
        .Q(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Global_Clk_Cnt_MSB_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_MSB_Rd_En),
        .Q(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Global_Clk_Cnt_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Global_Clk_Cnt_Set_Rd_En),
        .Q(Lat_Global_Clk_Cnt_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_ID_Mask_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(ID_Mask_Rd_En),
        .Q(Lat_ID_Mask_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Incr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Incr_Reg_Set_Rd_En),
        .Q(Lat_Incr_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_GIE_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[3] ),
        .Q(Lat_Intr_Reg_GIE_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_IER_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[7]_1 ),
        .Q(Lat_Intr_Reg_IER_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_ISR_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[7]_0 ),
        .Q(Lat_Intr_Reg_ISR_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Intr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[4]_0 ),
        .Q(Lat_Intr_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Latency_ID_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Latency_ID_Rd_En),
        .Q(Lat_Latency_ID_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Metric_Cnt_Reg_Set_Rd_En),
        .Q(Lat_Metric_Cnt_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Metric_Sel_Reg_0_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Metric_Sel_Reg_0_Rd_En),
        .Q(Lat_Metric_Sel_Reg_0_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Metric_Sel_Reg_1_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Metric_Sel_Reg_1_Rd_En),
        .Q(Lat_Metric_Sel_Reg_1_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Rng_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Rng_Reg_Set_Rd_En),
        .Q(Lat_Rng_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Samp_Incr_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Samp_Incr_Reg_Set_Rd_En),
        .Q(Lat_Samp_Incr_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Samp_Metric_Cnt_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(Samp_Metric_Cnt_Reg_Set_Rd_En),
        .Q(Lat_Samp_Metric_Cnt_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Sample_Interval_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[4] ),
        .Q(Lat_Sample_Interval_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Sample_Reg_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(E),
        .Q(Lat_Sample_Reg_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Sel_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[7] ),
        .Q(Lat_Sel_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Status_Reg_FOC_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[6]_0 ),
        .Q(Lat_Status_Reg_FOC_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Status_Reg_Set_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[5] ),
        .Q(Lat_Status_Reg_Set_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE Lat_Status_Reg_WIF_Rd_En_reg
       (.C(s_axi_aclk),
        .CE(Bus2IP_RdCE),
        .D(\bus2ip_addr_i_reg[6] ),
        .Q(Lat_Status_Reg_WIF_Rd_En),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[16]),
        .Q(Latency_RID[0]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[26]),
        .Q(Latency_RID[10]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[27]),
        .Q(Latency_RID[11]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[28]),
        .Q(Latency_RID[12]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[29]),
        .Q(Latency_RID[13]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[30]),
        .Q(Latency_RID[14]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[31]),
        .Q(Latency_RID[15]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[17]),
        .Q(Latency_RID[1]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[18]),
        .Q(Latency_RID[2]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[19]),
        .Q(Latency_RID[3]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[20]),
        .Q(Latency_RID[4]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[21]),
        .Q(Latency_RID[5]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[22]),
        .Q(Latency_RID[6]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[23]),
        .Q(Latency_RID[7]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[24]),
        .Q(Latency_RID[8]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_RID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[25]),
        .Q(Latency_RID[9]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[0]),
        .Q(Latency_WID[0]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[10]),
        .Q(Latency_WID[10]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[11]),
        .Q(Latency_WID[11]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[12]),
        .Q(Latency_WID[12]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[13]),
        .Q(Latency_WID[13]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[14]),
        .Q(Latency_WID[14]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[15]),
        .Q(Latency_WID[15]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[1]),
        .Q(Latency_WID[1]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[2]),
        .Q(Latency_WID[2]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[3]),
        .Q(Latency_WID[3]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[4]),
        .Q(Latency_WID[4]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[5]),
        .Q(Latency_WID[5]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[6]),
        .Q(Latency_WID[6]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[7]),
        .Q(Latency_WID[7]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[8]),
        .Q(Latency_WID[8]),
        .R(s_level_out_bus_d6));
  FDRE \Latency_WID_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_4 ),
        .D(s_axi_wdata[9]),
        .Q(Latency_WID[9]),
        .R(s_level_out_bus_d6));
  (* ORIG_CELL_NAME = "Metrics_Cnt_En_reg" *) 
  FDRE Metrics_Cnt_En_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[0]),
        .Q(Metrics_Cnt_En),
        .R(s_level_out_bus_d6));
  (* ORIG_CELL_NAME = "Metrics_Cnt_En_reg" *) 
  FDRE Metrics_Cnt_En_reg_rep
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[0]),
        .Q(\GEN_ARSIZE_AXI4.Mst_Rd_Idle_Cnt_En_reg ),
        .R(s_level_out_bus_d6));
  (* ORIG_CELL_NAME = "Metrics_Cnt_En_reg" *) 
  FDRE Metrics_Cnt_En_reg_rep__0
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[0]),
        .Q(\Accum_i_reg[34] ),
        .R(s_level_out_bus_d6));
  (* ORIG_CELL_NAME = "Metrics_Cnt_En_reg" *) 
  FDRE Metrics_Cnt_En_reg_rep__1
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[0]),
        .Q(\Accum_i_reg[34]_0 ),
        .R(s_level_out_bus_d6));
  FDRE Metrics_Cnt_Reset_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[1]),
        .Q(rst_int_n_reg),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[16]),
        .Q(RID_Mask[0]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[26]),
        .Q(RID_Mask[10]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[27]),
        .Q(RID_Mask[11]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[28]),
        .Q(RID_Mask[12]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[29]),
        .Q(RID_Mask[13]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[30]),
        .Q(RID_Mask[14]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[31]),
        .Q(RID_Mask[15]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[17]),
        .Q(RID_Mask[1]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[18]),
        .Q(RID_Mask[2]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[19]),
        .Q(RID_Mask[3]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[20]),
        .Q(RID_Mask[4]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[21]),
        .Q(RID_Mask[5]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[22]),
        .Q(RID_Mask[6]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[23]),
        .Q(RID_Mask[7]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[24]),
        .Q(RID_Mask[8]),
        .R(s_level_out_bus_d6));
  FDRE \RID_Mask_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[25]),
        .Q(RID_Mask[9]),
        .R(s_level_out_bus_d6));
  FDRE Rd_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[7]),
        .Q(Rd_Lat_End),
        .R(s_level_out_bus_d6));
  FDRE Rd_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[6]),
        .Q(Rd_Lat_Start),
        .R(s_level_out_bus_d6));
  LUT6 #(
    .INIT(64'h00E2E2E200E200E2)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_1 
       (.I0(Rd_Add_Issue_reg),
        .I1(Rd_Lat_Start),
        .I2(slot_0_axi_arvalid_0),
        .I3(En_Id_Based_sync),
        .I4(\Rd_Latency_Fifo_Wr_Data[32]_i_2_n_0 ),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_3_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data_reg[32] ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_10 
       (.I0(Latency_RID[10]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [10]),
        .I3(slot_0_axi_arid[10]),
        .I4(RID_Mask[10]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_18_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_11 
       (.I0(Latency_RID[8]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [8]),
        .I3(slot_0_axi_arid[8]),
        .I4(RID_Mask[8]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_19_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_12 
       (.I0(RID_Mask[3]),
        .I1(slot_0_axi_arid[3]),
        .I2(\ARID_reg_reg[15] [3]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[3]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_13 
       (.I0(RID_Mask[1]),
        .I1(slot_0_axi_arid[1]),
        .I2(\ARID_reg_reg[15] [1]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[1]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_14 
       (.I0(RID_Mask[7]),
        .I1(slot_0_axi_arid[7]),
        .I2(\ARID_reg_reg[15] [7]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[7]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_15 
       (.I0(RID_Mask[5]),
        .I1(slot_0_axi_arid[5]),
        .I2(\ARID_reg_reg[15] [5]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[5]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_16 
       (.I0(RID_Mask[14]),
        .I1(slot_0_axi_arid[14]),
        .I2(\ARID_reg_reg[15] [14]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[14]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_17 
       (.I0(RID_Mask[13]),
        .I1(slot_0_axi_arid[13]),
        .I2(\ARID_reg_reg[15] [13]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[13]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_18 
       (.I0(RID_Mask[11]),
        .I1(slot_0_axi_arid[11]),
        .I2(\ARID_reg_reg[15] [11]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[11]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hEEFABBAF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_19 
       (.I0(RID_Mask[9]),
        .I1(slot_0_axi_arid[9]),
        .I2(\ARID_reg_reg[15] [9]),
        .I3(Rd_Lat_Start),
        .I4(Latency_RID[9]),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_2 
       (.I0(\Rd_Latency_Fifo_Wr_Data[32]_i_4_n_0 ),
        .I1(\Rd_Latency_Fifo_Wr_Data[32]_i_5_n_0 ),
        .I2(\Rd_Latency_Fifo_Wr_Data[32]_i_6_n_0 ),
        .I3(\Rd_Latency_Fifo_Wr_Data[32]_i_7_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_3 
       (.I0(\Rd_Latency_Fifo_Wr_Data[32]_i_8_n_0 ),
        .I1(\Rd_Latency_Fifo_Wr_Data[32]_i_9_n_0 ),
        .I2(\Rd_Latency_Fifo_Wr_Data[32]_i_10_n_0 ),
        .I3(\Rd_Latency_Fifo_Wr_Data[32]_i_11_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_4 
       (.I0(Latency_RID[2]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [2]),
        .I3(slot_0_axi_arid[2]),
        .I4(RID_Mask[2]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_12_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_5 
       (.I0(Latency_RID[0]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [0]),
        .I3(slot_0_axi_arid[0]),
        .I4(RID_Mask[0]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_13_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_6 
       (.I0(Latency_RID[6]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [6]),
        .I3(slot_0_axi_arid[6]),
        .I4(RID_Mask[6]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_14_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_7 
       (.I0(Latency_RID[4]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [4]),
        .I3(slot_0_axi_arid[4]),
        .I4(RID_Mask[4]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_15_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_8 
       (.I0(Latency_RID[15]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [15]),
        .I3(slot_0_axi_arid[15]),
        .I4(RID_Mask[15]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_16_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000569AFFFFFFFF)) 
    \Rd_Latency_Fifo_Wr_Data[32]_i_9 
       (.I0(Latency_RID[12]),
        .I1(Rd_Lat_Start),
        .I2(\ARID_reg_reg[15] [12]),
        .I3(slot_0_axi_arid[12]),
        .I4(RID_Mask[12]),
        .I5(\Rd_Latency_Fifo_Wr_Data[32]_i_17_n_0 ),
        .O(\Rd_Latency_Fifo_Wr_Data[32]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    Read_Latency_One_i_1
       (.I0(Rd_Latency_Fifo_Rd_En1),
        .I1(Rd_Latency_Fifo_Empty),
        .O(Read_Latency_One));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hDFD50000)) 
    Read_Latency_One_i_2
       (.I0(En_Id_Based_sync),
        .I1(id_matched3_return),
        .I2(Rd_Lat_Start),
        .I3(rid_match_reg),
        .I4(First_Read_reg_reg),
        .O(Rd_Latency_Fifo_Rd_En1));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hB)) 
    Read_going_on_i_2
       (.I0(id_matched3_return),
        .I1(En_Id_Based_sync),
        .O(\GEN_ARSIZE_AXI4.Num_RLasts_En_reg_0 ));
  FDSE Reset_On_Sample_Int_Lapse_reg
       (.C(s_axi_aclk),
        .CE(Interval_Cnt_En0),
        .D(s_axi_wdata[8]),
        .Q(Reset_On_Sample_Int_Lapse_sync),
        .S(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[0]),
        .Q(Sample_Interval[0]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[10]),
        .Q(Sample_Interval[10]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[11]),
        .Q(Sample_Interval[11]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[12]),
        .Q(Sample_Interval[12]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[13]),
        .Q(Sample_Interval[13]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[14]),
        .Q(Sample_Interval[14]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[15]),
        .Q(Sample_Interval[15]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[16] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[16]),
        .Q(Sample_Interval[16]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[17] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[17]),
        .Q(Sample_Interval[17]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[18] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[18]),
        .Q(Sample_Interval[18]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[19] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[19]),
        .Q(Sample_Interval[19]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[1]),
        .Q(Sample_Interval[1]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[20] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[20]),
        .Q(Sample_Interval[20]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[21] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[21]),
        .Q(Sample_Interval[21]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[22] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[22]),
        .Q(Sample_Interval[22]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[23] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[23]),
        .Q(Sample_Interval[23]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[24] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[24]),
        .Q(Sample_Interval[24]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[25] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[25]),
        .Q(Sample_Interval[25]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[26] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[26]),
        .Q(Sample_Interval[26]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[27] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[27]),
        .Q(Sample_Interval[27]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[28] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[28]),
        .Q(Sample_Interval[28]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[29] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[29]),
        .Q(Sample_Interval[29]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[2]),
        .Q(Sample_Interval[2]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[30] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[30]),
        .Q(Sample_Interval[30]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[31] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[31]),
        .Q(Sample_Interval[31]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[3]),
        .Q(Sample_Interval[3]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[4]),
        .Q(Sample_Interval[4]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[5]),
        .Q(Sample_Interval[5]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[6]),
        .Q(Sample_Interval[6]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[7]),
        .Q(Sample_Interval[7]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[8]),
        .Q(Sample_Interval[8]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Interval_i_reg_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[7]_3 ),
        .D(s_axi_wdata[9]),
        .Q(Sample_Interval[9]),
        .R(s_level_out_bus_d6));
  FDRE Sample_Reg_Rd_First_reg
       (.C(s_axi_aclk),
        .CE(E),
        .D(E),
        .Q(Sample_Reg_Rd_First),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[0] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[0]),
        .Q(Sample_Time_Diff_Reg[0]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[10] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[10]),
        .Q(Sample_Time_Diff_Reg[10]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[11] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[11]),
        .Q(Sample_Time_Diff_Reg[11]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[12] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[12]),
        .Q(Sample_Time_Diff_Reg[12]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[13] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[13]),
        .Q(Sample_Time_Diff_Reg[13]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[14] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[14]),
        .Q(Sample_Time_Diff_Reg[14]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[15] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[15]),
        .Q(Sample_Time_Diff_Reg[15]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[16] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[16]),
        .Q(Sample_Time_Diff_Reg[16]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[17] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[17]),
        .Q(Sample_Time_Diff_Reg[17]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[18] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[18]),
        .Q(Sample_Time_Diff_Reg[18]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[19] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[19]),
        .Q(Sample_Time_Diff_Reg[19]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[1] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[1]),
        .Q(Sample_Time_Diff_Reg[1]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[20] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[20]),
        .Q(Sample_Time_Diff_Reg[20]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[21] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[21]),
        .Q(Sample_Time_Diff_Reg[21]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[22] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[22]),
        .Q(Sample_Time_Diff_Reg[22]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[23] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[23]),
        .Q(Sample_Time_Diff_Reg[23]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[24] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[24]),
        .Q(Sample_Time_Diff_Reg[24]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[25] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[25]),
        .Q(Sample_Time_Diff_Reg[25]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[26] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[26]),
        .Q(Sample_Time_Diff_Reg[26]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[27] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[27]),
        .Q(Sample_Time_Diff_Reg[27]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[28] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[28]),
        .Q(Sample_Time_Diff_Reg[28]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[29] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[29]),
        .Q(Sample_Time_Diff_Reg[29]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[2] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[2]),
        .Q(Sample_Time_Diff_Reg[2]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[30] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[30]),
        .Q(Sample_Time_Diff_Reg[30]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[31] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[31]),
        .Q(Sample_Time_Diff_Reg[31]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[3] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[3]),
        .Q(Sample_Time_Diff_Reg[3]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[4] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[4]),
        .Q(Sample_Time_Diff_Reg[4]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[5] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[5]),
        .Q(Sample_Time_Diff_Reg[5]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[6] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[6]),
        .Q(Sample_Time_Diff_Reg[6]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[7] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[7]),
        .Q(Sample_Time_Diff_Reg[7]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[8] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[8]),
        .Q(Sample_Time_Diff_Reg[8]),
        .R(s_level_out_bus_d6));
  FDRE \Sample_Time_Diff_Reg_reg[9] 
       (.C(s_axi_aclk),
        .CE(E),
        .D(Sample_Time_Diff[9]),
        .Q(Sample_Time_Diff_Reg[9]),
        .R(s_level_out_bus_d6));
  FDRE Use_Ext_Trigger_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[2]),
        .Q(Use_Ext_Trig),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[0] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[0]),
        .Q(WID_Mask[0]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[10] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[10]),
        .Q(WID_Mask[10]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[11] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[11]),
        .Q(WID_Mask[11]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[12] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[12]),
        .Q(WID_Mask[12]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[13] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[13]),
        .Q(WID_Mask[13]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[14] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[14]),
        .Q(WID_Mask[14]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[15] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[15]),
        .Q(WID_Mask[15]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[1] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[1]),
        .Q(WID_Mask[1]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[2] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[2]),
        .Q(WID_Mask[2]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[3] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[3]),
        .Q(WID_Mask[3]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[4] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[4]),
        .Q(WID_Mask[4]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[5] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[5]),
        .Q(WID_Mask[5]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[6] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[6]),
        .Q(WID_Mask[6]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[7] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[7]),
        .Q(WID_Mask[7]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[8] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[8]),
        .Q(WID_Mask[8]),
        .R(s_level_out_bus_d6));
  FDRE \WID_Mask_CDC_reg[9] 
       (.C(s_axi_aclk),
        .CE(\bus2ip_addr_i_reg[5]_3 ),
        .D(s_axi_wdata[9]),
        .Q(WID_Mask[9]),
        .R(s_level_out_bus_d6));
  FDRE Wr_Lat_End_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[5]),
        .Q(Wr_Lat_End),
        .R(s_level_out_bus_d6));
  FDRE Wr_Lat_Start_CDC_reg
       (.C(s_axi_aclk),
        .CE(Control_Set_Wr_En),
        .D(s_axi_wdata[4]),
        .Q(Wr_Lat_Start),
        .R(s_level_out_bus_d6));
  LUT5 #(
    .INIT(32'h00000001)) 
    awid_match_d1_i_1
       (.I0(awid_match_d1_i_2_n_0),
        .I1(awid_match_d1_i_3_n_0),
        .I2(awid_match_d1_i_4_n_0),
        .I3(awid_match_d1_i_5_n_0),
        .I4(awid_match_d1_i_6_n_0),
        .O(id_matched0_return));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_10
       (.I0(Latency_WID[4]),
        .I1(slot_0_axi_awid[4]),
        .I2(WID_Mask[4]),
        .I3(Latency_WID[5]),
        .I4(slot_0_axi_awid[5]),
        .I5(WID_Mask[5]),
        .O(awid_match_d1_i_10_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_2
       (.I0(Latency_WID[8]),
        .I1(slot_0_axi_awid[8]),
        .I2(WID_Mask[8]),
        .I3(Latency_WID[9]),
        .I4(slot_0_axi_awid[9]),
        .I5(WID_Mask[9]),
        .O(awid_match_d1_i_2_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_3
       (.I0(Latency_WID[10]),
        .I1(slot_0_axi_awid[10]),
        .I2(WID_Mask[10]),
        .I3(Latency_WID[11]),
        .I4(slot_0_axi_awid[11]),
        .I5(WID_Mask[11]),
        .O(awid_match_d1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_4
       (.I0(Latency_WID[12]),
        .I1(slot_0_axi_awid[12]),
        .I2(WID_Mask[12]),
        .I3(Latency_WID[13]),
        .I4(slot_0_axi_awid[13]),
        .I5(WID_Mask[13]),
        .O(awid_match_d1_i_4_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_5
       (.I0(Latency_WID[15]),
        .I1(slot_0_axi_awid[15]),
        .I2(WID_Mask[15]),
        .I3(Latency_WID[14]),
        .I4(slot_0_axi_awid[14]),
        .I5(WID_Mask[14]),
        .O(awid_match_d1_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    awid_match_d1_i_6
       (.I0(awid_match_d1_i_7_n_0),
        .I1(awid_match_d1_i_8_n_0),
        .I2(awid_match_d1_i_9_n_0),
        .I3(awid_match_d1_i_10_n_0),
        .O(awid_match_d1_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_7
       (.I0(Latency_WID[2]),
        .I1(slot_0_axi_awid[2]),
        .I2(WID_Mask[2]),
        .I3(Latency_WID[3]),
        .I4(slot_0_axi_awid[3]),
        .I5(WID_Mask[3]),
        .O(awid_match_d1_i_7_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_8
       (.I0(Latency_WID[0]),
        .I1(slot_0_axi_awid[0]),
        .I2(WID_Mask[0]),
        .I3(Latency_WID[1]),
        .I4(slot_0_axi_awid[1]),
        .I5(WID_Mask[1]),
        .O(awid_match_d1_i_8_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    awid_match_d1_i_9
       (.I0(Latency_WID[6]),
        .I1(slot_0_axi_awid[6]),
        .I2(WID_Mask[6]),
        .I3(Latency_WID[7]),
        .I4(slot_0_axi_awid[7]),
        .I5(WID_Mask[7]),
        .O(awid_match_d1_i_9_n_0));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync cdc_sync_inst1
       (.Bus2IP_RdCE(Bus2IP_RdCE),
        .E(\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31]_0 ),
        .SR(s_level_out_bus_d6),
        .core_aclk(core_aclk),
        .core_aresetn(SR),
        .out(out),
        .s_axi_aclk(s_axi_aclk),
        .s_out_d6_reg_0(s_out_d6_reg),
        .s_out_re(s_out_re));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync_3 cdc_sync_inst2
       (.D(p_1_in_0),
        .En_Id_Based_reg(En_Id_Based_sync),
        .\GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[31] (Lat_Global_Clk_Cnt_LSB_CDCR),
        .\GEN_METRIC_0.Metric_Sel_0_CDC_reg[7] ({Metric_Sel_0[7:6],\GEN_MUX_N_CNT.Add_in_Valid_reg [4:1],Metric_Sel_0[1],\GEN_MUX_N_CNT.Add_in_Valid_reg [0]}),
        .\GEN_METRIC_0.Range_Reg_0_CDC_reg[31] ({Range_Reg_0,\IP2Bus_Data_reg[15]_7 }),
        .\GEN_METRIC_1.Metric_Sel_1_CDC_reg[7] ({Metric_Sel_1[7:4],\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [2:1],Metric_Sel_1[1],\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] [0]}),
        .\GEN_METRIC_1.Range_Reg_1_CDC_reg[31] ({Range_Reg_1,\IP2Bus_Data_reg[15]_6 }),
        .\GEN_METRIC_2.Metric_Sel_2_CDC_reg[7] ({Metric_Sel_2[7:6],\IP2Bus_Data_reg[21]_0 [4:1],Metric_Sel_2[1],\IP2Bus_Data_reg[21]_0 [0]}),
        .\GEN_METRIC_2.Range_Reg_2_CDC_reg[31] ({Range_Reg_2,\IP2Bus_Data_reg[15]_1 }),
        .\GEN_METRIC_3.Metric_Sel_3_CDC_reg[7] ({Metric_Sel_3[7:6],\IP2Bus_Data_reg[29]_0 [4:1],Metric_Sel_3[1],\IP2Bus_Data_reg[29]_0 [0]}),
        .\GEN_METRIC_3.Range_Reg_3_CDC_reg[31] ({Range_Reg_3,\IP2Bus_Data_reg[15]_2 }),
        .\GEN_METRIC_4.Range_Reg_4_CDC_reg[31] ({Range_Reg_4,\IP2Bus_Data_reg[15]_3 }),
        .\GEN_METRIC_5.Metric_Sel_5_CDC_reg[7] ({Metric_Sel_5[7:6],\IP2Bus_Data_reg[13]_0 [4:1],Metric_Sel_5[1],\IP2Bus_Data_reg[13]_0 [0]}),
        .\GEN_METRIC_5.Range_Reg_5_CDC_reg[31] ({Range_Reg_5,\IP2Bus_Data_reg[15]_4 }),
        .\GEN_METRIC_6.Metric_Sel_6_CDC_reg[7] ({Metric_Sel_6[7:6],\IP2Bus_Data_reg[21]_1 [4:1],Metric_Sel_6[1],\IP2Bus_Data_reg[21]_1 [0]}),
        .\GEN_METRIC_6.Range_Reg_6_CDC_reg[31] ({Range_Reg_6,\IP2Bus_Data_reg[15]_5 }),
        .\GEN_METRIC_7.Metric_Sel_7_CDC_reg[7] ({Metric_Sel_7[7:4],Q[2:1],Metric_Sel_7[1],Q[0]}),
        .\GEN_METRIC_7.Range_Reg_7_CDC_reg[31] ({Range_Reg_7,\IP2Bus_Data_reg[15]_0 }),
        .Global_Clk_Cnt_En_sync(Global_Clk_Cnt_En_sync),
        .Global_Clk_Cnt_Reset_sync(Global_Clk_Cnt_Reset_sync),
        .Global_Intr_En(Global_Intr_En),
        .\IER_reg[12] (\IER_reg[12] ),
        .\IP2Bus_Data_reg[31] ({cdc_sync_inst2_n_36,cdc_sync_inst2_n_37}),
        .Interval_Cnt_En(Interval_Cnt_En),
        .Interval_Cnt_Ld_sync(Interval_Cnt_Ld_sync),
        .Intr_Reg_ISR(Intr_Reg_ISR),
        .Lat_Addr_3downto0_is_0x4(Lat_Addr_3downto0_is_0x4),
        .Lat_Addr_3downto0_is_0x8(Lat_Addr_3downto0_is_0x8),
        .Lat_Addr_3downto0_is_0xC(Lat_Addr_3downto0_is_0xC),
        .Lat_Addr_7downto4_is_0x0(Lat_Addr_7downto4_is_0x0),
        .Lat_Addr_7downto4_is_0x1(Lat_Addr_7downto4_is_0x1),
        .Lat_Addr_7downto4_is_0x2(Lat_Addr_7downto4_is_0x2),
        .Lat_Addr_7downto4_is_0x3(Lat_Addr_7downto4_is_0x3),
        .Lat_Addr_7downto4_is_0x4(Lat_Addr_7downto4_is_0x4),
        .Lat_Addr_7downto4_is_0x5(Lat_Addr_7downto4_is_0x5),
        .Lat_Addr_7downto4_is_0x6(Lat_Addr_7downto4_is_0x6),
        .Lat_Addr_7downto4_is_0x7(Lat_Addr_7downto4_is_0x7),
        .Lat_Control_Set_Rd_En(Lat_Control_Set_Rd_En),
        .Lat_Global_Clk_Cnt_LSB_Rd_En(Lat_Global_Clk_Cnt_LSB_Rd_En),
        .Lat_Global_Clk_Cnt_MSB_Rd_En(Lat_Global_Clk_Cnt_MSB_Rd_En),
        .Lat_Global_Clk_Cnt_Set_Rd_En(Lat_Global_Clk_Cnt_Set_Rd_En),
        .Lat_ID_Mask_Rd_En(Lat_ID_Mask_Rd_En),
        .Lat_Intr_Reg_GIE_Rd_En(Lat_Intr_Reg_GIE_Rd_En),
        .Lat_Intr_Reg_IER_Rd_En(Lat_Intr_Reg_IER_Rd_En),
        .Lat_Intr_Reg_ISR_Rd_En_reg(\IP2Bus_Data[10]_i_13_n_0 ),
        .Lat_Intr_Reg_Set_Rd_En(Lat_Intr_Reg_Set_Rd_En),
        .Lat_Latency_ID_Rd_En(Lat_Latency_ID_Rd_En),
        .Lat_Metric_Sel_Reg_0_Rd_En(Lat_Metric_Sel_Reg_0_Rd_En),
        .Lat_Metric_Sel_Reg_1_Rd_En(Lat_Metric_Sel_Reg_1_Rd_En),
        .Lat_Rng_Reg_Set_Rd_En(Lat_Rng_Reg_Set_Rd_En),
        .Lat_Rng_Reg_Set_Rd_En_reg(\IP2Bus_Data[12]_i_12_n_0 ),
        .Lat_Samp_Incr_Reg_Set_Rd_En_reg(\IP2Bus_Data[12]_i_13_n_0 ),
        .Lat_Sample_Interval_Rd_En(Lat_Sample_Interval_Rd_En),
        .Lat_Sel_Reg_Set_Rd_En(Lat_Sel_Reg_Set_Rd_En),
        .Lat_Status_Reg_FOC_Rd_En(Lat_Status_Reg_FOC_Rd_En),
        .Lat_Status_Reg_Set_Rd_En(Lat_Status_Reg_Set_Rd_En),
        .Lat_Status_Reg_WIF_Rd_En(Lat_Status_Reg_WIF_Rd_En),
        .\Latency_RID_CDC_reg[15] (Latency_RID),
        .\Latency_WID_CDC_reg[15] (Latency_WID),
        .Metric_ram_Out_Reg_CDCR(Metric_ram_Out_Reg_CDCR),
        .Metrics_Cnt_En_reg(Metrics_Cnt_En),
        .Metrics_Cnt_Reset_reg(rst_int_n_reg),
        .Q({Metric_Sel_4[7:6],\IP2Bus_Data_reg[5]_0 [4:1],Metric_Sel_4[1],\IP2Bus_Data_reg[5]_0 [0]}),
        .\RID_Mask_CDC_reg[15] (RID_Mask),
        .Rd_Lat_End(Rd_Lat_End),
        .Rd_Lat_Start_CDC_reg(Rd_Lat_Start),
        .Reset_On_Sample_Int_Lapse_sync(Reset_On_Sample_Int_Lapse_sync),
        .SR(SR),
        .\Sample_Interval_i_reg_CDC_reg[31] (Sample_Interval),
        .\Sample_Time_Diff_Reg_reg[31] (Sample_Time_Diff_Reg),
        .Use_Ext_Trigger_reg(Use_Ext_Trig),
        .\WID_Mask_CDC_reg[15] (WID_Mask),
        .Wr_Lat_End(Wr_Lat_End),
        .Wr_Lat_Start(Wr_Lat_Start),
        .core_aclk(core_aclk),
        .out(RValid),
        .p_in_d1_cdc_from_reg0(p_in_d1_cdc_from_reg0),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_aresetn_0(s_level_out_bus_d6),
        .\s_level_out_bus_d4_reg[31] (sync_eventlog_cur_cnt),
        .s_out_d1_cdc_to_reg_0(s_out_d1_cdc_to_reg),
        .s_out_d5_reg_0(s_out_d5_reg),
        .s_out_d6_reg_0(s_out_d6_reg_0),
        .s_out_re_7(s_out_re_7));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized0 eventlog_fifo_rden
       (.D(sync_eventlog_cur_cnt),
        .SR(s_level_out_bus_d6),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_aresetn(s_axi_aresetn));
  LUT5 #(
    .INIT(32'h00000001)) 
    rid_match_reg_i_1
       (.I0(rid_match_reg_i_2_n_0),
        .I1(rid_match_reg_i_3_n_0),
        .I2(rid_match_reg_i_4_n_0),
        .I3(rid_match_reg_i_5_n_0),
        .I4(rid_match_reg_i_6_n_0),
        .O(id_matched3_return));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_10
       (.I0(Latency_RID[4]),
        .I1(slot_0_axi_rid[4]),
        .I2(RID_Mask[4]),
        .I3(Latency_RID[5]),
        .I4(slot_0_axi_rid[5]),
        .I5(RID_Mask[5]),
        .O(rid_match_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_2
       (.I0(Latency_RID[8]),
        .I1(slot_0_axi_rid[8]),
        .I2(RID_Mask[8]),
        .I3(Latency_RID[9]),
        .I4(slot_0_axi_rid[9]),
        .I5(RID_Mask[9]),
        .O(rid_match_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_3
       (.I0(Latency_RID[10]),
        .I1(slot_0_axi_rid[10]),
        .I2(RID_Mask[10]),
        .I3(Latency_RID[11]),
        .I4(slot_0_axi_rid[11]),
        .I5(RID_Mask[11]),
        .O(rid_match_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_4
       (.I0(Latency_RID[12]),
        .I1(slot_0_axi_rid[12]),
        .I2(RID_Mask[12]),
        .I3(Latency_RID[13]),
        .I4(slot_0_axi_rid[13]),
        .I5(RID_Mask[13]),
        .O(rid_match_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_5
       (.I0(Latency_RID[15]),
        .I1(slot_0_axi_rid[15]),
        .I2(RID_Mask[15]),
        .I3(Latency_RID[14]),
        .I4(slot_0_axi_rid[14]),
        .I5(RID_Mask[14]),
        .O(rid_match_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rid_match_reg_i_6
       (.I0(rid_match_reg_i_7_n_0),
        .I1(rid_match_reg_i_8_n_0),
        .I2(rid_match_reg_i_9_n_0),
        .I3(rid_match_reg_i_10_n_0),
        .O(rid_match_reg_i_6_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_7
       (.I0(Latency_RID[2]),
        .I1(slot_0_axi_rid[2]),
        .I2(RID_Mask[2]),
        .I3(Latency_RID[3]),
        .I4(slot_0_axi_rid[3]),
        .I5(RID_Mask[3]),
        .O(rid_match_reg_i_7_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_8
       (.I0(Latency_RID[0]),
        .I1(slot_0_axi_rid[0]),
        .I2(RID_Mask[0]),
        .I3(Latency_RID[1]),
        .I4(slot_0_axi_rid[1]),
        .I5(RID_Mask[1]),
        .O(rid_match_reg_i_8_n_0));
  LUT6 #(
    .INIT(64'h0606060606FFFF06)) 
    rid_match_reg_i_9
       (.I0(Latency_RID[6]),
        .I1(slot_0_axi_rid[6]),
        .I2(RID_Mask[6]),
        .I3(Latency_RID[7]),
        .I4(slot_0_axi_rid[7]),
        .I5(RID_Mask[7]),
        .O(rid_match_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    rst_int_n_i_1
       (.I0(core_aresetn),
        .I1(rst_int_n_reg),
        .O(rst_int_n_reg_0));
  LUT3 #(
    .INIT(8'hBA)) 
    rvalid_i_1
       (.I0(\IP2Bus_Data_sampled_reg[31] ),
        .I1(s_axi_rready),
        .I2(rvalid_reg_0),
        .O(rvalid_reg));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter sample_reg_counter_inst
       (.Count_Out(Sample_Time_Diff),
        .E(Sample_Reg_Rd_First),
        .SR(s_level_out_bus_d6),
        .s_axi_aclk(s_axi_aclk));
  LUT4 #(
    .INIT(16'h8F80)) 
    wr_latency_start_d1_i_1
       (.I0(slot_0_axi_awready),
        .I1(slot_0_axi_awvalid),
        .I2(Wr_Lat_Start),
        .I3(Wr_Add_Issue_reg),
        .O(wr_latency_start));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_samp_intl_cnt
   (Sample_Interval_Cnt_Lapse,
    \Count_Out_i_reg[31] ,
    Q,
    SR,
    core_aclk,
    E,
    D,
    Interval_Cnt_En,
    Metrics_Cnt_En,
    core_aresetn,
    Sample_Cnt_Ld__0);
  output Sample_Interval_Cnt_Lapse;
  output [30:0]\Count_Out_i_reg[31] ;
  output [0:0]Q;
  input [0:0]SR;
  input core_aclk;
  input [0:0]E;
  input [31:0]D;
  input Interval_Cnt_En;
  input Metrics_Cnt_En;
  input core_aresetn;
  input Sample_Cnt_Ld__0;

  wire [30:0]\Count_Out_i_reg[31] ;
  wire [31:0]D;
  wire [0:0]E;
  wire Interval_Cnt_En;
  wire Metrics_Cnt_En;
  wire [0:0]Q;
  wire [0:0]SR;
  wire Sample_Cnt_Ld__0;
  wire Sample_Interval_Cnt_Lapse;
  wire core_aclk;
  wire core_aresetn;

  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_counter_27 counter_inst
       (.\Count_Out_i_reg[31]_0 (\Count_Out_i_reg[31] ),
        .D(D),
        .E(E),
        .Interval_Cnt_En(Interval_Cnt_En),
        .Metrics_Cnt_En(Metrics_Cnt_En),
        .Q(Q),
        .SR(SR),
        .Sample_Cnt_Ld__0(Sample_Cnt_Ld__0),
        .Sample_Interval_Cnt_Lapse(Sample_Interval_Cnt_Lapse),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_samp_metrics_data
   (Q,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ,
    \GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ,
    s_level_out_d4_reg,
    E,
    D,
    core_aclk,
    \Accum_i_reg[34] ,
    \Accum_i_reg[34]_0 ,
    \Accum_i_reg[34]_1 ,
    \Accum_i_reg[34]_2 ,
    \Accum_i_reg[34]_3 ,
    \Accum_i_reg[34]_4 ,
    \Accum_i_reg[34]_5 ,
    \Incrementer_reg[31] ,
    \Incrementer_reg[31]_0 ,
    \Incrementer_reg[31]_1 ,
    \Incrementer_reg[31]_2 ,
    \Incrementer_reg[31]_3 ,
    \Incrementer_reg[31]_4 ,
    \Incrementer_reg[31]_5 ,
    \Incrementer_reg[31]_6 );
  output [31:0]Q;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  output [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  input [0:0]s_level_out_d4_reg;
  input [0:0]E;
  input [31:0]D;
  input core_aclk;
  input [31:0]\Accum_i_reg[34] ;
  input [31:0]\Accum_i_reg[34]_0 ;
  input [31:0]\Accum_i_reg[34]_1 ;
  input [31:0]\Accum_i_reg[34]_2 ;
  input [31:0]\Accum_i_reg[34]_3 ;
  input [31:0]\Accum_i_reg[34]_4 ;
  input [31:0]\Accum_i_reg[34]_5 ;
  input [31:0]\Incrementer_reg[31] ;
  input [31:0]\Incrementer_reg[31]_0 ;
  input [31:0]\Incrementer_reg[31]_1 ;
  input [31:0]\Incrementer_reg[31]_2 ;
  input [31:0]\Incrementer_reg[31]_3 ;
  input [31:0]\Incrementer_reg[31]_4 ;
  input [31:0]\Incrementer_reg[31]_5 ;
  input [31:0]\Incrementer_reg[31]_6 ;

  wire [31:0]\Accum_i_reg[34] ;
  wire [31:0]\Accum_i_reg[34]_0 ;
  wire [31:0]\Accum_i_reg[34]_1 ;
  wire [31:0]\Accum_i_reg[34]_2 ;
  wire [31:0]\Accum_i_reg[34]_3 ;
  wire [31:0]\Accum_i_reg[34]_4 ;
  wire [31:0]\Accum_i_reg[34]_5 ;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 ;
  wire [31:0]\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 ;
  wire [31:0]\Incrementer_reg[31] ;
  wire [31:0]\Incrementer_reg[31]_0 ;
  wire [31:0]\Incrementer_reg[31]_1 ;
  wire [31:0]\Incrementer_reg[31]_2 ;
  wire [31:0]\Incrementer_reg[31]_3 ;
  wire [31:0]\Incrementer_reg[31]_4 ;
  wire [31:0]\Incrementer_reg[31]_5 ;
  wire [31:0]\Incrementer_reg[31]_6 ;
  wire [31:0]Q;
  wire core_aclk;
  wire [0:0]s_level_out_d4_reg;

  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Incrementer_0_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31] [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_6 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(D[16]),
        .Q(Q[16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(D[17]),
        .Q(Q[17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(D[18]),
        .Q(Q[18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(D[19]),
        .Q(Q[19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(D[20]),
        .Q(Q[20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(D[21]),
        .Q(Q[21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(D[22]),
        .Q(Q[22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(D[23]),
        .Q(Q[23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(D[24]),
        .Q(Q[24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(D[25]),
        .Q(Q[25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(D[26]),
        .Q(Q[26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(D[27]),
        .Q(Q[27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(D[28]),
        .Q(Q[28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(D[29]),
        .Q(Q[29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(D[30]),
        .Q(Q[30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(D[31]),
        .Q(Q[31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Incrementer_1_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_7 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_1.Samp_Metric_Cnt_1_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34] [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Incrementer_2_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_1 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_8 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_2.Samp_Metric_Cnt_2_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_0 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_0 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Incrementer_3_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_2 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_9 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_3.Samp_Metric_Cnt_3_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_1 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_1 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_3 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_10 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_2 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_2 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_4 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_11 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_3 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_3 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_5 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_12 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_6.Samp_Metric_Cnt_6_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_4 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_4 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Incrementer_7_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Incrementer_reg[31]_6 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_13 [9]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [0]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [0]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[10] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [10]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [10]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[11] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [11]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [11]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[12] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [12]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [12]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[13] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [13]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [13]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[14] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [14]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [14]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[15] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [15]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [15]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[16] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [16]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [16]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[17] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [17]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [17]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[18] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [18]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [18]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[19] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [19]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [19]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [1]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [1]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[20] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [20]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [20]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[21] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [21]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [21]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[22] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [22]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [22]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[23] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [23]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [23]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[24] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [24]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [24]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[25] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [25]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [25]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[26] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [26]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [26]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[27] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [27]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [27]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[28] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [28]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [28]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[29] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [29]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [29]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [2]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [2]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[30] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [30]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [30]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[31] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [31]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [31]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [3]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [3]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [4]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [4]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [5]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [5]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[6] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [6]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [6]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[7] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [7]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [7]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[8] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [8]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [8]),
        .R(s_level_out_d4_reg));
  FDRE \GEN_SAMPLE_METRIC_CNT_7.Samp_Metric_Cnt_7_reg[9] 
       (.C(core_aclk),
        .CE(E),
        .D(\Accum_i_reg[34]_5 [9]),
        .Q(\GEN_METRIC_RAM.Metric_ram_CDCR_reg_5 [9]),
        .R(s_level_out_d4_reg));
endmodule

module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo
   (S,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ,
    DI,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 ,
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_5 ,
    E,
    \rptr_reg[4]_0 ,
    \wptr_reg[4]_0 ,
    \wptr_reg[4]_1 ,
    DIA,
    DIB,
    Q,
    O,
    \dout_reg[2]_0 ,
    \dout_reg[5]_0 ,
    CO,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axi_rlast,
    slot_0_axi_arready,
    slot_0_axi_arvalid,
    \rptr_reg[4]_1 ,
    core_aclk,
    Wr_cnt_ld,
    slot_0_axi_arsize,
    \dout_reg[2]_1 ,
    \dout_reg[2]_2 );
  output [7:0]S;
  output [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  output [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  output [4:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  output [5:0]DI;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  output [5:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  output [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  output [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  output [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  output [4:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 ;
  output [4:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 ;
  output \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_5 ;
  output [0:0]E;
  output [4:0]\rptr_reg[4]_0 ;
  output [4:0]\wptr_reg[4]_0 ;
  output [0:0]\wptr_reg[4]_1 ;
  output [0:0]DIA;
  output [1:0]DIB;
  input [8:0]Q;
  input [4:0]O;
  input [1:0]\dout_reg[2]_0 ;
  input [2:0]\dout_reg[5]_0 ;
  input [0:0]CO;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axi_rlast;
  input slot_0_axi_arready;
  input slot_0_axi_arvalid;
  input [7:0]\rptr_reg[4]_1 ;
  input core_aclk;
  input Wr_cnt_ld;
  input [2:0]slot_0_axi_arsize;
  input [2:0]\dout_reg[2]_1 ;
  input [0:0]\dout_reg[2]_2 ;

  wire [0:0]CO;
  wire [5:0]DI;
  wire [0:0]DIA;
  wire [1:0]DIB;
  wire [0:0]E;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21_n_0 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22_n_0 ;
  wire [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] ;
  wire [4:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 ;
  wire [3:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 ;
  wire [1:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 ;
  wire [2:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 ;
  wire [4:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 ;
  wire [4:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 ;
  wire \GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_5 ;
  wire [7:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] ;
  wire [5:0]\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 ;
  wire [4:0]O;
  wire [8:0]Q;
  wire [7:0]S;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire [1:0]\dout_reg[2]_0 ;
  wire [2:0]\dout_reg[2]_1 ;
  wire [0:0]\dout_reg[2]_2 ;
  wire [2:0]\dout_reg[5]_0 ;
  wire [4:0]p_0_in;
  wire [4:0]p_0_in__0;
  wire [4:0]\rptr_reg[4]_0 ;
  wire [7:0]\rptr_reg[4]_1 ;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire [4:0]\wptr_reg[4]_0 ;
  wire [0:0]\wptr_reg[4]_1 ;

  LUT5 #(
    .INIT(32'h6A959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19_n_0 ),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(O[0]),
        .I4(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_11 
       (.I0(O[0]),
        .I1(\dout_reg[2]_0 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[2]),
        .I2(O[3]),
        .I3(\dout_reg[2]_1 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16 
       (.I0(O[2]),
        .I1(\dout_reg[2]_1 [0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[1]),
        .I2(O[2]),
        .I3(\dout_reg[2]_1 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h807FFFFF7F800000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18 
       (.I0(Q[1]),
        .I1(O[0]),
        .I2(\dout_reg[2]_0 [0]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[0]),
        .I2(O[1]),
        .I3(\dout_reg[2]_0 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]));
  LUT6 #(
    .INIT(64'h8A08080808080808)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ),
        .I3(Q[1]),
        .I4(O[0]),
        .I5(\dout_reg[2]_0 [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]));
  LUT6 #(
    .INIT(64'h5995959595959595)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_17_n_0 ),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I2(Q[2]),
        .I3(\dout_reg[2]_0 [0]),
        .I4(O[0]),
        .I5(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [1]));
  LUT4 #(
    .INIT(16'h9666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_5 
       (.I0(\dout_reg[2]_0 [1]),
        .I1(O[1]),
        .I2(Q[0]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [0]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [4]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_1 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_15_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_16_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [3]));
  LUT5 #(
    .INIT(32'hAA959555)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[10]_i_18_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(\dout_reg[2]_0 [1]),
        .I4(O[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10]_0 [2]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[8]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_5 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 [3]));
  LUT5 #(
    .INIT(32'h69999666)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 [2]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [1]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 [1]));
  LUT5 #(
    .INIT(32'h96666999)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_13 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 [0]));
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14 
       (.I0(Q[8]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16 
       (.I0(Q[7]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17 
       (.I0(\dout_reg[5]_0 [0]),
        .I1(\dout_reg[2]_2 ),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[4]),
        .I2(\dout_reg[5]_0 [0]),
        .I3(\dout_reg[2]_2 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19 
       (.I0(O[4]),
        .I1(\dout_reg[2]_1 [2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[3]),
        .I2(O[4]),
        .I3(\dout_reg[2]_1 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21 
       (.I0(O[3]),
        .I1(\dout_reg[2]_1 [1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I3(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_22 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_5 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[7]),
        .I2(CO),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_0 [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_0 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'h87)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I1(Q[5]),
        .I2(\dout_reg[5]_0 [1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_27 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_28 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_29 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 [0]));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_14_n_0 ),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_0 [2]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [4]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_30 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 [1]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_32 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_2 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_1 [0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_35 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [2]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_36 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[6]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[7]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [1]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_37 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[6]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]));
  LUT4 #(
    .INIT(16'h7000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_38 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[7]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[8]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [1]));
  LUT6 #(
    .INIT(64'h7D44144414441444)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_16_n_0 ),
        .I1(\dout_reg[5]_0 [2]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I4(\dout_reg[5]_0 [1]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [3]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_40 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_0 [0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41_n_0 ),
        .I4(Q[8]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16] [0]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41 
       (.I0(Q[6]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h8FF8F8F808808080)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[6]),
        .I2(\dout_reg[5]_0 [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_17_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [2]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[5]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_18_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_19_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [1]));
  LUT4 #(
    .INIT(16'h8F08)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_20_n_0 ),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_21_n_0 ),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_4 [0]));
  LUT4 #(
    .INIT(16'h8000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[16]_i_8 
       (.I0(Q[8]),
        .I1(CO),
        .I2(Q[7]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[16]_3 [4]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_10 
       (.I0(DI[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[6]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_11 
       (.I0(DI[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[5]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_12 
       (.I0(DI[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[4]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_13 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_14 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[2]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_15 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[0]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_16 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_2 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[6]),
        .O(DI[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[5]),
        .O(DI[4]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[4]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I5(Q[3]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_8 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .I1(Q[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_9 
       (.I0(DI[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[2]_i_17_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_10 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[6]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18_n_0 ),
        .I4(Q[7]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [7]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_11 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[5]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19_n_0 ),
        .I4(Q[6]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [6]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_12 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[4]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20_n_0 ),
        .I4(Q[5]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [5]));
  LUT6 #(
    .INIT(64'h956A6A956A956A95)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_13 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I2(Q[3]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21_n_0 ),
        .I4(Q[4]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [4]));
  LUT6 #(
    .INIT(64'h99C369C399339933)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_14 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22_n_0 ),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(Q[0]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [3]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_15 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I2(Q[1]),
        .I3(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[2]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [2]));
  LUT4 #(
    .INIT(16'h7888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_16 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[0]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_17 
       (.I0(Q[0]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18 
       (.I0(Q[5]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19 
       (.I0(Q[4]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21 
       (.I0(Q[2]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22 
       (.I0(Q[3]),
        .I1(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_3 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[4]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[5]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[6]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [5]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_4 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[3]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[4]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[5]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [4]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_5 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[3]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[4]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [3]));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_6 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I1(Q[1]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I3(Q[2]),
        .I4(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I5(Q[3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [2]));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_7 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .I1(Q[2]),
        .I2(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_ARSIZE_AXI4.Read_Byte_Cnt[3]_i_9 
       (.I0(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .I1(Q[1]),
        .O(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[3]_0 [0]));
  LUT3 #(
    .INIT(8'h80)) 
    Last_Read_buf_i_1
       (.I0(slot_0_axi_rvalid),
        .I1(slot_0_axi_rready),
        .I2(slot_0_axi_rlast),
        .O(E));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [0]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [0]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [1]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [1]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [2]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [2]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [3]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [4]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [5]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [6]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\rptr_reg[4]_1 [7]),
        .Q(\GEN_ARSIZE_AXI4.Read_Byte_Cnt_reg[10] [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_0_31_0_5_i_1
       (.I0(slot_0_axi_arready),
        .I1(slot_0_axi_arvalid),
        .O(\wptr_reg[4]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_2
       (.I0(slot_0_axi_arsize[0]),
        .I1(slot_0_axi_arsize[1]),
        .I2(slot_0_axi_arsize[2]),
        .O(DIA));
  LUT3 #(
    .INIT(8'hEA)) 
    mem_reg_0_31_0_5_i_4
       (.I0(slot_0_axi_arsize[2]),
        .I1(slot_0_axi_arsize[1]),
        .I2(slot_0_axi_arsize[0]),
        .O(DIB[1]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'h02)) 
    mem_reg_0_31_0_5_i_5
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[2]),
        .I2(slot_0_axi_arsize[0]),
        .O(DIB[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1 
       (.I0(\rptr_reg[4]_0 [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1 
       (.I0(\rptr_reg[4]_0 [0]),
        .I1(\rptr_reg[4]_0 [1]),
        .I2(\rptr_reg[4]_0 [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1 
       (.I0(\rptr_reg[4]_0 [1]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [2]),
        .I3(\rptr_reg[4]_0 [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1 
       (.I0(\rptr_reg[4]_0 [2]),
        .I1(\rptr_reg[4]_0 [0]),
        .I2(\rptr_reg[4]_0 [1]),
        .I3(\rptr_reg[4]_0 [3]),
        .I4(\rptr_reg[4]_0 [4]),
        .O(p_0_in[4]));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[0]),
        .Q(\rptr_reg[4]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[1]),
        .Q(\rptr_reg[4]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[2]),
        .Q(\rptr_reg[4]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[3]),
        .Q(\rptr_reg[4]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in[4]),
        .Q(\rptr_reg[4]_0 [4]),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1 
       (.I0(\wptr_reg[4]_0 [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1 
       (.I0(\wptr_reg[4]_0 [0]),
        .I1(\wptr_reg[4]_0 [1]),
        .I2(\wptr_reg[4]_0 [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1 
       (.I0(\wptr_reg[4]_0 [1]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [2]),
        .I3(\wptr_reg[4]_0 [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1 
       (.I0(\wptr_reg[4]_0 [2]),
        .I1(\wptr_reg[4]_0 [0]),
        .I2(\wptr_reg[4]_0 [1]),
        .I3(\wptr_reg[4]_0 [3]),
        .I4(\wptr_reg[4]_0 [4]),
        .O(p_0_in__0[4]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[4]_1 ),
        .D(p_0_in__0[0]),
        .Q(\wptr_reg[4]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[4]_1 ),
        .D(p_0_in__0[1]),
        .Q(\wptr_reg[4]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[4]_1 ),
        .D(p_0_in__0[2]),
        .Q(\wptr_reg[4]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[4]_1 ),
        .D(p_0_in__0[3]),
        .Q(\wptr_reg[4]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[4]_1 ),
        .D(p_0_in__0[4]),
        .Q(\wptr_reg[4]_0 [4]),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized0
   (F1_Empty,
    F1_Rd_Data,
    \dout_reg[0]_0 ,
    Q,
    E,
    \rptr_reg[5]_0 ,
    Wr_cnt_ld,
    core_aclk,
    dout0_0,
    F2_Empty,
    Wr_Add_Issue_reg,
    Metrics_Cnt_En_Int,
    awid_match_d1,
    En_Id_Based_sync,
    Ext_Trig_Metric_en_reg);
  output F1_Empty;
  output F1_Rd_Data;
  output \dout_reg[0]_0 ;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[5]_0 ;
  input Wr_cnt_ld;
  input core_aclk;
  input dout0_0;
  input F2_Empty;
  input Wr_Add_Issue_reg;
  input Metrics_Cnt_En_Int;
  input awid_match_d1;
  input En_Id_Based_sync;
  input [0:0]Ext_Trig_Metric_en_reg;

  wire [0:0]E;
  wire En_Id_Based_sync;
  wire [0:0]Ext_Trig_Metric_en_reg;
  wire F1_Empty;
  wire F1_Rd_Data;
  wire F2_Empty;
  wire Metrics_Cnt_En_Int;
  wire [4:0]Q;
  wire Wr_Add_Issue_reg;
  wire Wr_cnt_ld;
  wire awid_match_d1;
  wire core_aclk;
  wire dout0_0;
  wire \dout_reg[0]_0 ;
  wire empty_i_2__8_n_0;
  wire empty_i_3__9_n_0;
  wire empty_i_4__0_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__1;
  wire \rptr[0]_i_1__10_n_0 ;
  wire \rptr[1]_i_1__10_n_0 ;
  wire \rptr[2]_i_1__10_n_0 ;
  wire \rptr[3]_i_1__10_n_0 ;
  wire \rptr[4]_i_1__10_n_0 ;
  wire \rptr[5]_i_1__9_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    F12_Rd_Vld_i_1
       (.I0(F1_Empty),
        .I1(F2_Empty),
        .O(E));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_0),
        .Q(F1_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF08FF08FF08)) 
    empty_i_2__8
       (.I0(empty_i_3__9_n_0),
        .I1(empty_i_4__0_n_0),
        .I2(F2_Empty),
        .I3(F1_Empty),
        .I4(Wr_Add_Issue_reg),
        .I5(Metrics_Cnt_En_Int),
        .O(empty_i_2__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_3__9
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__10_n_0 ),
        .I2(\rptr[5]_i_1__9_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__10_n_0 ),
        .I5(Q[4]),
        .O(empty_i_3__9_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_4__0
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_4__0_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_2__8_n_0),
        .Q(F1_Empty),
        .S(Wr_cnt_ld));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_0_31_0_0_i_1__0
       (.I0(awid_match_d1),
        .I1(En_Id_Based_sync),
        .O(\dout_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__10 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__10 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__10 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__10 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__10 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__9 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__9_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__10_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__10_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__10_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__10_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__10_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__9_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__0 
       (.I0(Q[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__0 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__1[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__1[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__1[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__1[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__1[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__1[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__1[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized1
   (F2_Empty,
    F2_Rd_Data,
    E,
    Q,
    \rptr_reg[5]_0 ,
    Wr_cnt_ld,
    core_aclk,
    dout0_1,
    F1_Empty,
    Ext_Trig_Metric_en_reg,
    Use_Ext_Trig,
    Metrics_Cnt_En_reg_rep,
    Write_iss_going_on_reg,
    slot_0_axi_wvalid,
    empty_reg_0);
  output F2_Empty;
  output F2_Rd_Data;
  output [0:0]E;
  output [4:0]Q;
  output [4:0]\rptr_reg[5]_0 ;
  input Wr_cnt_ld;
  input core_aclk;
  input dout0_1;
  input F1_Empty;
  input Ext_Trig_Metric_en_reg;
  input Use_Ext_Trig;
  input Metrics_Cnt_En_reg_rep;
  input Write_iss_going_on_reg;
  input slot_0_axi_wvalid;
  input [0:0]empty_reg_0;

  wire [0:0]E;
  wire Ext_Trig_Metric_en_reg;
  wire F1_Empty;
  wire F2_Empty;
  wire F2_Rd_Data;
  wire Metrics_Cnt_En_reg_rep;
  wire [4:0]Q;
  wire Use_Ext_Trig;
  wire Wr_cnt_ld;
  wire Write_iss_going_on_reg;
  wire core_aclk;
  wire dout0_1;
  wire empty_i_1__5_n_0;
  wire empty_i_2__7_n_0;
  wire empty_i_3__8_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__2;
  wire \rptr[0]_i_1__9_n_0 ;
  wire \rptr[1]_i_1__9_n_0 ;
  wire \rptr[2]_i_1__9_n_0 ;
  wire \rptr[3]_i_1__9_n_0 ;
  wire \rptr[4]_i_1__9_n_0 ;
  wire \rptr[5]_i_1__8_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire slot_0_axi_wvalid;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_1),
        .Q(F2_Rd_Data),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000F0F8)) 
    empty_i_1__5
       (.I0(empty_i_2__7_n_0),
        .I1(empty_i_3__8_n_0),
        .I2(F2_Empty),
        .I3(F1_Empty),
        .I4(E),
        .O(empty_i_1__5_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__7
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__9_n_0 ),
        .I2(\rptr[5]_i_1__8_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__9_n_0 ),
        .I5(Q[4]),
        .O(empty_i_2__7_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__8
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_3__8_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__5_n_0),
        .Q(F2_Empty),
        .S(Wr_cnt_ld));
  LUT5 #(
    .INIT(32'h00B00000)) 
    mem_reg_0_31_0_0_i_1
       (.I0(Ext_Trig_Metric_en_reg),
        .I1(Use_Ext_Trig),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(Write_iss_going_on_reg),
        .I4(slot_0_axi_wvalid),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__9 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__9 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__9 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__9 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__9 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__8 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__8_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__9_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__9_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__9_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__9_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__9_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__8_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__1 
       (.I0(Q[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__2[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__2[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized10
   (FSWI_Empty,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    Q,
    E,
    \rptr_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ,
    SR,
    core_aclk,
    dout0_4,
    FSWI1_Empty,
    Wr_Add_Issue_reg,
    Metrics_Cnt_En_Int,
    Ext_Trig_Metric_en_reg,
    Use_Ext_Trig,
    Metrics_Cnt_En_reg_rep,
    Write_Latency_En_Int_reg,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ,
    FSWI_Rd_Vld_reg,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ,
    Wr_cnt_ld,
    empty_reg_0);
  output FSWI_Empty;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[5]_0 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_4;
  input FSWI1_Empty;
  input Wr_Add_Issue_reg;
  input Metrics_Cnt_En_Int;
  input Ext_Trig_Metric_en_reg;
  input Use_Ext_Trig;
  input Metrics_Cnt_En_reg_rep;
  input Write_Latency_En_Int_reg;
  input [2:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ;
  input FSWI_Rd_Vld_reg;
  input [2:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ;
  input [2:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ;
  input [2:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ;
  input [2:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ;
  input [2:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ;
  input Wr_cnt_ld;
  input [0:0]empty_reg_0;

  wire [0:0]E;
  wire Ext_Trig_Metric_en_reg;
  wire FSWI1_Empty;
  wire FSWI_Empty;
  wire FSWI_Rd_Vld_reg;
  wire [2:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] ;
  wire [2:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] ;
  wire [2:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] ;
  wire [2:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] ;
  wire [2:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] ;
  wire [2:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_reg_rep;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trig;
  wire Wr_Add_Issue_reg;
  wire Wr_cnt_ld;
  wire Write_Latency_En_Int_reg;
  wire core_aclk;
  wire dout0_4;
  wire empty_i_1__6_n_0;
  wire empty_i_2__1_n_0;
  wire empty_i_3__1_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__11;
  wire \rptr[0]_i_1__2_n_0 ;
  wire \rptr[1]_i_1__2_n_0 ;
  wire \rptr[2]_i_1__2_n_0 ;
  wire \rptr[3]_i_1__2_n_0 ;
  wire \rptr[4]_i_1__2_n_0 ;
  wire \rptr[5]_i_1__2_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT6 #(
    .INIT(64'h000000000000E222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__0 
       (.I0(Write_Latency_En_Int_reg),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I3(FSWI_Rd_Vld_reg),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [2]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[5] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__0__0 
       (.I0(Write_Latency_En_Int_reg),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I3(FSWI_Rd_Vld_reg),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [2]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[5] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_1 ));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__1 
       (.I0(Write_Latency_En_Int_reg),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I3(FSWI_Rd_Vld_reg),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [2]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[5] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_2 ));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__2 
       (.I0(Write_Latency_En_Int_reg),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I3(FSWI_Rd_Vld_reg),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [2]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[5] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_3 ));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__3 
       (.I0(Write_Latency_En_Int_reg),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I3(FSWI_Rd_Vld_reg),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [2]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[5] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_4 ));
  LUT6 #(
    .INIT(64'h000000000000E222)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_12__5 
       (.I0(Write_Latency_En_Int_reg),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [0]),
        .I2(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I3(FSWI_Rd_Vld_reg),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [2]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[5] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_5 ));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_4),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0F8F0F8F0F8)) 
    empty_i_1__6
       (.I0(empty_i_2__1_n_0),
        .I1(empty_i_3__1_n_0),
        .I2(FSWI_Empty),
        .I3(FSWI1_Empty),
        .I4(Wr_Add_Issue_reg),
        .I5(Metrics_Cnt_En_Int),
        .O(empty_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__1
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__2_n_0 ),
        .I2(\rptr[5]_i_1__2_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__2_n_0 ),
        .I5(Q[4]),
        .O(empty_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__1
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_3__1_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__6_n_0),
        .Q(FSWI_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_0_i_2
       (.I0(Ext_Trig_Metric_en_reg),
        .I1(Use_Ext_Trig),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(Wr_Add_Issue_reg),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__2 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__2 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__2 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__2 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__2 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__2 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__2_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__2_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__2_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__2_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__2_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__2_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__9 
       (.I0(Q[0]),
        .O(p_0_in__11[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__11[1]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__9 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__11[2]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__9 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__11[3]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__9 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__11[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__8 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__11[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__11[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__11[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__11[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__11[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__11[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__11[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized2
   (F3_Empty,
    Q,
    E,
    \wptr_reg[0]_0 ,
    \rptr_reg[5]_0 ,
    D,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    Wr_cnt_ld,
    core_aclk,
    F4_Empty,
    Metrics_Cnt_En_Int,
    wr_latency_start_d2,
    Ext_Trig_Metric_en_reg,
    Use_Ext_Trig,
    Metrics_Cnt_En_reg_rep,
    S,
    \dout_reg[15]_0 ,
    \dout_reg[23]_0 ,
    \dout_reg[31]_0 ,
    \dout_reg[32]_0 ,
    dout0);
  output F3_Empty;
  output [4:0]Q;
  output [0:0]E;
  output [0:0]\wptr_reg[0]_0 ;
  output [4:0]\rptr_reg[5]_0 ;
  output [31:0]D;
  output [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  input Wr_cnt_ld;
  input core_aclk;
  input F4_Empty;
  input Metrics_Cnt_En_Int;
  input wr_latency_start_d2;
  input Ext_Trig_Metric_en_reg;
  input Use_Ext_Trig;
  input Metrics_Cnt_En_reg_rep;
  input [7:0]S;
  input [7:0]\dout_reg[15]_0 ;
  input [7:0]\dout_reg[23]_0 ;
  input [7:0]\dout_reg[31]_0 ;
  input [32:0]\dout_reg[32]_0 ;
  input [32:0]dout0;

  wire [31:0]D;
  wire [0:0]E;
  wire Ext_Trig_Metric_en_reg;
  wire F3_Empty;
  wire [32:32]F3_Rd_Data;
  wire F4_Empty;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_reg_rep;
  wire [4:0]Q;
  wire [7:0]S;
  wire Use_Ext_Trig;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_19_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_28_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_45_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_46_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_47_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_48_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_49_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_50_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_7 ;
  wire [31:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_7 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_5 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_6 ;
  wire \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_7 ;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire [32:0]dout0;
  wire [7:0]\dout_reg[15]_0 ;
  wire [7:0]\dout_reg[23]_0 ;
  wire [7:0]\dout_reg[31]_0 ;
  wire [32:0]\dout_reg[32]_0 ;
  wire empty_i_1__4_n_0;
  wire empty_i_2__6_n_0;
  wire empty_i_3__7_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__3;
  wire \rptr[0]_i_1__8_n_0 ;
  wire \rptr[1]_i_1__8_n_0 ;
  wire \rptr[2]_i_1__8_n_0 ;
  wire \rptr[3]_i_1__8_n_0 ;
  wire \rptr[4]_i_1__8_n_0 ;
  wire \rptr[5]_i_1__7_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire [0:0]\wptr_reg[0]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire wr_latency_start_d2;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_CO_UNCONNECTED ;
  wire [7:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_O_UNCONNECTED ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_CO_UNCONNECTED ;
  wire [7:0]\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_CO_UNCONNECTED ;

  LUT2 #(
    .INIT(4'h1)) 
    F34_Rd_Vld_i_1
       (.I0(F3_Empty),
        .I1(F4_Empty),
        .O(E));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [14]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [14]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [12]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [12]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_6 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_7 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [10]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [10]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_8 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_9 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [8]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [8]),
        .O(\Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [22]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [22]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [20]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [20]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_6 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_7 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [18]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [18]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_8 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_9 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [16]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [16]),
        .O(\Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_19 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(\dout_reg[32]_0 [31]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [30]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [30]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_20 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_21 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_22 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_23 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(\dout_reg[32]_0 [23]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_24 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(\dout_reg[32]_0 [21]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_25 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(\dout_reg[32]_0 [19]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_26 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(\dout_reg[32]_0 [17]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_27 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [30]),
        .I1(\dout_reg[32]_0 [30]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [31]),
        .I3(\dout_reg[32]_0 [31]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_28 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [28]),
        .I1(\dout_reg[32]_0 [28]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [29]),
        .I3(\dout_reg[32]_0 [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_29 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [26]),
        .I1(\dout_reg[32]_0 [26]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [27]),
        .I3(\dout_reg[32]_0 [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [29]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [29]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_30 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [24]),
        .I1(\dout_reg[32]_0 [24]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [25]),
        .I3(\dout_reg[32]_0 [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_31 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [22]),
        .I1(\dout_reg[32]_0 [22]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [23]),
        .I3(\dout_reg[32]_0 [23]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_32 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [20]),
        .I1(\dout_reg[32]_0 [20]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [21]),
        .I3(\dout_reg[32]_0 [21]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_33 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [18]),
        .I1(\dout_reg[32]_0 [18]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [19]),
        .I3(\dout_reg[32]_0 [19]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_34 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [16]),
        .I1(\dout_reg[32]_0 [16]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [17]),
        .I3(\dout_reg[32]_0 [17]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_35 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(\dout_reg[32]_0 [15]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_36 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(\dout_reg[32]_0 [13]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_37 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(\dout_reg[32]_0 [11]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_38 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(\dout_reg[32]_0 [9]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_39 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [28]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [28]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_40 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_41 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_42 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_43 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [14]),
        .I1(\dout_reg[32]_0 [14]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [15]),
        .I3(\dout_reg[32]_0 [15]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_44 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [12]),
        .I1(\dout_reg[32]_0 [12]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [13]),
        .I3(\dout_reg[32]_0 [13]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_45 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [10]),
        .I1(\dout_reg[32]_0 [10]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [11]),
        .I3(\dout_reg[32]_0 [11]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_46 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [8]),
        .I1(\dout_reg[32]_0 [8]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [9]),
        .I3(\dout_reg[32]_0 [9]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_47 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [6]),
        .I1(\dout_reg[32]_0 [6]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [7]),
        .I3(\dout_reg[32]_0 [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_48 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [4]),
        .I1(\dout_reg[32]_0 [4]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [5]),
        .I3(\dout_reg[32]_0 [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_49 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]),
        .I1(\dout_reg[32]_0 [2]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]),
        .I3(\dout_reg[32]_0 [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [27]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [27]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_50 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]),
        .I1(\dout_reg[32]_0 [0]),
        .I2(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]),
        .I3(\dout_reg[32]_0 [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_6 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [26]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [26]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_7 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [25]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [25]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_8 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [24]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [24]),
        .O(\Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_2 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [7]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [7]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_3 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [6]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [6]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_4 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [5]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [5]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_5 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [4]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [4]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_6 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [3]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_7 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [2]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_8 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [1]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h99966696)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_9 
       (.I0(F3_Rd_Data),
        .I1(\dout_reg[32]_0 [32]),
        .I2(\dout_reg[32]_0 [0]),
        .I3(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ),
        .I4(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]),
        .O(\Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[15]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_3 ,\NLW_Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[15]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[15]_i_9_n_0 }),
        .O(D[15:8]),
        .S(\dout_reg[15]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[23]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_3 ,\NLW_Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[23]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[23]_i_9_n_0 }),
        .O(D[23:16]),
        .S(\dout_reg[23]_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_1 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED [7],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_3 ,\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_1_n_7 }),
        .DI({1'b0,\Wr_Lat_Cnt_Diff_reg[31]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_8_n_0 }),
        .O(D[31:24]),
        .S(\dout_reg[31]_0 ));
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_17 
       (.CI(\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_3 ,\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_19_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_20_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_21_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_22_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_23_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_24_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_25_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_26_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_17_O_UNCONNECTED [7:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_27_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_28_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_29_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_30_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_31_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_32_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_33_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_34_n_0 }));
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[31]_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_3 ,\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[31]_i_35_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_36_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_37_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_38_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_39_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_40_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_41_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_42_n_0 }),
        .O(\NLW_Wr_Lat_Cnt_Diff_reg_reg[31]_i_18_O_UNCONNECTED [7:0]),
        .S({\Wr_Lat_Cnt_Diff_reg[31]_i_43_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_44_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_45_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_46_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_47_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_48_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_49_n_0 ,\Wr_Lat_Cnt_Diff_reg[31]_i_50_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \Wr_Lat_Cnt_Diff_reg_reg[7]_i_1 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_0 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_1 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_2 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_3 ,\NLW_Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_CO_UNCONNECTED [3],\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_5 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_6 ,\Wr_Lat_Cnt_Diff_reg_reg[7]_i_1_n_7 }),
        .DI({\Wr_Lat_Cnt_Diff_reg[7]_i_2_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_3_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_4_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_5_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_6_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_7_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_8_n_0 ,\Wr_Lat_Cnt_Diff_reg[7]_i_9_n_0 }),
        .O(D[7:0]),
        .S(S));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[32]),
        .Q(F3_Rd_Data),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0[9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[31] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF08FF08FF08)) 
    empty_i_1__4
       (.I0(empty_i_2__6_n_0),
        .I1(empty_i_3__7_n_0),
        .I2(F4_Empty),
        .I3(F3_Empty),
        .I4(Metrics_Cnt_En_Int),
        .I5(wr_latency_start_d2),
        .O(empty_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__6
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__8_n_0 ),
        .I2(\rptr[5]_i_1__7_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__8_n_0 ),
        .I5(Q[4]),
        .O(empty_i_2__6_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__7
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_3__7_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__4_n_0),
        .Q(F3_Empty),
        .S(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h8A00)) 
    mem_reg_0_31_0_5_i_1__3
       (.I0(wr_latency_start_d2),
        .I1(Ext_Trig_Metric_en_reg),
        .I2(Use_Ext_Trig),
        .I3(Metrics_Cnt_En_reg_rep),
        .O(\wptr_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__8 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__8 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__8 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__8 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__8 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__7 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__7_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__8_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__8_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__8_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__8_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__8_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__7_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__2 
       (.I0(Q[0]),
        .O(p_0_in__3[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__3[1]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__3[2]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__3[3]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__3[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__3[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__3[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__3[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__3[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__3[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__3[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[0]_0 ),
        .D(p_0_in__3[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized3
   (F4_Empty,
    Q,
    E,
    \rptr_reg[5]_0 ,
    S,
    \Wr_Lat_Cnt_Diff_reg_reg[7] ,
    \Wr_Lat_Cnt_Diff_reg_reg[15] ,
    \Wr_Lat_Cnt_Diff_reg_reg[23] ,
    \Wr_Lat_Cnt_Diff_reg_reg[31] ,
    Wr_cnt_ld,
    core_aclk,
    F3_Empty,
    Metrics_Cnt_En_Int,
    wr_latency_end_d2,
    Ext_Trig_Metric_en_reg,
    Use_Ext_Trig,
    Metrics_Cnt_En_reg_rep,
    \dout_reg[31]_0 ,
    \Count_Out_i_reg[29] ,
    empty_reg_0);
  output F4_Empty;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[5]_0 ;
  output [7:0]S;
  output [32:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  output [7:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  output [7:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  output [7:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  input Wr_cnt_ld;
  input core_aclk;
  input F3_Empty;
  input Metrics_Cnt_En_Int;
  input wr_latency_end_d2;
  input Ext_Trig_Metric_en_reg;
  input Use_Ext_Trig;
  input Metrics_Cnt_En_reg_rep;
  input [31:0]\dout_reg[31]_0 ;
  input [32:0]\Count_Out_i_reg[29] ;
  input [0:0]empty_reg_0;

  wire [32:0]\Count_Out_i_reg[29] ;
  wire [0:0]E;
  wire Ext_Trig_Metric_en_reg;
  wire F3_Empty;
  wire F4_Empty;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_reg_rep;
  wire [4:0]Q;
  wire [7:0]S;
  wire Use_Ext_Trig;
  wire [7:0]\Wr_Lat_Cnt_Diff_reg_reg[15] ;
  wire [7:0]\Wr_Lat_Cnt_Diff_reg_reg[23] ;
  wire [7:0]\Wr_Lat_Cnt_Diff_reg_reg[31] ;
  wire [32:0]\Wr_Lat_Cnt_Diff_reg_reg[7] ;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire [31:0]\dout_reg[31]_0 ;
  wire empty_i_1__3_n_0;
  wire empty_i_2__5_n_0;
  wire empty_i_3__6_n_0;
  wire [0:0]empty_reg_0;
  wire p_0_in;
  wire [5:0]p_0_in__4;
  wire \rptr[0]_i_1__7_n_0 ;
  wire \rptr[1]_i_1__7_n_0 ;
  wire \rptr[2]_i_1__7_n_0 ;
  wire \rptr[3]_i_1__7_n_0 ;
  wire \rptr[4]_i_1__7_n_0 ;
  wire \rptr[5]_i_1__6_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;
  wire wr_latency_end_d2;

  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_10 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [15]),
        .I1(\dout_reg[31]_0 [15]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_11 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [14]),
        .I1(\dout_reg[31]_0 [14]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_12 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [13]),
        .I1(\dout_reg[31]_0 [13]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_13 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [12]),
        .I1(\dout_reg[31]_0 [12]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_14 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [11]),
        .I1(\dout_reg[31]_0 [11]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_15 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [10]),
        .I1(\dout_reg[31]_0 [10]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_16 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [9]),
        .I1(\dout_reg[31]_0 [9]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[15]_i_17 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [8]),
        .I1(\dout_reg[31]_0 [8]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[15] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_10 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [23]),
        .I1(\dout_reg[31]_0 [23]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_11 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [22]),
        .I1(\dout_reg[31]_0 [22]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_12 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [21]),
        .I1(\dout_reg[31]_0 [21]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_13 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [20]),
        .I1(\dout_reg[31]_0 [20]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_14 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [19]),
        .I1(\dout_reg[31]_0 [19]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_15 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [18]),
        .I1(\dout_reg[31]_0 [18]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_16 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [17]),
        .I1(\dout_reg[31]_0 [17]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[23]_i_17 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [16]),
        .I1(\dout_reg[31]_0 [16]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[23] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_10 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [30]),
        .I1(\dout_reg[31]_0 [30]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [6]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_11 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [29]),
        .I1(\dout_reg[31]_0 [29]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [5]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_12 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [28]),
        .I1(\dout_reg[31]_0 [28]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [4]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_13 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [27]),
        .I1(\dout_reg[31]_0 [27]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_14 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [26]),
        .I1(\dout_reg[31]_0 [26]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_15 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [25]),
        .I1(\dout_reg[31]_0 [25]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_16 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [24]),
        .I1(\dout_reg[31]_0 [24]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [0]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[31]_i_9 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [31]),
        .I1(\dout_reg[31]_0 [31]),
        .O(\Wr_Lat_Cnt_Diff_reg_reg[31] [7]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_10 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [7]),
        .I1(\dout_reg[31]_0 [7]),
        .O(S[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_11 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [6]),
        .I1(\dout_reg[31]_0 [6]),
        .O(S[6]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_12 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [5]),
        .I1(\dout_reg[31]_0 [5]),
        .O(S[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_13 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [4]),
        .I1(\dout_reg[31]_0 [4]),
        .O(S[4]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_14 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [3]),
        .I1(\dout_reg[31]_0 [3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_15 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [2]),
        .I1(\dout_reg[31]_0 [2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_16 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [1]),
        .I1(\dout_reg[31]_0 [1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    \Wr_Lat_Cnt_Diff_reg[7]_i_17 
       (.I0(\Wr_Lat_Cnt_Diff_reg_reg[7] [0]),
        .I1(\dout_reg[31]_0 [0]),
        .O(S[0]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [0]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [10]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [11]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [12]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [13]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [14]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [15]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [16]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [17]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [18]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [19]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [1]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [20]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [21]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [22]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [23]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [24]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [25]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [26]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [27]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [28]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [29]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [2]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [30]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [31]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [32]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [3]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [4]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [5]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [6]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [7]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [8]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Count_Out_i_reg[29] [9]),
        .Q(\Wr_Lat_Cnt_Diff_reg_reg[7] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0F8F0F8F0F8)) 
    empty_i_1__3
       (.I0(empty_i_2__5_n_0),
        .I1(empty_i_3__6_n_0),
        .I2(F4_Empty),
        .I3(F3_Empty),
        .I4(Metrics_Cnt_En_Int),
        .I5(wr_latency_end_d2),
        .O(empty_i_1__3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__5
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__7_n_0 ),
        .I2(\rptr[5]_i_1__6_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__7_n_0 ),
        .I5(Q[4]),
        .O(empty_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__6
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_3__6_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__3_n_0),
        .Q(F4_Empty),
        .S(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h8A00)) 
    mem_reg_0_31_0_5_i_1__2
       (.I0(wr_latency_end_d2),
        .I1(Ext_Trig_Metric_en_reg),
        .I2(Use_Ext_Trig),
        .I3(Metrics_Cnt_En_reg_rep),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__7 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__7 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__7 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__7 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__7 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__6 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__6_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[0]_i_1__7_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[1]_i_1__7_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[2]_i_1__7_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[3]_i_1__7_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[4]_i_1__7_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(empty_reg_0),
        .D(\rptr[5]_i_1__6_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__3 
       (.I0(Q[0]),
        .O(p_0_in__4[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__4[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__3 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__4[2]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__4[3]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__3 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__4[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__2 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__4[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__4[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized4
   (Read_Latency_One_D1_reg,
    E,
    Rd_Latency_Fifo_Wr_En_reg,
    Rd_Latency_Fifo_Rd_En_reg,
    Read_Latency_One_D1_reg_0,
    Q,
    \rptr_reg[5]_0 ,
    \Rd_Latency_Fifo_Rd_Data_D1_reg[32] ,
    Wr_cnt_ld,
    core_aclk,
    SR,
    Rd_Add_Issue_reg,
    rst_int_n_reg,
    Rd_Latency_Fifo_Rd_En1,
    Read_Latency_One_D1,
    Rd_Latency_Fifo_Rd_En,
    Read_Latency_One_reg,
    Rd_Latency_Fifo_Wr_En,
    Ext_Trig_Metric_en_reg,
    Use_Ext_Trig,
    Metrics_Cnt_En,
    \Rd_Latency_Fifo_Wr_Data_reg[29] );
  output Read_Latency_One_D1_reg;
  output [0:0]E;
  output Rd_Latency_Fifo_Wr_En_reg;
  output Rd_Latency_Fifo_Rd_En_reg;
  output Read_Latency_One_D1_reg_0;
  output [4:0]Q;
  output [4:0]\rptr_reg[5]_0 ;
  output [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  input Wr_cnt_ld;
  input core_aclk;
  input [0:0]SR;
  input [0:0]Rd_Add_Issue_reg;
  input rst_int_n_reg;
  input Rd_Latency_Fifo_Rd_En1;
  input Read_Latency_One_D1;
  input Rd_Latency_Fifo_Rd_En;
  input Read_Latency_One_reg;
  input Rd_Latency_Fifo_Wr_En;
  input Ext_Trig_Metric_en_reg;
  input Use_Ext_Trig;
  input Metrics_Cnt_En;
  input [32:0]\Rd_Latency_Fifo_Wr_Data_reg[29] ;

  wire [0:0]E;
  wire Ext_Trig_Metric_en_reg;
  wire Metrics_Cnt_En;
  wire [4:0]Q;
  wire [0:0]Rd_Add_Issue_reg;
  wire Rd_Latency_Fifo_Full;
  wire [32:0]\Rd_Latency_Fifo_Rd_Data_D1_reg[32] ;
  wire Rd_Latency_Fifo_Rd_En;
  wire Rd_Latency_Fifo_Rd_En1;
  wire Rd_Latency_Fifo_Rd_En_out;
  wire Rd_Latency_Fifo_Rd_En_reg;
  wire [32:0]\Rd_Latency_Fifo_Wr_Data_reg[29] ;
  wire Rd_Latency_Fifo_Wr_En;
  wire Rd_Latency_Fifo_Wr_En_reg;
  wire Read_Latency_One_D1;
  wire Read_Latency_One_D1_reg;
  wire Read_Latency_One_D1_reg_0;
  wire Read_Latency_One_reg;
  wire [0:0]SR;
  wire Use_Ext_Trig;
  wire Wr_cnt_ld;
  wire almost_full0__8;
  wire core_aclk;
  wire empty_i_2__9_n_0;
  wire empty_i_3__5_n_0;
  wire empty_i_4_n_0;
  wire full_i_1_n_0;
  wire full_i_3_n_0;
  wire full_i_4_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__5;
  wire \rptr[0]_i_1__6_n_0 ;
  wire \rptr[1]_i_1__6_n_0 ;
  wire \rptr[2]_i_1__6_n_0 ;
  wire \rptr[3]_i_1__6_n_0 ;
  wire \rptr[4]_i_1__6_n_0 ;
  wire \rptr[5]_i_2_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire rst_int_n_reg;
  wire \wptr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h08)) 
    Rd_Latency_Fifo_Rd_En_i_1
       (.I0(Rd_Latency_Fifo_Rd_En1),
        .I1(rst_int_n_reg),
        .I2(Read_Latency_One_D1_reg),
        .O(Rd_Latency_Fifo_Rd_En_reg));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h08)) 
    Rd_Latency_Fifo_Wr_En_i_1
       (.I0(Rd_Add_Issue_reg),
        .I1(rst_int_n_reg),
        .I2(Rd_Latency_Fifo_Full),
        .O(Rd_Latency_Fifo_Wr_En_reg));
  LUT2 #(
    .INIT(4'h2)) 
    Read_Latency_One_D1_i_1
       (.I0(Read_Latency_One_reg),
        .I1(Read_Latency_One_D1_reg),
        .O(Read_Latency_One_D1_reg_0));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [0]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [10]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [11]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [12]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [13]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [14]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [15]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [16]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [17]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [18]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [19]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [1]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [20]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [21]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [22]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [23]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [24]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [25]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [26]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [27]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [28]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [29]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [2]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [30]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [31]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [31]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [32]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [32]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [3]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [4]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [5]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [6]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [7]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [8]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Rd_Latency_Fifo_Wr_Data_reg[29] [9]),
        .Q(\Rd_Latency_Fifo_Rd_Data_D1_reg[32] [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFFF8880)) 
    empty_i_2__9
       (.I0(empty_i_3__5_n_0),
        .I1(empty_i_4_n_0),
        .I2(Read_Latency_One_D1),
        .I3(Rd_Latency_Fifo_Rd_En),
        .I4(Read_Latency_One_D1_reg),
        .I5(E),
        .O(empty_i_2__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_3__5
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__6_n_0 ),
        .I2(\rptr[5]_i_2_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__6_n_0 ),
        .I5(Q[4]),
        .O(empty_i_3__5_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_4
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_4_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_2__9_n_0),
        .Q(Read_Latency_One_D1_reg),
        .S(SR));
  LUT6 #(
    .INIT(64'h00000000FFFF2800)) 
    full_i_1
       (.I0(E),
        .I1(p_0_in),
        .I2(p_0_in__5[5]),
        .I3(almost_full0__8),
        .I4(Rd_Latency_Fifo_Full),
        .I5(Rd_Latency_Fifo_Rd_En_out),
        .O(full_i_1_n_0));
  LUT6 #(
    .INIT(64'h0440800880084004)) 
    full_i_2
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(full_i_3_n_0),
        .I2(\rptr_reg[5]_0 [4]),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(full_i_4_n_0),
        .O(almost_full0__8));
  LUT6 #(
    .INIT(64'h0041820014000082)) 
    full_i_3
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\rptr_reg[5]_0 [1]),
        .O(full_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h80)) 
    full_i_4
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(full_i_4_n_0));
  FDRE full_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(full_i_1_n_0),
        .Q(Rd_Latency_Fifo_Full),
        .R(Wr_cnt_ld));
  LUT4 #(
    .INIT(16'h8A00)) 
    mem_reg_0_31_0_5_i_1__1
       (.I0(Rd_Latency_Fifo_Wr_En),
        .I1(Ext_Trig_Metric_en_reg),
        .I2(Use_Ext_Trig),
        .I3(Metrics_Cnt_En),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__6 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__6 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__6 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__6 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__6 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \rptr[5]_i_1 
       (.I0(Rd_Latency_Fifo_Rd_En),
        .I1(Read_Latency_One_D1),
        .O(Rd_Latency_Fifo_Rd_En_out));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_2 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_2_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[0]_i_1__6_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[1]_i_1__6_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[2]_i_1__6_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[3]_i_1__6_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[4]_i_1__6_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(Rd_Latency_Fifo_Rd_En_out),
        .D(\rptr[5]_i_2_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__10 
       (.I0(Q[0]),
        .O(p_0_in__5[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__5[1]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__10 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__5[2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__10 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__5[3]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__10 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__5[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__9 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__5[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__5[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized5
   (FBC1_Empty,
    \GEN_MUX_N_CNT.Add_in_reg[0] ,
    Q,
    \GEN_MUX_N_CNT.Add_in_reg[1] ,
    \GEN_MUX_N_CNT.Add_in_reg[2] ,
    \GEN_MUX_N_CNT.Add_in_reg[3] ,
    \GEN_MUX_N_CNT.Add_in_reg[4] ,
    \GEN_MUX_N_CNT.Add_in_reg[5] ,
    \GEN_MUX_N_CNT.Add_in_reg[6] ,
    \GEN_MUX_N_CNT.Add_in_reg[7] ,
    \GEN_MUX_N_CNT.Add_in_reg[8] ,
    \GEN_MUX_N_CNT.Add_in_reg[9] ,
    \GEN_MUX_N_CNT.Add_in_reg[10] ,
    \GEN_MUX_N_CNT.Add_in_reg[11] ,
    \GEN_MUX_N_CNT.Add_in_reg[12] ,
    \GEN_MUX_N_CNT.Add_in_reg[13] ,
    \GEN_MUX_N_CNT.Add_in_reg[14] ,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    \GEN_MUX_N_CNT.Add_in_reg[16] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ,
    \GEN_MUX_N_CNT.Add_in_reg[1]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[2]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[3]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[4]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[6]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[7]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[8]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[9]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[10]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[11]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[12]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[13]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[14]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[15]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[16]_0 ,
    \wptr_reg[5]_0 ,
    FBC_Rd_En,
    E,
    \rptr_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_0 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_1 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_2 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_3 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_4 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_5 ,
    \GEN_MUX_N_CNT.Add_in_reg[17]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[18]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[19]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[20]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[21]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[22]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[23]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[24]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[25]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[26]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[27]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[28]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[29]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[30]_6 ,
    \GEN_MUX_N_CNT.Add_in_reg[31]_6 ,
    SR,
    core_aclk,
    FBC_Empty,
    Beat_fifo_Wr_en,
    Metrics_Cnt_En_Int,
    FBC_Rd_Vld_reg_rep__0,
    FBC_Rd_Vld,
    Ext_Trig_Metric_en_reg,
    Use_Ext_Trig,
    Metrics_Cnt_En_reg_rep,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ,
    \Beat_fifo_Wr_data_reg[57] ,
    Wr_cnt_ld);
  output FBC1_Empty;
  output \GEN_MUX_N_CNT.Add_in_reg[0] ;
  output [30:0]Q;
  output \GEN_MUX_N_CNT.Add_in_reg[1] ;
  output \GEN_MUX_N_CNT.Add_in_reg[2] ;
  output \GEN_MUX_N_CNT.Add_in_reg[3] ;
  output \GEN_MUX_N_CNT.Add_in_reg[4] ;
  output \GEN_MUX_N_CNT.Add_in_reg[5] ;
  output \GEN_MUX_N_CNT.Add_in_reg[6] ;
  output \GEN_MUX_N_CNT.Add_in_reg[7] ;
  output \GEN_MUX_N_CNT.Add_in_reg[8] ;
  output \GEN_MUX_N_CNT.Add_in_reg[9] ;
  output \GEN_MUX_N_CNT.Add_in_reg[10] ;
  output \GEN_MUX_N_CNT.Add_in_reg[11] ;
  output \GEN_MUX_N_CNT.Add_in_reg[12] ;
  output \GEN_MUX_N_CNT.Add_in_reg[13] ;
  output \GEN_MUX_N_CNT.Add_in_reg[14] ;
  output \GEN_MUX_N_CNT.Add_in_reg[15] ;
  output \GEN_MUX_N_CNT.Add_in_reg[16] ;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  output \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  output [4:0]\wptr_reg[5]_0 ;
  output FBC_Rd_En;
  output [0:0]E;
  output [4:0]\rptr_reg[5]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17] ;
  output \GEN_MUX_N_CNT.Add_in_reg[18] ;
  output \GEN_MUX_N_CNT.Add_in_reg[19] ;
  output \GEN_MUX_N_CNT.Add_in_reg[20] ;
  output \GEN_MUX_N_CNT.Add_in_reg[21] ;
  output \GEN_MUX_N_CNT.Add_in_reg[22] ;
  output \GEN_MUX_N_CNT.Add_in_reg[23] ;
  output \GEN_MUX_N_CNT.Add_in_reg[24] ;
  output \GEN_MUX_N_CNT.Add_in_reg[25] ;
  output \GEN_MUX_N_CNT.Add_in_reg[26] ;
  output \GEN_MUX_N_CNT.Add_in_reg[27] ;
  output \GEN_MUX_N_CNT.Add_in_reg[28] ;
  output \GEN_MUX_N_CNT.Add_in_reg[29] ;
  output \GEN_MUX_N_CNT.Add_in_reg[30] ;
  output \GEN_MUX_N_CNT.Add_in_reg[31] ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  output \GEN_MUX_N_CNT.Add_in_reg[17]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[18]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[19]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[20]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[21]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[22]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[23]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[24]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[25]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[26]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[27]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[28]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[29]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[30]_6 ;
  output \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  input [0:0]SR;
  input core_aclk;
  input FBC_Empty;
  input Beat_fifo_Wr_en;
  input Metrics_Cnt_En_Int;
  input FBC_Rd_Vld_reg_rep__0;
  input FBC_Rd_Vld;
  input Ext_Trig_Metric_en_reg;
  input Use_Ext_Trig;
  input Metrics_Cnt_En_reg_rep;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ;
  input [63:0]\Beat_fifo_Wr_data_reg[57] ;
  input Wr_cnt_ld;

  wire [63:0]\Beat_fifo_Wr_data_reg[57] ;
  wire Beat_fifo_Wr_en;
  wire [0:0]E;
  wire Ext_Trig_Metric_en_reg;
  wire FBC1_Empty;
  wire [63:0]FBC1_Rd_Data;
  wire FBC_Empty;
  wire FBC_Rd_En;
  wire FBC_Rd_Vld;
  wire FBC_Rd_Vld_reg_rep__0;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[0] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_1 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_2 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_3 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_4 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_5 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31]_6 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9]_0 ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_reg_rep;
  wire [30:0]Q;
  wire [0:0]SR;
  wire Use_Ext_Trig;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire empty_i_1__2_n_0;
  wire empty_i_2__0_n_0;
  wire empty_i_3__0_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__6;
  wire \rptr[0]_i_1__1_n_0 ;
  wire \rptr[1]_i_1__1_n_0 ;
  wire \rptr[2]_i_1__1_n_0 ;
  wire \rptr[3]_i_1__1_n_0 ;
  wire \rptr[4]_i_1__1_n_0 ;
  wire \rptr[5]_i_1__1_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire [4:0]\wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FBC_Rd_Vld_i_1
       (.I0(FBC1_Empty),
        .I1(FBC_Empty),
        .O(FBC_Rd_En));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_11 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[32]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[42]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[9]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[43]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[10]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[11]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[44]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[11]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[12]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[45]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[12]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[46]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[13]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[47]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[14]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_7__5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[48]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_8 
       (.I0(FBC_Rd_Vld),
        .I1(Q[15]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[16]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__0 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__1 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__2 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__3 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__4 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__5 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_2__6 
       (.I0(Q[16]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[49]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__0 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__1 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__2 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__3 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__4 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__5 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_2__6 
       (.I0(Q[17]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[50]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__0 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__1 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__2 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__3 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__4 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__5 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_2__6 
       (.I0(Q[18]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[51]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_5 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[33]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_6 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(Q[0]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__0 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__1 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__2 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__3 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__4 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__5 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_2__6 
       (.I0(Q[19]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[52]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__0 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__1 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__2 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__3 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__4 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__5 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_2__6 
       (.I0(Q[20]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[53]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__0 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__1 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__2 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__3 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__4 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__5 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_2__6 
       (.I0(Q[21]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[54]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__0 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__1 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__2 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__3 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__4 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__5 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_2__6 
       (.I0(Q[22]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[55]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__0 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__1 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__2 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__3 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__4 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__5 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_2__6 
       (.I0(Q[23]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[56]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__0 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__1 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__2 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__3 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__4 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__5 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_2__6 
       (.I0(Q[24]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[57]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__0 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__1 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__2 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__3 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__4 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__5 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_2__6 
       (.I0(Q[25]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[58]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__0 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__1 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__2 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__3 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__4 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__5 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_2__6 
       (.I0(Q[26]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[59]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__0 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__1 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__2 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__3 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__4 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__5 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_2__6 
       (.I0(Q[27]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[60]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__0 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__1 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__2 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__3 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__4 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__5 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_2__6 
       (.I0(Q[28]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[61]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_8 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[34]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_9 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(Q[1]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[2]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__0 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__1 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__2 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__3 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__4 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__5 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_2__6 
       (.I0(Q[29]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[62]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30]_6 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__0 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__1 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_1 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__2 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_2 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__3 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_3 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__4 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_4 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__5 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_5 ));
  LUT5 #(
    .INIT(32'hF0808080)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_2__6 
       (.I0(Q[30]),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I2(FBC_Rd_Vld),
        .I3(FBC1_Rd_Data[63]),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[1] ),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31]_6 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_5 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[35]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_6 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(Q[2]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_5 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[36]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_6 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(Q[3]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_5 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[37]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_6 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(Q[4]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[5]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_5 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[38]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_6 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(Q[5]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_5 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[39]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_6 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(Q[6]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[7]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[40]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[7]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[8]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_5 
       (.I0(FBC_Rd_Vld),
        .I1(FBC1_Rd_Data[41]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[9] ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_6 
       (.I0(FBC_Rd_Vld),
        .I1(Q[8]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[0]_i_4 
       (.I0(FBC_Rd_Vld_reg_rep__0),
        .I1(FBC1_Rd_Data[0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [0]),
        .Q(FBC1_Rd_Data[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [10]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [11]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [12]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [13]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [14]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [15]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [16]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [17]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [18]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [19]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [1]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [20]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [21]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [22]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [23]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [24]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [25]),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [26]),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [27]),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [28]),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [29]),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [2]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [30]),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [31]),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \dout_reg[32] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [32]),
        .Q(FBC1_Rd_Data[32]),
        .R(1'b0));
  FDRE \dout_reg[33] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [33]),
        .Q(FBC1_Rd_Data[33]),
        .R(1'b0));
  FDRE \dout_reg[34] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [34]),
        .Q(FBC1_Rd_Data[34]),
        .R(1'b0));
  FDRE \dout_reg[35] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [35]),
        .Q(FBC1_Rd_Data[35]),
        .R(1'b0));
  FDRE \dout_reg[36] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [36]),
        .Q(FBC1_Rd_Data[36]),
        .R(1'b0));
  FDRE \dout_reg[37] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [37]),
        .Q(FBC1_Rd_Data[37]),
        .R(1'b0));
  FDRE \dout_reg[38] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [38]),
        .Q(FBC1_Rd_Data[38]),
        .R(1'b0));
  FDRE \dout_reg[39] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [39]),
        .Q(FBC1_Rd_Data[39]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [3]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \dout_reg[40] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [40]),
        .Q(FBC1_Rd_Data[40]),
        .R(1'b0));
  FDRE \dout_reg[41] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [41]),
        .Q(FBC1_Rd_Data[41]),
        .R(1'b0));
  FDRE \dout_reg[42] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [42]),
        .Q(FBC1_Rd_Data[42]),
        .R(1'b0));
  FDRE \dout_reg[43] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [43]),
        .Q(FBC1_Rd_Data[43]),
        .R(1'b0));
  FDRE \dout_reg[44] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [44]),
        .Q(FBC1_Rd_Data[44]),
        .R(1'b0));
  FDRE \dout_reg[45] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [45]),
        .Q(FBC1_Rd_Data[45]),
        .R(1'b0));
  FDRE \dout_reg[46] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [46]),
        .Q(FBC1_Rd_Data[46]),
        .R(1'b0));
  FDRE \dout_reg[47] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [47]),
        .Q(FBC1_Rd_Data[47]),
        .R(1'b0));
  FDRE \dout_reg[48] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [48]),
        .Q(FBC1_Rd_Data[48]),
        .R(1'b0));
  FDRE \dout_reg[49] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [49]),
        .Q(FBC1_Rd_Data[49]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [4]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \dout_reg[50] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [50]),
        .Q(FBC1_Rd_Data[50]),
        .R(1'b0));
  FDRE \dout_reg[51] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [51]),
        .Q(FBC1_Rd_Data[51]),
        .R(1'b0));
  FDRE \dout_reg[52] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [52]),
        .Q(FBC1_Rd_Data[52]),
        .R(1'b0));
  FDRE \dout_reg[53] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [53]),
        .Q(FBC1_Rd_Data[53]),
        .R(1'b0));
  FDRE \dout_reg[54] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [54]),
        .Q(FBC1_Rd_Data[54]),
        .R(1'b0));
  FDRE \dout_reg[55] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [55]),
        .Q(FBC1_Rd_Data[55]),
        .R(1'b0));
  FDRE \dout_reg[56] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [56]),
        .Q(FBC1_Rd_Data[56]),
        .R(1'b0));
  FDRE \dout_reg[57] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [57]),
        .Q(FBC1_Rd_Data[57]),
        .R(1'b0));
  FDRE \dout_reg[58] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [58]),
        .Q(FBC1_Rd_Data[58]),
        .R(1'b0));
  FDRE \dout_reg[59] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [59]),
        .Q(FBC1_Rd_Data[59]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [5]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \dout_reg[60] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [60]),
        .Q(FBC1_Rd_Data[60]),
        .R(1'b0));
  FDRE \dout_reg[61] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [61]),
        .Q(FBC1_Rd_Data[61]),
        .R(1'b0));
  FDRE \dout_reg[62] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [62]),
        .Q(FBC1_Rd_Data[62]),
        .R(1'b0));
  FDRE \dout_reg[63] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [63]),
        .Q(FBC1_Rd_Data[63]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [6]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [7]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [8]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Beat_fifo_Wr_data_reg[57] [9]),
        .Q(Q[8]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF08FF08FF08)) 
    empty_i_1__2
       (.I0(empty_i_2__0_n_0),
        .I1(empty_i_3__0_n_0),
        .I2(FBC_Empty),
        .I3(FBC1_Empty),
        .I4(Beat_fifo_Wr_en),
        .I5(Metrics_Cnt_En_Int),
        .O(empty_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__0
       (.I0(\wptr_reg[5]_0 [3]),
        .I1(\rptr[3]_i_1__1_n_0 ),
        .I2(\rptr[5]_i_1__1_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__1_n_0 ),
        .I5(\wptr_reg[5]_0 [4]),
        .O(empty_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__0
       (.I0(\wptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(\wptr_reg[5]_0 [2]),
        .I5(\wptr_reg[5]_0 [1]),
        .O(empty_i_3__0_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__2_n_0),
        .Q(FBC1_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'hB000)) 
    mem_reg_0_31_0_5_i_1__0
       (.I0(Ext_Trig_Metric_en_reg),
        .I1(Use_Ext_Trig),
        .I2(Metrics_Cnt_En_reg_rep),
        .I3(Beat_fifo_Wr_en),
        .O(E));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__1 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__1 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__1 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__1 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__1 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__1 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__1_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[0]_i_1__1_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[1]_i_1__1_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[2]_i_1__1_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[3]_i_1__1_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[4]_i_1__1_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[5]_i_1__1_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__4 
       (.I0(\wptr_reg[5]_0 [0]),
        .O(p_0_in__6[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__4 
       (.I0(\wptr_reg[5]_0 [0]),
        .I1(\wptr_reg[5]_0 [1]),
        .O(p_0_in__6[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__4 
       (.I0(\wptr_reg[5]_0 [0]),
        .I1(\wptr_reg[5]_0 [1]),
        .I2(\wptr_reg[5]_0 [2]),
        .O(p_0_in__6[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__4 
       (.I0(\wptr_reg[5]_0 [1]),
        .I1(\wptr_reg[5]_0 [0]),
        .I2(\wptr_reg[5]_0 [2]),
        .I3(\wptr_reg[5]_0 [3]),
        .O(p_0_in__6[3]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__4 
       (.I0(\wptr_reg[5]_0 [2]),
        .I1(\wptr_reg[5]_0 [0]),
        .I2(\wptr_reg[5]_0 [1]),
        .I3(\wptr_reg[5]_0 [3]),
        .I4(\wptr_reg[5]_0 [4]),
        .O(p_0_in__6[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__3 
       (.I0(\wptr_reg[5]_0 [3]),
        .I1(\wptr_reg[5]_0 [1]),
        .I2(\wptr_reg[5]_0 [0]),
        .I3(\wptr_reg[5]_0 [2]),
        .I4(\wptr_reg[5]_0 [4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__6[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[0]),
        .Q(\wptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[1]),
        .Q(\wptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[2]),
        .Q(\wptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[3]),
        .Q(\wptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[4]),
        .Q(\wptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__6[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized6
   (FBC_Empty,
    SR,
    \GEN_MUX_N_CNT.Add_in_Valid_reg ,
    Q,
    \rptr_reg[5]_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_8 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_9 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_10 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_11 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_12 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_13 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_14 ,
    \GEN_MUX_N_CNT.Add_in_Valid_reg_15 ,
    core_aclk,
    dout0_2,
    FBC1_Empty,
    Wr_Add_Issue_reg,
    Metrics_Cnt_En_Int,
    rst_int_n_reg_rep__0,
    Write_Beat_Cnt_En,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ,
    Num_WLasts_En,
    Num_RLasts_En,
    FBC_Rd_Vld_reg_rep,
    Read_Latency_En,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ,
    Wr_cnt_ld,
    FBC_Rd_En,
    E);
  output FBC_Empty;
  output [0:0]SR;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  output [4:0]Q;
  output [4:0]\rptr_reg[5]_0 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_8 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_9 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_10 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_11 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_12 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_13 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_14 ;
  output \GEN_MUX_N_CNT.Add_in_Valid_reg_15 ;
  input core_aclk;
  input dout0_2;
  input FBC1_Empty;
  input Wr_Add_Issue_reg;
  input Metrics_Cnt_En_Int;
  input rst_int_n_reg_rep__0;
  input Write_Beat_Cnt_En;
  input [2:0]\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  input Num_WLasts_En;
  input Num_RLasts_En;
  input FBC_Rd_Vld_reg_rep;
  input Read_Latency_En;
  input [2:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  input [2:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  input [2:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  input [2:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  input [2:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  input [2:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  input [2:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  input Wr_cnt_ld;
  input FBC_Rd_En;
  input [0:0]E;

  wire [0:0]E;
  wire FBC1_Empty;
  wire FBC_Empty;
  wire FBC_Rd_En;
  wire FBC_Rd_Vld_reg_rep;
  wire [2:0]\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  wire [2:0]\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  wire [2:0]\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  wire [2:0]\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  wire [2:0]\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  wire [2:0]\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  wire [2:0]\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  wire [2:0]\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_0 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_1 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_10 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_11 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_12 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_13 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_14 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_15 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_2 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_3 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_4 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_5 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_6 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_7 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_8 ;
  wire \GEN_MUX_N_CNT.Add_in_Valid_reg_9 ;
  wire Metrics_Cnt_En_Int;
  wire Num_RLasts_En;
  wire Num_WLasts_En;
  wire [4:0]Q;
  wire Read_Latency_En;
  wire [0:0]SR;
  wire Wr_Add_Issue_reg;
  wire Wr_cnt_ld;
  wire Write_Beat_Cnt_En;
  wire core_aclk;
  wire dout0_2;
  wire empty_i_1__1_n_0;
  wire empty_i_2_n_0;
  wire empty_i_3_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__7;
  wire \rptr[0]_i_1__0_n_0 ;
  wire \rptr[1]_i_1__0_n_0 ;
  wire \rptr[2]_i_1__0_n_0 ;
  wire \rptr[3]_i_1__0_n_0 ;
  wire \rptr[4]_i_1__0_n_0 ;
  wire \rptr[5]_i_1__0_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire rst_int_n_reg_rep__0;
  wire \wptr_reg_n_0_[5] ;

  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_1 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_10__5 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_13 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__0 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_2 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__1 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_4 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__2 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_6 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__3 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_8 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__4 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_10 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_5__6 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_14 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_0 ));
  LUT6 #(
    .INIT(64'hFF02F0020F020002)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_7__5 
       (.I0(Write_Beat_Cnt_En),
        .I1(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] [1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] [0]),
        .I3(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] [2]),
        .I4(Num_WLasts_En),
        .I5(Num_RLasts_En),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_12 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__0 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_3 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__1 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_5 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__2 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_7 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__3 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_9 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__4 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_11 ));
  LUT5 #(
    .INIT(32'hF8080000)) 
    \GEN_MUX_N_CNT.Add_in_Valid_i_8__6 
       (.I0(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .I1(FBC_Rd_Vld_reg_rep),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] [0]),
        .I3(Read_Latency_En),
        .I4(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] [1]),
        .O(\GEN_MUX_N_CNT.Add_in_Valid_reg_15 ));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_2),
        .Q(\GEN_MUX_N_CNT.Add_in_Valid_reg ),
        .R(1'b0));
  (* IS_FANOUT_CONSTRAINED = "1" *) 
  LUT1 #(
    .INIT(2'h1)) 
    empty_i_1__0
       (.I0(rst_int_n_reg_rep__0),
        .O(SR));
  LUT6 #(
    .INIT(64'h0000F0F8F0F8F0F8)) 
    empty_i_1__1
       (.I0(empty_i_2_n_0),
        .I1(empty_i_3_n_0),
        .I2(FBC_Empty),
        .I3(FBC1_Empty),
        .I4(Wr_Add_Issue_reg),
        .I5(Metrics_Cnt_En_Int),
        .O(empty_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__0_n_0 ),
        .I2(\rptr[5]_i_1__0_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__0_n_0 ),
        .I5(Q[4]),
        .O(empty_i_2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__1_n_0),
        .Q(FBC_Empty),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__0 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__0 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__0 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__0 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__0 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__0 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__0_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[0]_i_1__0_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[1]_i_1__0_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[2]_i_1__0_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[3]_i_1__0_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[4]_i_1__0_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(FBC_Rd_En),
        .D(\rptr[5]_i_1__0_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__5 
       (.I0(Q[0]),
        .O(p_0_in__7[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__7[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__5 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__7[2]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__5 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__7[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__5 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__7[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__7[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__7[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__7[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__7[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__7[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__7[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(p_0_in__7[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized7
   (FWL1_Empty,
    E,
    \wptr_reg[5]_0 ,
    SR,
    core_aclk,
    FWL_Empty,
    Metrics_Cnt_En_Int,
    Last_fifo_Wr_en,
    Ext_Trig_Metric_en_reg,
    Use_Ext_Trig,
    Metrics_Cnt_En_reg_rep,
    Wr_cnt_ld);
  output FWL1_Empty;
  output [0:0]E;
  output [0:0]\wptr_reg[5]_0 ;
  input [0:0]SR;
  input core_aclk;
  input FWL_Empty;
  input Metrics_Cnt_En_Int;
  input Last_fifo_Wr_en;
  input Ext_Trig_Metric_en_reg;
  input Use_Ext_Trig;
  input Metrics_Cnt_En_reg_rep;
  input Wr_cnt_ld;

  wire [0:0]E;
  wire Ext_Trig_Metric_en_reg;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire Last_fifo_Wr_en;
  wire Metrics_Cnt_En_Int;
  wire Metrics_Cnt_En_reg_rep;
  wire [0:0]SR;
  wire Use_Ext_Trig;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire empty_i_1__9_n_0;
  wire empty_i_2__4_n_0;
  wire empty_i_3__4_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__8;
  wire \rptr[0]_i_1__5_n_0 ;
  wire \rptr[1]_i_1__5_n_0 ;
  wire \rptr[2]_i_1__5_n_0 ;
  wire \rptr[3]_i_1__5_n_0 ;
  wire \rptr[4]_i_1__5_n_0 ;
  wire \rptr[5]_i_1__5_n_0 ;
  wire [4:0]rptr_reg;
  wire [4:0]wptr_reg;
  wire [0:0]\wptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FWL_Rd_Vld_i_1
       (.I0(FWL1_Empty),
        .I1(FWL_Empty),
        .O(E));
  LUT6 #(
    .INIT(64'h0000FF08FF08FF08)) 
    empty_i_1__9
       (.I0(empty_i_2__4_n_0),
        .I1(empty_i_3__4_n_0),
        .I2(FWL_Empty),
        .I3(FWL1_Empty),
        .I4(Metrics_Cnt_En_Int),
        .I5(Last_fifo_Wr_en),
        .O(empty_i_1__9_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__4
       (.I0(wptr_reg[3]),
        .I1(\rptr[3]_i_1__5_n_0 ),
        .I2(\rptr[5]_i_1__5_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__5_n_0 ),
        .I5(wptr_reg[4]),
        .O(empty_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__4
       (.I0(wptr_reg[0]),
        .I1(rptr_reg[2]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[0]),
        .I4(wptr_reg[2]),
        .I5(wptr_reg[1]),
        .O(empty_i_3__4_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__9_n_0),
        .Q(FWL1_Empty),
        .S(SR));
  LUT4 #(
    .INIT(16'h8A00)) 
    mem_reg_0_31_0_5_i_1__4
       (.I0(Last_fifo_Wr_en),
        .I1(Ext_Trig_Metric_en_reg),
        .I2(Use_Ext_Trig),
        .I3(Metrics_Cnt_En_reg_rep),
        .O(\wptr_reg[5]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__5 
       (.I0(rptr_reg[0]),
        .O(\rptr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .O(\rptr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__5 
       (.I0(rptr_reg[0]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[2]),
        .O(\rptr[2]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__5 
       (.I0(rptr_reg[1]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[2]),
        .I3(rptr_reg[3]),
        .O(\rptr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__5 
       (.I0(rptr_reg[2]),
        .I1(rptr_reg[0]),
        .I2(rptr_reg[1]),
        .I3(rptr_reg[3]),
        .I4(rptr_reg[4]),
        .O(\rptr[4]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__5 
       (.I0(rptr_reg[3]),
        .I1(rptr_reg[1]),
        .I2(rptr_reg[0]),
        .I3(rptr_reg[2]),
        .I4(rptr_reg[4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__5_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__5_n_0 ),
        .Q(rptr_reg[0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__5_n_0 ),
        .Q(rptr_reg[1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__5_n_0 ),
        .Q(rptr_reg[2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__5_n_0 ),
        .Q(rptr_reg[3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__5_n_0 ),
        .Q(rptr_reg[4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__5_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__6 
       (.I0(wptr_reg[0]),
        .O(p_0_in__8[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__6 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .O(p_0_in__8[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__6 
       (.I0(wptr_reg[0]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[2]),
        .O(p_0_in__8[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__6 
       (.I0(wptr_reg[1]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[2]),
        .I3(wptr_reg[3]),
        .O(p_0_in__8[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__6 
       (.I0(wptr_reg[2]),
        .I1(wptr_reg[0]),
        .I2(wptr_reg[1]),
        .I3(wptr_reg[3]),
        .I4(wptr_reg[4]),
        .O(p_0_in__8[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__5 
       (.I0(wptr_reg[3]),
        .I1(wptr_reg[1]),
        .I2(wptr_reg[0]),
        .I3(wptr_reg[2]),
        .I4(wptr_reg[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__8[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__8[0]),
        .Q(wptr_reg[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__8[1]),
        .Q(wptr_reg[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__8[2]),
        .Q(wptr_reg[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__8[3]),
        .Q(wptr_reg[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__8[4]),
        .Q(wptr_reg[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(\wptr_reg[5]_0 ),
        .D(p_0_in__8[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized8
   (FWL_Empty,
    FWL_Rd_Data,
    Q,
    \rptr_reg[5]_0 ,
    SR,
    core_aclk,
    dout0_3,
    FWL1_Empty,
    Wr_Add_Issue_reg,
    Metrics_Cnt_En_Int,
    Wr_cnt_ld,
    E,
    Ext_Trig_Metric_en_reg);
  output FWL_Empty;
  output FWL_Rd_Data;
  output [4:0]Q;
  output [4:0]\rptr_reg[5]_0 ;
  input [0:0]SR;
  input core_aclk;
  input dout0_3;
  input FWL1_Empty;
  input Wr_Add_Issue_reg;
  input Metrics_Cnt_En_Int;
  input Wr_cnt_ld;
  input [0:0]E;
  input [0:0]Ext_Trig_Metric_en_reg;

  wire [0:0]E;
  wire [0:0]Ext_Trig_Metric_en_reg;
  wire FWL1_Empty;
  wire FWL_Empty;
  wire FWL_Rd_Data;
  wire Metrics_Cnt_En_Int;
  wire [4:0]Q;
  wire [0:0]SR;
  wire Wr_Add_Issue_reg;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire dout0_3;
  wire empty_i_1__8_n_0;
  wire empty_i_2__3_n_0;
  wire empty_i_3__3_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__9;
  wire \rptr[0]_i_1__4_n_0 ;
  wire \rptr[1]_i_1__4_n_0 ;
  wire \rptr[2]_i_1__4_n_0 ;
  wire \rptr[3]_i_1__4_n_0 ;
  wire \rptr[4]_i_1__4_n_0 ;
  wire \rptr[5]_i_1__4_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(dout0_3),
        .Q(FWL_Rd_Data),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F0F8F0F8F0F8)) 
    empty_i_1__8
       (.I0(empty_i_2__3_n_0),
        .I1(empty_i_3__3_n_0),
        .I2(FWL_Empty),
        .I3(FWL1_Empty),
        .I4(Wr_Add_Issue_reg),
        .I5(Metrics_Cnt_En_Int),
        .O(empty_i_1__8_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__3
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__4_n_0 ),
        .I2(\rptr[5]_i_1__4_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__4_n_0 ),
        .I5(Q[4]),
        .O(empty_i_2__3_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__3
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_3__3_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__8_n_0),
        .Q(FWL_Empty),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__4 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__4 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__4 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__4 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__4 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__4 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__4_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__4_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__4_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__4_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__4_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__4_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__4_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__7 
       (.I0(Q[0]),
        .O(p_0_in__9[0]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__9[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__7 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__9[2]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__7 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__9[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__7 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__9[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__6 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__9[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__9[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__9[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__9[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__9[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__9[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(Ext_Trig_Metric_en_reg),
        .D(p_0_in__9[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* ORIG_REF_NAME = "axi_perf_mon_v5_0_12_sync_fifo" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_sync_fifo__parameterized9
   (FSWI1_Empty,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ,
    \GEN_MUX_N_CNT.Add_in_reg[1] ,
    \GEN_MUX_N_CNT.Add_in_reg[2] ,
    \GEN_MUX_N_CNT.Add_in_reg[3] ,
    \GEN_MUX_N_CNT.Add_in_reg[4] ,
    \GEN_MUX_N_CNT.Add_in_reg[5] ,
    \GEN_MUX_N_CNT.Add_in_reg[6] ,
    \GEN_MUX_N_CNT.Add_in_reg[7] ,
    \GEN_MUX_N_CNT.Add_in_reg[8] ,
    \GEN_MUX_N_CNT.Add_in_reg[9] ,
    \GEN_MUX_N_CNT.Add_in_reg[10] ,
    \GEN_MUX_N_CNT.Add_in_reg[11] ,
    \GEN_MUX_N_CNT.Add_in_reg[12] ,
    \GEN_MUX_N_CNT.Add_in_reg[13] ,
    \GEN_MUX_N_CNT.Add_in_reg[14] ,
    \GEN_MUX_N_CNT.Add_in_reg[15] ,
    \GEN_MUX_N_CNT.Add_in_reg[16] ,
    \GEN_MUX_N_CNT.Add_in_reg[17] ,
    \GEN_MUX_N_CNT.Add_in_reg[18] ,
    \GEN_MUX_N_CNT.Add_in_reg[19] ,
    \GEN_MUX_N_CNT.Add_in_reg[20] ,
    \GEN_MUX_N_CNT.Add_in_reg[21] ,
    \GEN_MUX_N_CNT.Add_in_reg[22] ,
    \GEN_MUX_N_CNT.Add_in_reg[23] ,
    \GEN_MUX_N_CNT.Add_in_reg[24] ,
    \GEN_MUX_N_CNT.Add_in_reg[25] ,
    \GEN_MUX_N_CNT.Add_in_reg[26] ,
    \GEN_MUX_N_CNT.Add_in_reg[27] ,
    \GEN_MUX_N_CNT.Add_in_reg[28] ,
    \GEN_MUX_N_CNT.Add_in_reg[29] ,
    \GEN_MUX_N_CNT.Add_in_reg[30] ,
    \GEN_MUX_N_CNT.Add_in_reg[31] ,
    Q,
    E,
    \rptr_reg[5]_0 ,
    D,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ,
    \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ,
    SR,
    core_aclk,
    FSWI_Empty,
    Metrics_Cnt_En_Int,
    Last_fifo_Wr_en,
    FSWI_Rd_Vld_reg,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ,
    FBC_Rd_Vld_reg_rep__2,
    \dout_reg[31]_0 ,
    \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ,
    \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ,
    FBC_Rd_Vld_reg_rep__1,
    \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ,
    \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ,
    \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ,
    FBC_Rd_Vld_reg_rep__0,
    \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ,
    \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ,
    \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ,
    \Slv_Wr_Idle_Fifo_Wr_data_reg[29] ,
    Wr_cnt_ld,
    Last_Write_d1_reg);
  output FSWI1_Empty;
  output \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  output \GEN_MUX_N_CNT.Add_in_reg[1] ;
  output \GEN_MUX_N_CNT.Add_in_reg[2] ;
  output \GEN_MUX_N_CNT.Add_in_reg[3] ;
  output \GEN_MUX_N_CNT.Add_in_reg[4] ;
  output \GEN_MUX_N_CNT.Add_in_reg[5] ;
  output \GEN_MUX_N_CNT.Add_in_reg[6] ;
  output \GEN_MUX_N_CNT.Add_in_reg[7] ;
  output \GEN_MUX_N_CNT.Add_in_reg[8] ;
  output \GEN_MUX_N_CNT.Add_in_reg[9] ;
  output \GEN_MUX_N_CNT.Add_in_reg[10] ;
  output \GEN_MUX_N_CNT.Add_in_reg[11] ;
  output \GEN_MUX_N_CNT.Add_in_reg[12] ;
  output \GEN_MUX_N_CNT.Add_in_reg[13] ;
  output \GEN_MUX_N_CNT.Add_in_reg[14] ;
  output \GEN_MUX_N_CNT.Add_in_reg[15] ;
  output \GEN_MUX_N_CNT.Add_in_reg[16] ;
  output \GEN_MUX_N_CNT.Add_in_reg[17] ;
  output \GEN_MUX_N_CNT.Add_in_reg[18] ;
  output \GEN_MUX_N_CNT.Add_in_reg[19] ;
  output \GEN_MUX_N_CNT.Add_in_reg[20] ;
  output \GEN_MUX_N_CNT.Add_in_reg[21] ;
  output \GEN_MUX_N_CNT.Add_in_reg[22] ;
  output \GEN_MUX_N_CNT.Add_in_reg[23] ;
  output \GEN_MUX_N_CNT.Add_in_reg[24] ;
  output \GEN_MUX_N_CNT.Add_in_reg[25] ;
  output \GEN_MUX_N_CNT.Add_in_reg[26] ;
  output \GEN_MUX_N_CNT.Add_in_reg[27] ;
  output \GEN_MUX_N_CNT.Add_in_reg[28] ;
  output \GEN_MUX_N_CNT.Add_in_reg[29] ;
  output \GEN_MUX_N_CNT.Add_in_reg[30] ;
  output \GEN_MUX_N_CNT.Add_in_reg[31] ;
  output [4:0]Q;
  output [0:0]E;
  output [4:0]\rptr_reg[5]_0 ;
  output [30:0]D;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  output [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  input [0:0]SR;
  input core_aclk;
  input FSWI_Empty;
  input Metrics_Cnt_En_Int;
  input Last_fifo_Wr_en;
  input FSWI_Rd_Vld_reg;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  input FBC_Rd_Vld_reg_rep__2;
  input [30:0]\dout_reg[31]_0 ;
  input \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  input \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  input FBC_Rd_Vld_reg_rep__1;
  input \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  input \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  input \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  input FBC_Rd_Vld_reg_rep__0;
  input \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  input \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  input \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ;
  input [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[29] ;
  input Wr_cnt_ld;
  input [0:0]Last_Write_d1_reg;

  wire [30:0]D;
  wire [0:0]E;
  wire FBC_Rd_Vld_reg_rep__0;
  wire FBC_Rd_Vld_reg_rep__1;
  wire FBC_Rd_Vld_reg_rep__2;
  wire FSWI1_Empty;
  wire [31:0]FSWI1_Rd_Data;
  wire FSWI_Empty;
  wire FSWI_Rd_Vld_reg;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ;
  wire \GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ;
  wire \GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ;
  wire \GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ;
  wire \GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ;
  wire \GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ;
  wire \GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ;
  wire \GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ;
  wire \GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ;
  wire \GEN_MUX_N_CNT.Add_in_reg[10] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[11] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[12] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[13] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[14] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[15] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[16] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[17] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[18] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[19] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[1] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[20] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[21] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[22] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[23] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[24] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[25] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[26] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[27] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[28] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[29] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[2] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[30] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[31] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[3] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[4] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[5] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[6] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[7] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[8] ;
  wire \GEN_MUX_N_CNT.Add_in_reg[9] ;
  wire \GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 ;
  wire [30:0]\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 ;
  wire [0:0]Last_Write_d1_reg;
  wire Last_fifo_Wr_en;
  wire Metrics_Cnt_En_Int;
  wire [4:0]Q;
  wire [0:0]SR;
  wire [31:0]\Slv_Wr_Idle_Fifo_Wr_data_reg[29] ;
  wire Wr_cnt_ld;
  wire core_aclk;
  wire [30:0]\dout_reg[31]_0 ;
  wire empty_i_1__7_n_0;
  wire empty_i_2__2_n_0;
  wire empty_i_3__2_n_0;
  wire p_0_in;
  wire [5:0]p_0_in__10;
  wire \rptr[0]_i_1__3_n_0 ;
  wire \rptr[1]_i_1__3_n_0 ;
  wire \rptr[2]_i_1__3_n_0 ;
  wire \rptr[3]_i_1__3_n_0 ;
  wire \rptr[4]_i_1__3_n_0 ;
  wire \rptr[5]_i_1__3_n_0 ;
  wire [4:0]\rptr_reg[5]_0 ;
  wire \wptr_reg_n_0_[5] ;

  LUT2 #(
    .INIT(4'h1)) 
    FSWI_Rd_Vld_i_1
       (.I0(FSWI1_Empty),
        .I1(FSWI_Empty),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[0]_i_6__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[0]),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[10]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[10] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[11]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[11] ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[12]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[12] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[13]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[14]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[14] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[15]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[16]_i_9 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[16] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[17]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[17] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[18]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[18] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[19]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[1]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[20]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[20] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[21]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[21] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[22]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[22] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[23]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[23] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[24]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[25]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[25] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[26]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[26] ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[27]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[27] ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[28]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[28] ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[29]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[29] ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[2]_i_10 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[30]_i_5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[30] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[31]_i_10__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[3]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[4]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[5]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[6]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[7]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[8]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_MUX_N_CNT.Add_in[9]_i_7 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .O(\GEN_MUX_N_CNT.Add_in_reg[9] ));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[10]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[10]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [9]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [9]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[11]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[11]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [10]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [10]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[12]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[12]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [11]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [11]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[13]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[13]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [12]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [12]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[14]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[14]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [13]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [13]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[15]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[15]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [14]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [14]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[16]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[16]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [15]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [15]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[17]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[17]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [16]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [16]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[18]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[18]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [17]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [17]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[19]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[19]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [18]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [18]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[1]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[1]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [0]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [0]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[20]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[20]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [19]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [19]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[21]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[21]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [20]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [20]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[22]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[22]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [21]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [21]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[23]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[23]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [22]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [22]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[24]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[24]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [23]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [23]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[25]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[25]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [24]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [24]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[26]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[26]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [25]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [25]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[27]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[27]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [26]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [26]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[28]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[28]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [27]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [27]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[29]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[29]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [28]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [28]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[2]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[2]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [1]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [1]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[30]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[30]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [29]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [29]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[31]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[31]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [30]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [30]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[3]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[3]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [2]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [2]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[4]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[4]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [3]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[5]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[5]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [4]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [4]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[6]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[6]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [5]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [5]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[7]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[7]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [6]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [6]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[8]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[8]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [7]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [7]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_7.Metric_Sel_7_CDC_reg[3]_0 ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__0 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_2.Metric_Sel_2_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31] [8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__1 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__2),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_3.Metric_Sel_3_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_0 [8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__2 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_4.Metric_Sel_4_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_1 [8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__3 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__1),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_5.Metric_Sel_5_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_2 [8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__4 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_6.Metric_Sel_6_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_3 [8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__5 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_1.Metric_Sel_1_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_4 [8]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    \GEN_MUX_N_CNT.incrementer_input_reg_val[9]_i_1__6 
       (.I0(FSWI_Rd_Vld_reg),
        .I1(FSWI1_Rd_Data[9]),
        .I2(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3] ),
        .I3(FBC_Rd_Vld_reg_rep__0),
        .I4(\dout_reg[31]_0 [8]),
        .I5(\GEN_METRIC_0.Metric_Sel_0_CDC_reg[3]_0 ),
        .O(\GEN_MUX_N_CNT.incrementer_input_reg_val_reg[31]_5 [8]));
  FDRE \dout_reg[0] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [0]),
        .Q(FSWI1_Rd_Data[0]),
        .R(1'b0));
  FDRE \dout_reg[10] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [10]),
        .Q(FSWI1_Rd_Data[10]),
        .R(1'b0));
  FDRE \dout_reg[11] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [11]),
        .Q(FSWI1_Rd_Data[11]),
        .R(1'b0));
  FDRE \dout_reg[12] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [12]),
        .Q(FSWI1_Rd_Data[12]),
        .R(1'b0));
  FDRE \dout_reg[13] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [13]),
        .Q(FSWI1_Rd_Data[13]),
        .R(1'b0));
  FDRE \dout_reg[14] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [14]),
        .Q(FSWI1_Rd_Data[14]),
        .R(1'b0));
  FDRE \dout_reg[15] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [15]),
        .Q(FSWI1_Rd_Data[15]),
        .R(1'b0));
  FDRE \dout_reg[16] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [16]),
        .Q(FSWI1_Rd_Data[16]),
        .R(1'b0));
  FDRE \dout_reg[17] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [17]),
        .Q(FSWI1_Rd_Data[17]),
        .R(1'b0));
  FDRE \dout_reg[18] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [18]),
        .Q(FSWI1_Rd_Data[18]),
        .R(1'b0));
  FDRE \dout_reg[19] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [19]),
        .Q(FSWI1_Rd_Data[19]),
        .R(1'b0));
  FDRE \dout_reg[1] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [1]),
        .Q(FSWI1_Rd_Data[1]),
        .R(1'b0));
  FDRE \dout_reg[20] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [20]),
        .Q(FSWI1_Rd_Data[20]),
        .R(1'b0));
  FDRE \dout_reg[21] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [21]),
        .Q(FSWI1_Rd_Data[21]),
        .R(1'b0));
  FDRE \dout_reg[22] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [22]),
        .Q(FSWI1_Rd_Data[22]),
        .R(1'b0));
  FDRE \dout_reg[23] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [23]),
        .Q(FSWI1_Rd_Data[23]),
        .R(1'b0));
  FDRE \dout_reg[24] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [24]),
        .Q(FSWI1_Rd_Data[24]),
        .R(1'b0));
  FDRE \dout_reg[25] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [25]),
        .Q(FSWI1_Rd_Data[25]),
        .R(1'b0));
  FDRE \dout_reg[26] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [26]),
        .Q(FSWI1_Rd_Data[26]),
        .R(1'b0));
  FDRE \dout_reg[27] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [27]),
        .Q(FSWI1_Rd_Data[27]),
        .R(1'b0));
  FDRE \dout_reg[28] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [28]),
        .Q(FSWI1_Rd_Data[28]),
        .R(1'b0));
  FDRE \dout_reg[29] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [29]),
        .Q(FSWI1_Rd_Data[29]),
        .R(1'b0));
  FDRE \dout_reg[2] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [2]),
        .Q(FSWI1_Rd_Data[2]),
        .R(1'b0));
  FDRE \dout_reg[30] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [30]),
        .Q(FSWI1_Rd_Data[30]),
        .R(1'b0));
  FDRE \dout_reg[31] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [31]),
        .Q(FSWI1_Rd_Data[31]),
        .R(1'b0));
  FDRE \dout_reg[3] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [3]),
        .Q(FSWI1_Rd_Data[3]),
        .R(1'b0));
  FDRE \dout_reg[4] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [4]),
        .Q(FSWI1_Rd_Data[4]),
        .R(1'b0));
  FDRE \dout_reg[5] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [5]),
        .Q(FSWI1_Rd_Data[5]),
        .R(1'b0));
  FDRE \dout_reg[6] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [6]),
        .Q(FSWI1_Rd_Data[6]),
        .R(1'b0));
  FDRE \dout_reg[7] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [7]),
        .Q(FSWI1_Rd_Data[7]),
        .R(1'b0));
  FDRE \dout_reg[8] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [8]),
        .Q(FSWI1_Rd_Data[8]),
        .R(1'b0));
  FDRE \dout_reg[9] 
       (.C(core_aclk),
        .CE(1'b1),
        .D(\Slv_Wr_Idle_Fifo_Wr_data_reg[29] [9]),
        .Q(FSWI1_Rd_Data[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF08FF08FF08)) 
    empty_i_1__7
       (.I0(empty_i_2__2_n_0),
        .I1(empty_i_3__2_n_0),
        .I2(FSWI_Empty),
        .I3(FSWI1_Empty),
        .I4(Metrics_Cnt_En_Int),
        .I5(Last_fifo_Wr_en),
        .O(empty_i_1__7_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    empty_i_2__2
       (.I0(Q[3]),
        .I1(\rptr[3]_i_1__3_n_0 ),
        .I2(\rptr[5]_i_1__3_n_0 ),
        .I3(\wptr_reg_n_0_[5] ),
        .I4(\rptr[4]_i_1__3_n_0 ),
        .I5(Q[4]),
        .O(empty_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h0480012010084002)) 
    empty_i_3__2
       (.I0(Q[0]),
        .I1(\rptr_reg[5]_0 [2]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [0]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(empty_i_3__2_n_0));
  FDSE empty_reg
       (.C(core_aclk),
        .CE(1'b1),
        .D(empty_i_1__7_n_0),
        .Q(FSWI1_Empty),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \rptr[0]_i_1__3 
       (.I0(\rptr_reg[5]_0 [0]),
        .O(\rptr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \rptr[1]_i_1__3 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .O(\rptr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \rptr[2]_i_1__3 
       (.I0(\rptr_reg[5]_0 [0]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [2]),
        .O(\rptr[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \rptr[3]_i_1__3 
       (.I0(\rptr_reg[5]_0 [1]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [2]),
        .I3(\rptr_reg[5]_0 [3]),
        .O(\rptr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \rptr[4]_i_1__3 
       (.I0(\rptr_reg[5]_0 [2]),
        .I1(\rptr_reg[5]_0 [0]),
        .I2(\rptr_reg[5]_0 [1]),
        .I3(\rptr_reg[5]_0 [3]),
        .I4(\rptr_reg[5]_0 [4]),
        .O(\rptr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \rptr[5]_i_1__3 
       (.I0(\rptr_reg[5]_0 [3]),
        .I1(\rptr_reg[5]_0 [1]),
        .I2(\rptr_reg[5]_0 [0]),
        .I3(\rptr_reg[5]_0 [2]),
        .I4(\rptr_reg[5]_0 [4]),
        .I5(p_0_in),
        .O(\rptr[5]_i_1__3_n_0 ));
  FDRE \rptr_reg[0] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[0]_i_1__3_n_0 ),
        .Q(\rptr_reg[5]_0 [0]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[1] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[1]_i_1__3_n_0 ),
        .Q(\rptr_reg[5]_0 [1]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[2] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[2]_i_1__3_n_0 ),
        .Q(\rptr_reg[5]_0 [2]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[3] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[3]_i_1__3_n_0 ),
        .Q(\rptr_reg[5]_0 [3]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[4] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[4]_i_1__3_n_0 ),
        .Q(\rptr_reg[5]_0 [4]),
        .R(Wr_cnt_ld));
  FDRE \rptr_reg[5] 
       (.C(core_aclk),
        .CE(E),
        .D(\rptr[5]_i_1__3_n_0 ),
        .Q(p_0_in),
        .R(Wr_cnt_ld));
  LUT1 #(
    .INIT(2'h1)) 
    \wptr[0]_i_1__8 
       (.I0(Q[0]),
        .O(p_0_in__10[0]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \wptr[1]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(p_0_in__10[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \wptr[2]_i_1__8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(p_0_in__10[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \wptr[3]_i_1__8 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(p_0_in__10[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \wptr[4]_i_1__8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(p_0_in__10[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \wptr[5]_i_1__7 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(\wptr_reg_n_0_[5] ),
        .O(p_0_in__10[5]));
  FDRE \wptr_reg[0] 
       (.C(core_aclk),
        .CE(Last_Write_d1_reg),
        .D(p_0_in__10[0]),
        .Q(Q[0]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[1] 
       (.C(core_aclk),
        .CE(Last_Write_d1_reg),
        .D(p_0_in__10[1]),
        .Q(Q[1]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[2] 
       (.C(core_aclk),
        .CE(Last_Write_d1_reg),
        .D(p_0_in__10[2]),
        .Q(Q[2]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[3] 
       (.C(core_aclk),
        .CE(Last_Write_d1_reg),
        .D(p_0_in__10[3]),
        .Q(Q[3]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[4] 
       (.C(core_aclk),
        .CE(Last_Write_d1_reg),
        .D(p_0_in__10[4]),
        .Q(Q[4]),
        .R(Wr_cnt_ld));
  FDRE \wptr_reg[5] 
       (.C(core_aclk),
        .CE(Last_Write_d1_reg),
        .D(p_0_in__10[5]),
        .Q(\wptr_reg_n_0_[5] ),
        .R(Wr_cnt_ld));
endmodule

(* COUNTER_LOAD_VALUE = "0" *) (* C_AXI4LITE_CORE_CLK_ASYNC = "0" *) (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
(* C_ENABLE_ADVANCED = "1" *) (* C_ENABLE_EVENT_COUNT = "1" *) (* C_ENABLE_EVENT_LOG = "0" *) 
(* C_ENABLE_PROFILE = "0" *) (* C_ENABLE_TRACE = "0" *) (* C_EN_ALL_TRACE = "1" *) 
(* C_EN_AXI_DEBUG = "0" *) (* C_EN_EXT_EVENTS_FLAG = "0" *) (* C_EN_FIRST_READ_FLAG = "1" *) 
(* C_EN_FIRST_WRITE_FLAG = "1" *) (* C_EN_LAST_READ_FLAG = "1" *) (* C_EN_LAST_WRITE_FLAG = "1" *) 
(* C_EN_RD_ADD_FLAG = "1" *) (* C_EN_RESPONSE_FLAG = "1" *) (* C_EN_SW_REG_WR_FLAG = "0" *) 
(* C_EN_TRIGGER = "0" *) (* C_EN_WR_ADD_FLAG = "1" *) (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT1_FIFO_ENABLE = "1" *) (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT4_FIFO_ENABLE = "1" *) (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
(* C_EXT_EVENT7_FIFO_ENABLE = "1" *) (* C_FAMILY = "zynquplus" *) (* C_FIFO_AXIS_DEPTH = "32" *) 
(* C_FIFO_AXIS_SYNC = "0" *) (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
(* C_GLOBAL_COUNT_WIDTH = "32" *) (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) (* C_INSTANCE = "design_1_axi_perf_mon_0_0" *) 
(* C_LITE_ADDRESS_WIDTH = "16" *) (* C_LOG_DATA_OFFLD = "0" *) (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
(* C_METRIC_COUNT_SCALE = "8" *) (* C_METRIC_COUNT_WIDTH = "32" *) (* C_NUM_MONITOR_SLOTS = "1" *) 
(* C_NUM_OF_COUNTERS = "8" *) (* C_REG_ALL_MONITOR_SIGNALS = "0" *) (* C_SHOW_AXIS_TDEST = "0" *) 
(* C_SHOW_AXIS_TID = "0" *) (* C_SHOW_AXIS_TUSER = "0" *) (* C_SHOW_AXI_IDS = "0" *) 
(* C_SHOW_AXI_LEN = "0" *) (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_0_AXIS_TID_WIDTH = "1" *) (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_0_AXI_ADDR_WIDTH = "40" *) 
(* C_SLOT_0_AXI_AWLEN = "7" *) (* C_SLOT_0_AXI_DATA_WIDTH = "64" *) (* C_SLOT_0_AXI_ID_WIDTH = "16" *) 
(* C_SLOT_0_AXI_LOCK = "0" *) (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_0_FIFO_ENABLE = "0" *) 
(* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_1_AXI_ADDR_WIDTH = "40" *) (* C_SLOT_1_AXI_AWLEN = "7" *) 
(* C_SLOT_1_AXI_DATA_WIDTH = "128" *) (* C_SLOT_1_AXI_ID_WIDTH = "16" *) (* C_SLOT_1_AXI_LOCK = "0" *) 
(* C_SLOT_1_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_1_FIFO_ENABLE = "0" *) (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_2_AXI_AWLEN = "7" *) (* C_SLOT_2_AXI_DATA_WIDTH = "32" *) 
(* C_SLOT_2_AXI_ID_WIDTH = "1" *) (* C_SLOT_2_AXI_LOCK = "0" *) (* C_SLOT_2_AXI_PROTOCOL = "AXI4" *) 
(* C_SLOT_2_FIFO_ENABLE = "1" *) (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_3_AXIS_TID_WIDTH = "1" *) (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_3_AXI_AWLEN = "7" *) (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_3_AXI_LOCK = "0" *) (* C_SLOT_3_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_3_FIFO_ENABLE = "1" *) 
(* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_4_AXI_AWLEN = "7" *) 
(* C_SLOT_4_AXI_DATA_WIDTH = "32" *) (* C_SLOT_4_AXI_ID_WIDTH = "1" *) (* C_SLOT_4_AXI_LOCK = "0" *) 
(* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_4_FIFO_ENABLE = "1" *) (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
(* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
(* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_5_AXI_AWLEN = "7" *) (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
(* C_SLOT_5_AXI_ID_WIDTH = "1" *) (* C_SLOT_5_AXI_LOCK = "0" *) (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
(* C_SLOT_5_FIFO_ENABLE = "1" *) (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
(* C_SLOT_6_AXIS_TID_WIDTH = "1" *) (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
(* C_SLOT_6_AXI_AWLEN = "7" *) (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
(* C_SLOT_6_AXI_LOCK = "0" *) (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_6_FIFO_ENABLE = "1" *) 
(* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
(* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) (* C_SLOT_7_AXI_AWLEN = "7" *) 
(* C_SLOT_7_AXI_DATA_WIDTH = "32" *) (* C_SLOT_7_AXI_ID_WIDTH = "1" *) (* C_SLOT_7_AXI_LOCK = "0" *) 
(* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) (* C_SLOT_7_FIFO_ENABLE = "1" *) (* C_SUPPORT_ID_REFLECTION = "0" *) 
(* C_S_AXI4_BASEADDR = "-1" *) (* C_S_AXI4_HIGHADDR = "0" *) (* C_S_AXI_ADDR_WIDTH = "16" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_ID_WIDTH = "1" *) (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ENABLE_EXT_EVENTS = "0" *) (* SLOT_0_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_1_AXI_PROTOCOL = "AXI4" *) (* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_2_AXI_PROTOCOL = "AXI4" *) (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_3_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_4_AXI_PROTOCOL = "AXI4" *) (* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) 
(* SLOT_5_AXI_PROTOCOL = "AXI4" *) (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_6_AXI_PROTOCOL = "AXI4" *) 
(* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) (* SLOT_7_AXI_PROTOCOL = "AXI4" *) (* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) 
(* S_AXI_OFFLD_ID_WIDTH = "1" *) 
module design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_top
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awid,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bid,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_arid,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rid,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    slot_0_axis_aclk,
    slot_0_axis_aresetn,
    slot_0_axis_tvalid,
    slot_0_axis_tready,
    slot_0_axis_tdata,
    slot_0_axis_tstrb,
    slot_0_axis_tkeep,
    slot_0_axis_tlast,
    slot_0_axis_tid,
    slot_0_axis_tdest,
    slot_0_axis_tuser,
    slot_0_ext_trig,
    slot_0_ext_trig_stop,
    slot_1_axi_aclk,
    slot_1_axi_aresetn,
    slot_1_axi_awid,
    slot_1_axi_awaddr,
    slot_1_axi_awprot,
    slot_1_axi_awlen,
    slot_1_axi_awsize,
    slot_1_axi_awburst,
    slot_1_axi_awcache,
    slot_1_axi_awlock,
    slot_1_axi_awvalid,
    slot_1_axi_awready,
    slot_1_axi_wdata,
    slot_1_axi_wstrb,
    slot_1_axi_wlast,
    slot_1_axi_wvalid,
    slot_1_axi_wready,
    slot_1_axi_bid,
    slot_1_axi_bresp,
    slot_1_axi_bvalid,
    slot_1_axi_bready,
    slot_1_axi_arid,
    slot_1_axi_araddr,
    slot_1_axi_arlen,
    slot_1_axi_arsize,
    slot_1_axi_arburst,
    slot_1_axi_arcache,
    slot_1_axi_arprot,
    slot_1_axi_arlock,
    slot_1_axi_arvalid,
    slot_1_axi_arready,
    slot_1_axi_rid,
    slot_1_axi_rdata,
    slot_1_axi_rresp,
    slot_1_axi_rlast,
    slot_1_axi_rvalid,
    slot_1_axi_rready,
    slot_1_axis_aclk,
    slot_1_axis_aresetn,
    slot_1_axis_tvalid,
    slot_1_axis_tready,
    slot_1_axis_tdata,
    slot_1_axis_tstrb,
    slot_1_axis_tkeep,
    slot_1_axis_tlast,
    slot_1_axis_tid,
    slot_1_axis_tdest,
    slot_1_axis_tuser,
    slot_1_ext_trig,
    slot_1_ext_trig_stop,
    slot_2_axi_aclk,
    slot_2_axi_aresetn,
    slot_2_axi_awid,
    slot_2_axi_awaddr,
    slot_2_axi_awprot,
    slot_2_axi_awlen,
    slot_2_axi_awsize,
    slot_2_axi_awburst,
    slot_2_axi_awcache,
    slot_2_axi_awlock,
    slot_2_axi_awvalid,
    slot_2_axi_awready,
    slot_2_axi_wdata,
    slot_2_axi_wstrb,
    slot_2_axi_wlast,
    slot_2_axi_wvalid,
    slot_2_axi_wready,
    slot_2_axi_bid,
    slot_2_axi_bresp,
    slot_2_axi_bvalid,
    slot_2_axi_bready,
    slot_2_axi_arid,
    slot_2_axi_araddr,
    slot_2_axi_arlen,
    slot_2_axi_arsize,
    slot_2_axi_arburst,
    slot_2_axi_arcache,
    slot_2_axi_arprot,
    slot_2_axi_arlock,
    slot_2_axi_arvalid,
    slot_2_axi_arready,
    slot_2_axi_rid,
    slot_2_axi_rdata,
    slot_2_axi_rresp,
    slot_2_axi_rlast,
    slot_2_axi_rvalid,
    slot_2_axi_rready,
    slot_2_axis_aclk,
    slot_2_axis_aresetn,
    slot_2_axis_tvalid,
    slot_2_axis_tready,
    slot_2_axis_tdata,
    slot_2_axis_tstrb,
    slot_2_axis_tkeep,
    slot_2_axis_tlast,
    slot_2_axis_tid,
    slot_2_axis_tdest,
    slot_2_axis_tuser,
    slot_2_ext_trig,
    slot_2_ext_trig_stop,
    slot_3_axi_aclk,
    slot_3_axi_aresetn,
    slot_3_axi_awid,
    slot_3_axi_awaddr,
    slot_3_axi_awprot,
    slot_3_axi_awlen,
    slot_3_axi_awsize,
    slot_3_axi_awburst,
    slot_3_axi_awcache,
    slot_3_axi_awlock,
    slot_3_axi_awvalid,
    slot_3_axi_awready,
    slot_3_axi_wdata,
    slot_3_axi_wstrb,
    slot_3_axi_wlast,
    slot_3_axi_wvalid,
    slot_3_axi_wready,
    slot_3_axi_bid,
    slot_3_axi_bresp,
    slot_3_axi_bvalid,
    slot_3_axi_bready,
    slot_3_axi_arid,
    slot_3_axi_araddr,
    slot_3_axi_arlen,
    slot_3_axi_arsize,
    slot_3_axi_arburst,
    slot_3_axi_arcache,
    slot_3_axi_arprot,
    slot_3_axi_arlock,
    slot_3_axi_arvalid,
    slot_3_axi_arready,
    slot_3_axi_rid,
    slot_3_axi_rdata,
    slot_3_axi_rresp,
    slot_3_axi_rlast,
    slot_3_axi_rvalid,
    slot_3_axi_rready,
    slot_3_axis_aclk,
    slot_3_axis_aresetn,
    slot_3_axis_tvalid,
    slot_3_axis_tready,
    slot_3_axis_tdata,
    slot_3_axis_tstrb,
    slot_3_axis_tkeep,
    slot_3_axis_tlast,
    slot_3_axis_tid,
    slot_3_axis_tdest,
    slot_3_axis_tuser,
    slot_3_ext_trig,
    slot_3_ext_trig_stop,
    slot_4_axi_aclk,
    slot_4_axi_aresetn,
    slot_4_axi_awid,
    slot_4_axi_awaddr,
    slot_4_axi_awprot,
    slot_4_axi_awlen,
    slot_4_axi_awsize,
    slot_4_axi_awburst,
    slot_4_axi_awcache,
    slot_4_axi_awlock,
    slot_4_axi_awvalid,
    slot_4_axi_awready,
    slot_4_axi_wdata,
    slot_4_axi_wstrb,
    slot_4_axi_wlast,
    slot_4_axi_wvalid,
    slot_4_axi_wready,
    slot_4_axi_bid,
    slot_4_axi_bresp,
    slot_4_axi_bvalid,
    slot_4_axi_bready,
    slot_4_axi_arid,
    slot_4_axi_araddr,
    slot_4_axi_arlen,
    slot_4_axi_arsize,
    slot_4_axi_arburst,
    slot_4_axi_arcache,
    slot_4_axi_arprot,
    slot_4_axi_arlock,
    slot_4_axi_arvalid,
    slot_4_axi_arready,
    slot_4_axi_rid,
    slot_4_axi_rdata,
    slot_4_axi_rresp,
    slot_4_axi_rlast,
    slot_4_axi_rvalid,
    slot_4_axi_rready,
    slot_4_axis_aclk,
    slot_4_axis_aresetn,
    slot_4_axis_tvalid,
    slot_4_axis_tready,
    slot_4_axis_tdata,
    slot_4_axis_tstrb,
    slot_4_axis_tkeep,
    slot_4_axis_tlast,
    slot_4_axis_tid,
    slot_4_axis_tdest,
    slot_4_axis_tuser,
    slot_4_ext_trig,
    slot_4_ext_trig_stop,
    slot_5_axi_aclk,
    slot_5_axi_aresetn,
    slot_5_axi_awid,
    slot_5_axi_awaddr,
    slot_5_axi_awprot,
    slot_5_axi_awlen,
    slot_5_axi_awsize,
    slot_5_axi_awburst,
    slot_5_axi_awcache,
    slot_5_axi_awlock,
    slot_5_axi_awvalid,
    slot_5_axi_awready,
    slot_5_axi_wdata,
    slot_5_axi_wstrb,
    slot_5_axi_wlast,
    slot_5_axi_wvalid,
    slot_5_axi_wready,
    slot_5_axi_bid,
    slot_5_axi_bresp,
    slot_5_axi_bvalid,
    slot_5_axi_bready,
    slot_5_axi_arid,
    slot_5_axi_araddr,
    slot_5_axi_arlen,
    slot_5_axi_arsize,
    slot_5_axi_arburst,
    slot_5_axi_arcache,
    slot_5_axi_arprot,
    slot_5_axi_arlock,
    slot_5_axi_arvalid,
    slot_5_axi_arready,
    slot_5_axi_rid,
    slot_5_axi_rdata,
    slot_5_axi_rresp,
    slot_5_axi_rlast,
    slot_5_axi_rvalid,
    slot_5_axi_rready,
    slot_5_axis_aclk,
    slot_5_axis_aresetn,
    slot_5_axis_tvalid,
    slot_5_axis_tready,
    slot_5_axis_tdata,
    slot_5_axis_tstrb,
    slot_5_axis_tkeep,
    slot_5_axis_tlast,
    slot_5_axis_tid,
    slot_5_axis_tdest,
    slot_5_axis_tuser,
    slot_5_ext_trig,
    slot_5_ext_trig_stop,
    slot_6_axi_aclk,
    slot_6_axi_aresetn,
    slot_6_axi_awid,
    slot_6_axi_awaddr,
    slot_6_axi_awprot,
    slot_6_axi_awlen,
    slot_6_axi_awsize,
    slot_6_axi_awburst,
    slot_6_axi_awcache,
    slot_6_axi_awlock,
    slot_6_axi_awvalid,
    slot_6_axi_awready,
    slot_6_axi_wdata,
    slot_6_axi_wstrb,
    slot_6_axi_wlast,
    slot_6_axi_wvalid,
    slot_6_axi_wready,
    slot_6_axi_bid,
    slot_6_axi_bresp,
    slot_6_axi_bvalid,
    slot_6_axi_bready,
    slot_6_axi_arid,
    slot_6_axi_araddr,
    slot_6_axi_arlen,
    slot_6_axi_arsize,
    slot_6_axi_arburst,
    slot_6_axi_arcache,
    slot_6_axi_arprot,
    slot_6_axi_arlock,
    slot_6_axi_arvalid,
    slot_6_axi_arready,
    slot_6_axi_rid,
    slot_6_axi_rdata,
    slot_6_axi_rresp,
    slot_6_axi_rlast,
    slot_6_axi_rvalid,
    slot_6_axi_rready,
    slot_6_axis_aclk,
    slot_6_axis_aresetn,
    slot_6_axis_tvalid,
    slot_6_axis_tready,
    slot_6_axis_tdata,
    slot_6_axis_tstrb,
    slot_6_axis_tkeep,
    slot_6_axis_tlast,
    slot_6_axis_tid,
    slot_6_axis_tdest,
    slot_6_axis_tuser,
    slot_6_ext_trig,
    slot_6_ext_trig_stop,
    slot_7_axi_aclk,
    slot_7_axi_aresetn,
    slot_7_axi_awid,
    slot_7_axi_awaddr,
    slot_7_axi_awprot,
    slot_7_axi_awlen,
    slot_7_axi_awsize,
    slot_7_axi_awburst,
    slot_7_axi_awcache,
    slot_7_axi_awlock,
    slot_7_axi_awvalid,
    slot_7_axi_awready,
    slot_7_axi_wdata,
    slot_7_axi_wstrb,
    slot_7_axi_wlast,
    slot_7_axi_wvalid,
    slot_7_axi_wready,
    slot_7_axi_bid,
    slot_7_axi_bresp,
    slot_7_axi_bvalid,
    slot_7_axi_bready,
    slot_7_axi_arid,
    slot_7_axi_araddr,
    slot_7_axi_arlen,
    slot_7_axi_arsize,
    slot_7_axi_arburst,
    slot_7_axi_arcache,
    slot_7_axi_arprot,
    slot_7_axi_arlock,
    slot_7_axi_arvalid,
    slot_7_axi_arready,
    slot_7_axi_rid,
    slot_7_axi_rdata,
    slot_7_axi_rresp,
    slot_7_axi_rlast,
    slot_7_axi_rvalid,
    slot_7_axi_rready,
    slot_7_axis_aclk,
    slot_7_axis_aresetn,
    slot_7_axis_tvalid,
    slot_7_axis_tready,
    slot_7_axis_tdata,
    slot_7_axis_tstrb,
    slot_7_axis_tkeep,
    slot_7_axis_tlast,
    slot_7_axis_tid,
    slot_7_axis_tdest,
    slot_7_axis_tuser,
    slot_7_ext_trig,
    slot_7_ext_trig_stop,
    ext_clk_0,
    ext_rstn_0,
    ext_event_0_cnt_start,
    ext_event_0_cnt_stop,
    ext_event_0,
    ext_clk_1,
    ext_rstn_1,
    ext_event_1_cnt_start,
    ext_event_1_cnt_stop,
    ext_event_1,
    ext_clk_2,
    ext_rstn_2,
    ext_event_2_cnt_start,
    ext_event_2_cnt_stop,
    ext_event_2,
    ext_clk_3,
    ext_rstn_3,
    ext_event_3_cnt_start,
    ext_event_3_cnt_stop,
    ext_event_3,
    ext_clk_4,
    ext_rstn_4,
    ext_event_4_cnt_start,
    ext_event_4_cnt_stop,
    ext_event_4,
    ext_clk_5,
    ext_rstn_5,
    ext_event_5_cnt_start,
    ext_event_5_cnt_stop,
    ext_event_5,
    ext_clk_6,
    ext_rstn_6,
    ext_event_6_cnt_start,
    ext_event_6_cnt_stop,
    ext_event_6,
    ext_clk_7,
    ext_rstn_7,
    ext_event_7_cnt_start,
    ext_event_7_cnt_stop,
    ext_event_7,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    m_axis_aclk,
    m_axis_aresetn,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tvalid,
    m_axis_tid,
    m_axis_tready,
    s_axi_offld_aclk,
    s_axi_offld_aresetn,
    s_axi_offld_araddr,
    s_axi_offld_arvalid,
    s_axi_offld_arlen,
    s_axi_offld_arid,
    s_axi_offld_arready,
    s_axi_offld_rready,
    s_axi_offld_rdata,
    s_axi_offld_rresp,
    s_axi_offld_rvalid,
    s_axi_offld_rid,
    s_axi_offld_rlast,
    interrupt,
    trigger_in,
    trigger_in_ack);
  input s_axi_aclk;
  input s_axi_aresetn;
  input [15:0]s_axi_awaddr;
  input s_axi_awvalid;
  input [0:0]s_axi_awid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [3:0]s_axi_wstrb;
  input s_axi_wvalid;
  output s_axi_wready;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  output [0:0]s_axi_bid;
  input s_axi_bready;
  input [15:0]s_axi_araddr;
  input s_axi_arvalid;
  input [0:0]s_axi_arid;
  output s_axi_arready;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rvalid;
  output [0:0]s_axi_rid;
  input s_axi_rready;
  input slot_0_axi_aclk;
  input slot_0_axi_aresetn;
  input [15:0]slot_0_axi_awid;
  input [39:0]slot_0_axi_awaddr;
  input [2:0]slot_0_axi_awprot;
  input [7:0]slot_0_axi_awlen;
  input [2:0]slot_0_axi_awsize;
  input [1:0]slot_0_axi_awburst;
  input [3:0]slot_0_axi_awcache;
  input [0:0]slot_0_axi_awlock;
  input slot_0_axi_awvalid;
  input slot_0_axi_awready;
  input [63:0]slot_0_axi_wdata;
  input [7:0]slot_0_axi_wstrb;
  input slot_0_axi_wlast;
  input slot_0_axi_wvalid;
  input slot_0_axi_wready;
  input [15:0]slot_0_axi_bid;
  input [1:0]slot_0_axi_bresp;
  input slot_0_axi_bvalid;
  input slot_0_axi_bready;
  input [15:0]slot_0_axi_arid;
  input [39:0]slot_0_axi_araddr;
  input [7:0]slot_0_axi_arlen;
  input [2:0]slot_0_axi_arsize;
  input [1:0]slot_0_axi_arburst;
  input [3:0]slot_0_axi_arcache;
  input [2:0]slot_0_axi_arprot;
  input [0:0]slot_0_axi_arlock;
  input slot_0_axi_arvalid;
  input slot_0_axi_arready;
  input [15:0]slot_0_axi_rid;
  input [63:0]slot_0_axi_rdata;
  input [1:0]slot_0_axi_rresp;
  input slot_0_axi_rlast;
  input slot_0_axi_rvalid;
  input slot_0_axi_rready;
  input slot_0_axis_aclk;
  input slot_0_axis_aresetn;
  input slot_0_axis_tvalid;
  input slot_0_axis_tready;
  input [31:0]slot_0_axis_tdata;
  input [3:0]slot_0_axis_tstrb;
  input [3:0]slot_0_axis_tkeep;
  input slot_0_axis_tlast;
  input [0:0]slot_0_axis_tid;
  input [0:0]slot_0_axis_tdest;
  input [0:0]slot_0_axis_tuser;
  input slot_0_ext_trig;
  input slot_0_ext_trig_stop;
  input slot_1_axi_aclk;
  input slot_1_axi_aresetn;
  input [15:0]slot_1_axi_awid;
  input [39:0]slot_1_axi_awaddr;
  input [2:0]slot_1_axi_awprot;
  input [7:0]slot_1_axi_awlen;
  input [2:0]slot_1_axi_awsize;
  input [1:0]slot_1_axi_awburst;
  input [3:0]slot_1_axi_awcache;
  input [0:0]slot_1_axi_awlock;
  input slot_1_axi_awvalid;
  input slot_1_axi_awready;
  input [127:0]slot_1_axi_wdata;
  input [15:0]slot_1_axi_wstrb;
  input slot_1_axi_wlast;
  input slot_1_axi_wvalid;
  input slot_1_axi_wready;
  input [15:0]slot_1_axi_bid;
  input [1:0]slot_1_axi_bresp;
  input slot_1_axi_bvalid;
  input slot_1_axi_bready;
  input [15:0]slot_1_axi_arid;
  input [39:0]slot_1_axi_araddr;
  input [7:0]slot_1_axi_arlen;
  input [2:0]slot_1_axi_arsize;
  input [1:0]slot_1_axi_arburst;
  input [3:0]slot_1_axi_arcache;
  input [2:0]slot_1_axi_arprot;
  input [0:0]slot_1_axi_arlock;
  input slot_1_axi_arvalid;
  input slot_1_axi_arready;
  input [15:0]slot_1_axi_rid;
  input [127:0]slot_1_axi_rdata;
  input [1:0]slot_1_axi_rresp;
  input slot_1_axi_rlast;
  input slot_1_axi_rvalid;
  input slot_1_axi_rready;
  input slot_1_axis_aclk;
  input slot_1_axis_aresetn;
  input slot_1_axis_tvalid;
  input slot_1_axis_tready;
  input [31:0]slot_1_axis_tdata;
  input [3:0]slot_1_axis_tstrb;
  input [3:0]slot_1_axis_tkeep;
  input slot_1_axis_tlast;
  input [0:0]slot_1_axis_tid;
  input [0:0]slot_1_axis_tdest;
  input [0:0]slot_1_axis_tuser;
  input slot_1_ext_trig;
  input slot_1_ext_trig_stop;
  input slot_2_axi_aclk;
  input slot_2_axi_aresetn;
  input [0:0]slot_2_axi_awid;
  input [31:0]slot_2_axi_awaddr;
  input [2:0]slot_2_axi_awprot;
  input [7:0]slot_2_axi_awlen;
  input [2:0]slot_2_axi_awsize;
  input [1:0]slot_2_axi_awburst;
  input [3:0]slot_2_axi_awcache;
  input [0:0]slot_2_axi_awlock;
  input slot_2_axi_awvalid;
  input slot_2_axi_awready;
  input [31:0]slot_2_axi_wdata;
  input [3:0]slot_2_axi_wstrb;
  input slot_2_axi_wlast;
  input slot_2_axi_wvalid;
  input slot_2_axi_wready;
  input [0:0]slot_2_axi_bid;
  input [1:0]slot_2_axi_bresp;
  input slot_2_axi_bvalid;
  input slot_2_axi_bready;
  input [0:0]slot_2_axi_arid;
  input [31:0]slot_2_axi_araddr;
  input [7:0]slot_2_axi_arlen;
  input [2:0]slot_2_axi_arsize;
  input [1:0]slot_2_axi_arburst;
  input [3:0]slot_2_axi_arcache;
  input [2:0]slot_2_axi_arprot;
  input [0:0]slot_2_axi_arlock;
  input slot_2_axi_arvalid;
  input slot_2_axi_arready;
  input [0:0]slot_2_axi_rid;
  input [31:0]slot_2_axi_rdata;
  input [1:0]slot_2_axi_rresp;
  input slot_2_axi_rlast;
  input slot_2_axi_rvalid;
  input slot_2_axi_rready;
  input slot_2_axis_aclk;
  input slot_2_axis_aresetn;
  input slot_2_axis_tvalid;
  input slot_2_axis_tready;
  input [31:0]slot_2_axis_tdata;
  input [3:0]slot_2_axis_tstrb;
  input [3:0]slot_2_axis_tkeep;
  input slot_2_axis_tlast;
  input [0:0]slot_2_axis_tid;
  input [0:0]slot_2_axis_tdest;
  input [0:0]slot_2_axis_tuser;
  input slot_2_ext_trig;
  input slot_2_ext_trig_stop;
  input slot_3_axi_aclk;
  input slot_3_axi_aresetn;
  input [0:0]slot_3_axi_awid;
  input [31:0]slot_3_axi_awaddr;
  input [2:0]slot_3_axi_awprot;
  input [7:0]slot_3_axi_awlen;
  input [2:0]slot_3_axi_awsize;
  input [1:0]slot_3_axi_awburst;
  input [3:0]slot_3_axi_awcache;
  input [0:0]slot_3_axi_awlock;
  input slot_3_axi_awvalid;
  input slot_3_axi_awready;
  input [31:0]slot_3_axi_wdata;
  input [3:0]slot_3_axi_wstrb;
  input slot_3_axi_wlast;
  input slot_3_axi_wvalid;
  input slot_3_axi_wready;
  input [0:0]slot_3_axi_bid;
  input [1:0]slot_3_axi_bresp;
  input slot_3_axi_bvalid;
  input slot_3_axi_bready;
  input [0:0]slot_3_axi_arid;
  input [31:0]slot_3_axi_araddr;
  input [7:0]slot_3_axi_arlen;
  input [2:0]slot_3_axi_arsize;
  input [1:0]slot_3_axi_arburst;
  input [3:0]slot_3_axi_arcache;
  input [2:0]slot_3_axi_arprot;
  input [0:0]slot_3_axi_arlock;
  input slot_3_axi_arvalid;
  input slot_3_axi_arready;
  input [0:0]slot_3_axi_rid;
  input [31:0]slot_3_axi_rdata;
  input [1:0]slot_3_axi_rresp;
  input slot_3_axi_rlast;
  input slot_3_axi_rvalid;
  input slot_3_axi_rready;
  input slot_3_axis_aclk;
  input slot_3_axis_aresetn;
  input slot_3_axis_tvalid;
  input slot_3_axis_tready;
  input [31:0]slot_3_axis_tdata;
  input [3:0]slot_3_axis_tstrb;
  input [3:0]slot_3_axis_tkeep;
  input slot_3_axis_tlast;
  input [0:0]slot_3_axis_tid;
  input [0:0]slot_3_axis_tdest;
  input [0:0]slot_3_axis_tuser;
  input slot_3_ext_trig;
  input slot_3_ext_trig_stop;
  input slot_4_axi_aclk;
  input slot_4_axi_aresetn;
  input [0:0]slot_4_axi_awid;
  input [31:0]slot_4_axi_awaddr;
  input [2:0]slot_4_axi_awprot;
  input [7:0]slot_4_axi_awlen;
  input [2:0]slot_4_axi_awsize;
  input [1:0]slot_4_axi_awburst;
  input [3:0]slot_4_axi_awcache;
  input [0:0]slot_4_axi_awlock;
  input slot_4_axi_awvalid;
  input slot_4_axi_awready;
  input [31:0]slot_4_axi_wdata;
  input [3:0]slot_4_axi_wstrb;
  input slot_4_axi_wlast;
  input slot_4_axi_wvalid;
  input slot_4_axi_wready;
  input [0:0]slot_4_axi_bid;
  input [1:0]slot_4_axi_bresp;
  input slot_4_axi_bvalid;
  input slot_4_axi_bready;
  input [0:0]slot_4_axi_arid;
  input [31:0]slot_4_axi_araddr;
  input [7:0]slot_4_axi_arlen;
  input [2:0]slot_4_axi_arsize;
  input [1:0]slot_4_axi_arburst;
  input [3:0]slot_4_axi_arcache;
  input [2:0]slot_4_axi_arprot;
  input [0:0]slot_4_axi_arlock;
  input slot_4_axi_arvalid;
  input slot_4_axi_arready;
  input [0:0]slot_4_axi_rid;
  input [31:0]slot_4_axi_rdata;
  input [1:0]slot_4_axi_rresp;
  input slot_4_axi_rlast;
  input slot_4_axi_rvalid;
  input slot_4_axi_rready;
  input slot_4_axis_aclk;
  input slot_4_axis_aresetn;
  input slot_4_axis_tvalid;
  input slot_4_axis_tready;
  input [31:0]slot_4_axis_tdata;
  input [3:0]slot_4_axis_tstrb;
  input [3:0]slot_4_axis_tkeep;
  input slot_4_axis_tlast;
  input [0:0]slot_4_axis_tid;
  input [0:0]slot_4_axis_tdest;
  input [0:0]slot_4_axis_tuser;
  input slot_4_ext_trig;
  input slot_4_ext_trig_stop;
  input slot_5_axi_aclk;
  input slot_5_axi_aresetn;
  input [0:0]slot_5_axi_awid;
  input [31:0]slot_5_axi_awaddr;
  input [2:0]slot_5_axi_awprot;
  input [7:0]slot_5_axi_awlen;
  input [2:0]slot_5_axi_awsize;
  input [1:0]slot_5_axi_awburst;
  input [3:0]slot_5_axi_awcache;
  input [0:0]slot_5_axi_awlock;
  input slot_5_axi_awvalid;
  input slot_5_axi_awready;
  input [31:0]slot_5_axi_wdata;
  input [3:0]slot_5_axi_wstrb;
  input slot_5_axi_wlast;
  input slot_5_axi_wvalid;
  input slot_5_axi_wready;
  input [0:0]slot_5_axi_bid;
  input [1:0]slot_5_axi_bresp;
  input slot_5_axi_bvalid;
  input slot_5_axi_bready;
  input [0:0]slot_5_axi_arid;
  input [31:0]slot_5_axi_araddr;
  input [7:0]slot_5_axi_arlen;
  input [2:0]slot_5_axi_arsize;
  input [1:0]slot_5_axi_arburst;
  input [3:0]slot_5_axi_arcache;
  input [2:0]slot_5_axi_arprot;
  input [0:0]slot_5_axi_arlock;
  input slot_5_axi_arvalid;
  input slot_5_axi_arready;
  input [0:0]slot_5_axi_rid;
  input [31:0]slot_5_axi_rdata;
  input [1:0]slot_5_axi_rresp;
  input slot_5_axi_rlast;
  input slot_5_axi_rvalid;
  input slot_5_axi_rready;
  input slot_5_axis_aclk;
  input slot_5_axis_aresetn;
  input slot_5_axis_tvalid;
  input slot_5_axis_tready;
  input [31:0]slot_5_axis_tdata;
  input [3:0]slot_5_axis_tstrb;
  input [3:0]slot_5_axis_tkeep;
  input slot_5_axis_tlast;
  input [0:0]slot_5_axis_tid;
  input [0:0]slot_5_axis_tdest;
  input [0:0]slot_5_axis_tuser;
  input slot_5_ext_trig;
  input slot_5_ext_trig_stop;
  input slot_6_axi_aclk;
  input slot_6_axi_aresetn;
  input [0:0]slot_6_axi_awid;
  input [31:0]slot_6_axi_awaddr;
  input [2:0]slot_6_axi_awprot;
  input [7:0]slot_6_axi_awlen;
  input [2:0]slot_6_axi_awsize;
  input [1:0]slot_6_axi_awburst;
  input [3:0]slot_6_axi_awcache;
  input [0:0]slot_6_axi_awlock;
  input slot_6_axi_awvalid;
  input slot_6_axi_awready;
  input [31:0]slot_6_axi_wdata;
  input [3:0]slot_6_axi_wstrb;
  input slot_6_axi_wlast;
  input slot_6_axi_wvalid;
  input slot_6_axi_wready;
  input [0:0]slot_6_axi_bid;
  input [1:0]slot_6_axi_bresp;
  input slot_6_axi_bvalid;
  input slot_6_axi_bready;
  input [0:0]slot_6_axi_arid;
  input [31:0]slot_6_axi_araddr;
  input [7:0]slot_6_axi_arlen;
  input [2:0]slot_6_axi_arsize;
  input [1:0]slot_6_axi_arburst;
  input [3:0]slot_6_axi_arcache;
  input [2:0]slot_6_axi_arprot;
  input [0:0]slot_6_axi_arlock;
  input slot_6_axi_arvalid;
  input slot_6_axi_arready;
  input [0:0]slot_6_axi_rid;
  input [31:0]slot_6_axi_rdata;
  input [1:0]slot_6_axi_rresp;
  input slot_6_axi_rlast;
  input slot_6_axi_rvalid;
  input slot_6_axi_rready;
  input slot_6_axis_aclk;
  input slot_6_axis_aresetn;
  input slot_6_axis_tvalid;
  input slot_6_axis_tready;
  input [31:0]slot_6_axis_tdata;
  input [3:0]slot_6_axis_tstrb;
  input [3:0]slot_6_axis_tkeep;
  input slot_6_axis_tlast;
  input [0:0]slot_6_axis_tid;
  input [0:0]slot_6_axis_tdest;
  input [0:0]slot_6_axis_tuser;
  input slot_6_ext_trig;
  input slot_6_ext_trig_stop;
  input slot_7_axi_aclk;
  input slot_7_axi_aresetn;
  input [0:0]slot_7_axi_awid;
  input [31:0]slot_7_axi_awaddr;
  input [2:0]slot_7_axi_awprot;
  input [7:0]slot_7_axi_awlen;
  input [2:0]slot_7_axi_awsize;
  input [1:0]slot_7_axi_awburst;
  input [3:0]slot_7_axi_awcache;
  input [0:0]slot_7_axi_awlock;
  input slot_7_axi_awvalid;
  input slot_7_axi_awready;
  input [31:0]slot_7_axi_wdata;
  input [3:0]slot_7_axi_wstrb;
  input slot_7_axi_wlast;
  input slot_7_axi_wvalid;
  input slot_7_axi_wready;
  input [0:0]slot_7_axi_bid;
  input [1:0]slot_7_axi_bresp;
  input slot_7_axi_bvalid;
  input slot_7_axi_bready;
  input [0:0]slot_7_axi_arid;
  input [31:0]slot_7_axi_araddr;
  input [7:0]slot_7_axi_arlen;
  input [2:0]slot_7_axi_arsize;
  input [1:0]slot_7_axi_arburst;
  input [3:0]slot_7_axi_arcache;
  input [2:0]slot_7_axi_arprot;
  input [0:0]slot_7_axi_arlock;
  input slot_7_axi_arvalid;
  input slot_7_axi_arready;
  input [0:0]slot_7_axi_rid;
  input [31:0]slot_7_axi_rdata;
  input [1:0]slot_7_axi_rresp;
  input slot_7_axi_rlast;
  input slot_7_axi_rvalid;
  input slot_7_axi_rready;
  input slot_7_axis_aclk;
  input slot_7_axis_aresetn;
  input slot_7_axis_tvalid;
  input slot_7_axis_tready;
  input [31:0]slot_7_axis_tdata;
  input [3:0]slot_7_axis_tstrb;
  input [3:0]slot_7_axis_tkeep;
  input slot_7_axis_tlast;
  input [0:0]slot_7_axis_tid;
  input [0:0]slot_7_axis_tdest;
  input [0:0]slot_7_axis_tuser;
  input slot_7_ext_trig;
  input slot_7_ext_trig_stop;
  input ext_clk_0;
  input ext_rstn_0;
  input ext_event_0_cnt_start;
  input ext_event_0_cnt_stop;
  input ext_event_0;
  input ext_clk_1;
  input ext_rstn_1;
  input ext_event_1_cnt_start;
  input ext_event_1_cnt_stop;
  input ext_event_1;
  input ext_clk_2;
  input ext_rstn_2;
  input ext_event_2_cnt_start;
  input ext_event_2_cnt_stop;
  input ext_event_2;
  input ext_clk_3;
  input ext_rstn_3;
  input ext_event_3_cnt_start;
  input ext_event_3_cnt_stop;
  input ext_event_3;
  input ext_clk_4;
  input ext_rstn_4;
  input ext_event_4_cnt_start;
  input ext_event_4_cnt_stop;
  input ext_event_4;
  input ext_clk_5;
  input ext_rstn_5;
  input ext_event_5_cnt_start;
  input ext_event_5_cnt_stop;
  input ext_event_5;
  input ext_clk_6;
  input ext_rstn_6;
  input ext_event_6_cnt_start;
  input ext_event_6_cnt_stop;
  input ext_event_6;
  input ext_clk_7;
  input ext_rstn_7;
  input ext_event_7_cnt_start;
  input ext_event_7_cnt_stop;
  input ext_event_7;
  input capture_event;
  input reset_event;
  input core_aclk;
  input core_aresetn;
  input m_axis_aclk;
  input m_axis_aresetn;
  output [55:0]m_axis_tdata;
  output [6:0]m_axis_tstrb;
  output m_axis_tvalid;
  output [0:0]m_axis_tid;
  input m_axis_tready;
  input s_axi_offld_aclk;
  input s_axi_offld_aresetn;
  input [31:0]s_axi_offld_araddr;
  input s_axi_offld_arvalid;
  input [7:0]s_axi_offld_arlen;
  input [0:0]s_axi_offld_arid;
  output s_axi_offld_arready;
  input s_axi_offld_rready;
  output [31:0]s_axi_offld_rdata;
  output [1:0]s_axi_offld_rresp;
  output s_axi_offld_rvalid;
  output [0:0]s_axi_offld_rid;
  output s_axi_offld_rlast;
  output interrupt;
  input trigger_in;
  output trigger_in_ack;

  wire \<const0> ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_100 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_101 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_102 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_103 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_104 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_105 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_106 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_107 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_108 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_109 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_110 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_111 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_145 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_146 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_147 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_148 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_149 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_150 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_151 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_152 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_153 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_154 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_155 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_156 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_157 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_158 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_159 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_160 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_161 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_162 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_163 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_164 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_165 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_166 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_167 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_168 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_169 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_170 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_171 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_172 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_173 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_174 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_175 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_176 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_44 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_45 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_46 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_47 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_48 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_49 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_50 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_51 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_52 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_53 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_54 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_55 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_56 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_57 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_58 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_59 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_60 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_61 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_62 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_63 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_64 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_65 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_66 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_67 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_68 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_69 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_70 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_71 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_72 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_73 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_74 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_75 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_76 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_77 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_78 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_79 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_80 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_81 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_82 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_83 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_84 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_85 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_86 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_87 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_88 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_89 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_90 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_91 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_92 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_93 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_94 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_95 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_96 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_97 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_98 ;
  wire \GEN_Advanced_Mode.adavnced_mode_inst_n_99 ;
  wire Metrics_Cnt_Reset_sync;
  wire capture_event;
  wire capture_event_sync;
  wire core_aclk;
  wire core_aresetn;
  wire ext_clk_0;
  wire ext_event_0;
  wire ext_event_0_cnt_start;
  wire ext_event_0_cnt_stop;
  wire ext_rstn_0;
  wire flop_fi_out;
  wire flop_ze_out;
  wire interrupt;
  wire mem_reg_0_31_0_5_i_3_n_0;
  wire \metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg ;
  wire \metric_calc_inst0/F1_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/F1_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F1_AWID_MATCH/wptr_reg ;
  wire \metric_calc_inst0/F1_Wr_En ;
  wire \metric_calc_inst0/F2_FIRST_WRITE/dout0 ;
  wire [4:0]\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg ;
  wire \metric_calc_inst0/F2_Wr_En ;
  wire [32:0]\metric_calc_inst0/F3_WR_LAT_START/dout0 ;
  wire [4:0]\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ;
  wire \metric_calc_inst0/F3_Wr_En ;
  wire [32:0]\metric_calc_inst0/F4_WR_LAT_END/dout0 ;
  wire [4:0]\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ;
  wire [4:0]\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ;
  wire \metric_calc_inst0/F4_Wr_En ;
  wire [63:0]\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 ;
  wire [4:0]\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ;
  wire [4:0]\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ;
  wire [31:0]\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 ;
  wire [4:0]\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ;
  wire [4:0]\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ;
  wire [7:0]\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 ;
  wire [4:0]\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ;
  wire [4:0]\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ;
  wire \metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg ;
  wire \metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0 ;
  wire [4:0]\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg ;
  wire [4:0]\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg ;
  wire [32:0]\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data ;
  wire [31:0]\metric_calc_inst0/Write_Latency_Cnt_Out ;
  wire \metric_calc_inst0/Write_Latency_Cnt_Ovf ;
  wire \metric_calc_inst0/p_47_in ;
  wire [32:0]\metric_calc_inst0/rd_latency_fifo_inst/dout0 ;
  wire [4:0]\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ;
  wire [4:0]\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ;
  wire \metric_calc_inst0/wren0 ;
  wire \metric_calc_inst0/wren052_out ;
  wire \metric_calc_inst0/wren056_out ;
  wire p_0_in;
  wire reset_event;
  wire reset_event_cdc_sync1_n_0;
  wire rst_flop_fi_out;
  wire rst_flop_ze_out;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire s_axi_wvalid;
  wire [15:0]slot_0_axi_arid;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [15:0]slot_0_axi_awid;
  wire slot_0_axi_awready;
  wire slot_0_axi_awvalid;
  wire [15:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire slot_0_axi_bvalid;
  wire [15:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire slot_0_axi_rvalid;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire slot_0_ext_trig;
  wire slot_0_ext_trig_stop;
  wire trigger_in;
  wire trigger_in_ack;
  wire \NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOH_UNCONNECTED ;
  wire [1:1]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOC_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOE_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOF_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOG_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOH_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOH_UNCONNECTED ;
  wire [1:1]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOC_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOE_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOF_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOG_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOE_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOF_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOG_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOC_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOE_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOF_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOG_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOH_UNCONNECTED ;
  wire [1:0]\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOE_UNCONNECTED ;
  wire [1:0]\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOF_UNCONNECTED ;
  wire [1:0]\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOG_UNCONNECTED ;
  wire [1:0]\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOH_UNCONNECTED ;
  wire \NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire \NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOH_UNCONNECTED ;
  wire [1:1]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOC_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOE_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOF_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOG_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOH_UNCONNECTED ;
  wire [1:0]\NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOH_UNCONNECTED ;

  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tstrb[6] = \<const0> ;
  assign m_axis_tstrb[5] = \<const0> ;
  assign m_axis_tstrb[4] = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_offld_arready = \<const0> ;
  assign s_axi_offld_rdata[31] = \<const0> ;
  assign s_axi_offld_rdata[30] = \<const0> ;
  assign s_axi_offld_rdata[29] = \<const0> ;
  assign s_axi_offld_rdata[28] = \<const0> ;
  assign s_axi_offld_rdata[27] = \<const0> ;
  assign s_axi_offld_rdata[26] = \<const0> ;
  assign s_axi_offld_rdata[25] = \<const0> ;
  assign s_axi_offld_rdata[24] = \<const0> ;
  assign s_axi_offld_rdata[23] = \<const0> ;
  assign s_axi_offld_rdata[22] = \<const0> ;
  assign s_axi_offld_rdata[21] = \<const0> ;
  assign s_axi_offld_rdata[20] = \<const0> ;
  assign s_axi_offld_rdata[19] = \<const0> ;
  assign s_axi_offld_rdata[18] = \<const0> ;
  assign s_axi_offld_rdata[17] = \<const0> ;
  assign s_axi_offld_rdata[16] = \<const0> ;
  assign s_axi_offld_rdata[15] = \<const0> ;
  assign s_axi_offld_rdata[14] = \<const0> ;
  assign s_axi_offld_rdata[13] = \<const0> ;
  assign s_axi_offld_rdata[12] = \<const0> ;
  assign s_axi_offld_rdata[11] = \<const0> ;
  assign s_axi_offld_rdata[10] = \<const0> ;
  assign s_axi_offld_rdata[9] = \<const0> ;
  assign s_axi_offld_rdata[8] = \<const0> ;
  assign s_axi_offld_rdata[7] = \<const0> ;
  assign s_axi_offld_rdata[6] = \<const0> ;
  assign s_axi_offld_rdata[5] = \<const0> ;
  assign s_axi_offld_rdata[4] = \<const0> ;
  assign s_axi_offld_rdata[3] = \<const0> ;
  assign s_axi_offld_rdata[2] = \<const0> ;
  assign s_axi_offld_rdata[1] = \<const0> ;
  assign s_axi_offld_rdata[0] = \<const0> ;
  assign s_axi_offld_rid[0] = \<const0> ;
  assign s_axi_offld_rlast = \<const0> ;
  assign s_axi_offld_rresp[1] = \<const0> ;
  assign s_axi_offld_rresp[0] = \<const0> ;
  assign s_axi_offld_rvalid = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  RAM32X1D \BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_44 ),
        .DPO(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_BEAT_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  RAM32X1D \F1_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_44 ),
        .DPO(\metric_calc_inst0/F1_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_F1_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  RAM32X1D \F2_FIRST_WRITE/mem_reg_0_31_0_0 
       (.A0(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [0]),
        .A1(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [1]),
        .A2(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [2]),
        .A3(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [3]),
        .A4(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg [4]),
        .D(1'b1),
        .DPO(\metric_calc_inst0/F2_FIRST_WRITE/dout0 ),
        .DPRA0(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg [4]),
        .SPO(\NLW_F2_FIRST_WRITE/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F2_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \F3_WR_LAT_START/mem_reg_0_31_0_5 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRE(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRF(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRG(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRH(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [1:0]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [3:2]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [5:4]),
        .DID(\metric_calc_inst0/Write_Latency_Cnt_Out [7:6]),
        .DIE(\metric_calc_inst0/Write_Latency_Cnt_Out [9:8]),
        .DIF(\metric_calc_inst0/Write_Latency_Cnt_Out [11:10]),
        .DIG(\metric_calc_inst0/Write_Latency_Cnt_Out [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [1:0]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [3:2]),
        .DOC(\metric_calc_inst0/F3_WR_LAT_START/dout0 [5:4]),
        .DOD(\metric_calc_inst0/F3_WR_LAT_START/dout0 [7:6]),
        .DOE(\metric_calc_inst0/F3_WR_LAT_START/dout0 [9:8]),
        .DOF(\metric_calc_inst0/F3_WR_LAT_START/dout0 [11:10]),
        .DOG(\metric_calc_inst0/F3_WR_LAT_START/dout0 [13:12]),
        .DOH(\NLW_F3_WR_LAT_START/mem_reg_0_31_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \F3_WR_LAT_START/mem_reg_0_31_12_17 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRE(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRF(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRG(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRH(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [29:28]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [31:30]),
        .DIC({1'b0,\metric_calc_inst0/Write_Latency_Cnt_Ovf }),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [29:28]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [31:30]),
        .DOC({\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOC_UNCONNECTED [1],\metric_calc_inst0/F3_WR_LAT_START/dout0 [32]}),
        .DOD(\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_F3_WR_LAT_START/mem_reg_0_31_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \F3_WR_LAT_START/mem_reg_0_31_6_11 
       (.ADDRA(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRE(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRF(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRG(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .ADDRH(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [15:14]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [17:16]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [19:18]),
        .DID(\metric_calc_inst0/Write_Latency_Cnt_Out [21:20]),
        .DIE(\metric_calc_inst0/Write_Latency_Cnt_Out [23:22]),
        .DIF(\metric_calc_inst0/Write_Latency_Cnt_Out [25:24]),
        .DIG(\metric_calc_inst0/Write_Latency_Cnt_Out [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F3_WR_LAT_START/dout0 [15:14]),
        .DOB(\metric_calc_inst0/F3_WR_LAT_START/dout0 [17:16]),
        .DOC(\metric_calc_inst0/F3_WR_LAT_START/dout0 [19:18]),
        .DOD(\metric_calc_inst0/F3_WR_LAT_START/dout0 [21:20]),
        .DOE(\metric_calc_inst0/F3_WR_LAT_START/dout0 [23:22]),
        .DOF(\metric_calc_inst0/F3_WR_LAT_START/dout0 [25:24]),
        .DOG(\metric_calc_inst0/F3_WR_LAT_START/dout0 [27:26]),
        .DOH(\NLW_F3_WR_LAT_START/mem_reg_0_31_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F3_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \F4_WR_LAT_END/mem_reg_0_31_0_5 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRE(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRF(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRG(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRH(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [1:0]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [3:2]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [5:4]),
        .DID(\metric_calc_inst0/Write_Latency_Cnt_Out [7:6]),
        .DIE(\metric_calc_inst0/Write_Latency_Cnt_Out [9:8]),
        .DIF(\metric_calc_inst0/Write_Latency_Cnt_Out [11:10]),
        .DIG(\metric_calc_inst0/Write_Latency_Cnt_Out [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [1:0]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [3:2]),
        .DOC(\metric_calc_inst0/F4_WR_LAT_END/dout0 [5:4]),
        .DOD(\metric_calc_inst0/F4_WR_LAT_END/dout0 [7:6]),
        .DOE(\metric_calc_inst0/F4_WR_LAT_END/dout0 [9:8]),
        .DOF(\metric_calc_inst0/F4_WR_LAT_END/dout0 [11:10]),
        .DOG(\metric_calc_inst0/F4_WR_LAT_END/dout0 [13:12]),
        .DOH(\NLW_F4_WR_LAT_END/mem_reg_0_31_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \F4_WR_LAT_END/mem_reg_0_31_12_17 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRE(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRF(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRG(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRH(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [29:28]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [31:30]),
        .DIC({1'b0,\metric_calc_inst0/Write_Latency_Cnt_Ovf }),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [29:28]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [31:30]),
        .DOC({\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOC_UNCONNECTED [1],\metric_calc_inst0/F4_WR_LAT_END/dout0 [32]}),
        .DOD(\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_F4_WR_LAT_END/mem_reg_0_31_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \F4_WR_LAT_END/mem_reg_0_31_6_11 
       (.ADDRA(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRB(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRC(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRD(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRE(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRF(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRG(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .ADDRH(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .DIA(\metric_calc_inst0/Write_Latency_Cnt_Out [15:14]),
        .DIB(\metric_calc_inst0/Write_Latency_Cnt_Out [17:16]),
        .DIC(\metric_calc_inst0/Write_Latency_Cnt_Out [19:18]),
        .DID(\metric_calc_inst0/Write_Latency_Cnt_Out [21:20]),
        .DIE(\metric_calc_inst0/Write_Latency_Cnt_Out [23:22]),
        .DIF(\metric_calc_inst0/Write_Latency_Cnt_Out [25:24]),
        .DIG(\metric_calc_inst0/Write_Latency_Cnt_Out [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/F4_WR_LAT_END/dout0 [15:14]),
        .DOB(\metric_calc_inst0/F4_WR_LAT_END/dout0 [17:16]),
        .DOC(\metric_calc_inst0/F4_WR_LAT_END/dout0 [19:18]),
        .DOD(\metric_calc_inst0/F4_WR_LAT_END/dout0 [21:20]),
        .DOE(\metric_calc_inst0/F4_WR_LAT_END/dout0 [23:22]),
        .DOF(\metric_calc_inst0/F4_WR_LAT_END/dout0 [25:24]),
        .DOG(\metric_calc_inst0/F4_WR_LAT_END/dout0 [27:26]),
        .DOH(\NLW_F4_WR_LAT_END/mem_reg_0_31_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F4_Wr_En ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FBC_WR_BEAT_CNT/mem_reg_0_31_0_5 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_110 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_111 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_108 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_109 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_106 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_107 }),
        .DID({\GEN_Advanced_Mode.adavnced_mode_inst_n_104 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_105 }),
        .DIE({\GEN_Advanced_Mode.adavnced_mode_inst_n_102 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_103 }),
        .DIF({\GEN_Advanced_Mode.adavnced_mode_inst_n_100 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_101 }),
        .DIG({\GEN_Advanced_Mode.adavnced_mode_inst_n_98 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_99 }),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [1:0]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [3:2]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [5:4]),
        .DOD(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [7:6]),
        .DOE(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [9:8]),
        .DOF(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [11:10]),
        .DOG(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [13:12]),
        .DOH(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren056_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FBC_WR_BEAT_CNT/mem_reg_0_31_12_17 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_82 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_83 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_80 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_81 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_78 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_79 }),
        .DID({\GEN_Advanced_Mode.adavnced_mode_inst_n_76 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_77 }),
        .DIE({\GEN_Advanced_Mode.adavnced_mode_inst_n_74 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_75 }),
        .DIF({\GEN_Advanced_Mode.adavnced_mode_inst_n_72 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_73 }),
        .DIG({\GEN_Advanced_Mode.adavnced_mode_inst_n_70 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_71 }),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [29:28]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [31:30]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [33:32]),
        .DOD(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [35:34]),
        .DOE(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [37:36]),
        .DOF(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [39:38]),
        .DOG(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [41:40]),
        .DOH(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren056_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FBC_WR_BEAT_CNT/mem_reg_0_31_18_23 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_68 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_69 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_66 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_67 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_64 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_65 }),
        .DID({\GEN_Advanced_Mode.adavnced_mode_inst_n_62 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_63 }),
        .DIE({\GEN_Advanced_Mode.adavnced_mode_inst_n_60 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_61 }),
        .DIF({\GEN_Advanced_Mode.adavnced_mode_inst_n_58 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_59 }),
        .DIG({\GEN_Advanced_Mode.adavnced_mode_inst_n_56 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_57 }),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [43:42]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [45:44]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [47:46]),
        .DOD(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [49:48]),
        .DOE(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [51:50]),
        .DOF(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [53:52]),
        .DOG(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [55:54]),
        .DOH(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_18_23_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren056_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FBC_WR_BEAT_CNT/mem_reg_0_31_24_29 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_54 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_55 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_52 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_53 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_50 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_51 }),
        .DID({\GEN_Advanced_Mode.adavnced_mode_inst_n_48 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_49 }),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [57:56]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [59:58]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [61:60]),
        .DOD(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [63:62]),
        .DOE(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_24_29_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren056_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FBC_WR_BEAT_CNT/mem_reg_0_31_6_11 
       (.ADDRA(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_96 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_97 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_94 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_95 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_92 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_93 }),
        .DID({\GEN_Advanced_Mode.adavnced_mode_inst_n_90 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_91 }),
        .DIE({\GEN_Advanced_Mode.adavnced_mode_inst_n_88 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_89 }),
        .DIF({\GEN_Advanced_Mode.adavnced_mode_inst_n_86 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_87 }),
        .DIG({\GEN_Advanced_Mode.adavnced_mode_inst_n_84 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_85 }),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [15:14]),
        .DOB(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [17:16]),
        .DOC(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [19:18]),
        .DOD(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [21:20]),
        .DOE(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [23:22]),
        .DOF(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [25:24]),
        .DOG(\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 [27:26]),
        .DOH(\NLW_FBC_WR_BEAT_CNT/mem_reg_0_31_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren056_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FSWI_WR_LAST_CNT/mem_reg_0_31_0_5 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_175 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_176 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_173 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_174 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_171 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_172 }),
        .DID({\GEN_Advanced_Mode.adavnced_mode_inst_n_169 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_170 }),
        .DIE({\GEN_Advanced_Mode.adavnced_mode_inst_n_167 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_168 }),
        .DIF({\GEN_Advanced_Mode.adavnced_mode_inst_n_165 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_166 }),
        .DIG({\GEN_Advanced_Mode.adavnced_mode_inst_n_163 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_164 }),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [1:0]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [3:2]),
        .DOC(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [5:4]),
        .DOD(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [7:6]),
        .DOE(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [9:8]),
        .DOF(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [11:10]),
        .DOG(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [13:12]),
        .DOH(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren052_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FSWI_WR_LAST_CNT/mem_reg_0_31_12_17 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_147 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_148 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_145 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_146 }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [29:28]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [31:30]),
        .DOC(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOC_UNCONNECTED [1:0]),
        .DOD(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren052_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \FSWI_WR_LAST_CNT/mem_reg_0_31_6_11 
       (.ADDRA(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRB(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRC(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRD(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRE(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRF(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRG(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .ADDRH(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_161 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_162 }),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_159 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_160 }),
        .DIC({\GEN_Advanced_Mode.adavnced_mode_inst_n_157 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_158 }),
        .DID({\GEN_Advanced_Mode.adavnced_mode_inst_n_155 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_156 }),
        .DIE({\GEN_Advanced_Mode.adavnced_mode_inst_n_153 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_154 }),
        .DIF({\GEN_Advanced_Mode.adavnced_mode_inst_n_151 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_152 }),
        .DIG({\GEN_Advanced_Mode.adavnced_mode_inst_n_149 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_150 }),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [15:14]),
        .DOB(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [17:16]),
        .DOC(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [19:18]),
        .DOD(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [21:20]),
        .DOE(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [23:22]),
        .DOF(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [25:24]),
        .DOG(\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 [27:26]),
        .DOH(\NLW_FSWI_WR_LAST_CNT/mem_reg_0_31_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren052_out ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5 
       (.ADDRA(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRB(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRC(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRD(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRE(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRF(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRG(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .ADDRH(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ),
        .DIA({\GEN_Advanced_Mode.adavnced_mode_inst_n_45 ,mem_reg_0_31_0_5_i_3_n_0}),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_46 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_47 }),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [1:0]),
        .DOB(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [3:2]),
        .DOC(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [5:4]),
        .DOD(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 [7:6]),
        .DOE(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg_0_31_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/p_47_in ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_advanced \GEN_Advanced_Mode.adavnced_mode_inst 
       (.\Beat_fifo_Wr_data_reg[57] (\metric_calc_inst0/FBC_WR_BEAT_CNT/dout0 ),
        .\Count_Out_i_reg[29] (\metric_calc_inst0/F4_WR_LAT_END/dout0 ),
        .D(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/dout0 ),
        .DIA(\GEN_Advanced_Mode.adavnced_mode_inst_n_45 ),
        .DIB({\GEN_Advanced_Mode.adavnced_mode_inst_n_46 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_47 }),
        .E(\metric_calc_inst0/wren0 ),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset_sync),
        .O301(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/wptr_reg ),
        .O303(\metric_calc_inst0/F1_AWID_MATCH/rptr_reg ),
        .O304(\metric_calc_inst0/F1_AWID_MATCH/wptr_reg ),
        .O305(\metric_calc_inst0/F2_FIRST_WRITE/rptr_reg ),
        .O306(\metric_calc_inst0/F2_FIRST_WRITE/wptr_reg ),
        .O307(\metric_calc_inst0/F3_WR_LAT_START/rptr_reg ),
        .O308(\metric_calc_inst0/F3_WR_LAT_START/wptr_reg ),
        .O309(\metric_calc_inst0/F4_WR_LAT_END/rptr_reg ),
        .O310(\metric_calc_inst0/F4_WR_LAT_END/wptr_reg ),
        .O311(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .O312(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .O315(\metric_calc_inst0/FBC_WR_BEAT_CNT/rptr_reg ),
        .O316(\metric_calc_inst0/FBC_WR_BEAT_CNT/wptr_reg ),
        .O317(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/rptr_reg ),
        .O318(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/wptr_reg ),
        .O319(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg ),
        .O320(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg ),
        .O321(\metric_calc_inst0/FSWI_WR_LAST_CNT/rptr_reg ),
        .O322(\metric_calc_inst0/FSWI_WR_LAST_CNT/wptr_reg ),
        .O324(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg ),
        .O325(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg ),
        .Q({\metric_calc_inst0/Write_Latency_Cnt_Ovf ,\metric_calc_inst0/Write_Latency_Cnt_Out }),
        .\Rd_Latency_Fifo_Wr_Data_reg[29] (\metric_calc_inst0/rd_latency_fifo_inst/dout0 ),
        .SR(p_0_in),
        .\Slv_Wr_Idle_Fifo_Wr_data_reg[29] (\metric_calc_inst0/FSWI_WR_LAST_CNT/dout0 ),
        .UNCONN_IN({slot_0_ext_trig_stop,slot_0_ext_trig}),
        .capture_event_sync(capture_event_sync),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .din({ext_event_0_cnt_start,ext_event_0_cnt_stop,ext_event_0}),
        .dout0(\metric_calc_inst0/F3_WR_LAT_START/dout0 ),
        .dout0_0(\metric_calc_inst0/F1_AWID_MATCH/dout0 ),
        .dout0_1(\metric_calc_inst0/F2_FIRST_WRITE/dout0 ),
        .dout0_2(\metric_calc_inst0/BEAT_CNT_AWID_MATCH/dout0 ),
        .dout0_3(\metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0 ),
        .dout0_4(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0 ),
        .\dout_reg[0] (\GEN_Advanced_Mode.adavnced_mode_inst_n_44 ),
        .\dout_reg[29] (\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data ),
        .\dout_reg[29]_0 ({\GEN_Advanced_Mode.adavnced_mode_inst_n_145 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_146 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_147 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_148 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_149 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_150 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_151 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_152 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_153 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_154 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_155 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_156 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_157 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_158 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_159 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_160 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_161 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_162 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_163 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_164 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_165 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_166 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_167 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_168 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_169 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_170 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_171 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_172 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_173 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_174 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_175 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_176 }),
        .\dout_reg[57] ({\GEN_Advanced_Mode.adavnced_mode_inst_n_48 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_49 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_50 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_51 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_52 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_53 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_54 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_55 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_56 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_57 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_58 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_59 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_60 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_61 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_62 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_63 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_64 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_65 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_66 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_67 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_68 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_69 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_70 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_71 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_72 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_73 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_74 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_75 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_76 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_77 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_78 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_79 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_80 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_81 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_82 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_83 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_84 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_85 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_86 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_87 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_88 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_89 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_90 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_91 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_92 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_93 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_94 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_95 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_96 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_97 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_98 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_99 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_100 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_101 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_102 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_103 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_104 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_105 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_106 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_107 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_108 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_109 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_110 ,\GEN_Advanced_Mode.adavnced_mode_inst_n_111 }),
        .ext_clk_0(ext_clk_0),
        .ext_rstn_0(ext_rstn_0),
        .interrupt(interrupt),
        .out(\metric_calc_inst0/GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/rptr_reg ),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bready(s_axi_bready),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rready(s_axi_rready),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wvalid(s_axi_wvalid),
        .s_level_out_d4_reg(reset_event_cdc_sync1_n_0),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .trigger_in(trigger_in),
        .trigger_in_ack(trigger_in_ack),
        .\wptr_reg[0] (\metric_calc_inst0/F2_Wr_En ),
        .\wptr_reg[0]_0 (\metric_calc_inst0/F3_Wr_En ),
        .\wptr_reg[0]_1 (\metric_calc_inst0/F4_Wr_En ),
        .\wptr_reg[0]_2 (\metric_calc_inst0/wren056_out ),
        .\wptr_reg[4] (\metric_calc_inst0/p_47_in ),
        .\wptr_reg[5] (\metric_calc_inst0/F1_Wr_En ),
        .\wptr_reg[5]_0 (\metric_calc_inst0/wren052_out ));
  GND GND
       (.G(\<const0> ));
  RAM32X1D \IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_44 ),
        .DPO(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/IDLE_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_IDLE_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  RAM32X1D \LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0 
       (.A0(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [0]),
        .A1(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [1]),
        .A2(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [2]),
        .A3(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [3]),
        .A4(\metric_calc_inst0/LAST_CNT_AWID_MATCH/wptr_reg [4]),
        .D(\GEN_Advanced_Mode.adavnced_mode_inst_n_44 ),
        .DPO(\metric_calc_inst0/LAST_CNT_AWID_MATCH/dout0 ),
        .DPRA0(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [0]),
        .DPRA1(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [1]),
        .DPRA2(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [2]),
        .DPRA3(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [3]),
        .DPRA4(\metric_calc_inst0/LAST_CNT_AWID_MATCH/rptr_reg [4]),
        .SPO(\NLW_LAST_CNT_AWID_MATCH/mem_reg_0_31_0_0_SPO_UNCONNECTED ),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/F1_Wr_En ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset ext_sync_flop_0
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_ze_out));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset_0 ext_sync_flop_00
       (.core_aclk(core_aclk),
        .out(rst_flop_ze_out),
        .reset_event(reset_event));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset_1 ext_sync_flop_1
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .out(flop_fi_out),
        .q_reg_0(flop_ze_out));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_dff_async_reset_2 ext_sync_flop_10
       (.core_aclk(core_aclk),
        .out(rst_flop_fi_out),
        .q_reg_0(rst_flop_ze_out),
        .reset_event(reset_event));
  LUT3 #(
    .INIT(8'h01)) 
    mem_reg_0_31_0_5_i_3
       (.I0(slot_0_axi_arsize[1]),
        .I1(slot_0_axi_arsize[2]),
        .I2(slot_0_axi_arsize[0]),
        .O(mem_reg_0_31_0_5_i_3_n_0));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \rd_latency_fifo_inst/mem_reg_0_31_0_5 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRE(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRF(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRG(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRH(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [1:0]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [3:2]),
        .DIC(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [5:4]),
        .DID(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [7:6]),
        .DIE(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [9:8]),
        .DIF(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [11:10]),
        .DIG(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [13:12]),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [1:0]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [3:2]),
        .DOC(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [5:4]),
        .DOD(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [7:6]),
        .DOE(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [9:8]),
        .DOF(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [11:10]),
        .DOG(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [13:12]),
        .DOH(\NLW_rd_latency_fifo_inst/mem_reg_0_31_0_5_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \rd_latency_fifo_inst/mem_reg_0_31_12_17 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRE(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRF(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRG(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRH(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [29:28]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [31:30]),
        .DIC({1'b0,\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [32]}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [29:28]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [31:30]),
        .DOC({\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOC_UNCONNECTED [1],\metric_calc_inst0/rd_latency_fifo_inst/dout0 [32]}),
        .DOD(\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOD_UNCONNECTED [1:0]),
        .DOE(\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOE_UNCONNECTED [1:0]),
        .DOF(\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOF_UNCONNECTED [1:0]),
        .DOG(\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOG_UNCONNECTED [1:0]),
        .DOH(\NLW_rd_latency_fifo_inst/mem_reg_0_31_12_17_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 \rd_latency_fifo_inst/mem_reg_0_31_6_11 
       (.ADDRA(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRB(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRC(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRD(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRE(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRF(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRG(\metric_calc_inst0/rd_latency_fifo_inst/rptr_reg ),
        .ADDRH(\metric_calc_inst0/rd_latency_fifo_inst/wptr_reg ),
        .DIA(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [15:14]),
        .DIB(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [17:16]),
        .DIC(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [19:18]),
        .DID(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [21:20]),
        .DIE(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [23:22]),
        .DIF(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [25:24]),
        .DIG(\metric_calc_inst0/Rd_Latency_Fifo_Wr_Data [27:26]),
        .DIH({1'b0,1'b0}),
        .DOA(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [15:14]),
        .DOB(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [17:16]),
        .DOC(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [19:18]),
        .DOD(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [21:20]),
        .DOE(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [23:22]),
        .DOF(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [25:24]),
        .DOG(\metric_calc_inst0/rd_latency_fifo_inst/dout0 [27:26]),
        .DOH(\NLW_rd_latency_fifo_inst/mem_reg_0_31_6_11_DOH_UNCONNECTED [1:0]),
        .WCLK(core_aclk),
        .WE(\metric_calc_inst0/wren0 ));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized3 reset_event_cdc_sync
       (.SR(p_0_in),
        .core_aclk(core_aclk),
        .out(capture_event_sync),
        .q_reg(flop_fi_out));
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_cdc_sync__parameterized4 reset_event_cdc_sync1
       (.\GEN_SAMPLE_METRIC_CNT_6.Samp_Incrementer_6_reg[0] (reset_event_cdc_sync1_n_0),
        .Metrics_Cnt_Reset(Metrics_Cnt_Reset_sync),
        .SR(p_0_in),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .out(rst_flop_fi_out));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_axi_perf_mon_0_0,axi_perf_mon_v5_0_12_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "axi_perf_mon_v5_0_12_top,Vivado 2016.3_sdx" *) 
(* NotValidForBitStream *)
module design_1_axi_perf_mon_0_0
   (s_axi_aclk,
    s_axi_aresetn,
    s_axi_awaddr,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_araddr,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rvalid,
    s_axi_rready,
    slot_0_axi_aclk,
    slot_0_axi_aresetn,
    slot_0_axi_awid,
    slot_0_axi_awaddr,
    slot_0_axi_awprot,
    slot_0_axi_awlen,
    slot_0_axi_awsize,
    slot_0_axi_awburst,
    slot_0_axi_awcache,
    slot_0_axi_awlock,
    slot_0_axi_awvalid,
    slot_0_axi_awready,
    slot_0_axi_wdata,
    slot_0_axi_wstrb,
    slot_0_axi_wlast,
    slot_0_axi_wvalid,
    slot_0_axi_wready,
    slot_0_axi_bid,
    slot_0_axi_bresp,
    slot_0_axi_bvalid,
    slot_0_axi_bready,
    slot_0_axi_arid,
    slot_0_axi_araddr,
    slot_0_axi_arlen,
    slot_0_axi_arsize,
    slot_0_axi_arburst,
    slot_0_axi_arcache,
    slot_0_axi_arprot,
    slot_0_axi_arlock,
    slot_0_axi_arvalid,
    slot_0_axi_arready,
    slot_0_axi_rid,
    slot_0_axi_rdata,
    slot_0_axi_rresp,
    slot_0_axi_rlast,
    slot_0_axi_rvalid,
    slot_0_axi_rready,
    capture_event,
    reset_event,
    core_aclk,
    core_aresetn,
    interrupt);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK" *) input s_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST" *) input s_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWADDR" *) input [15:0]s_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWVALID" *) input s_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI AWREADY" *) output s_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WDATA" *) input [31:0]s_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WSTRB" *) input [3:0]s_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WVALID" *) input s_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI WREADY" *) output s_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BRESP" *) output [1:0]s_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BVALID" *) output s_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI BREADY" *) input s_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARADDR" *) input [15:0]s_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARVALID" *) input s_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI ARREADY" *) output s_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RDATA" *) output [31:0]s_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RRESP" *) output [1:0]s_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RVALID" *) output s_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S_AXI RREADY" *) input s_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 slot0_axi_clk CLK" *) input slot_0_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 SLOT0_AXI_RST RST" *) input slot_0_axi_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWID" *) input [15:0]slot_0_axi_awid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWADDR" *) input [39:0]slot_0_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWPROT" *) input [2:0]slot_0_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLEN" *) input [7:0]slot_0_axi_awlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWSIZE" *) input [2:0]slot_0_axi_awsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWBURST" *) input [1:0]slot_0_axi_awburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWCACHE" *) input [3:0]slot_0_axi_awcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWLOCK" *) input [0:0]slot_0_axi_awlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWVALID" *) input slot_0_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI AWREADY" *) input slot_0_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WDATA" *) input [63:0]slot_0_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WSTRB" *) input [7:0]slot_0_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WLAST" *) input slot_0_axi_wlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WVALID" *) input slot_0_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI WREADY" *) input slot_0_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BID" *) input [15:0]slot_0_axi_bid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BRESP" *) input [1:0]slot_0_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BVALID" *) input slot_0_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI BREADY" *) input slot_0_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARID" *) input [15:0]slot_0_axi_arid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARADDR" *) input [39:0]slot_0_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLEN" *) input [7:0]slot_0_axi_arlen;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARSIZE" *) input [2:0]slot_0_axi_arsize;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARBURST" *) input [1:0]slot_0_axi_arburst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARCACHE" *) input [3:0]slot_0_axi_arcache;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARPROT" *) input [2:0]slot_0_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARLOCK" *) input [0:0]slot_0_axi_arlock;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARVALID" *) input slot_0_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI ARREADY" *) input slot_0_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RID" *) input [15:0]slot_0_axi_rid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RDATA" *) input [63:0]slot_0_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RRESP" *) input [1:0]slot_0_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RLAST" *) input slot_0_axi_rlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RVALID" *) input slot_0_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 SLOT_0_AXI RREADY" *) input slot_0_axi_rready;
  input capture_event;
  input reset_event;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CORE_ACLK CLK" *) input core_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 CORE_ARESETN RST" *) input core_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 INTR INTERRUPT" *) output interrupt;

  wire capture_event;
  wire core_aclk;
  wire core_aresetn;
  wire interrupt;
  wire reset_event;
  wire s_axi_aclk;
  wire [15:0]s_axi_araddr;
  wire s_axi_aresetn;
  wire s_axi_arready;
  wire s_axi_arvalid;
  wire [15:0]s_axi_awaddr;
  wire s_axi_awready;
  wire s_axi_awvalid;
  wire s_axi_bready;
  wire [1:0]s_axi_bresp;
  wire s_axi_bvalid;
  wire [31:0]s_axi_rdata;
  wire s_axi_rready;
  wire [1:0]s_axi_rresp;
  wire s_axi_rvalid;
  wire [31:0]s_axi_wdata;
  wire s_axi_wready;
  wire [3:0]s_axi_wstrb;
  wire s_axi_wvalid;
  wire slot_0_axi_aclk;
  wire [39:0]slot_0_axi_araddr;
  wire [1:0]slot_0_axi_arburst;
  wire [3:0]slot_0_axi_arcache;
  wire slot_0_axi_aresetn;
  wire [15:0]slot_0_axi_arid;
  wire [7:0]slot_0_axi_arlen;
  wire [0:0]slot_0_axi_arlock;
  wire [2:0]slot_0_axi_arprot;
  wire slot_0_axi_arready;
  wire [2:0]slot_0_axi_arsize;
  wire slot_0_axi_arvalid;
  wire [39:0]slot_0_axi_awaddr;
  wire [1:0]slot_0_axi_awburst;
  wire [3:0]slot_0_axi_awcache;
  wire [15:0]slot_0_axi_awid;
  wire [7:0]slot_0_axi_awlen;
  wire [0:0]slot_0_axi_awlock;
  wire [2:0]slot_0_axi_awprot;
  wire slot_0_axi_awready;
  wire [2:0]slot_0_axi_awsize;
  wire slot_0_axi_awvalid;
  wire [15:0]slot_0_axi_bid;
  wire slot_0_axi_bready;
  wire [1:0]slot_0_axi_bresp;
  wire slot_0_axi_bvalid;
  wire [63:0]slot_0_axi_rdata;
  wire [15:0]slot_0_axi_rid;
  wire slot_0_axi_rlast;
  wire slot_0_axi_rready;
  wire [1:0]slot_0_axi_rresp;
  wire slot_0_axi_rvalid;
  wire [63:0]slot_0_axi_wdata;
  wire slot_0_axi_wlast;
  wire slot_0_axi_wready;
  wire [7:0]slot_0_axi_wstrb;
  wire slot_0_axi_wvalid;
  wire NLW_inst_m_axis_tvalid_UNCONNECTED;
  wire NLW_inst_s_axi_offld_arready_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rlast_UNCONNECTED;
  wire NLW_inst_s_axi_offld_rvalid_UNCONNECTED;
  wire NLW_inst_trigger_in_ack_UNCONNECTED;
  wire [55:0]NLW_inst_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_m_axis_tid_UNCONNECTED;
  wire [6:0]NLW_inst_m_axis_tstrb_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_bid_UNCONNECTED;
  wire [31:0]NLW_inst_s_axi_offld_rdata_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_offld_rid_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_offld_rresp_UNCONNECTED;
  wire [0:0]NLW_inst_s_axi_rid_UNCONNECTED;

  (* COUNTER_LOAD_VALUE = "0" *) 
  (* C_AXI4LITE_CORE_CLK_ASYNC = "0" *) 
  (* C_AXIS_DWIDTH_ROUND_TO_32 = "64" *) 
  (* C_ENABLE_ADVANCED = "1" *) 
  (* C_ENABLE_EVENT_COUNT = "1" *) 
  (* C_ENABLE_EVENT_LOG = "0" *) 
  (* C_ENABLE_PROFILE = "0" *) 
  (* C_ENABLE_TRACE = "0" *) 
  (* C_EN_ALL_TRACE = "1" *) 
  (* C_EN_AXI_DEBUG = "0" *) 
  (* C_EN_EXT_EVENTS_FLAG = "0" *) 
  (* C_EN_FIRST_READ_FLAG = "1" *) 
  (* C_EN_FIRST_WRITE_FLAG = "1" *) 
  (* C_EN_LAST_READ_FLAG = "1" *) 
  (* C_EN_LAST_WRITE_FLAG = "1" *) 
  (* C_EN_RD_ADD_FLAG = "1" *) 
  (* C_EN_RESPONSE_FLAG = "1" *) 
  (* C_EN_SW_REG_WR_FLAG = "0" *) 
  (* C_EN_TRIGGER = "0" *) 
  (* C_EN_WR_ADD_FLAG = "1" *) 
  (* C_EXT_EVENT0_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT1_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT2_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT3_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT4_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT5_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT6_FIFO_ENABLE = "1" *) 
  (* C_EXT_EVENT7_FIFO_ENABLE = "1" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_FIFO_AXIS_DEPTH = "32" *) 
  (* C_FIFO_AXIS_SYNC = "0" *) 
  (* C_FIFO_AXIS_TDATA_WIDTH = "56" *) 
  (* C_FIFO_AXIS_TID_WIDTH = "1" *) 
  (* C_GLOBAL_COUNT_WIDTH = "32" *) 
  (* C_HAVE_SAMPLED_METRIC_CNT = "1" *) 
  (* C_INSTANCE = "design_1_axi_perf_mon_0_0" *) 
  (* C_LITE_ADDRESS_WIDTH = "16" *) 
  (* C_LOG_DATA_OFFLD = "0" *) 
  (* C_METRICS_SAMPLE_COUNT_WIDTH = "32" *) 
  (* C_METRIC_COUNT_SCALE = "8" *) 
  (* C_METRIC_COUNT_WIDTH = "32" *) 
  (* C_NUM_MONITOR_SLOTS = "1" *) 
  (* C_NUM_OF_COUNTERS = "8" *) 
  (* C_REG_ALL_MONITOR_SIGNALS = "0" *) 
  (* C_SHOW_AXIS_TDEST = "0" *) 
  (* C_SHOW_AXIS_TID = "0" *) 
  (* C_SHOW_AXIS_TUSER = "0" *) 
  (* C_SHOW_AXI_IDS = "0" *) 
  (* C_SHOW_AXI_LEN = "0" *) 
  (* C_SLOT_0_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_0_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_0_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_0_AXI_ADDR_WIDTH = "40" *) 
  (* C_SLOT_0_AXI_AWLEN = "7" *) 
  (* C_SLOT_0_AXI_DATA_WIDTH = "64" *) 
  (* C_SLOT_0_AXI_ID_WIDTH = "16" *) 
  (* C_SLOT_0_AXI_LOCK = "0" *) 
  (* C_SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_0_FIFO_ENABLE = "0" *) 
  (* C_SLOT_1_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_1_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_1_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_1_AXI_ADDR_WIDTH = "40" *) 
  (* C_SLOT_1_AXI_AWLEN = "7" *) 
  (* C_SLOT_1_AXI_DATA_WIDTH = "128" *) 
  (* C_SLOT_1_AXI_ID_WIDTH = "16" *) 
  (* C_SLOT_1_AXI_LOCK = "0" *) 
  (* C_SLOT_1_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_1_FIFO_ENABLE = "0" *) 
  (* C_SLOT_2_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_2_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_2_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_2_AXI_AWLEN = "7" *) 
  (* C_SLOT_2_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_2_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_2_AXI_LOCK = "0" *) 
  (* C_SLOT_2_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_2_FIFO_ENABLE = "1" *) 
  (* C_SLOT_3_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_3_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_AWLEN = "7" *) 
  (* C_SLOT_3_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_3_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_3_AXI_LOCK = "0" *) 
  (* C_SLOT_3_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_3_FIFO_ENABLE = "1" *) 
  (* C_SLOT_4_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_4_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_AWLEN = "7" *) 
  (* C_SLOT_4_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_4_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_4_AXI_LOCK = "0" *) 
  (* C_SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_4_FIFO_ENABLE = "1" *) 
  (* C_SLOT_5_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_5_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_AWLEN = "7" *) 
  (* C_SLOT_5_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_5_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_5_AXI_LOCK = "0" *) 
  (* C_SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_5_FIFO_ENABLE = "1" *) 
  (* C_SLOT_6_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_6_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_AWLEN = "7" *) 
  (* C_SLOT_6_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_6_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_6_AXI_LOCK = "0" *) 
  (* C_SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_6_FIFO_ENABLE = "1" *) 
  (* C_SLOT_7_AXIS_TDATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXIS_TDEST_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TID_WIDTH = "1" *) 
  (* C_SLOT_7_AXIS_TUSER_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_ADDR_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_AWLEN = "7" *) 
  (* C_SLOT_7_AXI_DATA_WIDTH = "32" *) 
  (* C_SLOT_7_AXI_ID_WIDTH = "1" *) 
  (* C_SLOT_7_AXI_LOCK = "0" *) 
  (* C_SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* C_SLOT_7_FIFO_ENABLE = "1" *) 
  (* C_SUPPORT_ID_REFLECTION = "0" *) 
  (* C_S_AXI4_BASEADDR = "-1" *) 
  (* C_S_AXI4_HIGHADDR = "0" *) 
  (* C_S_AXI_ADDR_WIDTH = "16" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_ID_WIDTH = "1" *) 
  (* C_S_AXI_PROTOCOL = "AXI4LITE" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ENABLE_EXT_EVENTS = "0" *) 
  (* SLOT_0_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_0_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_1_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_1_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_2_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_2_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_3_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_3_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_4_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_4_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_5_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_5_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_6_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_6_AXI_SUB_PROTOCOL = "NONE" *) 
  (* SLOT_7_AXI_PROTOCOL = "AXI4" *) 
  (* SLOT_7_AXI_SUB_PROTOCOL = "NONE" *) 
  (* S_AXI_OFFLD_ID_WIDTH = "1" *) 
  design_1_axi_perf_mon_0_0_axi_perf_mon_v5_0_12_top inst
       (.capture_event(capture_event),
        .core_aclk(core_aclk),
        .core_aresetn(core_aresetn),
        .ext_clk_0(1'b0),
        .ext_clk_1(1'b0),
        .ext_clk_2(1'b0),
        .ext_clk_3(1'b0),
        .ext_clk_4(1'b0),
        .ext_clk_5(1'b0),
        .ext_clk_6(1'b0),
        .ext_clk_7(1'b0),
        .ext_event_0(1'b0),
        .ext_event_0_cnt_start(1'b0),
        .ext_event_0_cnt_stop(1'b0),
        .ext_event_1(1'b0),
        .ext_event_1_cnt_start(1'b0),
        .ext_event_1_cnt_stop(1'b0),
        .ext_event_2(1'b0),
        .ext_event_2_cnt_start(1'b0),
        .ext_event_2_cnt_stop(1'b0),
        .ext_event_3(1'b0),
        .ext_event_3_cnt_start(1'b0),
        .ext_event_3_cnt_stop(1'b0),
        .ext_event_4(1'b0),
        .ext_event_4_cnt_start(1'b0),
        .ext_event_4_cnt_stop(1'b0),
        .ext_event_5(1'b0),
        .ext_event_5_cnt_start(1'b0),
        .ext_event_5_cnt_stop(1'b0),
        .ext_event_6(1'b0),
        .ext_event_6_cnt_start(1'b0),
        .ext_event_6_cnt_stop(1'b0),
        .ext_event_7(1'b0),
        .ext_event_7_cnt_start(1'b0),
        .ext_event_7_cnt_stop(1'b0),
        .ext_rstn_0(1'b1),
        .ext_rstn_1(1'b1),
        .ext_rstn_2(1'b1),
        .ext_rstn_3(1'b1),
        .ext_rstn_4(1'b1),
        .ext_rstn_5(1'b1),
        .ext_rstn_6(1'b1),
        .ext_rstn_7(1'b1),
        .interrupt(interrupt),
        .m_axis_aclk(1'b0),
        .m_axis_aresetn(1'b1),
        .m_axis_tdata(NLW_inst_m_axis_tdata_UNCONNECTED[55:0]),
        .m_axis_tid(NLW_inst_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_inst_m_axis_tstrb_UNCONNECTED[6:0]),
        .m_axis_tvalid(NLW_inst_m_axis_tvalid_UNCONNECTED),
        .reset_event(reset_event),
        .s_axi_aclk(s_axi_aclk),
        .s_axi_araddr(s_axi_araddr),
        .s_axi_aresetn(s_axi_aresetn),
        .s_axi_arid(1'b0),
        .s_axi_arready(s_axi_arready),
        .s_axi_arvalid(s_axi_arvalid),
        .s_axi_awaddr(s_axi_awaddr),
        .s_axi_awid(1'b0),
        .s_axi_awready(s_axi_awready),
        .s_axi_awvalid(s_axi_awvalid),
        .s_axi_bid(NLW_inst_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(s_axi_bready),
        .s_axi_bresp(s_axi_bresp),
        .s_axi_bvalid(s_axi_bvalid),
        .s_axi_offld_aclk(1'b0),
        .s_axi_offld_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_aresetn(1'b1),
        .s_axi_offld_arid(1'b0),
        .s_axi_offld_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_offld_arready(NLW_inst_s_axi_offld_arready_UNCONNECTED),
        .s_axi_offld_arvalid(1'b0),
        .s_axi_offld_rdata(NLW_inst_s_axi_offld_rdata_UNCONNECTED[31:0]),
        .s_axi_offld_rid(NLW_inst_s_axi_offld_rid_UNCONNECTED[0]),
        .s_axi_offld_rlast(NLW_inst_s_axi_offld_rlast_UNCONNECTED),
        .s_axi_offld_rready(1'b0),
        .s_axi_offld_rresp(NLW_inst_s_axi_offld_rresp_UNCONNECTED[1:0]),
        .s_axi_offld_rvalid(NLW_inst_s_axi_offld_rvalid_UNCONNECTED),
        .s_axi_rdata(s_axi_rdata),
        .s_axi_rid(NLW_inst_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rready(s_axi_rready),
        .s_axi_rresp(s_axi_rresp),
        .s_axi_rvalid(s_axi_rvalid),
        .s_axi_wdata(s_axi_wdata),
        .s_axi_wready(s_axi_wready),
        .s_axi_wstrb(s_axi_wstrb),
        .s_axi_wvalid(s_axi_wvalid),
        .slot_0_axi_aclk(slot_0_axi_aclk),
        .slot_0_axi_araddr(slot_0_axi_araddr),
        .slot_0_axi_arburst(slot_0_axi_arburst),
        .slot_0_axi_arcache(slot_0_axi_arcache),
        .slot_0_axi_aresetn(slot_0_axi_aresetn),
        .slot_0_axi_arid(slot_0_axi_arid),
        .slot_0_axi_arlen(slot_0_axi_arlen),
        .slot_0_axi_arlock(slot_0_axi_arlock),
        .slot_0_axi_arprot(slot_0_axi_arprot),
        .slot_0_axi_arready(slot_0_axi_arready),
        .slot_0_axi_arsize(slot_0_axi_arsize),
        .slot_0_axi_arvalid(slot_0_axi_arvalid),
        .slot_0_axi_awaddr(slot_0_axi_awaddr),
        .slot_0_axi_awburst(slot_0_axi_awburst),
        .slot_0_axi_awcache(slot_0_axi_awcache),
        .slot_0_axi_awid(slot_0_axi_awid),
        .slot_0_axi_awlen(slot_0_axi_awlen),
        .slot_0_axi_awlock(slot_0_axi_awlock),
        .slot_0_axi_awprot(slot_0_axi_awprot),
        .slot_0_axi_awready(slot_0_axi_awready),
        .slot_0_axi_awsize(slot_0_axi_awsize),
        .slot_0_axi_awvalid(slot_0_axi_awvalid),
        .slot_0_axi_bid(slot_0_axi_bid),
        .slot_0_axi_bready(slot_0_axi_bready),
        .slot_0_axi_bresp(slot_0_axi_bresp),
        .slot_0_axi_bvalid(slot_0_axi_bvalid),
        .slot_0_axi_rdata(slot_0_axi_rdata),
        .slot_0_axi_rid(slot_0_axi_rid),
        .slot_0_axi_rlast(slot_0_axi_rlast),
        .slot_0_axi_rready(slot_0_axi_rready),
        .slot_0_axi_rresp(slot_0_axi_rresp),
        .slot_0_axi_rvalid(slot_0_axi_rvalid),
        .slot_0_axi_wdata(slot_0_axi_wdata),
        .slot_0_axi_wlast(slot_0_axi_wlast),
        .slot_0_axi_wready(slot_0_axi_wready),
        .slot_0_axi_wstrb(slot_0_axi_wstrb),
        .slot_0_axi_wvalid(slot_0_axi_wvalid),
        .slot_0_axis_aclk(1'b0),
        .slot_0_axis_aresetn(1'b1),
        .slot_0_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_0_axis_tdest(1'b0),
        .slot_0_axis_tid(1'b0),
        .slot_0_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tlast(1'b0),
        .slot_0_axis_tready(1'b0),
        .slot_0_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_0_axis_tuser(1'b0),
        .slot_0_axis_tvalid(1'b0),
        .slot_0_ext_trig(1'b0),
        .slot_0_ext_trig_stop(1'b0),
        .slot_1_axi_aclk(1'b0),
        .slot_1_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_arburst({1'b0,1'b0}),
        .slot_1_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_aresetn(1'b1),
        .slot_1_axi_arid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_arlock(1'b0),
        .slot_1_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_1_axi_arready(1'b0),
        .slot_1_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_1_axi_arvalid(1'b0),
        .slot_1_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_awburst({1'b0,1'b0}),
        .slot_1_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_awid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_awlock(1'b0),
        .slot_1_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_1_axi_awready(1'b0),
        .slot_1_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_1_axi_awvalid(1'b0),
        .slot_1_axi_bid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_bready(1'b0),
        .slot_1_axi_bresp({1'b0,1'b0}),
        .slot_1_axi_bvalid(1'b0),
        .slot_1_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_rid({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_rlast(1'b0),
        .slot_1_axi_rready(1'b0),
        .slot_1_axi_rresp({1'b0,1'b0}),
        .slot_1_axi_rvalid(1'b0),
        .slot_1_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_wlast(1'b0),
        .slot_1_axi_wready(1'b0),
        .slot_1_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axi_wvalid(1'b0),
        .slot_1_axis_aclk(1'b0),
        .slot_1_axis_aresetn(1'b1),
        .slot_1_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_1_axis_tdest(1'b0),
        .slot_1_axis_tid(1'b0),
        .slot_1_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tlast(1'b0),
        .slot_1_axis_tready(1'b0),
        .slot_1_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_1_axis_tuser(1'b0),
        .slot_1_axis_tvalid(1'b0),
        .slot_1_ext_trig(1'b0),
        .slot_1_ext_trig_stop(1'b0),
        .slot_2_axi_aclk(1'b0),
        .slot_2_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_arburst({1'b0,1'b0}),
        .slot_2_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_aresetn(1'b1),
        .slot_2_axi_arid(1'b0),
        .slot_2_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_arlock(1'b0),
        .slot_2_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_2_axi_arready(1'b0),
        .slot_2_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_2_axi_arvalid(1'b0),
        .slot_2_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awburst({1'b0,1'b0}),
        .slot_2_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awid(1'b0),
        .slot_2_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_awlock(1'b0),
        .slot_2_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_2_axi_awready(1'b0),
        .slot_2_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_2_axi_awvalid(1'b0),
        .slot_2_axi_bid(1'b0),
        .slot_2_axi_bready(1'b0),
        .slot_2_axi_bresp({1'b0,1'b0}),
        .slot_2_axi_bvalid(1'b0),
        .slot_2_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_rid(1'b0),
        .slot_2_axi_rlast(1'b0),
        .slot_2_axi_rready(1'b0),
        .slot_2_axi_rresp({1'b0,1'b0}),
        .slot_2_axi_rvalid(1'b0),
        .slot_2_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_wlast(1'b0),
        .slot_2_axi_wready(1'b0),
        .slot_2_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axi_wvalid(1'b0),
        .slot_2_axis_aclk(1'b0),
        .slot_2_axis_aresetn(1'b1),
        .slot_2_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_2_axis_tdest(1'b0),
        .slot_2_axis_tid(1'b0),
        .slot_2_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tlast(1'b0),
        .slot_2_axis_tready(1'b0),
        .slot_2_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_2_axis_tuser(1'b0),
        .slot_2_axis_tvalid(1'b0),
        .slot_2_ext_trig(1'b0),
        .slot_2_ext_trig_stop(1'b0),
        .slot_3_axi_aclk(1'b0),
        .slot_3_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arburst({1'b0,1'b0}),
        .slot_3_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_aresetn(1'b1),
        .slot_3_axi_arid(1'b0),
        .slot_3_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_arlock(1'b0),
        .slot_3_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_arready(1'b0),
        .slot_3_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_arvalid(1'b0),
        .slot_3_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awburst({1'b0,1'b0}),
        .slot_3_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awid(1'b0),
        .slot_3_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_awlock(1'b0),
        .slot_3_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_3_axi_awready(1'b0),
        .slot_3_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_3_axi_awvalid(1'b0),
        .slot_3_axi_bid(1'b0),
        .slot_3_axi_bready(1'b0),
        .slot_3_axi_bresp({1'b0,1'b0}),
        .slot_3_axi_bvalid(1'b0),
        .slot_3_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_rid(1'b0),
        .slot_3_axi_rlast(1'b0),
        .slot_3_axi_rready(1'b0),
        .slot_3_axi_rresp({1'b0,1'b0}),
        .slot_3_axi_rvalid(1'b0),
        .slot_3_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wlast(1'b0),
        .slot_3_axi_wready(1'b0),
        .slot_3_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axi_wvalid(1'b0),
        .slot_3_axis_aclk(1'b0),
        .slot_3_axis_aresetn(1'b1),
        .slot_3_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_3_axis_tdest(1'b0),
        .slot_3_axis_tid(1'b0),
        .slot_3_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tlast(1'b0),
        .slot_3_axis_tready(1'b0),
        .slot_3_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_3_axis_tuser(1'b0),
        .slot_3_axis_tvalid(1'b0),
        .slot_3_ext_trig(1'b0),
        .slot_3_ext_trig_stop(1'b0),
        .slot_4_axi_aclk(1'b0),
        .slot_4_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arburst({1'b0,1'b0}),
        .slot_4_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_aresetn(1'b1),
        .slot_4_axi_arid(1'b0),
        .slot_4_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_arlock(1'b0),
        .slot_4_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_arready(1'b0),
        .slot_4_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_arvalid(1'b0),
        .slot_4_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awburst({1'b0,1'b0}),
        .slot_4_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awid(1'b0),
        .slot_4_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_awlock(1'b0),
        .slot_4_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_4_axi_awready(1'b0),
        .slot_4_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_4_axi_awvalid(1'b0),
        .slot_4_axi_bid(1'b0),
        .slot_4_axi_bready(1'b0),
        .slot_4_axi_bresp({1'b0,1'b0}),
        .slot_4_axi_bvalid(1'b0),
        .slot_4_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_rid(1'b0),
        .slot_4_axi_rlast(1'b0),
        .slot_4_axi_rready(1'b0),
        .slot_4_axi_rresp({1'b0,1'b0}),
        .slot_4_axi_rvalid(1'b0),
        .slot_4_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wlast(1'b0),
        .slot_4_axi_wready(1'b0),
        .slot_4_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axi_wvalid(1'b0),
        .slot_4_axis_aclk(1'b0),
        .slot_4_axis_aresetn(1'b1),
        .slot_4_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_4_axis_tdest(1'b0),
        .slot_4_axis_tid(1'b0),
        .slot_4_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tlast(1'b0),
        .slot_4_axis_tready(1'b0),
        .slot_4_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_4_axis_tuser(1'b0),
        .slot_4_axis_tvalid(1'b0),
        .slot_4_ext_trig(1'b0),
        .slot_4_ext_trig_stop(1'b0),
        .slot_5_axi_aclk(1'b0),
        .slot_5_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arburst({1'b0,1'b0}),
        .slot_5_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_aresetn(1'b0),
        .slot_5_axi_arid(1'b0),
        .slot_5_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_arlock(1'b0),
        .slot_5_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_arready(1'b0),
        .slot_5_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_arvalid(1'b0),
        .slot_5_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awburst({1'b0,1'b0}),
        .slot_5_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awid(1'b0),
        .slot_5_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_awlock(1'b0),
        .slot_5_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_5_axi_awready(1'b0),
        .slot_5_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_5_axi_awvalid(1'b0),
        .slot_5_axi_bid(1'b0),
        .slot_5_axi_bready(1'b0),
        .slot_5_axi_bresp({1'b0,1'b0}),
        .slot_5_axi_bvalid(1'b0),
        .slot_5_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_rid(1'b0),
        .slot_5_axi_rlast(1'b0),
        .slot_5_axi_rready(1'b0),
        .slot_5_axi_rresp({1'b0,1'b0}),
        .slot_5_axi_rvalid(1'b0),
        .slot_5_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wlast(1'b0),
        .slot_5_axi_wready(1'b0),
        .slot_5_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axi_wvalid(1'b0),
        .slot_5_axis_aclk(1'b0),
        .slot_5_axis_aresetn(1'b1),
        .slot_5_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_5_axis_tdest(1'b0),
        .slot_5_axis_tid(1'b0),
        .slot_5_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tlast(1'b0),
        .slot_5_axis_tready(1'b0),
        .slot_5_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_5_axis_tuser(1'b0),
        .slot_5_axis_tvalid(1'b0),
        .slot_5_ext_trig(1'b0),
        .slot_5_ext_trig_stop(1'b0),
        .slot_6_axi_aclk(1'b0),
        .slot_6_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arburst({1'b0,1'b0}),
        .slot_6_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_aresetn(1'b1),
        .slot_6_axi_arid(1'b0),
        .slot_6_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_arlock(1'b0),
        .slot_6_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_arready(1'b0),
        .slot_6_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_arvalid(1'b0),
        .slot_6_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awburst({1'b0,1'b0}),
        .slot_6_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awid(1'b0),
        .slot_6_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_awlock(1'b0),
        .slot_6_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_6_axi_awready(1'b0),
        .slot_6_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_6_axi_awvalid(1'b0),
        .slot_6_axi_bid(1'b0),
        .slot_6_axi_bready(1'b0),
        .slot_6_axi_bresp({1'b0,1'b0}),
        .slot_6_axi_bvalid(1'b0),
        .slot_6_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_rid(1'b0),
        .slot_6_axi_rlast(1'b0),
        .slot_6_axi_rready(1'b0),
        .slot_6_axi_rresp({1'b0,1'b0}),
        .slot_6_axi_rvalid(1'b0),
        .slot_6_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wlast(1'b0),
        .slot_6_axi_wready(1'b0),
        .slot_6_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axi_wvalid(1'b0),
        .slot_6_axis_aclk(1'b0),
        .slot_6_axis_aresetn(1'b1),
        .slot_6_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_6_axis_tdest(1'b0),
        .slot_6_axis_tid(1'b0),
        .slot_6_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tlast(1'b0),
        .slot_6_axis_tready(1'b0),
        .slot_6_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_6_axis_tuser(1'b0),
        .slot_6_axis_tvalid(1'b0),
        .slot_6_ext_trig(1'b0),
        .slot_6_ext_trig_stop(1'b0),
        .slot_7_axi_aclk(1'b0),
        .slot_7_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arburst({1'b0,1'b0}),
        .slot_7_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_aresetn(1'b1),
        .slot_7_axi_arid(1'b0),
        .slot_7_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_arlock(1'b0),
        .slot_7_axi_arprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_arready(1'b0),
        .slot_7_axi_arsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_arvalid(1'b0),
        .slot_7_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awburst({1'b0,1'b0}),
        .slot_7_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awid(1'b0),
        .slot_7_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_awlock(1'b0),
        .slot_7_axi_awprot({1'b0,1'b0,1'b0}),
        .slot_7_axi_awready(1'b0),
        .slot_7_axi_awsize({1'b0,1'b0,1'b0}),
        .slot_7_axi_awvalid(1'b0),
        .slot_7_axi_bid(1'b0),
        .slot_7_axi_bready(1'b0),
        .slot_7_axi_bresp({1'b0,1'b0}),
        .slot_7_axi_bvalid(1'b0),
        .slot_7_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_rid(1'b0),
        .slot_7_axi_rlast(1'b0),
        .slot_7_axi_rready(1'b0),
        .slot_7_axi_rresp({1'b0,1'b0}),
        .slot_7_axi_rvalid(1'b0),
        .slot_7_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wlast(1'b0),
        .slot_7_axi_wready(1'b0),
        .slot_7_axi_wstrb({1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axi_wvalid(1'b0),
        .slot_7_axis_aclk(1'b0),
        .slot_7_axis_aresetn(1'b1),
        .slot_7_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .slot_7_axis_tdest(1'b0),
        .slot_7_axis_tid(1'b0),
        .slot_7_axis_tkeep({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tlast(1'b0),
        .slot_7_axis_tready(1'b0),
        .slot_7_axis_tstrb({1'b1,1'b1,1'b1,1'b1}),
        .slot_7_axis_tuser(1'b0),
        .slot_7_axis_tvalid(1'b0),
        .slot_7_ext_trig(1'b0),
        .slot_7_ext_trig_stop(1'b0),
        .trigger_in(1'b0),
        .trigger_in_ack(NLW_inst_trigger_in_ack_UNCONNECTED));
endmodule

module design_1_axi_perf_mon_0_0_clk_x_pntrs
   (out,
    ram_empty_i_reg,
    Q,
    ram_full_i_reg,
    ram_full_i_reg_0,
    D,
    \gc1.count_d2_reg[4] ,
    \gic0.gc0.count_reg[3] ,
    \gic0.gc0.count_d2_reg[4] ,
    wr_clk,
    AR,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ,
    \gc1.count_d2_reg[3] );
  output [4:0]out;
  output ram_empty_i_reg;
  output [4:0]Q;
  output ram_full_i_reg;
  output [4:0]ram_full_i_reg_0;
  input [0:0]D;
  input [3:0]\gc1.count_d2_reg[4] ;
  input [2:0]\gic0.gc0.count_reg[3] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input wr_clk;
  input [0:0]AR;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  input [3:0]\gc1.count_d2_reg[3] ;

  wire [0:0]AR;
  wire [0:0]D;
  wire [4:0]Q;
  wire \_inferred__3/i__n_0 ;
  wire \_inferred__4/i__n_0 ;
  wire \_inferred__5/i__n_0 ;
  wire [3:0]bin2gray;
  wire [3:0]\gc1.count_d2_reg[3] ;
  wire [3:0]\gc1.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [2:0]\gic0.gc0.count_reg[3] ;
  wire \gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ;
  wire [2:1]gray2bin;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire [4:0]out;
  wire p_0_out;
  wire [4:0]p_10_out;
  wire [4:0]p_3_out;
  wire [4:0]p_4_out;
  wire [4:0]p_5_out;
  wire [4:0]p_6_out;
  wire [4:0]p_7_out;
  wire [4:0]p_8_out;
  wire ram_empty_i_reg;
  wire ram_full_i_reg;
  wire [4:0]ram_full_i_reg_0;
  wire rd_clk;
  wire [4:0]rd_pntr_gc;
  wire wr_clk;
  wire [4:0]wr_pntr_gc;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__0/i_ 
       (.I0(out[2]),
        .I1(out[1]),
        .I2(out[4]),
        .I3(out[3]),
        .O(gray2bin[1]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__1/i_ 
       (.I0(out[3]),
        .I1(out[2]),
        .I2(out[4]),
        .O(gray2bin[2]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h96696996)) 
    \_inferred__3/i_ 
       (.I0(p_10_out[2]),
        .I1(p_10_out[0]),
        .I2(p_10_out[1]),
        .I3(p_10_out[4]),
        .I4(p_10_out[3]),
        .O(\_inferred__3/i__n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \_inferred__4/i_ 
       (.I0(p_10_out[2]),
        .I1(p_10_out[1]),
        .I2(p_10_out[4]),
        .I3(p_10_out[3]),
        .O(\_inferred__4/i__n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \_inferred__5/i_ 
       (.I0(p_10_out[3]),
        .I1(p_10_out[2]),
        .I2(p_10_out[4]),
        .O(\_inferred__5/i__n_0 ));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized0 \gnxpm_cdc.gsync_stage[1].rd_stg_inst 
       (.D(p_3_out),
        .Q(wr_pntr_gc),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized1 \gnxpm_cdc.gsync_stage[1].wr_stg_inst 
       (.AR(AR),
        .D(p_4_out),
        .Q(rd_pntr_gc),
        .wr_clk(wr_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized2 \gnxpm_cdc.gsync_stage[2].rd_stg_inst 
       (.D(p_5_out),
        .\Q_reg_reg[4]_0 (p_3_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized3 \gnxpm_cdc.gsync_stage[2].wr_stg_inst 
       (.AR(AR),
        .D(p_6_out),
        .\Q_reg_reg[4]_0 (p_4_out),
        .wr_clk(wr_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized4 \gnxpm_cdc.gsync_stage[3].rd_stg_inst 
       (.D(p_7_out),
        .\Q_reg_reg[4]_0 (p_5_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized5 \gnxpm_cdc.gsync_stage[3].wr_stg_inst 
       (.AR(AR),
        .D(p_8_out),
        .\Q_reg_reg[4]_0 (p_6_out),
        .wr_clk(wr_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized6 \gnxpm_cdc.gsync_stage[4].rd_stg_inst 
       (.D(p_0_out),
        .\Q_reg_reg[4]_0 (p_7_out),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .out(out),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized7 \gnxpm_cdc.gsync_stage[4].wr_stg_inst 
       (.AR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ),
        .\Q_reg_reg[4]_0 (p_8_out),
        .out(p_10_out),
        .wr_clk(wr_clk));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__3/i__n_0 ),
        .Q(ram_full_i_reg_0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__4/i__n_0 ),
        .Q(ram_full_i_reg_0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\_inferred__5/i__n_0 ),
        .Q(ram_full_i_reg_0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gnxpm_cdc.gsync_stage[4].wr_stg_inst_n_5 ),
        .Q(ram_full_i_reg_0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_bin_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(p_10_out[4]),
        .Q(ram_full_i_reg_0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc1.count_d2_reg[3] [0]),
        .Q(rd_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc1.count_d2_reg[3] [1]),
        .Q(rd_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc1.count_d2_reg[3] [2]),
        .Q(rd_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc1.count_d2_reg[3] [3]),
        .Q(rd_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.rd_pntr_gc_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\gc1.count_d2_reg[4] [3]),
        .Q(rd_pntr_gc[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(D),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(gray2bin[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(p_0_out),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_bin_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(out[4]),
        .Q(Q[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[0]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [0]),
        .I1(\gic0.gc0.count_d2_reg[4] [1]),
        .O(bin2gray[0]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[1]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [1]),
        .I1(\gic0.gc0.count_d2_reg[4] [2]),
        .O(bin2gray[1]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[2]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [2]),
        .I1(\gic0.gc0.count_d2_reg[4] [3]),
        .O(bin2gray[2]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_gc[3]_i_1 
       (.I0(\gic0.gc0.count_d2_reg[4] [3]),
        .I1(\gic0.gc0.count_d2_reg[4] [4]),
        .O(bin2gray[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[0]),
        .Q(wr_pntr_gc[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[1]),
        .Q(wr_pntr_gc[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[2]),
        .Q(wr_pntr_gc[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(bin2gray[3]),
        .Q(wr_pntr_gc[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gnxpm_cdc.wr_pntr_gc_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\gic0.gc0.count_d2_reg[4] [4]),
        .Q(wr_pntr_gc[4]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_5
       (.I0(Q[2]),
        .I1(\gc1.count_d2_reg[4] [2]),
        .I2(Q[1]),
        .I3(\gc1.count_d2_reg[4] [1]),
        .I4(\gc1.count_d2_reg[4] [0]),
        .I5(Q[0]),
        .O(ram_empty_i_reg));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_full_i_i_2
       (.I0(ram_full_i_reg_0[3]),
        .I1(\gic0.gc0.count_reg[3] [2]),
        .I2(ram_full_i_reg_0[2]),
        .I3(\gic0.gc0.count_reg[3] [1]),
        .I4(\gic0.gc0.count_reg[3] [0]),
        .I5(ram_full_i_reg_0[1]),
        .O(ram_full_i_reg));
endmodule

module design_1_axi_perf_mon_0_0_dmem
   (Q,
    wr_clk,
    E,
    din,
    \gc1.count_d2_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    rd_clk,
    AR);
  output [2:0]Q;
  input wr_clk;
  input [0:0]E;
  input [2:0]din;
  input [4:0]\gc1.count_d2_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input rd_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]Q;
  wire RAM_reg_0_31_0_2_n_0;
  wire RAM_reg_0_31_0_2_n_1;
  wire RAM_reg_0_31_0_2_n_3;
  wire [2:0]din;
  wire [4:0]\gc1.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_clk;
  wire wr_clk;
  wire [1:1]NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOE_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOF_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOG_UNCONNECTED;
  wire [1:0]NLW_RAM_reg_0_31_0_2_DOH_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "" *) 
  RAM32M16 RAM_reg_0_31_0_2
       (.ADDRA(\gc1.count_d2_reg[4] ),
        .ADDRB(\gc1.count_d2_reg[4] ),
        .ADDRC(\gc1.count_d2_reg[4] ),
        .ADDRD(\gc1.count_d2_reg[4] ),
        .ADDRE(\gc1.count_d2_reg[4] ),
        .ADDRF(\gc1.count_d2_reg[4] ),
        .ADDRG(\gc1.count_d2_reg[4] ),
        .ADDRH(\gic0.gc0.count_d2_reg[4] ),
        .DIA(din[1:0]),
        .DIB({1'b0,din[2]}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DIE({1'b0,1'b0}),
        .DIF({1'b0,1'b0}),
        .DIG({1'b0,1'b0}),
        .DIH({1'b0,1'b0}),
        .DOA({RAM_reg_0_31_0_2_n_0,RAM_reg_0_31_0_2_n_1}),
        .DOB({NLW_RAM_reg_0_31_0_2_DOB_UNCONNECTED[1],RAM_reg_0_31_0_2_n_3}),
        .DOC(NLW_RAM_reg_0_31_0_2_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_RAM_reg_0_31_0_2_DOD_UNCONNECTED[1:0]),
        .DOE(NLW_RAM_reg_0_31_0_2_DOE_UNCONNECTED[1:0]),
        .DOF(NLW_RAM_reg_0_31_0_2_DOF_UNCONNECTED[1:0]),
        .DOG(NLW_RAM_reg_0_31_0_2_DOG_UNCONNECTED[1:0]),
        .DOH(NLW_RAM_reg_0_31_0_2_DOH_UNCONNECTED[1:0]),
        .WCLK(wr_clk),
        .WE(E));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .CLR(AR),
        .D(RAM_reg_0_31_0_2_n_1),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .CLR(AR),
        .D(RAM_reg_0_31_0_2_n_0),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gpr1.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[1] ),
        .CLR(AR),
        .D(RAM_reg_0_31_0_2_n_3),
        .Q(Q[2]));
endmodule

module design_1_axi_perf_mon_0_0_fifo_generator_ramfifo
   (empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rst,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [2:0]dout;
  input rd_clk;
  input wr_clk;
  input rst;
  input [2:0]din;
  input rd_en;
  input wr_en;

  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire \gntv_or_sync_fifo.gcx.clkx_n_11 ;
  wire \gntv_or_sync_fifo.gcx.clkx_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_3 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_4 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_5 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_6 ;
  wire [0:0]gray2bin;
  wire [4:0]p_0_out_0;
  wire [4:0]p_12_out;
  wire p_18_out;
  wire [4:0]p_22_out;
  wire [4:0]p_23_out;
  wire p_5_out;
  wire [4:0]p_9_out;
  wire ram_rd_en_i;
  wire rd_clk;
  wire rd_en;
  wire [2:0]rd_rst_i;
  wire rst;
  wire rst_full_ff_i;
  wire rstblk_n_6;
  wire wr_clk;
  wire wr_en;
  wire [3:1]wr_pntr_plus2;
  wire [1:0]wr_rst_i;

  design_1_axi_perf_mon_0_0_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.AR(wr_rst_i[0]),
        .D(gray2bin),
        .Q(p_22_out),
        .\gc1.count_d2_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\gc1.count_d2_reg[4] ({p_0_out_0[4],p_0_out_0[2:0]}),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gic0.gc0.count_reg[3] (wr_pntr_plus2),
        .\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] (rd_rst_i[1]),
        .out(p_9_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .ram_full_i_reg(\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .ram_full_i_reg_0(p_23_out),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  LUT5 #(
    .INIT(32'h96696996)) 
    \gntv_or_sync_fifo.gcx.clkx/ 
       (.I0(p_9_out[2]),
        .I1(p_9_out[0]),
        .I2(p_9_out[1]),
        .I3(p_9_out[4]),
        .I4(p_9_out[3]),
        .O(gray2bin));
  design_1_axi_perf_mon_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.AR(rd_rst_i[2]),
        .E(p_5_out),
        .Q(p_22_out),
        .empty(empty),
        .\gc1.count_reg[0] (ram_rd_en_i),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] ({\gntv_or_sync_fifo.gl0.rd_n_3 ,\gntv_or_sync_fifo.gl0.rd_n_4 ,\gntv_or_sync_fifo.gl0.rd_n_5 ,\gntv_or_sync_fifo.gl0.rd_n_6 }),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (p_0_out_0),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gntv_or_sync_fifo.gcx.clkx_n_5 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_axi_perf_mon_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.AR(wr_rst_i[1]),
        .E(p_18_out),
        .Q(wr_pntr_plus2),
        .WR_RST_BUSY(rstblk_n_6),
        .full(full),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gntv_or_sync_fifo.gcx.clkx_n_11 ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (p_23_out),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (p_12_out),
        .out(rst_full_ff_i),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_perf_mon_0_0_memory \gntv_or_sync_fifo.mem 
       (.AR(rd_rst_i[0]),
        .E(p_18_out),
        .din(din),
        .dout(dout),
        .\gc1.count_d2_reg[4] (p_0_out_0),
        .\gic0.gc0.count_d2_reg[4] (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[0] (p_5_out),
        .\gpregsm1.curr_fwft_state_reg[1] (ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  design_1_axi_perf_mon_0_0_reset_blk_ramfifo rstblk
       (.\gc1.count_reg[0] (rd_rst_i),
        .\grstd1.grst_full.grst_f.rst_d3_reg_0 (rst_full_ff_i),
        .out(wr_rst_i),
        .ram_full_i_reg(rstblk_n_6),
        .rd_clk(rd_clk),
        .rst(rst),
        .wr_clk(wr_clk));
endmodule

module design_1_axi_perf_mon_0_0_fifo_generator_top
   (empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rst,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [2:0]dout;
  input rd_clk;
  input wr_clk;
  input rst;
  input [2:0]din;
  input rd_en;
  input wr_en;

  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  design_1_axi_perf_mon_0_0_fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "64" *) (* C_AXIS_TDEST_WIDTH = "4" *) 
(* C_AXIS_TID_WIDTH = "8" *) (* C_AXIS_TKEEP_WIDTH = "4" *) (* C_AXIS_TSTRB_WIDTH = "4" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "4" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "10" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "3" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "32" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "3" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynquplus" *) (* C_FULL_FLAGS_RST_VAL = "1" *) (* C_HAS_ALMOST_EMPTY = "1" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "0" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "0" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "0" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "1" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "1" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "1" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "2" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x72" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "512x36" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "512x36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "512x36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "13" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "12" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "5" *) 
(* C_RD_DEPTH = "32" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "5" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "4" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "5" *) 
(* C_WR_DEPTH = "32" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "5" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) 
module design_1_axi_perf_mon_0_0_fifo_generator_v13_1_2
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [2:0]din;
  input wr_en;
  input rd_en;
  input [4:0]prog_empty_thresh;
  input [4:0]prog_empty_thresh_assert;
  input [4:0]prog_empty_thresh_negate;
  input [4:0]prog_full_thresh;
  input [4:0]prog_full_thresh_assert;
  input [4:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [2:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [9:0]data_count;
  output [4:0]rd_data_count;
  output [4:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [3:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [3:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [3:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [3:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [3:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [3:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [63:0]s_axis_tdata;
  input [3:0]s_axis_tstrb;
  input [3:0]s_axis_tkeep;
  input s_axis_tlast;
  input [7:0]s_axis_tid;
  input [3:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [63:0]m_axis_tdata;
  output [3:0]m_axis_tstrb;
  output [3:0]m_axis_tkeep;
  output m_axis_tlast;
  output [7:0]m_axis_tid;
  output [3:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const0> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const0> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const0> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const0> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const0> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const0> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[9] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[3] = \<const0> ;
  assign m_axi_arid[2] = \<const0> ;
  assign m_axi_arid[1] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[3] = \<const0> ;
  assign m_axi_awid[2] = \<const0> ;
  assign m_axi_awid[1] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[3] = \<const0> ;
  assign m_axi_wid[2] = \<const0> ;
  assign m_axi_wid[1] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[63] = \<const0> ;
  assign m_axis_tdata[62] = \<const0> ;
  assign m_axis_tdata[61] = \<const0> ;
  assign m_axis_tdata[60] = \<const0> ;
  assign m_axis_tdata[59] = \<const0> ;
  assign m_axis_tdata[58] = \<const0> ;
  assign m_axis_tdata[57] = \<const0> ;
  assign m_axis_tdata[56] = \<const0> ;
  assign m_axis_tdata[55] = \<const0> ;
  assign m_axis_tdata[54] = \<const0> ;
  assign m_axis_tdata[53] = \<const0> ;
  assign m_axis_tdata[52] = \<const0> ;
  assign m_axis_tdata[51] = \<const0> ;
  assign m_axis_tdata[50] = \<const0> ;
  assign m_axis_tdata[49] = \<const0> ;
  assign m_axis_tdata[48] = \<const0> ;
  assign m_axis_tdata[47] = \<const0> ;
  assign m_axis_tdata[46] = \<const0> ;
  assign m_axis_tdata[45] = \<const0> ;
  assign m_axis_tdata[44] = \<const0> ;
  assign m_axis_tdata[43] = \<const0> ;
  assign m_axis_tdata[42] = \<const0> ;
  assign m_axis_tdata[41] = \<const0> ;
  assign m_axis_tdata[40] = \<const0> ;
  assign m_axis_tdata[39] = \<const0> ;
  assign m_axis_tdata[38] = \<const0> ;
  assign m_axis_tdata[37] = \<const0> ;
  assign m_axis_tdata[36] = \<const0> ;
  assign m_axis_tdata[35] = \<const0> ;
  assign m_axis_tdata[34] = \<const0> ;
  assign m_axis_tdata[33] = \<const0> ;
  assign m_axis_tdata[32] = \<const0> ;
  assign m_axis_tdata[31] = \<const0> ;
  assign m_axis_tdata[30] = \<const0> ;
  assign m_axis_tdata[29] = \<const0> ;
  assign m_axis_tdata[28] = \<const0> ;
  assign m_axis_tdata[27] = \<const0> ;
  assign m_axis_tdata[26] = \<const0> ;
  assign m_axis_tdata[25] = \<const0> ;
  assign m_axis_tdata[24] = \<const0> ;
  assign m_axis_tdata[23] = \<const0> ;
  assign m_axis_tdata[22] = \<const0> ;
  assign m_axis_tdata[21] = \<const0> ;
  assign m_axis_tdata[20] = \<const0> ;
  assign m_axis_tdata[19] = \<const0> ;
  assign m_axis_tdata[18] = \<const0> ;
  assign m_axis_tdata[17] = \<const0> ;
  assign m_axis_tdata[16] = \<const0> ;
  assign m_axis_tdata[15] = \<const0> ;
  assign m_axis_tdata[14] = \<const0> ;
  assign m_axis_tdata[13] = \<const0> ;
  assign m_axis_tdata[12] = \<const0> ;
  assign m_axis_tdata[11] = \<const0> ;
  assign m_axis_tdata[10] = \<const0> ;
  assign m_axis_tdata[9] = \<const0> ;
  assign m_axis_tdata[8] = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[3] = \<const0> ;
  assign m_axis_tdest[2] = \<const0> ;
  assign m_axis_tdest[1] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[7] = \<const0> ;
  assign m_axis_tid[6] = \<const0> ;
  assign m_axis_tid[5] = \<const0> ;
  assign m_axis_tid[4] = \<const0> ;
  assign m_axis_tid[3] = \<const0> ;
  assign m_axis_tid[2] = \<const0> ;
  assign m_axis_tid[1] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[3] = \<const0> ;
  assign m_axis_tkeep[2] = \<const0> ;
  assign m_axis_tkeep[1] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[3] = \<const0> ;
  assign m_axis_tstrb[2] = \<const0> ;
  assign m_axis_tstrb[1] = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  design_1_axi_perf_mon_0_0_fifo_generator_v13_1_2_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module design_1_axi_perf_mon_0_0_fifo_generator_v13_1_2_synth
   (empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    rst,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [2:0]dout;
  input rd_clk;
  input wr_clk;
  input rst;
  input [2:0]din;
  input rd_en;
  input wr_en;

  wire [2:0]din;
  wire [2:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire rst;
  wire wr_clk;
  wire wr_en;

  design_1_axi_perf_mon_0_0_fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .rst(rst),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

module design_1_axi_perf_mon_0_0_memory
   (dout,
    wr_clk,
    E,
    din,
    \gc1.count_d2_reg[4] ,
    \gic0.gc0.count_d2_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    rd_clk,
    AR,
    \gpregsm1.curr_fwft_state_reg[0] );
  output [2:0]dout;
  input wr_clk;
  input [0:0]E;
  input [2:0]din;
  input [4:0]\gc1.count_d2_reg[4] ;
  input [4:0]\gic0.gc0.count_d2_reg[4] ;
  input [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  input rd_clk;
  input [0:0]AR;
  input [0:0]\gpregsm1.curr_fwft_state_reg[0] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]din;
  wire [2:0]dout;
  wire [2:0]dout_i;
  wire [4:0]\gc1.count_d2_reg[4] ;
  wire [4:0]\gic0.gc0.count_d2_reg[4] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[0] ;
  wire [0:0]\gpregsm1.curr_fwft_state_reg[1] ;
  wire rd_clk;
  wire wr_clk;

  design_1_axi_perf_mon_0_0_dmem \gdm.dm_gen.dm 
       (.AR(AR),
        .E(E),
        .Q(dout_i),
        .din(din),
        .\gc1.count_d2_reg[4] (\gc1.count_d2_reg[4] ),
        .\gic0.gc0.count_d2_reg[4] (\gic0.gc0.count_d2_reg[4] ),
        .\gpregsm1.curr_fwft_state_reg[1] (\gpregsm1.curr_fwft_state_reg[1] ),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(dout_i[0]),
        .Q(dout[0]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(dout_i[1]),
        .Q(dout[1]));
  FDCE #(
    .INIT(1'b0)) 
    \goreg_dm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\gpregsm1.curr_fwft_state_reg[0] ),
        .CLR(AR),
        .D(dout_i[2]),
        .Q(dout[2]));
endmodule

module design_1_axi_perf_mon_0_0_rd_bin_cntr
   (ram_empty_i0,
    Q,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    \gnxpm_cdc.wr_pntr_bin_reg[4] ,
    \gpregsm1.curr_fwft_state_reg[1] ,
    \gnxpm_cdc.wr_pntr_bin_reg[2] ,
    E,
    rd_clk,
    AR);
  output ram_empty_i0;
  output [0:0]Q;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  input [4:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  input \gpregsm1.curr_fwft_state_reg[1] ;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  input [0:0]E;
  input rd_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire [4:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire \gpregsm1.curr_fwft_state_reg[1] ;
  wire [4:0]plusOp;
  wire ram_empty_i0;
  wire ram_empty_i_i_3_n_0;
  wire ram_empty_i_i_4_n_0;
  wire rd_clk;
  wire [3:0]rd_pntr_plus1;
  wire [4:0]rd_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gc1.count[0]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .O(plusOp[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc1.count[1]_i_1 
       (.I0(rd_pntr_plus2[0]),
        .I1(rd_pntr_plus2[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc1.count[2]_i_1 
       (.I0(rd_pntr_plus2[1]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc1.count[3]_i_1 
       (.I0(rd_pntr_plus2[2]),
        .I1(rd_pntr_plus2[0]),
        .I2(rd_pntr_plus2[1]),
        .I3(rd_pntr_plus2[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc1.count[4]_i_1 
       (.I0(rd_pntr_plus2[3]),
        .I1(rd_pntr_plus2[1]),
        .I2(rd_pntr_plus2[0]),
        .I3(rd_pntr_plus2[2]),
        .I4(rd_pntr_plus2[4]),
        .O(plusOp[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gc1.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus2[0]),
        .PRE(AR),
        .Q(rd_pntr_plus1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus2[1]),
        .Q(rd_pntr_plus1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus2[2]),
        .Q(rd_pntr_plus1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus2[3]),
        .Q(rd_pntr_plus1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus2[4]),
        .Q(Q));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[0]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[1]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[2]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(rd_pntr_plus1[3]),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_d2_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(Q),
        .Q(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[0]),
        .Q(rd_pntr_plus2[0]));
  FDPE #(
    .INIT(1'b1)) 
    \gc1.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[1]),
        .PRE(AR),
        .Q(rd_pntr_plus2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[2]),
        .Q(rd_pntr_plus2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[3]),
        .Q(rd_pntr_plus2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gc1.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp[4]),
        .Q(rd_pntr_plus2[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[0]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [0]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[1]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [1]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[2]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [2]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [2]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_gc[3]_i_1 
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .O(\gnxpm_cdc.rd_pntr_gc_reg[3] [3]));
  LUT6 #(
    .INIT(64'hFFFF900090009000)) 
    ram_empty_i_i_1
       (.I0(rd_pntr_plus1[0]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [0]),
        .I2(\gpregsm1.curr_fwft_state_reg[1] ),
        .I3(ram_empty_i_i_3_n_0),
        .I4(ram_empty_i_i_4_n_0),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .O(ram_empty_i0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    ram_empty_i_i_3
       (.I0(rd_pntr_plus1[3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [3]),
        .I2(rd_pntr_plus1[2]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [2]),
        .I4(\gnxpm_cdc.wr_pntr_bin_reg[4] [1]),
        .I5(rd_pntr_plus1[1]),
        .O(ram_empty_i_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h9009)) 
    ram_empty_i_i_4
       (.I0(\gnxpm_cdc.rd_pntr_gc_reg[4] [3]),
        .I1(\gnxpm_cdc.wr_pntr_bin_reg[4] [3]),
        .I2(\gnxpm_cdc.rd_pntr_gc_reg[4] [4]),
        .I3(\gnxpm_cdc.wr_pntr_bin_reg[4] [4]),
        .O(ram_empty_i_i_4_n_0));
endmodule

module design_1_axi_perf_mon_0_0_rd_fwft
   (empty,
    E,
    ram_empty_i_reg,
    \gc1.count_reg[0] ,
    rd_clk,
    AR,
    rd_en,
    out,
    Q,
    \gnxpm_cdc.wr_pntr_bin_reg[4] );
  output empty;
  output [0:0]E;
  output ram_empty_i_reg;
  output [0:0]\gc1.count_reg[0] ;
  input rd_clk;
  input [0:0]AR;
  input rd_en;
  input out;
  input [0:0]Q;
  input [0:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0;
  wire [0:0]\gc1.count_reg[0] ;
  wire [0:0]\gnxpm_cdc.wr_pntr_bin_reg[4] ;
  wire [1:0]next_fwft_state;
  wire out;
  wire ram_empty_i_reg;
  wire rd_clk;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  LUT5 #(
    .INIT(32'hF8E0C0F0)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(out),
        .I2(aempty_fwft_fb_i),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(aempty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i0),
        .PRE(AR),
        .Q(aempty_fwft_i));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_i_i_1
       (.I0(empty_fwft_fb_i),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_i));
  LUT4 #(
    .INIT(16'h88EA)) 
    empty_fwft_fb_o_i_i_1
       (.I0(empty_fwft_fb_o_i),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .O(empty_fwft_fb_o_i0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i0),
        .PRE(AR),
        .Q(empty_fwft_fb_o_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i0),
        .PRE(AR),
        .Q(empty_fwft_i));
  LUT4 #(
    .INIT(16'h00DF)) 
    \gc1.count_d1[4]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(\gc1.count_reg[0] ));
  LUT3 #(
    .INIT(8'hD0)) 
    \goreg_dm.dout_i[2]_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .O(E));
  LUT3 #(
    .INIT(8'hAE)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(next_fwft_state[0]),
        .Q(user_valid));
  LUT6 #(
    .INIT(64'h00DF0000000000DF)) 
    ram_empty_i_i_2
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(out),
        .I4(Q),
        .I5(\gnxpm_cdc.wr_pntr_bin_reg[4] ),
        .O(ram_empty_i_reg));
endmodule

module design_1_axi_perf_mon_0_0_rd_logic
   (empty,
    E,
    \gc1.count_reg[0] ,
    \gnxpm_cdc.rd_pntr_gc_reg[3] ,
    \gnxpm_cdc.rd_pntr_gc_reg[4] ,
    rd_clk,
    AR,
    rd_en,
    Q,
    \gnxpm_cdc.wr_pntr_bin_reg[2] );
  output empty;
  output [0:0]E;
  output [0:0]\gc1.count_reg[0] ;
  output [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  output [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  input rd_clk;
  input [0:0]AR;
  input rd_en;
  input [4:0]Q;
  input \gnxpm_cdc.wr_pntr_bin_reg[2] ;

  wire [0:0]AR;
  wire [0:0]E;
  wire [4:0]Q;
  wire empty;
  wire [0:0]\gc1.count_reg[0] ;
  wire [3:0]\gnxpm_cdc.rd_pntr_gc_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_gc_reg[4] ;
  wire \gnxpm_cdc.wr_pntr_bin_reg[2] ;
  wire \gr1.gr1_int.rfwft_n_2 ;
  wire p_2_out;
  wire ram_empty_i0;
  wire rd_clk;
  wire rd_en;
  wire [4:4]rd_pntr_plus1;

  design_1_axi_perf_mon_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.AR(AR),
        .E(E),
        .Q(rd_pntr_plus1),
        .empty(empty),
        .\gc1.count_reg[0] (\gc1.count_reg[0] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (Q[4]),
        .out(p_2_out),
        .ram_empty_i_reg(\gr1.gr1_int.rfwft_n_2 ),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  design_1_axi_perf_mon_0_0_rd_status_flags_as \gras.rsts 
       (.AR(AR),
        .out(p_2_out),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_rd_bin_cntr rpntr
       (.AR(AR),
        .E(\gc1.count_reg[0] ),
        .Q(rd_pntr_plus1),
        .\gnxpm_cdc.rd_pntr_gc_reg[3] (\gnxpm_cdc.rd_pntr_gc_reg[3] ),
        .\gnxpm_cdc.rd_pntr_gc_reg[4] (\gnxpm_cdc.rd_pntr_gc_reg[4] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[2] (\gnxpm_cdc.wr_pntr_bin_reg[2] ),
        .\gnxpm_cdc.wr_pntr_bin_reg[4] (Q),
        .\gpregsm1.curr_fwft_state_reg[1] (\gr1.gr1_int.rfwft_n_2 ),
        .ram_empty_i0(ram_empty_i0),
        .rd_clk(rd_clk));
endmodule

module design_1_axi_perf_mon_0_0_rd_status_flags_as
   (out,
    ram_empty_i0,
    rd_clk,
    AR);
  output out;
  input ram_empty_i0;
  input rd_clk;
  input [0:0]AR;

  wire [0:0]AR;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i0;
  wire rd_clk;

  assign out = ram_empty_fb_i;
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(AR),
        .Q(ram_empty_fb_i));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(ram_empty_i0),
        .PRE(AR),
        .Q(ram_empty_i));
endmodule

module design_1_axi_perf_mon_0_0_reset_blk_ramfifo
   (out,
    \gc1.count_reg[0] ,
    \grstd1.grst_full.grst_f.rst_d3_reg_0 ,
    ram_full_i_reg,
    rd_clk,
    wr_clk,
    rst);
  output [1:0]out;
  output [2:0]\gc1.count_reg[0] ;
  output \grstd1.grst_full.grst_f.rst_d3_reg_0 ;
  output ram_full_i_reg;
  input rd_clk;
  input wr_clk;
  input rst;

  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ;
  wire \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_7_out;
  wire p_8_out;
  wire p_9_out;
  wire rd_clk;
  wire rd_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]rd_rst_reg;
  wire rst;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_d3;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_rd_reg2;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg1;
  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;
  wire wr_clk;
  wire wr_rst_asreg;
  (* DONT_TOUCH *) wire [2:0]wr_rst_reg;

  assign \gc1.count_reg[0] [2:0] = rd_rst_reg;
  assign \grstd1.grst_full.grst_f.rst_d3_reg_0  = rst_d2;
  assign out[1:0] = wr_rst_reg[1:0];
  assign ram_full_i_reg = rst_d3;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_wr_reg2),
        .Q(rst_d1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d1),
        .PRE(rst_wr_reg2),
        .Q(rst_d2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b1)) 
    \grstd1.grst_full.grst_f.rst_d3_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_d2),
        .PRE(rst_wr_reg2),
        .Q(rst_d3));
  design_1_axi_perf_mon_0_0_synchronizer_ff \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst 
       (.in0(rd_rst_asreg),
        .out(p_7_out),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff_4 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst 
       (.in0(wr_rst_asreg),
        .out(p_8_out),
        .wr_clk(wr_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff_5 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_9_out),
        .in0(rd_rst_asreg),
        .out(p_7_out),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff_6 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst 
       (.AS(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .\Q_reg_reg[0]_0 (p_10_out),
        .in0(wr_rst_asreg),
        .out(p_8_out),
        .wr_clk(wr_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff_7 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst 
       (.\Q_reg_reg[0]_0 (p_9_out),
        .in0(rd_rst_asreg),
        .\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .out(p_11_out),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff_8 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst 
       (.\Q_reg_reg[0]_0 (p_10_out),
        .in0(wr_rst_asreg),
        .\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg (\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .out(p_12_out),
        .wr_clk(wr_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff_9 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].rrst_inst 
       (.out(p_11_out),
        .rd_clk(rd_clk));
  design_1_axi_perf_mon_0_0_synchronizer_ff_10 \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[4].wrst_inst 
       (.out(p_12_out),
        .wr_clk(wr_clk));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst_n_1 ),
        .PRE(rst_rd_reg2),
        .Q(rd_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_1 ),
        .Q(rd_rst_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg1_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_rd_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_rd_reg2_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(rst_rd_reg1),
        .PRE(rst),
        .Q(rst_rd_reg2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg1_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst),
        .Q(rst_wr_reg1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDPE #(
    .INIT(1'b0)) 
    \ngwrdrst.grst.g7serrst.rst_wr_reg2_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(rst_wr_reg1),
        .PRE(rst),
        .Q(rst_wr_reg2));
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst_n_1 ),
        .PRE(rst_wr_reg2),
        .Q(wr_rst_asreg));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[0]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(\ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_1 ),
        .Q(wr_rst_reg[2]));
endmodule

module design_1_axi_perf_mon_0_0_synchronizer_ff
   (out,
    in0,
    rd_clk);
  output out;
  input [0:0]in0;
  input rd_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire rd_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff_10
   (out,
    wr_clk);
  input out;
  input wr_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire wr_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff_4
   (out,
    in0,
    wr_clk);
  output out;
  input [0:0]in0;
  input wr_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire wr_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(in0),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff_5
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    rd_clk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input rd_clk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire rd_clk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff_6
   (\Q_reg_reg[0]_0 ,
    AS,
    out,
    wr_clk,
    in0);
  output \Q_reg_reg[0]_0 ;
  output [0:0]AS;
  input out;
  input wr_clk;
  input [0:0]in0;

  wire [0:0]AS;
  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire [0:0]in0;
  wire out;
  wire wr_clk;

  assign \Q_reg_reg[0]_0  = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(AS));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff_7
   (out,
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    rd_clk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input rd_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ;
  wire rd_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.rd_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.rd_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff_8
   (out,
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ,
    \Q_reg_reg[0]_0 ,
    wr_clk,
    in0);
  output out;
  output \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  input \Q_reg_reg[0]_0 ;
  input wr_clk;
  input [0:0]in0;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire \Q_reg_reg[0]_0 ;
  wire [0:0]in0;
  wire \ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ;
  wire wr_clk;

  assign out = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .D(\Q_reg_reg[0]_0 ),
        .Q(Q_reg),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1 
       (.I0(in0),
        .I1(Q_reg),
        .O(\ngwrdrst.grst.g7serrst.wr_rst_asreg_reg ));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff_9
   (out,
    rd_clk);
  input out;
  input rd_clk;

  (* async_reg = "true" *) (* msgon = "true" *) wire Q_reg;
  wire out;
  wire rd_clk;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDRE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(out),
        .Q(Q_reg),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized0
   (D,
    Q,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]Q;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized1
   (D,
    Q,
    wr_clk,
    AR);
  output [4:0]D;
  input [4:0]Q;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [4:0]Q;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire wr_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(Q[4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized2
   (D,
    \Q_reg_reg[4]_0 ,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized3
   (D,
    \Q_reg_reg[4]_0 ,
    wr_clk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire wr_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized4
   (D,
    \Q_reg_reg[4]_0 ,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized5
   (D,
    \Q_reg_reg[4]_0 ,
    wr_clk,
    AR);
  output [4:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire wr_clk;

  assign D[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized6
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    rd_clk,
    \ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] );
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input rd_clk;
  input [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;

  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire [0:0]\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ;
  wire rd_clk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(rd_clk),
        .CE(1'b1),
        .CLR(\ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1] ),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.wr_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

(* ORIG_REF_NAME = "synchronizer_ff" *) 
module design_1_axi_perf_mon_0_0_synchronizer_ff__parameterized7
   (out,
    D,
    \Q_reg_reg[4]_0 ,
    wr_clk,
    AR);
  output [4:0]out;
  output [0:0]D;
  input [4:0]\Q_reg_reg[4]_0 ;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]D;
  (* async_reg = "true" *) (* msgon = "true" *) wire [4:0]Q_reg;
  wire [4:0]\Q_reg_reg[4]_0 ;
  wire wr_clk;

  assign out[4:0] = Q_reg;
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[0] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [0]),
        .Q(Q_reg[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[1] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [1]),
        .Q(Q_reg[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[2] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [2]),
        .Q(Q_reg[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[3] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [3]),
        .Q(Q_reg[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* msgon = "true" *) 
  FDCE #(
    .INIT(1'b0)) 
    \Q_reg_reg[4] 
       (.C(wr_clk),
        .CE(1'b1),
        .CLR(AR),
        .D(\Q_reg_reg[4]_0 [4]),
        .Q(Q_reg[4]));
  LUT2 #(
    .INIT(4'h6)) 
    \gnxpm_cdc.rd_pntr_bin[3]_i_1 
       (.I0(Q_reg[3]),
        .I1(Q_reg[4]),
        .O(D));
endmodule

module design_1_axi_perf_mon_0_0_wr_bin_cntr
   (Q,
    ram_full_i_reg,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    ram_full_fb_i_reg,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    WR_RST_BUSY,
    E,
    wr_clk,
    AR);
  output [3:0]Q;
  output ram_full_i_reg;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input ram_full_fb_i_reg;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input WR_RST_BUSY;
  input [0:0]E;
  input wr_clk;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [3:0]Q;
  wire WR_RST_BUSY;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire [4:0]p_13_out;
  wire [4:0]plusOp__0;
  wire ram_full_fb_i_reg;
  wire ram_full_i_i_4_n_0;
  wire ram_full_i_i_5_n_0;
  wire ram_full_i_i_6_n_0;
  wire ram_full_i_i_7_n_0;
  wire ram_full_i_reg;
  wire wr_clk;
  wire [0:0]wr_pntr_plus2;

  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(wr_pntr_plus2),
        .O(plusOp__0[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(wr_pntr_plus2),
        .I1(Q[0]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(wr_pntr_plus2),
        .I2(Q[1]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(wr_pntr_plus2),
        .I2(Q[0]),
        .I3(Q[2]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(wr_pntr_plus2),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(plusOp__0[4]));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus2),
        .PRE(AR),
        .Q(p_13_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[0]),
        .Q(p_13_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[1]),
        .Q(p_13_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[2]),
        .Q(p_13_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(Q[3]),
        .Q(p_13_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[0]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[1]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[2]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[3]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(p_13_out[4]),
        .Q(\gnxpm_cdc.wr_pntr_gc_reg[4] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[0]),
        .Q(wr_pntr_plus2));
  FDPE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .PRE(AR),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[2]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[3]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .CLR(AR),
        .D(plusOp__0[4]),
        .Q(Q[3]));
  LUT6 #(
    .INIT(64'hFF80808080808080)) 
    ram_full_i_i_1
       (.I0(\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .I1(ram_full_fb_i_reg),
        .I2(ram_full_i_i_4_n_0),
        .I3(ram_full_i_i_5_n_0),
        .I4(ram_full_i_i_6_n_0),
        .I5(ram_full_i_i_7_n_0),
        .O(ram_full_i_reg));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_4
       (.I0(wr_pntr_plus2),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4] [0]),
        .I2(WR_RST_BUSY),
        .O(ram_full_i_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h09)) 
    ram_full_i_i_5
       (.I0(p_13_out[4]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4] [4]),
        .I2(WR_RST_BUSY),
        .O(ram_full_i_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_6
       (.I0(p_13_out[0]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4] [0]),
        .I2(p_13_out[1]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4] [1]),
        .O(ram_full_i_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    ram_full_i_i_7
       (.I0(p_13_out[2]),
        .I1(\gnxpm_cdc.rd_pntr_bin_reg[4] [2]),
        .I2(p_13_out[3]),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4] [3]),
        .O(ram_full_i_i_7_n_0));
endmodule

module design_1_axi_perf_mon_0_0_wr_logic
   (full,
    Q,
    E,
    \gnxpm_cdc.wr_pntr_gc_reg[4] ,
    wr_clk,
    out,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    wr_en,
    \gnxpm_cdc.rd_pntr_bin_reg[4] ,
    WR_RST_BUSY,
    AR);
  output full;
  output [2:0]Q;
  output [0:0]E;
  output [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  input wr_clk;
  input out;
  input \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input wr_en;
  input [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4] ;
  input WR_RST_BUSY;
  input [0:0]AR;

  wire [0:0]AR;
  wire [0:0]E;
  wire [2:0]Q;
  wire WR_RST_BUSY;
  wire full;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [4:0]\gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire [4:0]\gnxpm_cdc.wr_pntr_gc_reg[4] ;
  wire \gwas.wsts_n_1 ;
  wire out;
  wire wpntr_n_4;
  wire wr_clk;
  wire wr_en;
  wire [4:4]wr_pntr_plus2;

  design_1_axi_perf_mon_0_0_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .Q(wr_pntr_plus2),
        .full(full),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (wpntr_n_4),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] [4]),
        .out(out),
        .ram_full_i_reg_0(\gwas.wsts_n_1 ),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  design_1_axi_perf_mon_0_0_wr_bin_cntr wpntr
       (.AR(AR),
        .E(E),
        .Q({wr_pntr_plus2,Q}),
        .WR_RST_BUSY(WR_RST_BUSY),
        .\gnxpm_cdc.rd_pntr_bin_reg[3] (\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .\gnxpm_cdc.rd_pntr_bin_reg[4] (\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .\gnxpm_cdc.wr_pntr_gc_reg[4] (\gnxpm_cdc.wr_pntr_gc_reg[4] ),
        .ram_full_fb_i_reg(\gwas.wsts_n_1 ),
        .ram_full_i_reg(wpntr_n_4),
        .wr_clk(wr_clk));
endmodule

module design_1_axi_perf_mon_0_0_wr_status_flags_as
   (full,
    ram_full_i_reg_0,
    E,
    \gnxpm_cdc.rd_pntr_bin_reg[3] ,
    wr_clk,
    out,
    wr_en,
    Q,
    \gnxpm_cdc.rd_pntr_bin_reg[4] );
  output full;
  output ram_full_i_reg_0;
  output [0:0]E;
  input \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  input wr_clk;
  input out;
  input wr_en;
  input [0:0]Q;
  input [0:0]\gnxpm_cdc.rd_pntr_bin_reg[4] ;

  wire [0:0]E;
  wire [0:0]Q;
  wire \gnxpm_cdc.rd_pntr_bin_reg[3] ;
  wire [0:0]\gnxpm_cdc.rd_pntr_bin_reg[4] ;
  wire out;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire ram_full_i_reg_0;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \gic0.gc0.count_d1[4]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .PRE(out),
        .Q(ram_full_fb_i));
  LUT4 #(
    .INIT(16'h4004)) 
    ram_full_i_i_3
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(Q),
        .I3(\gnxpm_cdc.rd_pntr_bin_reg[4] ),
        .O(ram_full_i_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDPE #(
    .INIT(1'b1)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(\gnxpm_cdc.rd_pntr_bin_reg[3] ),
        .PRE(out),
        .Q(ram_full_i));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
