vendor_name = ModelSim
source_file = 1, /home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_sin_procesos.vhd
source_file = 1, /home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/Waveform.vwf
source_file = 1, /home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/sumador_completo_con_procesos.vhd
source_file = 1, /home/juane_lezca/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/juane_lezca/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/juane_lezca/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/juane_lezca/intelFPGA_lite/22.1std/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/juane_lezca/Documentos/ingenieria/FPGA/ejercicio 4 guia 5a/db/sumador_completo.cbx.xml
design_name = hard_block
design_name = sumador_completo_sin_procesos
instance = comp, \SUM~output\, SUM~output, sumador_completo_sin_procesos, 1
instance = comp, \Cout~output\, Cout~output, sumador_completo_sin_procesos, 1
instance = comp, \Cin~input\, Cin~input, sumador_completo_sin_procesos, 1
instance = comp, \B~input\, B~input, sumador_completo_sin_procesos, 1
instance = comp, \A~input\, A~input, sumador_completo_sin_procesos, 1
instance = comp, \SUM~0\, SUM~0, sumador_completo_sin_procesos, 1
instance = comp, \Cout~0\, Cout~0, sumador_completo_sin_procesos, 1
