// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="srcnn_srcnn,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=845295646,HLS_SYN_TPT=none,HLS_SYN_MEM=13708,HLS_SYN_DSP=0,HLS_SYN_FF=7028,HLS_SYN_LUT=16200,HLS_VERSION=2023_1}" *)

module srcnn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_ftmap_address0,
        input_ftmap_ce0,
        input_ftmap_q0,
        conv1_weights_address0,
        conv1_weights_ce0,
        conv1_weights_q0,
        conv1_biases_address0,
        conv1_biases_ce0,
        conv1_biases_q0,
        conv2_weights_address0,
        conv2_weights_ce0,
        conv2_weights_q0,
        conv2_biases_address0,
        conv2_biases_ce0,
        conv2_biases_q0,
        conv3_weights_address0,
        conv3_weights_ce0,
        conv3_weights_q0,
        conv3_biases,
        output_ftmap_address0,
        output_ftmap_ce0,
        output_ftmap_we0,
        output_ftmap_d0,
        output_ftmap_q0
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] input_ftmap_address0;
output   input_ftmap_ce0;
input  [31:0] input_ftmap_q0;
output  [12:0] conv1_weights_address0;
output   conv1_weights_ce0;
input  [31:0] conv1_weights_q0;
output  [5:0] conv1_biases_address0;
output   conv1_biases_ce0;
input  [31:0] conv1_biases_q0;
output  [10:0] conv2_weights_address0;
output   conv2_weights_ce0;
input  [31:0] conv2_weights_q0;
output  [4:0] conv2_biases_address0;
output   conv2_biases_ce0;
input  [31:0] conv2_biases_q0;
output  [9:0] conv3_weights_address0;
output   conv3_weights_ce0;
input  [31:0] conv3_weights_q0;
input  [31:0] conv3_biases;
output  [15:0] output_ftmap_address0;
output   output_ftmap_ce0;
output   output_ftmap_we0;
output  [31:0] output_ftmap_d0;
input  [31:0] output_ftmap_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[15:0] output_ftmap_address0;
reg output_ftmap_ce0;
reg output_ftmap_we0;
reg[31:0] output_ftmap_d0;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0;
reg   [18:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0;
reg   [17:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
reg    srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
reg   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0;
wire   [31:0] srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0;
wire   [21:0] empty_62_fu_520_p2;
reg   [21:0] empty_62_reg_681;
wire    ap_CS_fsm_state2;
wire   [44:0] next_mul_fu_541_p2;
reg   [44:0] next_mul_reg_686;
wire   [0:0] exitcond63_fu_514_p2;
wire   [20:0] empty_64_fu_584_p2;
reg   [20:0] empty_64_reg_711;
wire    ap_CS_fsm_state4;
wire   [42:0] next_mul4_fu_593_p2;
reg   [42:0] next_mul4_reg_716;
wire   [0:0] exitcond52_fu_578_p2;
wire   [31:0] empty_67_fu_659_p1;
reg   [31:0] empty_67_reg_734;
wire    ap_CS_fsm_state10;
wire    grp_conv1_fu_406_ap_start;
wire    grp_conv1_fu_406_ap_done;
wire    grp_conv1_fu_406_ap_idle;
wire    grp_conv1_fu_406_ap_ready;
wire   [15:0] grp_conv1_fu_406_input_ftmap_address0;
wire    grp_conv1_fu_406_input_ftmap_ce0;
wire   [12:0] grp_conv1_fu_406_conv1_weights_address0;
wire    grp_conv1_fu_406_conv1_weights_ce0;
wire   [5:0] grp_conv1_fu_406_conv1_biases_address0;
wire    grp_conv1_fu_406_conv1_biases_ce0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0;
wire   [18:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
wire    grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
wire   [31:0] grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0;
wire   [31:0] grp_conv1_fu_406_grp_fu_739_p_din0;
wire   [31:0] grp_conv1_fu_406_grp_fu_739_p_din1;
wire   [1:0] grp_conv1_fu_406_grp_fu_739_p_opcode;
wire    grp_conv1_fu_406_grp_fu_739_p_ce;
wire   [31:0] grp_conv1_fu_406_grp_fu_743_p_din0;
wire   [31:0] grp_conv1_fu_406_grp_fu_743_p_din1;
wire    grp_conv1_fu_406_grp_fu_743_p_ce;
wire   [31:0] grp_conv1_fu_406_grp_fu_747_p_din0;
wire   [31:0] grp_conv1_fu_406_grp_fu_747_p_din1;
wire   [4:0] grp_conv1_fu_406_grp_fu_747_p_opcode;
wire    grp_conv1_fu_406_grp_fu_747_p_ce;
wire    grp_conv2_fu_432_ap_start;
wire    grp_conv2_fu_432_ap_done;
wire    grp_conv2_fu_432_ap_idle;
wire    grp_conv2_fu_432_ap_ready;
wire   [10:0] grp_conv2_fu_432_conv2_weights_address0;
wire    grp_conv2_fu_432_conv2_weights_ce0;
wire   [4:0] grp_conv2_fu_432_conv2_biases_address0;
wire    grp_conv2_fu_432_conv2_biases_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
wire   [18:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0;
wire   [17:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
wire    grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
wire   [31:0] grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0;
wire   [31:0] grp_conv2_fu_432_grp_fu_739_p_din0;
wire   [31:0] grp_conv2_fu_432_grp_fu_739_p_din1;
wire   [1:0] grp_conv2_fu_432_grp_fu_739_p_opcode;
wire    grp_conv2_fu_432_grp_fu_739_p_ce;
wire   [31:0] grp_conv2_fu_432_grp_fu_743_p_din0;
wire   [31:0] grp_conv2_fu_432_grp_fu_743_p_din1;
wire    grp_conv2_fu_432_grp_fu_743_p_ce;
wire   [31:0] grp_conv2_fu_432_grp_fu_747_p_din0;
wire   [31:0] grp_conv2_fu_432_grp_fu_747_p_din1;
wire   [4:0] grp_conv2_fu_432_grp_fu_747_p_opcode;
wire    grp_conv2_fu_432_grp_fu_747_p_ce;
wire    grp_conv3_fu_472_ap_start;
wire    grp_conv3_fu_472_ap_done;
wire    grp_conv3_fu_472_ap_idle;
wire    grp_conv3_fu_472_ap_ready;
wire   [9:0] grp_conv3_fu_472_conv3_weights_address0;
wire    grp_conv3_fu_472_conv3_weights_ce0;
wire   [15:0] grp_conv3_fu_472_output_ftmap_address0;
wire    grp_conv3_fu_472_output_ftmap_ce0;
wire    grp_conv3_fu_472_output_ftmap_we0;
wire   [31:0] grp_conv3_fu_472_output_ftmap_d0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
wire   [17:0] grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
wire    grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
wire   [31:0] grp_conv3_fu_472_grp_fu_739_p_din0;
wire   [31:0] grp_conv3_fu_472_grp_fu_739_p_din1;
wire   [1:0] grp_conv3_fu_472_grp_fu_739_p_opcode;
wire    grp_conv3_fu_472_grp_fu_739_p_ce;
wire   [31:0] grp_conv3_fu_472_grp_fu_743_p_din0;
wire   [31:0] grp_conv3_fu_472_grp_fu_743_p_din1;
wire    grp_conv3_fu_472_grp_fu_743_p_ce;
wire   [31:0] grp_conv3_fu_472_grp_fu_747_p_din0;
wire   [31:0] grp_conv3_fu_472_grp_fu_747_p_din1;
wire   [4:0] grp_conv3_fu_472_grp_fu_747_p_opcode;
wire    grp_conv3_fu_472_grp_fu_747_p_ce;
reg    grp_conv1_fu_406_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [0:0] exitcond1_fu_637_p2;
wire    ap_CS_fsm_state7;
reg    grp_conv2_fu_432_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
reg    grp_conv3_fu_472_ap_start_reg;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_fu_529_p1;
wire   [63:0] p_cast_fu_609_p1;
wire   [63:0] p_cast5_fu_649_p1;
reg   [44:0] phi_mul_fu_142;
wire    ap_CS_fsm_state3;
reg   [21:0] empty_fu_146;
reg   [42:0] phi_mul3_fu_150;
wire    ap_CS_fsm_state5;
reg   [20:0] empty_63_fu_154;
reg   [15:0] empty_65_fu_158;
wire   [15:0] empty_66_fu_643_p2;
wire   [2:0] p_cast1_fu_547_p4;
wire   [2:0] p_cast4_fu_599_p4;
wire   [31:0] grp_fu_739_p2;
reg   [31:0] grp_fu_739_p0;
reg   [31:0] grp_fu_739_p1;
reg    grp_fu_739_ce;
wire   [31:0] grp_fu_743_p2;
reg   [31:0] grp_fu_743_p0;
reg   [31:0] grp_fu_743_p1;
reg    grp_fu_743_ce;
wire   [0:0] grp_fu_747_p2;
reg   [31:0] grp_fu_747_p0;
reg   [31:0] grp_fu_747_p1;
reg    grp_fu_747_ce;
reg   [4:0] grp_fu_747_opcode;
reg   [10:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 grp_conv1_fu_406_ap_start_reg = 1'b0;
#0 grp_conv2_fu_432_ap_start_reg = 1'b0;
#0 grp_conv3_fu_472_ap_start_reg = 1'b0;
end

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 520200 ),
    .AddressWidth( 19 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0)
);

srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 260100 ),
    .AddressWidth( 18 ))
srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .ce0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .we0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0),
    .d0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0),
    .q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0)
);

srcnn_conv1 grp_conv1_fu_406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_fu_406_ap_start),
    .ap_done(grp_conv1_fu_406_ap_done),
    .ap_idle(grp_conv1_fu_406_ap_idle),
    .ap_ready(grp_conv1_fu_406_ap_ready),
    .input_ftmap_address0(grp_conv1_fu_406_input_ftmap_address0),
    .input_ftmap_ce0(grp_conv1_fu_406_input_ftmap_ce0),
    .input_ftmap_q0(input_ftmap_q0),
    .conv1_weights_address0(grp_conv1_fu_406_conv1_weights_address0),
    .conv1_weights_ce0(grp_conv1_fu_406_conv1_weights_ce0),
    .conv1_weights_q0(conv1_weights_q0),
    .conv1_biases_address0(grp_conv1_fu_406_conv1_biases_address0),
    .conv1_biases_ce0(grp_conv1_fu_406_conv1_biases_ce0),
    .conv1_biases_q0(conv1_biases_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0(grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0),
    .grp_fu_739_p_din0(grp_conv1_fu_406_grp_fu_739_p_din0),
    .grp_fu_739_p_din1(grp_conv1_fu_406_grp_fu_739_p_din1),
    .grp_fu_739_p_opcode(grp_conv1_fu_406_grp_fu_739_p_opcode),
    .grp_fu_739_p_dout0(grp_fu_739_p2),
    .grp_fu_739_p_ce(grp_conv1_fu_406_grp_fu_739_p_ce),
    .grp_fu_743_p_din0(grp_conv1_fu_406_grp_fu_743_p_din0),
    .grp_fu_743_p_din1(grp_conv1_fu_406_grp_fu_743_p_din1),
    .grp_fu_743_p_dout0(grp_fu_743_p2),
    .grp_fu_743_p_ce(grp_conv1_fu_406_grp_fu_743_p_ce),
    .grp_fu_747_p_din0(grp_conv1_fu_406_grp_fu_747_p_din0),
    .grp_fu_747_p_din1(grp_conv1_fu_406_grp_fu_747_p_din1),
    .grp_fu_747_p_opcode(grp_conv1_fu_406_grp_fu_747_p_opcode),
    .grp_fu_747_p_dout0(grp_fu_747_p2),
    .grp_fu_747_p_ce(grp_conv1_fu_406_grp_fu_747_p_ce)
);

srcnn_conv2 grp_conv2_fu_432(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv2_fu_432_ap_start),
    .ap_done(grp_conv2_fu_432_ap_done),
    .ap_idle(grp_conv2_fu_432_ap_idle),
    .ap_ready(grp_conv2_fu_432_ap_ready),
    .conv2_weights_address0(grp_conv2_fu_432_conv2_weights_address0),
    .conv2_weights_ce0(grp_conv2_fu_432_conv2_weights_ce0),
    .conv2_weights_q0(conv2_weights_q0),
    .conv2_biases_address0(grp_conv2_fu_432_conv2_biases_address0),
    .conv2_biases_ce0(grp_conv2_fu_432_conv2_biases_ce0),
    .conv2_biases_q0(conv2_biases_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0(grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0),
    .grp_fu_739_p_din0(grp_conv2_fu_432_grp_fu_739_p_din0),
    .grp_fu_739_p_din1(grp_conv2_fu_432_grp_fu_739_p_din1),
    .grp_fu_739_p_opcode(grp_conv2_fu_432_grp_fu_739_p_opcode),
    .grp_fu_739_p_dout0(grp_fu_739_p2),
    .grp_fu_739_p_ce(grp_conv2_fu_432_grp_fu_739_p_ce),
    .grp_fu_743_p_din0(grp_conv2_fu_432_grp_fu_743_p_din0),
    .grp_fu_743_p_din1(grp_conv2_fu_432_grp_fu_743_p_din1),
    .grp_fu_743_p_dout0(grp_fu_743_p2),
    .grp_fu_743_p_ce(grp_conv2_fu_432_grp_fu_743_p_ce),
    .grp_fu_747_p_din0(grp_conv2_fu_432_grp_fu_747_p_din0),
    .grp_fu_747_p_din1(grp_conv2_fu_432_grp_fu_747_p_din1),
    .grp_fu_747_p_opcode(grp_conv2_fu_432_grp_fu_747_p_opcode),
    .grp_fu_747_p_dout0(grp_fu_747_p2),
    .grp_fu_747_p_ce(grp_conv2_fu_432_grp_fu_747_p_ce)
);

srcnn_conv3 grp_conv3_fu_472(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv3_fu_472_ap_start),
    .ap_done(grp_conv3_fu_472_ap_done),
    .ap_idle(grp_conv3_fu_472_ap_idle),
    .ap_ready(grp_conv3_fu_472_ap_ready),
    .conv3_weights_address0(grp_conv3_fu_472_conv3_weights_address0),
    .conv3_weights_ce0(grp_conv3_fu_472_conv3_weights_ce0),
    .conv3_weights_q0(conv3_weights_q0),
    .conv3_biases_0_0_val(empty_67_reg_734),
    .output_ftmap_address0(grp_conv3_fu_472_output_ftmap_address0),
    .output_ftmap_ce0(grp_conv3_fu_472_output_ftmap_ce0),
    .output_ftmap_we0(grp_conv3_fu_472_output_ftmap_we0),
    .output_ftmap_d0(grp_conv3_fu_472_output_ftmap_d0),
    .output_ftmap_q0(output_ftmap_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_q0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0(grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0),
    .srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0(srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_q0),
    .grp_fu_739_p_din0(grp_conv3_fu_472_grp_fu_739_p_din0),
    .grp_fu_739_p_din1(grp_conv3_fu_472_grp_fu_739_p_din1),
    .grp_fu_739_p_opcode(grp_conv3_fu_472_grp_fu_739_p_opcode),
    .grp_fu_739_p_dout0(grp_fu_739_p2),
    .grp_fu_739_p_ce(grp_conv3_fu_472_grp_fu_739_p_ce),
    .grp_fu_743_p_din0(grp_conv3_fu_472_grp_fu_743_p_din0),
    .grp_fu_743_p_din1(grp_conv3_fu_472_grp_fu_743_p_din1),
    .grp_fu_743_p_dout0(grp_fu_743_p2),
    .grp_fu_743_p_ce(grp_conv3_fu_472_grp_fu_743_p_ce),
    .grp_fu_747_p_din0(grp_conv3_fu_472_grp_fu_747_p_din0),
    .grp_fu_747_p_din1(grp_conv3_fu_472_grp_fu_747_p_din1),
    .grp_fu_747_p_opcode(grp_conv3_fu_472_grp_fu_747_p_opcode),
    .grp_fu_747_p_dout0(grp_fu_747_p2),
    .grp_fu_747_p_ce(grp_conv3_fu_472_grp_fu_747_p_ce)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_739_p0),
    .din1(grp_fu_739_p1),
    .ce(grp_fu_739_ce),
    .dout(grp_fu_739_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_743_p0),
    .din1(grp_fu_743_p1),
    .ce(grp_fu_743_ce),
    .dout(grp_fu_743_p2)
);

srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_747_p0),
    .din1(grp_fu_747_p1),
    .ce(grp_fu_747_ce),
    .opcode(grp_fu_747_opcode),
    .dout(grp_fu_747_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_fu_406_ap_start_reg <= 1'b0;
    end else begin
        if (((exitcond1_fu_637_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
            grp_conv1_fu_406_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_fu_406_ap_ready == 1'b1)) begin
            grp_conv1_fu_406_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv2_fu_432_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_conv2_fu_432_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_fu_432_ap_ready == 1'b1)) begin
            grp_conv2_fu_432_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv3_fu_472_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_conv3_fu_472_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_fu_472_ap_ready == 1'b1)) begin
            grp_conv3_fu_472_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond63_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        empty_63_fu_154 <= 21'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        empty_63_fu_154 <= empty_64_reg_711;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond52_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        empty_65_fu_158 <= 16'd0;
    end else if (((exitcond1_fu_637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        empty_65_fu_158 <= empty_66_fu_643_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_fu_146 <= 22'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        empty_fu_146 <= empty_62_reg_681;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond63_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul3_fu_150 <= 43'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        phi_mul3_fu_150 <= next_mul4_reg_716;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_142 <= 45'd0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        phi_mul_fu_142 <= next_mul_reg_686;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        empty_62_reg_681 <= empty_62_fu_520_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        empty_64_reg_711 <= empty_64_fu_584_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        empty_67_reg_734 <= empty_67_fu_659_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        next_mul4_reg_716 <= next_mul4_fu_593_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        next_mul_reg_686 <= next_mul_fu_541_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_fu_472_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_fu_406_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_conv2_fu_432_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv3_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv3_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_739_ce = grp_conv3_fu_472_grp_fu_739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_739_ce = grp_conv2_fu_432_grp_fu_739_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_739_ce = grp_conv1_fu_406_grp_fu_739_p_ce;
    end else begin
        grp_fu_739_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_739_p0 = grp_conv3_fu_472_grp_fu_739_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_739_p0 = grp_conv2_fu_432_grp_fu_739_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_739_p0 = grp_conv1_fu_406_grp_fu_739_p_din0;
    end else begin
        grp_fu_739_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_739_p1 = grp_conv3_fu_472_grp_fu_739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_739_p1 = grp_conv2_fu_432_grp_fu_739_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_739_p1 = grp_conv1_fu_406_grp_fu_739_p_din1;
    end else begin
        grp_fu_739_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_743_ce = grp_conv3_fu_472_grp_fu_743_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_743_ce = grp_conv2_fu_432_grp_fu_743_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_743_ce = grp_conv1_fu_406_grp_fu_743_p_ce;
    end else begin
        grp_fu_743_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_743_p0 = grp_conv3_fu_472_grp_fu_743_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_743_p0 = grp_conv2_fu_432_grp_fu_743_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_743_p0 = grp_conv1_fu_406_grp_fu_743_p_din0;
    end else begin
        grp_fu_743_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_743_p1 = grp_conv3_fu_472_grp_fu_743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_743_p1 = grp_conv2_fu_432_grp_fu_743_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_743_p1 = grp_conv1_fu_406_grp_fu_743_p_din1;
    end else begin
        grp_fu_743_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_747_ce = grp_conv3_fu_472_grp_fu_747_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_747_ce = grp_conv2_fu_432_grp_fu_747_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_747_ce = grp_conv1_fu_406_grp_fu_747_p_ce;
    end else begin
        grp_fu_747_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_747_opcode = grp_conv3_fu_472_grp_fu_747_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_747_opcode = grp_conv2_fu_432_grp_fu_747_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_747_opcode = grp_conv1_fu_406_grp_fu_747_p_opcode;
    end else begin
        grp_fu_747_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_747_p0 = grp_conv3_fu_472_grp_fu_747_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_747_p0 = grp_conv2_fu_432_grp_fu_747_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_747_p0 = grp_conv1_fu_406_grp_fu_747_p_din0;
    end else begin
        grp_fu_747_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_747_p1 = grp_conv3_fu_472_grp_fu_747_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_747_p1 = grp_conv2_fu_432_grp_fu_747_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        grp_fu_747_p1 = grp_conv1_fu_406_grp_fu_747_p_din1;
    end else begin
        grp_fu_747_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        output_ftmap_address0 = p_cast5_fu_649_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_ftmap_address0 = grp_conv3_fu_472_output_ftmap_address0;
    end else begin
        output_ftmap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        output_ftmap_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_ftmap_ce0 = grp_conv3_fu_472_output_ftmap_ce0;
    end else begin
        output_ftmap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        output_ftmap_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_ftmap_d0 = grp_conv3_fu_472_output_ftmap_d0;
    end else begin
        output_ftmap_d0 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond1_fu_637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        output_ftmap_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        output_ftmap_we0 = grp_conv3_fu_472_output_ftmap_we0;
    end else begin
        output_ftmap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd5) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd4) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd3) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd2) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd1) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd0) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd1) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd7) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd6) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd5) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd4) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd3) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd0) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd7) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = zext_fu_529_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast1_fu_547_p4 == 3'd6) & (exitcond63_fu_514_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 = grp_conv1_fu_406_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = p_cast_fu_609_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = grp_conv3_fu_472_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_d0 = 'bx;
    end
end

always @ (*) begin
    if (((p_cast4_fu_599_p4 == 3'd2) & (exitcond52_fu_578_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 = grp_conv2_fu_432_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0;
    end else begin
        srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond63_fu_514_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state4 : begin
            if (((exitcond52_fu_578_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond1_fu_637_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((grp_conv1_fu_406_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_conv2_fu_432_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_conv3_fu_472_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign conv1_biases_address0 = grp_conv1_fu_406_conv1_biases_address0;

assign conv1_biases_ce0 = grp_conv1_fu_406_conv1_biases_ce0;

assign conv1_weights_address0 = grp_conv1_fu_406_conv1_weights_address0;

assign conv1_weights_ce0 = grp_conv1_fu_406_conv1_weights_ce0;

assign conv2_biases_address0 = grp_conv2_fu_432_conv2_biases_address0;

assign conv2_biases_ce0 = grp_conv2_fu_432_conv2_biases_ce0;

assign conv2_weights_address0 = grp_conv2_fu_432_conv2_weights_address0;

assign conv2_weights_ce0 = grp_conv2_fu_432_conv2_weights_ce0;

assign conv3_weights_address0 = grp_conv3_fu_472_conv3_weights_address0;

assign conv3_weights_ce0 = grp_conv3_fu_472_conv3_weights_ce0;

assign empty_62_fu_520_p2 = (empty_fu_146 + 22'd1);

assign empty_64_fu_584_p2 = (empty_63_fu_154 + 21'd1);

assign empty_66_fu_643_p2 = (empty_65_fu_158 + 16'd1);

assign empty_67_fu_659_p1 = conv3_biases;

assign exitcond1_fu_637_p2 = ((empty_65_fu_158 == 16'd65025) ? 1'b1 : 1'b0);

assign exitcond52_fu_578_p2 = ((empty_63_fu_154 == 21'd2080800) ? 1'b1 : 1'b0);

assign exitcond63_fu_514_p2 = ((empty_fu_146 == 22'd4161600) ? 1'b1 : 1'b0);

assign grp_conv1_fu_406_ap_start = grp_conv1_fu_406_ap_start_reg;

assign grp_conv2_fu_432_ap_start = grp_conv2_fu_432_ap_start_reg;

assign grp_conv3_fu_472_ap_start = grp_conv3_fu_472_ap_start_reg;

assign input_ftmap_address0 = grp_conv1_fu_406_input_ftmap_address0;

assign input_ftmap_ce0 = grp_conv1_fu_406_input_ftmap_ce0;

assign next_mul4_fu_593_p2 = (phi_mul3_fu_150 + 43'd2113633);

assign next_mul_fu_541_p2 = (phi_mul_fu_142 + 45'd4227266);

assign p_cast1_fu_547_p4 = {{phi_mul_fu_142[43:41]}};

assign p_cast4_fu_599_p4 = {{phi_mul3_fu_150[41:39]}};

assign p_cast5_fu_649_p1 = empty_65_fu_158;

assign p_cast_fu_609_p1 = empty_63_fu_154;

assign zext_fu_529_p1 = empty_fu_146;

endmodule //srcnn
