d7adfe5ffed9 ("ARM: dts: socfpga: Align L2 cache-controller nodename with dtschema")
d31e2e846b35 ("ARM: dts: Add Altera L2 Cache and OCRAM EDAC entries")
