TRACE::2019-12-29.19:54:17::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:17::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:17::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:18::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:18::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:18::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:18::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-29.19:54:24::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2019-12-29.19:54:24::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2019-12-29.19:54:24::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project"
		}]
}
TRACE::2019-12-29.19:54:24::SCWPlatform::Boot application domains not present, creating them
TRACE::2019-12-29.19:54:24::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.19:54:24::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.19:54:24::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.19:54:24::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.19:54:24::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:24::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:24::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:24::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:24::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-29.19:54:24::SCWPlatform::Generating the sources  .
TRACE::2019-12-29.19:54:24::SCWBDomain::Generating boot domain sources.
TRACE::2019-12-29.19:54:24::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2019-12-29.19:54:24::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:24::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:24::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:24::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-29.19:54:24::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:24::SCWMssOS::mss does not exists at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:24::SCWMssOS::Creating sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:24::SCWMssOS::Adding the swdes entry, created swdb /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:24::SCWMssOS::updating the scw layer changes to swdes at   /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:24::SCWMssOS::Writing mss at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:24::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-29.19:54:24::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2019-12-29.19:54:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2019-12-29.19:54:24::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-29.19:54:25::SCWPlatform::Generating sources Done.
TRACE::2019-12-29.19:54:25::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.19:54:25::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.19:54:25::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.19:54:25::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.19:54:25::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-29.19:54:25::SCWPlatform::Generating the sources  .
TRACE::2019-12-29.19:54:25::SCWBDomain::Generating boot domain sources.
TRACE::2019-12-29.19:54:25::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2019-12-29.19:54:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2019-12-29.19:54:25::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:25::SCWMssOS::mss does not exists at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:25::SCWMssOS::Creating sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:25::SCWMssOS::Adding the swdes entry, created swdb /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:25::SCWMssOS::updating the scw layer changes to swdes at   /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:25::SCWMssOS::Writing mss at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:25::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-29.19:54:25::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2019-12-29.19:54:25::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2019-12-29.19:54:25::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-29.19:54:26::SCWPlatform::Generating sources Done.
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2019-12-29.19:54:26::SCWMssOS::Could not open the swdb for /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2019-12-29.19:54:26::SCWMssOS::Could not open the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2019-12-29.19:54:26::SCWMssOS::Cleared the swdb table entry
KEYINFO::2019-12-29.19:54:26::SCWMssOS::Could not open the swdb for /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2019-12-29.19:54:26::SCWMssOS::Could not open the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2019-12-29.19:54:26::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.19:54:26::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-29.19:54:26::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:26::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:26::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-29.19:54:26::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:26::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.19:54:26::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.19:54:26::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.19:54:26::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.19:54:26::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::mss does not exists at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Creating sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Adding the swdes entry, created swdb /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::updating the scw layer changes to swdes at   /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Writing mss at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-29.19:54:26::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2019-12-29.19:54:26::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:26::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-29.19:54:26::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2019-12-29.19:54:27::SCWPlatform::Started generating the artifacts platform platform_project
TRACE::2019-12-29.19:54:27::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-29.19:54:27::SCWPlatform::Started generating the artifacts for system configuration platform_project
LOG::2019-12-29.19:54:27::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-29.19:54:27::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-29.19:54:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.19:54:27::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2019-12-29.19:54:27::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-29.19:54:27::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-29.19:54:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.19:54:27::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2019-12-29.19:54:27::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-29.19:54:27::SCWSystem::Not a boot domain 
LOG::2019-12-29.19:54:27::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-29.19:54:27::SCWDomain::Generating domain artifcats
TRACE::2019-12-29.19:54:27::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-29.19:54:27::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/qemu/
TRACE::2019-12-29.19:54:27::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/qemu/
TRACE::2019-12-29.19:54:27::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/standalone_domain/qemu/
TRACE::2019-12-29.19:54:27::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/standalone_domain/qemu/
TRACE::2019-12-29.19:54:27::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.19:54:27::SCWMssOS::Could not open the swdb for /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2019-12-29.19:54:27::SCWMssOS::Could not open the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2019-12-29.19:54:27::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.19:54:27::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:54:27::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:27::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-29.19:54:27::SCWMssOS::Mss edits present, copying mssfile into export location /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-29.19:54:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-29.19:54:27::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2019-12-29.19:54:27::SCWMssOS::skipping the bsp build ... 
TRACE::2019-12-29.19:54:27::SCWMssOS::Copying to export directory.
TRACE::2019-12-29.19:54:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-29.19:54:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2019-12-29.19:54:27::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2019-12-29.19:54:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-29.19:54:27::SCWSystem::Completed Processing the sysconfig platform_project
LOG::2019-12-29.19:54:27::SCWPlatform::Completed generating the artifacts for system configuration platform_project
TRACE::2019-12-29.19:54:27::SCWPlatform::Started preparing the platform 
TRACE::2019-12-29.19:54:27::SCWSystem::Writing the bif file for system config platform_project
TRACE::2019-12-29.19:54:27::SCWSystem::dir created 
TRACE::2019-12-29.19:54:27::SCWSystem::Writing the bif 
TRACE::2019-12-29.19:54:27::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-29.19:54:27::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-29.19:54:27::SCWPlatform::Completed generating the platform
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"434fd6b9d576ca9d3433fef8a6fdf0a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-29.19:54:27::SCWPlatform::updated the xpfm file.
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"434fd6b9d576ca9d3433fef8a6fdf0a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"434fd6b9d576ca9d3433fef8a6fdf0a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2019-12-29.19:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:27::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"434fd6b9d576ca9d3433fef8a6fdf0a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.19:54:27::SCWPlatform::Clearing the existing platform
TRACE::2019-12-29.19:54:27::SCWSystem::Clearing the existing sysconfig
TRACE::2019-12-29.19:54:27::SCWBDomain::clearing the fsbl build
TRACE::2019-12-29.19:54:27::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWBDomain::clearing the pmufw build
TRACE::2019-12-29.19:54:27::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:27::SCWSystem::Clearing the domains completed.
TRACE::2019-12-29.19:54:27::SCWPlatform::Clearing the opened hw db.
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform location is /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Removing the HwDB with name /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:27::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWReader::Active system found as  platform_project
TRACE::2019-12-29.19:54:36::SCWReader::Handling sysconfig platform_project
TRACE::2019-12-29.19:54:36::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-29.19:54:36::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-29.19:54:36::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:36::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-29.19:54:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWReader::No isolation master present  
TRACE::2019-12-29.19:54:36::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.19:54:36::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.19:54:36::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-29.19:54:36::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:36::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-29.19:54:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-29.19:54:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWReader::No isolation master present  
TRACE::2019-12-29.19:54:36::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.19:54:36::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:54:36::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:36::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-29.19:54:36::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWReader::No isolation master present  
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:37::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:37::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.19:54:37::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-29.19:54:37::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-29.19:54:37::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.19:54:37::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:37::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:37::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:37::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:37::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:37::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:37::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:37::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:37::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:37::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:37::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:37::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:37::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:37::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:37::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:54:37::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:54:37::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:54:37::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:54:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:54:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:54:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:54:37::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:54:37::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:54:37::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:09::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:09::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:09::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:09::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:56:09::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:56:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:56:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:56:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:56:09::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:09::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:56:09::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:09::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:09::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:09::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:56:09::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:56:09::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:24::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:56:24::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:56:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:56:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:56:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:56:24::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:24::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:56:24::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:24::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:56:24::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:56:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:56:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:56:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:56:24::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:24::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:56:24::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:56:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:56:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:56:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:56:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:56:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:56:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:56:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:56:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:56:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:56:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:56:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"434fd6b9d576ca9d3433fef8a6fdf0a4",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:04::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:05::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:57:05::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:57:05::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:05::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:05::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:05::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:05::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:05::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:05::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:57:05::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:57:05::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:05::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-29.19:57:05::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2019-12-29.19:57:06::SCWMssOS::Removing file /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system_1.mss
TRACE::2019-12-29.19:57:11::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:11::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:11::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:11::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:11::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:11::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:11::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:11::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.19:57:11::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-29.19:57:11::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-29.19:57:11::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.19:57:11::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:11::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:11::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:11::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:57:11::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:57:11::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:20::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.19:57:20::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:20::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:20::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:20::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:20::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:20::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:20::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:20::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:20::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.19:57:20::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-29.19:57:20::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-29.19:57:20::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.19:57:20::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:20::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:20::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:20::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:57:20::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:57:21::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:21::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:21::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:21::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:21::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:21::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:21::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:21::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:21::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:21::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:21::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:21::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:21::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:21::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:21::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:21::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:21::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:24::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:24::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:24::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:24::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:24::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:24::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:24::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:24::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:32::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:32::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:32::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:32::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:32::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:32::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:32::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:32::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:32::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:32::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:32::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:35::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:35::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:35::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:35::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:35::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:35::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:35::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:35::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:35::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:35::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.19:57:36::SCWMssOS::Writing the mss file completed /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"525603b62b19698264a0e5f94581b0a6",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"624ae903296f962ce08565d2dd11a8f8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-29.19:57:36::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:57:36::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:36::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:36::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:36::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.19:57:36::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:36::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-29.19:57:36::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:57:37::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:37::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-29.19:57:37::SCWBDomain::Forcing BSP Sources regeneration.
TRACE::2019-12-29.19:57:37::SCWBDomain::Updating the makefile used for building the Application zynqmp_fsbl
TRACE::2019-12-29.19:57:37::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:37::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:37::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:37::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.19:57:37::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.19:57:37::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.19:57:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.19:57:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.19:57:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.19:57:37::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:37::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.19:57:37::SCWMssOS::Could not open the swdb for system
KEYINFO::2019-12-29.19:57:37::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2019-12-29.19:57:37::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.19:57:37::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:37::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:37::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:37::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-29.19:57:37::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.19:57:37::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.19:57:38::SCWBDomain::removing the temporary location in _platform.
TRACE::2019-12-29.19:57:38::SCWBDomain::Makefile is Updated.
TRACE::2019-12-29.19:57:38::SCWBDomain::doing clean.
TRACE::2019-12-29.19:57:38::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2019-12-29.19:57:38::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_plpartition_valid.o  xfsbl_rsa_sha.o  xfsbl_bs.o 
TRACE::2019-12-29.19:57:38::SCWBDomain:: xfsbl_misc_drivers.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_misc.o
TRACE::2019-12-29.19:57:38::SCWBDomain::  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_csu_dma.o  xfsbl_qspi.o  xfsbl_ex
TRACE::2019-12-29.19:57:38::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

LOG::2019-12-29.20:01:24::SCWPlatform::Started generating the artifacts platform platform_project
TRACE::2019-12-29.20:01:24::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-29.20:01:24::SCWPlatform::Started generating the artifacts for system configuration platform_project
LOG::2019-12-29.20:01:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-29.20:01:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-29.20:01:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.20:01:24::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2019-12-29.20:01:24::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:24::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:24::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:24::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.20:01:24::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:24::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.20:01:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.20:01:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.20:01:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.20:01:24::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.20:01:24::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.20:01:24::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.20:01:24::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-29.20:01:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-29.20:01:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.20:01:24::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl ; bash -c "make  " 
TRACE::2019-12-29.20:01:24::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2019-12-29.20:01:24::SCWBDomain::make[1]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.20:01:24::SCWBDomain::o-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.20:01:24::SCWBDomain::objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:24::SCWBDomain::jects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.20:01:24::SCWBDomain::objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Include files for this library have already been copied.

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.20:01:24::SCWBDomain::o-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-29.20:01:24::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2019-12-29.20:01:24::SCWBDomain::-ffat-lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.20:01:24::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-29.20:01:24::SCWBDomain::at-lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.20:01:24::SCWBDomain::bjects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.20:01:24::SCWBDomain::objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.20:01:24::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.20:01:24::SCWBDomain::lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.20:01:24::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-29.20:01:24::SCWBDomain::-lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.20:01:24::SCWBDomain::objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.20:01:24::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.20:01:24::SCWBDomain::lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.20:01:24::SCWBDomain::o-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.20:01:24::SCWBDomain::o-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.20:01:24::SCWBDomain::objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.20:01:24::SCWBDomain::bjects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2019-12-29.20:01:24::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2019-12-29.20:01:24::SCWBDomain::t-lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:24::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.20:01:24::SCWBDomain::o-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.20:01:24::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-29.20:01:24::SCWBDomain::-lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:24::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:24::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:24::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:24::SCWBDomain::jects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.20:01:24::SCWBDomain::objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-29.20:01:24::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2019-12-29.20:01:24::SCWBDomain::fat-lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:24::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.20:01:24::SCWBDomain::objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.20:01:24::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.20:01:24::SCWBDomain::lto-objects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:24::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.20:01:24::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:24::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.20:01:24::SCWBDomain::bjects"

TRACE::2019-12-29.20:01:24::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:24::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:24::SCWBDomain::Compiling clockps

TRACE::2019-12-29.20:01:25::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:25::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-29.20:01:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:25::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:25::SCWBDomain::jects"

TRACE::2019-12-29.20:01:25::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:25::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.20:01:25::SCWBDomain::Compiling XilFFs Library

TRACE::2019-12-29.20:01:25::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:25::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.20:01:25::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.20:01:25::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:25::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.20:01:25::SCWBDomain::ects"

TRACE::2019-12-29.20:01:25::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:25::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:26::SCWBDomain::Compiling spips

TRACE::2019-12-29.20:01:26::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:26::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.20:01:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:26::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:26::SCWBDomain::jects"

TRACE::2019-12-29.20:01:26::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:26::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:26::SCWBDomain::Compiling gpiops

TRACE::2019-12-29.20:01:26::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:26::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:26::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.20:01:26::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.20:01:26::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2019-12-29.20:01:26::SCWBDomain::ts"

TRACE::2019-12-29.20:01:26::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:26::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:26::SCWBDomain::Compiling csi

TRACE::2019-12-29.20:01:27::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:27::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:27::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:27::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:27::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:27::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.20:01:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:27::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:27::SCWBDomain::jects"

TRACE::2019-12-29.20:01:27::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:27::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.20:01:27::SCWBDomain::Compiling scugic

TRACE::2019-12-29.20:01:27::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:27::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.20:01:27::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-29.20:01:27::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:27::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.20:01:27::SCWBDomain::ects"

TRACE::2019-12-29.20:01:27::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:27::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.20:01:27::SCWBDomain::Compiling xilpm library

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:28::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.20:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:28::SCWBDomain::jects"

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:28::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:28::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.20:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:28::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.20:01:28::SCWBDomain::bjects"

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:28::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Compiling resetps

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:28::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.20:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:28::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:28::SCWBDomain::jects"

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:28::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Compiling csudma

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:28::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.20:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.20:01:28::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-29.20:01:28::SCWBDomain::at-lto-objects"

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:28::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Compiling coresightps_dcc

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:28::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.20:01:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.20:01:28::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.20:01:28::SCWBDomain::lto-objects"

TRACE::2019-12-29.20:01:28::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:28::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:28::SCWBDomain::Compiling video_common

TRACE::2019-12-29.20:01:29::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:29::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.20:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:29::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:29::SCWBDomain::jects"

TRACE::2019-12-29.20:01:29::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:29::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:29::SCWBDomain::Compiling ipipsu

TRACE::2019-12-29.20:01:29::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:29::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.20:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.20:01:29::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-29.20:01:29::SCWBDomain::cts"

TRACE::2019-12-29.20:01:29::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:29::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:29::SCWBDomain::Compiling zdma

TRACE::2019-12-29.20:01:29::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:29::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:29::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.20:01:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:29::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.20:01:29::SCWBDomain::ects"

TRACE::2019-12-29.20:01:29::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:29::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:29::SCWBDomain::Compiling dpdma

TRACE::2019-12-29.20:01:30::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:30::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:30::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.20:01:30::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:30::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:30::SCWBDomain::jects"

TRACE::2019-12-29.20:01:30::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:30::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:30::SCWBDomain::Compiling usbpsu

TRACE::2019-12-29.20:01:31::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:31::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:31::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.20:01:31::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:31::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:31::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:31::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:31::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:31::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-29.20:01:32::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:32::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.20:01:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:32::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:32::SCWBDomain::jects"

TRACE::2019-12-29.20:01:32::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:32::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::Compiling ttcps

TRACE::2019-12-29.20:01:32::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:32::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.20:01:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:32::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.20:01:32::SCWBDomain::o-objects"

TRACE::2019-12-29.20:01:32::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:32::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::Compiling v_demosaic

TRACE::2019-12-29.20:01:32::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:32::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:32::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:32::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.20:01:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:32::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.20:01:32::SCWBDomain::ects"

TRACE::2019-12-29.20:01:32::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:32::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:32::SCWBDomain::Compiling dppsu

TRACE::2019-12-29.20:01:33::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:33::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.20:01:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:33::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:33::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:33::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:33::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:33::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-29.20:01:33::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:33::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:33::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.20:01:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:33::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.20:01:33::SCWBDomain::bjects"

TRACE::2019-12-29.20:01:33::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:33::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:33::SCWBDomain::Compiling axipmon

TRACE::2019-12-29.20:01:34::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:34::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.20:01:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:34::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.20:01:34::SCWBDomain::bjects"

TRACE::2019-12-29.20:01:34::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:34::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:34::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-29.20:01:34::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:34::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.20:01:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:34::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.20:01:34::SCWBDomain::ects"

TRACE::2019-12-29.20:01:34::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:34::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:34::SCWBDomain::Compiling avbuf

TRACE::2019-12-29.20:01:34::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:34::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:34::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.20:01:34::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.20:01:34::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-29.20:01:34::SCWBDomain::cts"

TRACE::2019-12-29.20:01:34::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:34::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:34::SCWBDomain::Compiling sdps

TRACE::2019-12-29.20:01:35::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:35::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:35::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.20:01:35::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:35::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:35::SCWBDomain::jects"

TRACE::2019-12-29.20:01:35::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:35::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:35::SCWBDomain::Compiling iicps

TRACE::2019-12-29.20:01:36::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:36::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.20:01:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2019-12-29.20:01:36::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2019-12-29.20:01:36::SCWBDomain::to-objects"

TRACE::2019-12-29.20:01:36::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:36::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:36::SCWBDomain::Compiling v_gamma_lut

TRACE::2019-12-29.20:01:36::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:36::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:36::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:36::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:36::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:36::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:36::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.20:01:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:36::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.20:01:36::SCWBDomain::bjects"

TRACE::2019-12-29.20:01:36::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:36::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:36::SCWBDomain::Compiling axivdma

TRACE::2019-12-29.20:01:37::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:37::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:37::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:37::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:37::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:37::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:37::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.20:01:37::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:37::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.20:01:37::SCWBDomain::o-objects"

TRACE::2019-12-29.20:01:37::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:37::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:37::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2019-12-29.20:01:38::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:38::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:38::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.20:01:38::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:38::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.20:01:38::SCWBDomain::jects"

TRACE::2019-12-29.20:01:38::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:38::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:38::SCWBDomain::Compiling uartps

TRACE::2019-12-29.20:01:39::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:39::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.20:01:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.20:01:39::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2019-12-29.20:01:39::SCWBDomain::ts"

TRACE::2019-12-29.20:01:39::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:39::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:39::SCWBDomain::Compiling video timing controller

TRACE::2019-12-29.20:01:39::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:39::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:39::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:39::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:39::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:39::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:39::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.20:01:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.20:01:39::SCWBDomain::ects"

TRACE::2019-12-29.20:01:39::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:39::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:39::SCWBDomain::Compiling v_tpg

TRACE::2019-12-29.20:01:40::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:40::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:40::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:40::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.20:01:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.20:01:40::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-29.20:01:40::SCWBDomain::-lto-objects"

TRACE::2019-12-29.20:01:40::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:40::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::Compiling cpu_cortexa53

TRACE::2019-12-29.20:01:40::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:40::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.20:01:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.20:01:40::SCWBDomain::ects"

TRACE::2019-12-29.20:01:40::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:40::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::Compiling wdtps

TRACE::2019-12-29.20:01:40::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:40::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.20:01:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:40::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.20:01:40::SCWBDomain::-objects"

TRACE::2019-12-29.20:01:40::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:40::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::Compiling mipicsiss

TRACE::2019-12-29.20:01:40::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.20:01:40::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:40::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:40::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:40::SCWBDomain::Finished building libraries

TRACE::2019-12-29.20:01:40::SCWBDomain::make[1]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.20:01:40::SCWBDomain::qmp_fsbl_bsp'

TRACE::2019-12-29.20:01:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2019-12-29.20:01:40::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2019-12-29.20:01:40::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2019-12-29.20:01:40::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2019-12-29.20:01:40::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2019-12-29.20:01:40::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:40::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2019-12-29.20:01:40::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2019-12-29.20:01:41::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2019-12-29.20:01:41::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2019-12-29.20:01:41::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2019-12-29.20:01:41::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2019-12-29.20:01:41::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2019-12-29.20:01:41::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2019-12-29.20:01:41::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2019-12-29.20:01:41::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:41::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2019-12-29.20:01:41::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2019-12-29.20:01:42::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2019-12-29.20:01:42::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2019-12-29.20:01:42::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2019-12-29.20:01:42::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2019-12-29.20:01:42::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2019-12-29.20:01:42::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2019-12-29.20:01:42::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2019-12-29.20:01:42::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.20:01:42::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_plpartition_valid
TRACE::2019-12-29.20:01:42::SCWBDomain::.o  xfsbl_rsa_sha.o  xfsbl_bs.o  xfsbl_misc_drivers.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsb
TRACE::2019-12-29.20:01:42::SCWBDomain::l_partition_load.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_ddr_init.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_c
TRACE::2019-12-29.20:01:42::SCWBDomain::su_dma.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2019-12-29.20:01:42::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2019-12-29.20:01:42::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2019-12-29.20:01:42::SCWBDomain::                                                                                       -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/
TRACE::2019-12-29.20:01:42::SCWBDomain::psu_cortexa53_0/lib -Tlscript.ld

LOG::2019-12-29.20:01:44::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-29.20:01:44::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-29.20:01:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.20:01:44::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2019-12-29.20:01:44::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:44::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:44::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:44::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.20:01:44::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:44::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.20:01:44::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.20:01:44::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.20:01:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.20:01:44::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.20:01:44::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.20:01:44::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.20:01:44::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-29.20:01:44::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-29.20:01:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.20:01:44::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw ; bash -c "make  " 
TRACE::2019-12-29.20:01:44::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2019-12-29.20:01:44::SCWBDomain::make[1]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.20:01:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.20:01:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.20:01:44::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.20:01:44::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2019-12-29.20:01:44::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2019-12-29.20:01:44::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.20:01:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.20:01:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2019-12-29.20:01:44::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2019-12-29.20:01:44::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.20:01:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.20:01:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.20:01:44::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.20:01:44::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.20:01:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.20:01:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2019-12-29.20:01:44::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2019-12-29.20:01:44::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:44::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:44::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2019-12-29.20:01:44::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2019-12-29.20:01:44::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:44::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:44::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:44::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:44::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.20:01:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.20:01:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.20:01:44::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.20:01:44::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make include in psu_pmu_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.20:01:44::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.20:01:44::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:44::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:44::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Compiling clockps

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:44::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.20:01:44::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.20:01:44::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.20:01:44::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:44::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:44::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:44::SCWBDomain::Compiling spips

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:45::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.20:01:45::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:45::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:45::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:45::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Compiling gpiops

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:45::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.20:01:45::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2019-12-29.20:01:45::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2019-12-29.20:01:45::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:45::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Compiling csi

TRACE::2019-12-29.20:01:45::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:45::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:45::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:45::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.20:01:45::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:45::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:45::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:45::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:45::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.20:01:45::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:45::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:45::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:45::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:45::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:45::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:46::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.20:01:46::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:46::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:46::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:46::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Compiling resetps

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:46::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.20:01:46::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:46::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Compiling csudma

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:46::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.20:01:46::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.20:01:46::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.20:01:46::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:46::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Compiling video_common

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:46::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.20:01:46::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:46::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:46::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:46::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Compiling ipipsu

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:46::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.20:01:46::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-29.20:01:46::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-29.20:01:46::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:46::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Compiling zdma

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:46::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.20:01:46::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.20:01:46::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.20:01:46::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:46::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:46::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:46::SCWBDomain::Compiling dpdma

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:47::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.20:01:47::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:47::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Compiling usbpsu

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:47::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.20:01:47::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:47::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Compiling ttcps

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:47::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.20:01:47::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:47::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:47::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:47::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Compiling v_demosaic

TRACE::2019-12-29.20:01:47::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:47::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:47::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:47::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.20:01:47::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.20:01:47::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.20:01:47::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:47::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:47::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:47::SCWBDomain::Compiling dppsu

TRACE::2019-12-29.20:01:48::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:48::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.20:01:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-29.20:01:48::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:48::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:48::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:48::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:48::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.20:01:48::SCWBDomain::Compiling xilfpga Library

TRACE::2019-12-29.20:01:48::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:48::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.20:01:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.20:01:48::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:48::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:48::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:48::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:48::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:48::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-29.20:01:48::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:48::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.20:01:48::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.20:01:48::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:48::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:48::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:48::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:48::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:48::SCWBDomain::Compiling axipmon

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:49::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.20:01:49::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:49::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:49::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:49::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:49::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.20:01:49::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.20:01:49::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.20:01:49::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:49::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Compiling avbuf

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:49::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.20:01:49::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-29.20:01:49::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-29.20:01:49::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:49::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Compiling sdps

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:49::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.20:01:49::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:49::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:49::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:49::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:49::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:49::SCWBDomain::Compiling iicps

TRACE::2019-12-29.20:01:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:50::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-29.20:01:50::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:50::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:50::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:50::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::Compiling Xilskey Library

TRACE::2019-12-29.20:01:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:50::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.20:01:50::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2019-12-29.20:01:50::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2019-12-29.20:01:50::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:50::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::Compiling v_gamma_lut

TRACE::2019-12-29.20:01:50::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:50::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:50::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:50::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.20:01:50::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.20:01:50::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.20:01:50::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:50::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:50::SCWBDomain::Compiling axivdma

TRACE::2019-12-29.20:01:51::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:51::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:51::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:51::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.20:01:51::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.20:01:51::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.20:01:51::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:51::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Compiling standalone

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:51::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.20:01:51::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.20:01:51::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.20:01:51::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:51::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Compiling uartps

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:51::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-29.20:01:51::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-29.20:01:51::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-29.20:01:51::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:51::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Compiling cpu

TRACE::2019-12-29.20:01:51::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:51::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:51::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:51::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.20:01:51::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2019-12-29.20:01:51::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2019-12-29.20:01:51::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:51::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:51::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:51::SCWBDomain::Compiling video timing controller

TRACE::2019-12-29.20:01:52::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:52::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.20:01:52::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.20:01:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.20:01:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:52::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:52::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::Compiling v_tpg

TRACE::2019-12-29.20:01:52::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:52::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.20:01:52::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.20:01:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.20:01:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:52::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:52::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::Compiling wdtps

TRACE::2019-12-29.20:01:52::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.20:01:52::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.20:01:52::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.20:01:52::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.20:01:52::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:52::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::Compiling mipicsiss

TRACE::2019-12-29.20:01:52::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.20:01:52::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.20:01:52::SCWBDomain::Finished building libraries

TRACE::2019-12-29.20:01:52::SCWBDomain::make[1]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.20:01:52::SCWBDomain::nqmp_pmufw_bsp'

TRACE::2019-12-29.20:01:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:52::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:52::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:52::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:52::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:52::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:52::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:53::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:53::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:54::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:54::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:55::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.20:01:55::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.20:01:55::SCWBDomain::mb-gcc -o executable.elf  pm_master.o  xpfw_error_manager.o  xpfw_restart.o  pm_notifier.o  pm_requirement.o  pm_node_reset.o  
TRACE::2019-12-29.20:01:55::SCWBDomain::pm_sram.o  pm_mmio_access.o  xpfw_mod_ultra96.o  pm_core.o  pm_system.o  pm_config.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_prox
TRACE::2019-12-29.20:01:55::SCWBDomain::y.o  pm_qspi.o  xpfw_aib.o  xpfw_events.o  pm_pll.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_module.o  xpfw_mod
TRACE::2019-12-29.20:01:55::SCWBDomain::_em.o  xpfw_util.o  xpfw_mod_rtc.o  pm_extern.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_pro
TRACE::2019-12-29.20:01:55::SCWBDomain::c.o  pm_reset.o  pm_callbacks.o  xpfw_mod_stl.o  xpfw_crc.o  xpfw_ipi_manager.o  xpfw_interrupts.o  xpfw_mod_dap.o  xpfw_platfo
TRACE::2019-12-29.20:01:55::SCWBDomain::rm.o  pm_node.o  xpfw_core.o  xpfw_resets.o  idle_hooks.o  xpfw_mod_common.o  pm_periph.o  pm_binding.o  pm_hooks.o  pm_gpp.o  
TRACE::2019-12-29.20:01:55::SCWBDomain::pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  xpfw_mod_legacy.o  pm_clock.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2019-12-29.20:01:55::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2019-12-29.20:01:55::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2019-12-29.20:01:55::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2019-12-29.20:01:55::SCWBDomain::                                                       -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pm
TRACE::2019-12-29.20:01:55::SCWBDomain::u_0/lib -Tlscript.ld

LOG::2019-12-29.20:01:56::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-29.20:01:56::SCWSystem::Not a boot domain 
LOG::2019-12-29.20:01:56::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-29.20:01:56::SCWDomain::Generating domain artifcats
TRACE::2019-12-29.20:01:56::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-29.20:01:56::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/qemu/
TRACE::2019-12-29.20:01:56::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/qemu/
TRACE::2019-12-29.20:01:56::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/standalone_domain/qemu/
TRACE::2019-12-29.20:01:56::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/standalone_domain/qemu/
TRACE::2019-12-29.20:01:56::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-29.20:01:56::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:56::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:56::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:56::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.20:01:56::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:01:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.20:01:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.20:01:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.20:01:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.20:01:56::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.20:01:56::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.20:01:56::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.20:01:56::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-29.20:01:56::SCWMssOS::Mss edits present, copying mssfile into export location /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.20:01:56::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-29.20:01:56::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-29.20:01:56::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2019-12-29.20:01:56::SCWMssOS::doing bsp build ... 
TRACE::2019-12-29.20:01:56::SCWMssOS::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-29.20:01:56::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.20:01:56::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.20:01:56::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.20:01:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2019-12-29.20:01:56::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:01:56::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.20:01:56::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:01:56::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:56::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-29.20:01:56::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.20:01:56::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.20:01:56::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.20:01:56::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:56::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:56::SCWMssOS::Compiling clockps

TRACE::2019-12-29.20:01:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.20:01:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:01:57::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:57::SCWMssOS::Compiling spips

TRACE::2019-12-29.20:01:57::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.20:01:57::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:57::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:57::SCWMssOS::Compiling gpiops

TRACE::2019-12-29.20:01:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.20:01:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.20:01:58::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:58::SCWMssOS::Compiling csi

TRACE::2019-12-29.20:01:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.20:01:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:58::SCWMssOS::Compiling scugic

TRACE::2019-12-29.20:01:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.20:01:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:58::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:58::SCWMssOS::Compiling rtcpsu

TRACE::2019-12-29.20:01:58::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.20:01:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:01:58::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:58::SCWMssOS::Compiling resetps

TRACE::2019-12-29.20:01:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.20:01:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:01:59::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:59::SCWMssOS::Compiling csudma

TRACE::2019-12-29.20:01:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.20:01:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.20:01:59::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:59::SCWMssOS::Compiling coresightps_dcc

TRACE::2019-12-29.20:01:59::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.20:01:59::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.20:01:59::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:01:59::SCWMssOS::Compiling video_common

TRACE::2019-12-29.20:02:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.20:02:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:02:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:00::SCWMssOS::Compiling ipipsu

TRACE::2019-12-29.20:02:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.20:02:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.20:02:00::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:00::SCWMssOS::Compiling zdma

TRACE::2019-12-29.20:02:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.20:02:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:02:00::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:00::SCWMssOS::Compiling dpdma

TRACE::2019-12-29.20:02:00::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.20:02:00::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:02:00::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:00::SCWMssOS::Compiling usbpsu

TRACE::2019-12-29.20:02:01::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.20:02:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:02:01::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:01::SCWMssOS::Compiling ttcps

TRACE::2019-12-29.20:02:02::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.20:02:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:02:02::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:02::SCWMssOS::Compiling v_demosaic

TRACE::2019-12-29.20:02:02::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.20:02:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:02:02::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:02::SCWMssOS::Compiling dppsu

TRACE::2019-12-29.20:02:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.20:02:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:02:03::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:03::SCWMssOS::Compiling sysmonpsu

TRACE::2019-12-29.20:02:03::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.20:02:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:02:03::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:03::SCWMssOS::Compiling axipmon

TRACE::2019-12-29.20:02:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.20:02:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:02:04::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:04::SCWMssOS::Compiling ddrcpsu

TRACE::2019-12-29.20:02:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.20:02:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:02:04::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:04::SCWMssOS::Compiling avbuf

TRACE::2019-12-29.20:02:04::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.20:02:04::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.20:02:04::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:04::SCWMssOS::Compiling sdps

TRACE::2019-12-29.20:02:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.20:02:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:02:05::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:05::SCWMssOS::Compiling iicps

TRACE::2019-12-29.20:02:05::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.20:02:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2019-12-29.20:02:05::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:05::SCWMssOS::Compiling v_gamma_lut

TRACE::2019-12-29.20:02:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.20:02:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.20:02:06::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:06::SCWMssOS::Compiling axivdma

TRACE::2019-12-29.20:02:06::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.20:02:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.20:02:06::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:06::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2019-12-29.20:02:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.20:02:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.20:02:08::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:08::SCWMssOS::Compiling uartps

TRACE::2019-12-29.20:02:08::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.20:02:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.20:02:08::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:08::SCWMssOS::Compiling video timing controller

TRACE::2019-12-29.20:02:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.20:02:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:02:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:09::SCWMssOS::Compiling v_tpg

TRACE::2019-12-29.20:02:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.20:02:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.20:02:09::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:09::SCWMssOS::Compiling cpu_cortexa53

TRACE::2019-12-29.20:02:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.20:02:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.20:02:09::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:09::SCWMssOS::Compiling wdtps

TRACE::2019-12-29.20:02:09::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.20:02:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.20:02:09::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.20:02:09::SCWMssOS::Compiling mipicsiss

TRACE::2019-12-29.20:02:10::SCWMssOS::Finished building libraries

TRACE::2019-12-29.20:02:10::SCWMssOS::Copying to export directory.
TRACE::2019-12-29.20:02:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-29.20:02:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-12-29.20:02:10::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-29.20:02:10::SCWSystem::Completed Processing the sysconfig platform_project
LOG::2019-12-29.20:02:10::SCWPlatform::Completed generating the artifacts for system configuration platform_project
TRACE::2019-12-29.20:02:10::SCWPlatform::Started preparing the platform 
TRACE::2019-12-29.20:02:10::SCWSystem::Writing the bif file for system config platform_project
TRACE::2019-12-29.20:02:10::SCWSystem::dir created 
TRACE::2019-12-29.20:02:10::SCWSystem::Writing the bif 
TRACE::2019-12-29.20:02:10::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-29.20:02:10::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-29.20:02:10::SCWPlatform::Completed generating the platform
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.20:02:10::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.20:02:10::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.20:02:10::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.20:02:10::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.20:02:10::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.20:02:10::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.20:02:10::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.20:02:10::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.20:02:10::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.20:02:10::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.20:02:10::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.20:02:10::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.20:02:10::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"zynqmp_fsbl",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fed5d1abed80ac6b2655fa212d57b98",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"624ae903296f962ce08565d2dd11a8f8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-29.20:02:10::SCWPlatform::updated the xpfm file.
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.20:02:10::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.20:02:10::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.20:02:10::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.20:02:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.20:02:10::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.20:02:10::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.20:02:10::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:17::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:17::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:17::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:19::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:19::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:19::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:19::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWReader::Active system found as  platform_project
TRACE::2019-12-29.23:32:25::SCWReader::Handling sysconfig platform_project
TRACE::2019-12-29.23:32:25::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-29.23:32:25::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-29.23:32:25::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-29.23:32:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWReader::No isolation master present  
TRACE::2019-12-29.23:32:25::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.23:32:25::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:32:25::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-29.23:32:25::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-29.23:32:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-29.23:32:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWReader::No isolation master present  
TRACE::2019-12-29.23:32:25::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-29.23:32:25::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.23:32:25::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-29.23:32:25::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWReader::No isolation master present  
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.23:32:25::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-29.23:32:25::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-29.23:32:25::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.23:32:25::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.23:32:25::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:25::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:25::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:25::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:25::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:25::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:25::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.23:32:26::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:26::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.23:32:26::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:26::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:26::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:26::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:26::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:26::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:26::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:27::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:27::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:27::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:27::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:27::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:27::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:27::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:27::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:27::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:27::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:27::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:27::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:27::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.23:32:27::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:28::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:43::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:43::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.23:32:43::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2019-12-29.23:32:43::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2019-12-29.23:32:43::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.23:32:43::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.23:32:43::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:32:43::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:43::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:43::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:43::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:43::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:43::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:43::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:43::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:43::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:43::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:43::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:43::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:43::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:43::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:43::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:43::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:43::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:43::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:43::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:32:46::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:46::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:46::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:46::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:46::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:46::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:46::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:46::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:46::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:46::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:54::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:56::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:56::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:56::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:56::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:56::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:56::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:32:56::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:32:56::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:32:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:32:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:32:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:32:56::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:32:56::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:32:56::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-29.23:33:03::SCWMssOS::Writing the mss file completed /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:03::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:03::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:03::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:03::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:03::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:03::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:03::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:03::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:03::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fed5d1abed80ac6b2655fa212d57b98",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2cfc462e996022ef12d658df5492f11b",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"624ae903296f962ce08565d2dd11a8f8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:03::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:03::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:03::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:03::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:03::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::In reload Mss file.
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:33:04::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-29.23:33:04::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:33:04::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:04::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::Removing the swdes entry for  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:04::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:04::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:04::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-29.23:33:04::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-29.23:33:04::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:33:04::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:04::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-29.23:33:04::SCWBDomain::Forcing BSP Sources regeneration.
KEYINFO::2019-12-29.23:33:05::SCWMssOS::Removing file /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system_0.mss
TRACE::2019-12-29.23:33:05::SCWBDomain::Updating the makefile used for building the Application zynqmp_pmufw
TRACE::2019-12-29.23:33:05::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:05::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:05::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:05::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:05::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:05::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:05::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:05::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:05::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:05::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2019-12-29.23:33:05::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2019-12-29.23:33:05::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2019-12-29.23:33:05::SCWMssOS::Cleared the swdb table entry
TRACE::2019-12-29.23:33:05::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:05::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:05::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:05::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-29.23:33:05::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-29.23:33:05::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:33:05::SCWBDomain::removing the temporary location in _platform.
TRACE::2019-12-29.23:33:05::SCWBDomain::Makefile is Updated.
TRACE::2019-12-29.23:33:05::SCWBDomain::doing clean.
TRACE::2019-12-29.23:33:05::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2019-12-29.23:33:05::SCWBDomain::rm -rf  xpfw_interrupts.o  xpfw_mod_ultra96.o  pm_system.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_notifier.o  xpfw_aib.o  xpfw_e
TRACE::2019-12-29.23:33:05::SCWBDomain::vents.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  xpfw_mod_dap.o  xpfw_platform.o  pm
TRACE::2019-12-29.23:33:05::SCWBDomain::_node.o  pm_node_reset.o  pm_usb.o  xpfw_mod_common.o  xpfw_ipi_manager.o  pm_master.o  xpfw_error_manager.o  xpfw_restart.o  p
TRACE::2019-12-29.23:33:05::SCWBDomain::m_requirement.o  pm_core.o  pm_config.o  xpfw_xpu.o  pm_qspi.o  pm_binding.o  pm_mmio_access.o  pm_slave.o  xpfw_crc.o  xpfw_mo
TRACE::2019-12-29.23:33:05::SCWBDomain::d_pm.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  pm_extern.o  xpfw_rom_interface.o  pm_csudma.o  pm_callba
TRACE::2019-12-29.23:33:05::SCWBDomain::cks.o  xpfw_mod_stl.o  idle_hooks.o  pm_reset.o  pm_clock.o  xpfw_core.o  xpfw_module.o  pm_pll.o  pm_periph.o  pm_hooks.o  pm_
TRACE::2019-12-29.23:33:05::SCWBDomain::gpp.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2019-12-29.23:33:05::SCWBDomain::ble.elf *.o

TRACE::2019-12-29.23:33:15::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2019-12-29.23:33:15::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_plpartition_valid.o  psu_init.o  xfsbl_rsa_sha.o 
TRACE::2019-12-29.23:33:15::SCWBDomain:: xfsbl_misc_drivers.o  xfsbl_ddr_init.o  xfsbl_board.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_
TRACE::2019-12-29.23:33:15::SCWBDomain::misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_bs.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_csu_dma.o  xfsbl_qspi.o  xfsbl_ex
TRACE::2019-12-29.23:33:15::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2019-12-29.23:33:15::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2019-12-29.23:33:15::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2019-12-29.23:33:15::SCWBDomain::rm -rf  xpfw_crc.o  pm_master.o  xpfw_interrupts.o  xpfw_error_manager.o  xpfw_restart.o  xpfw_module.o  pm_config.o  pm_node_r
TRACE::2019-12-29.23:33:15::SCWBDomain::eset.o  pm_mmio_access.o  pm_core.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_qspi.o  pm_notifier.o  xpfw_aib.o  xpfw_e
TRACE::2019-12-29.23:33:15::SCWBDomain::vents.o  pm_pll.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_mod_ultra96.o  xpfw_mod_em.o  xpfw_resets.o  xpfw_ut
TRACE::2019-12-29.23:33:15::SCWBDomain::il.o  pm_extern.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_reset.o  pm_callbacks.o  xpfw_mod
TRACE::2019-12-29.23:33:15::SCWBDomain::_stl.o  xpfw_ipi_manager.o  xpfw_mod_dap.o  pm_requirement.o  xpfw_platform.o  pm_system.o  xpfw_core.o  idle_hooks.o  xpfw_mod
TRACE::2019-12-29.23:33:15::SCWBDomain::_common.o  pm_periph.o  pm_sram.o  pm_binding.o  pm_hooks.o  pm_gpp.o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  pm_
TRACE::2019-12-29.23:33:15::SCWBDomain::proc.o  xpfw_mod_legacy.o  pm_clock.o  pm_node.o  xpfw_mod_rtc.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2019-12-29.23:33:15::SCWBDomain::ble.elf *.o

TRACE::2019-12-29.23:33:15::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2019-12-29.23:33:15::SCWMssOS::cleaning the bsp 
TRACE::2019-12-29.23:33:15::SCWMssOS::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-29.23:33:15::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

LOG::2019-12-29.23:33:50::SCWPlatform::Started generating the artifacts platform platform_project
TRACE::2019-12-29.23:33:50::SCWPlatform::Sanity checking of platform is completed
LOG::2019-12-29.23:33:50::SCWPlatform::Started generating the artifacts for system configuration platform_project
LOG::2019-12-29.23:33:50::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2019-12-29.23:33:50::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2019-12-29.23:33:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.23:33:50::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2019-12-29.23:33:50::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:50::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:50::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:50::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:33:50::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:33:50::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:33:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:33:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:33:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:33:50::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:33:50::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:33:50::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:33:50::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2019-12-29.23:33:50::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-29.23:33:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.23:33:50::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl ; bash -c "make  " 
TRACE::2019-12-29.23:33:50::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2019-12-29.23:33:50::SCWBDomain::make[1]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:33:50::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.23:33:50::SCWBDomain::o-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:33:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.23:33:50::SCWBDomain::objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:50::SCWBDomain::jects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:33:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.23:33:50::SCWBDomain::objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Include files for this library have already been copied.

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:33:50::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.23:33:50::SCWBDomain::o-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-29.23:33:50::SCWBDomain::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto 
TRACE::2019-12-29.23:33:50::SCWBDomain::-ffat-lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.23:33:50::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-29.23:33:50::SCWBDomain::at-lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:33:50::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.23:33:50::SCWBDomain::bjects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:33:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.23:33:50::SCWBDomain::objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.23:33:50::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.23:33:50::SCWBDomain::lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.23:33:50::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-29.23:33:50::SCWBDomain::-lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:33:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.23:33:50::SCWBDomain::objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.23:33:50::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.23:33:50::SCWBDomain::lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:33:50::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.23:33:50::SCWBDomain::o-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:33:50::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.23:33:50::SCWBDomain::o-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:33:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.23:33:50::SCWBDomain::objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:33:50::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.23:33:50::SCWBDomain::bjects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2019-12-29.23:33:50::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2019-12-29.23:33:50::SCWBDomain::t-lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:33:50::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.23:33:50::SCWBDomain::o-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.23:33:50::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-29.23:33:50::SCWBDomain::-lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:50::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:50::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:50::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:50::SCWBDomain::jects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:33:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.23:33:50::SCWBDomain::objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-29.23:33:50::SCWBDomain::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -f
TRACE::2019-12-29.23:33:50::SCWBDomain::fat-lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:33:50::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2019-12-29.23:33:50::SCWBDomain::objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.23:33:50::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.23:33:50::SCWBDomain::lto-objects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:50::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.23:33:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:33:50::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.23:33:50::SCWBDomain::bjects"

TRACE::2019-12-29.23:33:50::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:50::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:33:50::SCWBDomain::Compiling clockps

TRACE::2019-12-29.23:33:51::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:51::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:33:51::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_2/src

TRACE::2019-12-29.23:33:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:51::SCWBDomain::jects"

TRACE::2019-12-29.23:33:51::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:51::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.23:33:51::SCWBDomain::Compiling XilFFs Library

TRACE::2019-12-29.23:33:51::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:51::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_2/src'

TRACE::2019-12-29.23:33:51::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.23:33:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:33:51::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.23:33:51::SCWBDomain::ects"

TRACE::2019-12-29.23:33:51::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:51::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:33:51::SCWBDomain::Compiling spips

TRACE::2019-12-29.23:33:51::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:51::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:33:51::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.23:33:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:51::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:51::SCWBDomain::jects"

TRACE::2019-12-29.23:33:51::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:51::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:33:51::SCWBDomain::Compiling gpiops

TRACE::2019-12-29.23:33:52::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:52::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:33:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.23:33:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.23:33:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2019-12-29.23:33:52::SCWBDomain::ts"

TRACE::2019-12-29.23:33:52::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:52::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:33:52::SCWBDomain::Compiling csi

TRACE::2019-12-29.23:33:52::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:52::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:33:52::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:52::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:33:52::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:52::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:33:52::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.23:33:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:52::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:52::SCWBDomain::jects"

TRACE::2019-12-29.23:33:52::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:52::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.23:33:52::SCWBDomain::Compiling scugic

TRACE::2019-12-29.23:33:53::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:53::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_1/src'

TRACE::2019-12-29.23:33:53::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_0/src

TRACE::2019-12-29.23:33:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:33:53::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.23:33:53::SCWBDomain::ects"

TRACE::2019-12-29.23:33:53::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:53::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.23:33:53::SCWBDomain::Compiling xilpm library

TRACE::2019-12-29.23:33:53::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:53::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_0/src'

TRACE::2019-12-29.23:33:53::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.23:33:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:53::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:53::SCWBDomain::jects"

TRACE::2019-12-29.23:33:53::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:53::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:33:53::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-29.23:33:53::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:53::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:33:53::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.23:33:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:33:53::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.23:33:53::SCWBDomain::bjects"

TRACE::2019-12-29.23:33:53::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:53::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:33:53::SCWBDomain::Compiling resetps

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:54::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.23:33:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:54::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:54::SCWBDomain::jects"

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:54::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Compiling csudma

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:54::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.23:33:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.23:33:54::SCWBDomain::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ff
TRACE::2019-12-29.23:33:54::SCWBDomain::at-lto-objects"

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:54::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Compiling coresightps_dcc

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:54::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.23:33:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.23:33:54::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2019-12-29.23:33:54::SCWBDomain::lto-objects"

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:54::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Compiling video_common

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:54::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.23:33:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:54::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:54::SCWBDomain::jects"

TRACE::2019-12-29.23:33:54::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:54::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:33:54::SCWBDomain::Compiling ipipsu

TRACE::2019-12-29.23:33:55::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:55::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:33:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.23:33:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.23:33:55::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-29.23:33:55::SCWBDomain::cts"

TRACE::2019-12-29.23:33:55::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:55::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:33:55::SCWBDomain::Compiling zdma

TRACE::2019-12-29.23:33:55::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:55::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:33:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.23:33:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:33:55::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.23:33:55::SCWBDomain::ects"

TRACE::2019-12-29.23:33:55::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:55::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:33:55::SCWBDomain::Compiling dpdma

TRACE::2019-12-29.23:33:55::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:55::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:33:55::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.23:33:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:55::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:55::SCWBDomain::jects"

TRACE::2019-12-29.23:33:55::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:55::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:33:55::SCWBDomain::Compiling usbpsu

TRACE::2019-12-29.23:33:56::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:56::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:33:56::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.23:33:56::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:56::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:56::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:56::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:56::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:33:56::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-29.23:33:57::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:57::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:33:57::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.23:33:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:33:57::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:33:57::SCWBDomain::jects"

TRACE::2019-12-29.23:33:57::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:57::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:33:57::SCWBDomain::Compiling ttcps

TRACE::2019-12-29.23:33:57::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:57::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:33:57::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.23:33:57::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:33:57::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.23:33:57::SCWBDomain::o-objects"

TRACE::2019-12-29.23:33:57::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:57::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:33:57::SCWBDomain::Compiling v_demosaic

TRACE::2019-12-29.23:33:58::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:58::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:33:58::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:58::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:33:58::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:58::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:33:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.23:33:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:33:58::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.23:33:58::SCWBDomain::ects"

TRACE::2019-12-29.23:33:58::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:58::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:33:58::SCWBDomain::Compiling dppsu

TRACE::2019-12-29.23:33:58::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:58::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:33:58::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.23:33:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:33:58::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:33:58::SCWBDomain::-objects"

TRACE::2019-12-29.23:33:58::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:58::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:33:58::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-29.23:33:59::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:59::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:33:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.23:33:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:33:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.23:33:59::SCWBDomain::bjects"

TRACE::2019-12-29.23:33:59::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:59::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:33:59::SCWBDomain::Compiling axipmon

TRACE::2019-12-29.23:33:59::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:59::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:33:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.23:33:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:33:59::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.23:33:59::SCWBDomain::bjects"

TRACE::2019-12-29.23:33:59::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:59::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:33:59::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-29.23:33:59::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:33:59::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:33:59::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.23:33:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:33:59::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.23:33:59::SCWBDomain::ects"

TRACE::2019-12-29.23:33:59::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:33:59::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:33:59::SCWBDomain::Compiling avbuf

TRACE::2019-12-29.23:34:00::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:00::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:34:00::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.23:34:00::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.23:34:00::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2019-12-29.23:34:00::SCWBDomain::cts"

TRACE::2019-12-29.23:34:00::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:00::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:34:00::SCWBDomain::Compiling sdps

TRACE::2019-12-29.23:34:01::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:01::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:34:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.23:34:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:01::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:34:01::SCWBDomain::jects"

TRACE::2019-12-29.23:34:01::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:01::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:34:01::SCWBDomain::Compiling iicps

TRACE::2019-12-29.23:34:01::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:01::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:34:01::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.23:34:01::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2019-12-29.23:34:01::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2019-12-29.23:34:01::SCWBDomain::to-objects"

TRACE::2019-12-29.23:34:01::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:01::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:01::SCWBDomain::Compiling v_gamma_lut

TRACE::2019-12-29.23:34:02::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:02::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:02::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:02::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.23:34:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:02::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2019-12-29.23:34:02::SCWBDomain::bjects"

TRACE::2019-12-29.23:34:02::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:02::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::Compiling axivdma

TRACE::2019-12-29.23:34:02::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:02::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:02::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:02::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.23:34:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:02::SCWBDomain::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lt
TRACE::2019-12-29.23:34:02::SCWBDomain::o-objects"

TRACE::2019-12-29.23:34:02::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:02::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:34:02::SCWBDomain::Compiling standalone ARMv8 64 bit

TRACE::2019-12-29.23:34:04::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:04::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:34:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.23:34:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:04::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2019-12-29.23:34:04::SCWBDomain::jects"

TRACE::2019-12-29.23:34:04::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:04::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:34:04::SCWBDomain::Compiling uartps

TRACE::2019-12-29.23:34:04::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:04::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:34:04::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.23:34:04::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.23:34:04::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2019-12-29.23:34:04::SCWBDomain::ts"

TRACE::2019-12-29.23:34:04::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:04::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:04::SCWBDomain::Compiling video timing controller

TRACE::2019-12-29.23:34:05::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:05::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:05::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:05::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.23:34:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:05::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.23:34:05::SCWBDomain::ects"

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:05::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Compiling v_tpg

TRACE::2019-12-29.23:34:05::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:05::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:05::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:05::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.23:34:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.23:34:05::SCWBDomain::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat
TRACE::2019-12-29.23:34:05::SCWBDomain::-lto-objects"

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:05::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Compiling cpu_cortexa53

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:05::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.23:34:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:05::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2019-12-29.23:34:05::SCWBDomain::ects"

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:05::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Compiling wdtps

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:05::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.23:34:05::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:05::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2019-12-29.23:34:05::SCWBDomain::-objects"

TRACE::2019-12-29.23:34:05::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:05::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:05::SCWBDomain::Compiling mipicsiss

TRACE::2019-12-29.23:34:06::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zy
TRACE::2019-12-29.23:34:06::SCWBDomain::nqmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:06::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:06::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:06::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:06::SCWBDomain::qmp_fsbl_bsp/psu_cortexa53_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:06::SCWBDomain::Finished building libraries

TRACE::2019-12-29.23:34:06::SCWBDomain::make[1]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zyn
TRACE::2019-12-29.23:34:06::SCWBDomain::qmp_fsbl_bsp'

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_authentication.
TRACE::2019-12-29.23:34:06::SCWBDomain::c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_image_header.c 
TRACE::2019-12-29.23:34:06::SCWBDomain::-o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_dfu_util.c -o x
TRACE::2019-12-29.23:34:06::SCWBDomain::fsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_plpartition_val
TRACE::2019-12-29.23:34:06::SCWBDomain::id.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_rsa_sha.c -o xf
TRACE::2019-12-29.23:34:06::SCWBDomain::sbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc_drivers.c 
TRACE::2019-12-29.23:34:06::SCWBDomain::-o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_ddr_init.c -o x
TRACE::2019-12-29.23:34:06::SCWBDomain::fsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_board.c -o xfsb
TRACE::2019-12-29.23:34:06::SCWBDomain::l_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:06::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c psu_init.c -o psu_ini
TRACE::2019-12-29.23:34:06::SCWBDomain::t.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_handoff.c -o xf
TRACE::2019-12-29.23:34:07::SCWBDomain::sbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_initialization.
TRACE::2019-12-29.23:34:07::SCWBDomain::c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_partition_load.
TRACE::2019-12-29.23:34:07::SCWBDomain::c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_misc.c -o xfsbl
TRACE::2019-12-29.23:34:07::SCWBDomain::_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_main.c -o xfsbl
TRACE::2019-12-29.23:34:07::SCWBDomain::_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_hooks.c -o xfsb
TRACE::2019-12-29.23:34:07::SCWBDomain::l_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_usb.c -o xfsbl_
TRACE::2019-12-29.23:34:07::SCWBDomain::usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_bs.c -o xfsbl_b
TRACE::2019-12-29.23:34:07::SCWBDomain::s.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_sd.c -o xfsbl_s
TRACE::2019-12-29.23:34:07::SCWBDomain::d.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_nand.c -o xfsbl
TRACE::2019-12-29.23:34:07::SCWBDomain::_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_csu_dma.c -o xf
TRACE::2019-12-29.23:34:07::SCWBDomain::sbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_qspi.c -o xfsbl
TRACE::2019-12-29.23:34:07::SCWBDomain::_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_exit.S -o xfsbl
TRACE::2019-12-29.23:34:07::SCWBDomain::_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -c xfsbl_translation_tab
TRACE::2019-12-29.23:34:07::SCWBDomain::le.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2019-12-29.23:34:07::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_authentication.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_plpartition_valid
TRACE::2019-12-29.23:34:07::SCWBDomain::.o  xfsbl_rsa_sha.o  xfsbl_misc_drivers.o  xfsbl_ddr_init.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o
TRACE::2019-12-29.23:34:07::SCWBDomain::  xfsbl_partition_load.o  xfsbl_misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_bs.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_c
TRACE::2019-12-29.23:34:07::SCWBDomain::su_dma.o  xfsbl_qspi.o  xfsbl_exit.o  xfsbl_translation_table.o  -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -
TRACE::2019-12-29.23:34:07::SCWBDomain::ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--
TRACE::2019-12-29.23:34:07::SCWBDomain::start-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                      
TRACE::2019-12-29.23:34:07::SCWBDomain::                                                                                       -n  -Wl,--gc-sections -Lzynqmp_fsbl_bsp/
TRACE::2019-12-29.23:34:07::SCWBDomain::psu_cortexa53_0/lib -Tlscript.ld

LOG::2019-12-29.23:34:09::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2019-12-29.23:34:09::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2019-12-29.23:34:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.23:34:09::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2019-12-29.23:34:09::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:09::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:09::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:09::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:34:09::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:09::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:34:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:34:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:34:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:34:09::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:34:09::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:34:09::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:34:09::SCWBDomain::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2019-12-29.23:34:09::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-29.23:34:09::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2019-12-29.23:34:09::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw ; bash -c "make  " 
TRACE::2019-12-29.23:34:09::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2019-12-29.23:34:09::SCWBDomain::make[1]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.23:34:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.23:34:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.23:34:09::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.23:34:09::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar"
TRACE::2019-12-29.23:34:09::SCWBDomain:: "COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAG
TRACE::2019-12-29.23:34:09::SCWBDomain::S=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.23:34:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.23:34:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2019-12-29.23:34:09::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2019-12-29.23:34:09::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.23:34:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.23:34:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.23:34:09::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.23:34:09::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.23:34:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.23:34:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2019-12-29.23:34:09::SCWBDomain::"COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS
TRACE::2019-12-29.23:34:09::SCWBDomain::=-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:09::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:09::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2019-12-29.23:34:09::SCWBDomain::COMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=
TRACE::2019-12-29.23:34:09::SCWBDomain::-g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src/profile'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:09::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:09::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_0/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:09::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:09::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.23:34:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.23:34:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2019-12-29.23:34:09::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2019-12-29.23:34:09::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make include in psu_pmu_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.23:34:09::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.23:34:09::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:09::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.23:34:09::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:09::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:09::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:09::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:09::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:34:09::SCWBDomain::Compiling clockps

TRACE::2019-12-29.23:34:10::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:10::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_1/src'

TRACE::2019-12-29.23:34:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.23:34:10::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.23:34:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.23:34:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:10::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:10::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:34:10::SCWBDomain::Compiling spips

TRACE::2019-12-29.23:34:10::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:10::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/spips_v3_3/src'

TRACE::2019-12-29.23:34:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.23:34:10::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:10::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:10::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:34:10::SCWBDomain::Compiling gpiops

TRACE::2019-12-29.23:34:10::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:10::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_6/src'

TRACE::2019-12-29.23:34:10::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.23:34:10::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2019-12-29.23:34:10::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2019-12-29.23:34:10::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:10::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:10::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:34:10::SCWBDomain::Compiling csi

TRACE::2019-12-29.23:34:11::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:11::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:11::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:11::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csi_v1_3/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_1/src

TRACE::2019-12-29.23:34:11::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:11::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:11::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:11::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Compiling XilSecure Library

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:11::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_1/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.23:34:11::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:11::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Compiling rtcpsu

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:11::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_8/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.23:34:11::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:11::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Compiling resetps

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:11::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_2/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.23:34:11::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:11::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Compiling csudma

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:11::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_5/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.23:34:11::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2019-12-29.23:34:11::SCWBDomain::OMPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-
TRACE::2019-12-29.23:34:11::SCWBDomain::g -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:11::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:11::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:34:11::SCWBDomain::Compiling video_common

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:12::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_8/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.23:34:12::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:12::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Compiling ipipsu

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:12::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_5/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.23:34:12::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-29.23:34:12::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-29.23:34:12::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:12::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Compiling zdma

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:12::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_8/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.23:34:12::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.23:34:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.23:34:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:12::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Compiling dpdma

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:12::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_1/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.23:34:12::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:12::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:12::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:34:12::SCWBDomain::Compiling usbpsu

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:13::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_6/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.23:34:13::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:13::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Compiling ttcps

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:13::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_10/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.23:34:13::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:13::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:13::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:13::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Compiling v_demosaic

TRACE::2019-12-29.23:34:13::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:13::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:13::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:13::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_demosaic_v1_0/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.23:34:13::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.23:34:13::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.23:34:13::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:13::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Compiling dppsu

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:13::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/dppsu_v1_1/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_1/src

TRACE::2019-12-29.23:34:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:13::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:13::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:13::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:13::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.23:34:13::SCWBDomain::Compiling xilfpga Library

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:14::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_1/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.23:34:14::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:14::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:14::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:14::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Compiling sysmonpsu

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:14::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_5/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.23:34:14::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:14::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:14::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:14::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Compiling axipmon

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:14::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_7/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.23:34:14::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:14::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:14::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:14::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Compiling ddrcpsu

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:14::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_1/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.23:34:14::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.23:34:14::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.23:34:14::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:14::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Compiling avbuf

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:14::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_2/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.23:34:14::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-29.23:34:14::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-29.23:34:14::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:14::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:14::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:34:14::SCWBDomain::Compiling sdps

TRACE::2019-12-29.23:34:15::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:15::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_8/src'

TRACE::2019-12-29.23:34:15::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.23:34:15::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:15::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:15::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:15::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:15::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:34:15::SCWBDomain::Compiling iicps

TRACE::2019-12-29.23:34:15::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:15::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_10/src'

TRACE::2019-12-29.23:34:15::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/xilskey_v6_8/src

TRACE::2019-12-29.23:34:15::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:15::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:15::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:15::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:15::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.23:34:15::SCWBDomain::Compiling Xilskey Library

TRACE::2019-12-29.23:34:16::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:16::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_8/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.23:34:16::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2019-12-29.23:34:16::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2019-12-29.23:34:16::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:16::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:16::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::Compiling v_gamma_lut

TRACE::2019-12-29.23:34:16::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:16::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:16::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:16::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_gamma_lut_v1_0/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.23:34:16::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2019-12-29.23:34:16::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2019-12-29.23:34:16::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:16::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:16::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::Compiling axivdma

TRACE::2019-12-29.23:34:16::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:16::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:16::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:16::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/axivdma_v6_6/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.23:34:16::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2019-12-29.23:34:16::SCWBDomain::PILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g 
TRACE::2019-12-29.23:34:16::SCWBDomain::-ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:16::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:16::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:34:16::SCWBDomain::Compiling standalone

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:17::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_1/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.23:34:17::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2019-12-29.23:34:17::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2019-12-29.23:34:17::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:17::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Compiling uartps

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:17::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_8/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/cpu_v2_10/src

TRACE::2019-12-29.23:34:17::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2019-12-29.23:34:17::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2019-12-29.23:34:17::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:17::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Compiling cpu

TRACE::2019-12-29.23:34:17::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:17::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:17::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:17::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_10/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.23:34:17::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_0/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2019-12-29.23:34:17::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2019-12-29.23:34:17::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:17::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Compiling video timing controller

TRACE::2019-12-29.23:34:17::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:17::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:17::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:17::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/vtc_v8_0/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.23:34:17::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.23:34:17::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.23:34:17::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:17::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:17::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:17::SCWBDomain::Compiling v_tpg

TRACE::2019-12-29.23:34:18::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:18::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:18::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:18::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/v_tpg_v8_1/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.23:34:18::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2019-12-29.23:34:18::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2019-12-29.23:34:18::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:18::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:18::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::Compiling wdtps

TRACE::2019-12-29.23:34:18::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:18::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_2/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::Running Make libs in psu_pmu_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.23:34:18::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2019-12-29.23:34:18::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2019-12-29.23:34:18::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2019-12-29.23:34:18::SCWBDomain::make[2]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:18::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::Compiling mipicsiss

TRACE::2019-12-29.23:34:18::SCWBDomain::make[3]: Entering directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/z
TRACE::2019-12-29.23:34:18::SCWBDomain::ynqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::make[3]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:18::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::make[2]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:18::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/libsrc/mipicsiss_v1_2/src'

TRACE::2019-12-29.23:34:18::SCWBDomain::Finished building libraries

TRACE::2019-12-29.23:34:18::SCWBDomain::make[1]: Leaving directory '/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zy
TRACE::2019-12-29.23:34:18::SCWBDomain::nqmp_pmufw_bsp'

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_master.c -o pm_master.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_interrupts.c -o xpfw_interrupts.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_error_manager.c -o xpfw_error_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_restart.c -o xpfw_restart.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_module.c -o xpfw_module.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_config.c -o pm_config.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_node_reset.c -o pm_node_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_mmio_access.c -o pm_mmio_access.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_core.c -o pm_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_scheduler.c -o xpfw_scheduler.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c pm_notifier.c -o pm_notifier.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:18::SCWBDomain::s    -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_events.c -o xpfw_events.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_resets.c -o xpfw_resets.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_extern.c -o pm_extern.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_user_startup.c -o xpfw_user_startup.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_rom_interface.c -o xpfw_rom_interface.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_callbacks.c -o pm_callbacks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_ipi_manager.c -o xpfw_ipi_manager.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_requirement.c -o pm_requirement.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_platform.c -o xpfw_platform.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_system.c -o pm_system.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c idle_hooks.c -o idle_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c xpfw_mod_common.c -o xpfw_mod_common.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:19::SCWBDomain::s    -c pm_periph.c -o pm_periph.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_binding.c -o pm_binding.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_power.c -o pm_power.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c xpfw_mod_sched.c -o xpfw_mod_sched.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c pm_node.c -o pm_node.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2019-12-29.23:34:20::SCWBDomain::s    -c xpfw_start.S -o xpfw_start.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2019-12-29.23:34:20::SCWBDomain::mb-gcc -o executable.elf  xpfw_crc.o  pm_master.o  xpfw_interrupts.o  xpfw_error_manager.o  xpfw_restart.o  xpfw_module.o  pm_c
TRACE::2019-12-29.23:34:20::SCWBDomain::onfig.o  pm_node_reset.o  pm_mmio_access.o  pm_core.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_qspi.o  pm_notifier.o  
TRACE::2019-12-29.23:34:20::SCWBDomain::xpfw_aib.o  xpfw_events.o  pm_pll.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_mod_ultra96.o  xpfw_mod_em.o  xpfw
TRACE::2019-12-29.23:34:20::SCWBDomain::_resets.o  xpfw_util.o  pm_extern.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_reset.o  pm_cal
TRACE::2019-12-29.23:34:20::SCWBDomain::lbacks.o  xpfw_mod_stl.o  xpfw_ipi_manager.o  xpfw_mod_dap.o  pm_requirement.o  xpfw_platform.o  pm_system.o  xpfw_core.o  idle
TRACE::2019-12-29.23:34:20::SCWBDomain::_hooks.o  xpfw_mod_common.o  pm_periph.o  pm_sram.o  pm_binding.o  pm_hooks.o  pm_gpp.o  pm_usb.o  pm_power.o  xpfw_main.o  xpf
TRACE::2019-12-29.23:34:20::SCWBDomain::w_mod_sched.o  pm_proc.o  xpfw_mod_legacy.o  pm_clock.o  pm_node.o  xpfw_mod_rtc.o  xpfw_start.o  -MMD -MP      -mlittle-endian
TRACE::2019-12-29.23:34:20::SCWBDomain:: -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-
TRACE::2019-12-29.23:34:20::SCWBDomain::lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lxilsecure,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc,-l
TRACE::2019-12-29.23:34:20::SCWBDomain::c,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                          
TRACE::2019-12-29.23:34:20::SCWBDomain::                                                       -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmufw_bsp/psu_pm
TRACE::2019-12-29.23:34:20::SCWBDomain::u_0/lib -Tlscript.ld

LOG::2019-12-29.23:34:21::SCWSystem::Checking the domain standalone_domain
LOG::2019-12-29.23:34:21::SCWSystem::Not a boot domain 
LOG::2019-12-29.23:34:21::SCWSystem::Started Processing the domain standalone_domain
TRACE::2019-12-29.23:34:21::SCWDomain::Generating domain artifcats
TRACE::2019-12-29.23:34:21::SCWMssOS::Generating standalone artifcats
TRACE::2019-12-29.23:34:21::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/qemu/
TRACE::2019-12-29.23:34:21::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/qemu/
TRACE::2019-12-29.23:34:21::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/standalone_domain/qemu/
TRACE::2019-12-29.23:34:21::SCWMssOS::Copying the qemu file from  /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/export/platform_project/sw/platform_project/standalone_domain/qemu/
TRACE::2019-12-29.23:34:21::SCWMssOS:: Copying the user libraries. 
TRACE::2019-12-29.23:34:21::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:21::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:21::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:21::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:34:21::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:21::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:34:21::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:34:21::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:34:21::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:34:21::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:34:21::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:34:21::SCWMssOS::Completed writing the mss file at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp
TRACE::2019-12-29.23:34:21::SCWMssOS::Mss edits present, copying mssfile into export location /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:34:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2019-12-29.23:34:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2019-12-29.23:34:21::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2019-12-29.23:34:21::SCWMssOS::doing bsp build ... 
TRACE::2019-12-29.23:34:21::SCWMssOS::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:21::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:34:21::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:21::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:21::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=
TRACE::2019-12-29.23:34:21::SCWMssOS::aarch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.23:34:21::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:21::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:34:21::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.23:34:21::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:34:21::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.23:34:21::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:21::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:21::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:34:21::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:21::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2019-12-29.23:34:21::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:21::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.23:34:21::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:21::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:21::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.23:34:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:21::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:22::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.23:34:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:34:22::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:22::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.23:34:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aa
TRACE::2019-12-29.23:34:22::SCWMssOS::rch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:22::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.23:34:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2019-12-29.23:34:22::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:22::SCWMssOS::Running Make include in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.23:34:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s include  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.23:34:22::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:22::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_1/src

TRACE::2019-12-29.23:34:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:22::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:22::SCWMssOS::Compiling clockps

TRACE::2019-12-29.23:34:22::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/spips_v3_3/src

TRACE::2019-12-29.23:34:22::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:22::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:22::SCWMssOS::Compiling spips

TRACE::2019-12-29.23:34:23::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_6/src

TRACE::2019-12-29.23:34:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:23::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:23::SCWMssOS::Compiling gpiops

TRACE::2019-12-29.23:34:23::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csi_v1_3/src

TRACE::2019-12-29.23:34:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.23:34:23::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:23::SCWMssOS::Compiling csi

TRACE::2019-12-29.23:34:23::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_1/src

TRACE::2019-12-29.23:34:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:23::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:23::SCWMssOS::Compiling scugic

TRACE::2019-12-29.23:34:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_8/src

TRACE::2019-12-29.23:34:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:24::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:24::SCWMssOS::Compiling rtcpsu

TRACE::2019-12-29.23:34:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_2/src

TRACE::2019-12-29.23:34:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:24::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:24::SCWMssOS::Compiling resetps

TRACE::2019-12-29.23:34:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_5/src

TRACE::2019-12-29.23:34:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:24::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:24::SCWMssOS::Compiling csudma

TRACE::2019-12-29.23:34:24::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2019-12-29.23:34:24::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aar
TRACE::2019-12-29.23:34:24::SCWMssOS::ch64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:24::SCWMssOS::Compiling coresightps_dcc

TRACE::2019-12-29.23:34:25::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_8/src

TRACE::2019-12-29.23:34:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2019-12-29.23:34:25::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:25::SCWMssOS::Compiling video_common

TRACE::2019-12-29.23:34:25::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_5/src

TRACE::2019-12-29.23:34:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:25::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:25::SCWMssOS::Compiling ipipsu

TRACE::2019-12-29.23:34:25::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_8/src

TRACE::2019-12-29.23:34:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.23:34:25::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:25::SCWMssOS::Compiling zdma

TRACE::2019-12-29.23:34:26::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_1/src

TRACE::2019-12-29.23:34:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:26::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:26::SCWMssOS::Compiling dpdma

TRACE::2019-12-29.23:34:26::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_6/src

TRACE::2019-12-29.23:34:26::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:26::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:26::SCWMssOS::Compiling usbpsu

TRACE::2019-12-29.23:34:27::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_10/src

TRACE::2019-12-29.23:34:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:27::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:27::SCWMssOS::Compiling ttcps

TRACE::2019-12-29.23:34:27::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_demosaic_v1_0/src

TRACE::2019-12-29.23:34:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:27::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:27::SCWMssOS::Compiling v_demosaic

TRACE::2019-12-29.23:34:27::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/dppsu_v1_1/src

TRACE::2019-12-29.23:34:27::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:27::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:27::SCWMssOS::Compiling dppsu

TRACE::2019-12-29.23:34:28::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src

TRACE::2019-12-29.23:34:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:28::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:28::SCWMssOS::Compiling sysmonpsu

TRACE::2019-12-29.23:34:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_7/src

TRACE::2019-12-29.23:34:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:29::SCWMssOS::Compiling axipmon

TRACE::2019-12-29.23:34:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src

TRACE::2019-12-29.23:34:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:29::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:29::SCWMssOS::Compiling ddrcpsu

TRACE::2019-12-29.23:34:29::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_2/src

TRACE::2019-12-29.23:34:29::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:29::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:29::SCWMssOS::Compiling avbuf

TRACE::2019-12-29.23:34:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_8/src

TRACE::2019-12-29.23:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2019-12-29.23:34:30::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:30::SCWMssOS::Compiling sdps

TRACE::2019-12-29.23:34:30::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_10/src

TRACE::2019-12-29.23:34:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:30::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:30::SCWMssOS::Compiling iicps

TRACE::2019-12-29.23:34:31::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src

TRACE::2019-12-29.23:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2019-12-29.23:34:31::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:31::SCWMssOS::Compiling v_gamma_lut

TRACE::2019-12-29.23:34:31::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/axivdma_v6_6/src

TRACE::2019-12-29.23:34:31::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2019-12-29.23:34:31::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:31::SCWMssOS::Compiling axivdma

TRACE::2019-12-29.23:34:32::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_1/src

TRACE::2019-12-29.23:34:32::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-
TRACE::2019-12-29.23:34:32::SCWMssOS::none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:32::SCWMssOS::Compiling standalone ARMv8 64 bit

TRACE::2019-12-29.23:34:33::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_8/src

TRACE::2019-12-29.23:34:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2019-12-29.23:34:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:33::SCWMssOS::Compiling uartps

TRACE::2019-12-29.23:34:34::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/vtc_v8_0/src

TRACE::2019-12-29.23:34:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2019-12-29.23:34:34::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:34::SCWMssOS::Compiling video timing controller

TRACE::2019-12-29.23:34:34::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/v_tpg_v8_1/src

TRACE::2019-12-29.23:34:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:34::SCWMssOS::Compiling v_tpg

TRACE::2019-12-29.23:34:35::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src

TRACE::2019-12-29.23:34:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch
TRACE::2019-12-29.23:34:35::SCWMssOS::64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:35::SCWMssOS::Compiling cpu_cortexa53

TRACE::2019-12-29.23:34:35::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_2/src

TRACE::2019-12-29.23:34:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2019-12-29.23:34:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:35::SCWMssOS::Compiling wdtps

TRACE::2019-12-29.23:34:35::SCWMssOS::Running Make libs in psu_cortexa53_0/libsrc/mipicsiss_v1_2/src

TRACE::2019-12-29.23:34:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s libs  "SHELL=/bin/sh" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2019-12-29.23:34:35::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2019-12-29.23:34:35::SCWMssOS::Compiling mipicsiss

TRACE::2019-12-29.23:34:35::SCWMssOS::Finished building libraries

TRACE::2019-12-29.23:34:35::SCWMssOS::Copying to export directory.
TRACE::2019-12-29.23:34:35::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2019-12-29.23:34:35::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2019-12-29.23:34:35::SCWSystem::Completed Processing the domain standalone_domain
LOG::2019-12-29.23:34:35::SCWSystem::Completed Processing the sysconfig platform_project
LOG::2019-12-29.23:34:35::SCWPlatform::Completed generating the artifacts for system configuration platform_project
TRACE::2019-12-29.23:34:35::SCWPlatform::Started preparing the platform 
TRACE::2019-12-29.23:34:35::SCWSystem::Writing the bif file for system config platform_project
TRACE::2019-12-29.23:34:35::SCWSystem::dir created 
TRACE::2019-12-29.23:34:35::SCWSystem::Writing the bif 
TRACE::2019-12-29.23:34:35::SCWPlatform::Started writing the spfm file 
TRACE::2019-12-29.23:34:35::SCWPlatform::Started writing the xpfm file 
TRACE::2019-12-29.23:34:35::SCWPlatform::Completed generating the platform
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:34:35::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:34:35::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:34:35::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:34:35::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:34:35::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:34:35::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:34:35::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:34:35::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:34:35::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:34:35::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:34:35::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:34:35::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:34:35::SCWWriter::formatted JSON is {
	"platformName":	"platform_project",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"platform_project",
	"platHandOff":	"/home/taylorgr/git/ultra96v2_imx219_to_displayport/fpga/build/imx219_to_mpsoc_displayport.xsa",
	"platIntHandOff":	"<platformDir>/hw/imx219_to_mpsoc_displayport.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"platform_project",
	"systems":	[{
			"systemName":	"platform_project",
			"systemDesc":	"platform_project",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"platform_project",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"2fed5d1abed80ac6b2655fa212d57b98",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilsecure:4.1", "xilpm:3.0"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["stdin", "stdout", "zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"31a6d912953dbfaa1c16a0bb6ac0a1c8",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.1", "xilsecure:4.1", "xilskey:6.8"],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"/apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"624ae903296f962ce08565d2dd11a8f8",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"psu_uart_1",
							"stdout":	"psu_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2019-12-29.23:34:35::SCWPlatform::updated the xpfm file.
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-29.23:34:35::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-29.23:34:35::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-29.23:34:35::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2019-12-29.23:34:35::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-29.23:34:35::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-29.23:34:35::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-29.23:34:35::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:47::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:47::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:47::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:48::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:48::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:48::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWReader::Active system found as  platform_project
TRACE::2019-12-30.23:49:54::SCWReader::Handling sysconfig platform_project
TRACE::2019-12-30.23:49:54::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2019-12-30.23:49:54::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2019-12-30.23:49:54::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-30.23:49:54::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS:: library already available in sw design:  xilpm:3.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-30.23:49:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWReader::No isolation master present  
TRACE::2019-12-30.23:49:54::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-30.23:49:54::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2019-12-30.23:49:54::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2019-12-30.23:49:54::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-30.23:49:54::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS:: library already available in sw design:  xilfpga:5.1
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS:: library already available in sw design:  xilsecure:4.1
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS:: library already available in sw design:  xilskey:6.8
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-30.23:49:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWReader::No isolation master present  
TRACE::2019-12-30.23:49:54::SCWDomain::checking for install qemu data   : 
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the QEMU Data from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the QEMU args  from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2019-12-30.23:49:54::SCWDomain:: Using the PMUQEMU args from install at  : /apps/Xilinx/Vitis/2019.2/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::No sw design opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::mss exists loading the mss file  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::Opened the sw design from mss  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::Adding the swdes entry /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2019-12-30.23:49:54::SCWMssOS::updating the scw layer about changes
TRACE::2019-12-30.23:49:54::SCWMssOS::Opened the sw design.  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWReader::Adding prebuilt librarypaths as   
TRACE::2019-12-30.23:49:54::SCWReader::Adding prebuilt incpaths  as   
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to open the hw design at /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA given /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA absoulate path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform::DSA directory /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw
TRACE::2019-12-30.23:49:54::SCWPlatform:: Platform Path /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/hw/imx219_to_mpsoc_displayport.xsa
TRACE::2019-12-30.23:49:54::SCWPlatform:: Unique name xilinx:ultra96v2::0.0
TRACE::2019-12-30.23:49:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2019-12-30.23:49:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2019-12-30.23:49:54::SCWMssOS::Checking the sw design at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWMssOS::DEBUG:  swdes dump  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2019-12-30.23:49:54::SCWMssOS::Sw design exists and opened at  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2019-12-30.23:49:54::SCWReader::No isolation master present  
TRACE::2019-12-30.23:49:54::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2019-12-30.23:49:54::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_plpartition_valid.o  psu_init.o  xfsbl_rsa_sha.o 
TRACE::2019-12-30.23:49:54::SCWBDomain:: xfsbl_misc_drivers.o  xfsbl_ddr_init.o  xfsbl_board.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_
TRACE::2019-12-30.23:49:54::SCWBDomain::misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_bs.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_csu_dma.o  xfsbl_qspi.o  xfsbl_ex
TRACE::2019-12-30.23:49:54::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2019-12-30.23:49:54::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2019-12-30.23:49:54::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2019-12-30.23:49:54::SCWBDomain::rm -rf  xpfw_interrupts.o  xpfw_mod_ultra96.o  pm_system.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_notifier.o  xpfw_aib.o  xpfw_e
TRACE::2019-12-30.23:49:54::SCWBDomain::vents.o  pm_pinctrl.o  pm_ddr.o  pm_sram.o  xpfw_user_startup.o  xpfw_mod_wdt.o  pm_proc.o  xpfw_mod_dap.o  xpfw_platform.o  pm
TRACE::2019-12-30.23:49:54::SCWBDomain::_node.o  pm_node_reset.o  pm_usb.o  xpfw_mod_common.o  xpfw_ipi_manager.o  pm_master.o  xpfw_error_manager.o  xpfw_restart.o  p
TRACE::2019-12-30.23:49:54::SCWBDomain::m_requirement.o  pm_core.o  pm_config.o  xpfw_xpu.o  pm_qspi.o  pm_binding.o  pm_mmio_access.o  pm_slave.o  xpfw_crc.o  xpfw_mo
TRACE::2019-12-30.23:49:54::SCWBDomain::d_pm.o  xpfw_resets.o  xpfw_util.o  xpfw_mod_sched.o  xpfw_mod_rtc.o  pm_extern.o  xpfw_rom_interface.o  pm_csudma.o  pm_callba
TRACE::2019-12-30.23:49:54::SCWBDomain::cks.o  xpfw_mod_stl.o  idle_hooks.o  pm_reset.o  pm_clock.o  xpfw_core.o  xpfw_module.o  pm_pll.o  pm_periph.o  pm_hooks.o  pm_
TRACE::2019-12-30.23:49:54::SCWBDomain::gpp.o  pm_power.o  xpfw_main.o  xpfw_mod_em.o  xpfw_mod_legacy.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2019-12-30.23:49:54::SCWBDomain::ble.elf *.o

TRACE::2019-12-30.23:49:54::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2019-12-30.23:49:54::SCWMssOS::cleaning the bsp 
TRACE::2019-12-30.23:49:54::SCWMssOS::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-30.23:49:54::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-30.23:49:55::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2019-12-30.23:50:02::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl ; bash -c "make  clean" 
TRACE::2019-12-30.23:50:02::SCWBDomain::rm -rf  xfsbl_authentication.o  xfsbl_image_header.o  xfsbl_dfu_util.o  xfsbl_plpartition_valid.o  xfsbl_rsa_sha.o  xfsbl_misc_
TRACE::2019-12-30.23:50:02::SCWBDomain::drivers.o  xfsbl_ddr_init.o  xfsbl_board.o  psu_init.o  xfsbl_handoff.o  xfsbl_initialization.o  xfsbl_partition_load.o  xfsbl_
TRACE::2019-12-30.23:50:02::SCWBDomain::misc.o  xfsbl_main.o  xfsbl_hooks.o  xfsbl_usb.o  xfsbl_bs.o  xfsbl_sd.o  xfsbl_nand.o  xfsbl_csu_dma.o  xfsbl_qspi.o  xfsbl_ex
TRACE::2019-12-30.23:50:02::SCWBDomain::it.o  xfsbl_translation_table.o  zynqmp_fsbl_bsp/psu_cortexa53_0/lib/libxil.a executable.elf *.o

TRACE::2019-12-30.23:50:02::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_fsbl/zynqmp_fsbl_bsp ; bash -c "make  clean" 
TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::rm -f psu_cortexa53_0/lib/libxil.a

TRACE::2019-12-30.23:50:02::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw ; bash -c "make  clean" 
TRACE::2019-12-30.23:50:02::SCWBDomain::rm -rf  xpfw_crc.o  pm_master.o  xpfw_interrupts.o  xpfw_error_manager.o  xpfw_restart.o  xpfw_module.o  pm_config.o  pm_node_r
TRACE::2019-12-30.23:50:02::SCWBDomain::eset.o  pm_mmio_access.o  pm_core.o  xpfw_xpu.o  xpfw_scheduler.o  pm_gic_proxy.o  pm_qspi.o  pm_notifier.o  xpfw_aib.o  xpfw_e
TRACE::2019-12-30.23:50:02::SCWBDomain::vents.o  pm_pll.o  pm_slave.o  pm_pinctrl.o  xpfw_mod_pm.o  pm_ddr.o  xpfw_mod_ultra96.o  xpfw_mod_em.o  xpfw_resets.o  xpfw_ut
TRACE::2019-12-30.23:50:02::SCWBDomain::il.o  pm_extern.o  xpfw_user_startup.o  xpfw_rom_interface.o  pm_csudma.o  xpfw_mod_wdt.o  pm_reset.o  pm_callbacks.o  xpfw_mod
TRACE::2019-12-30.23:50:02::SCWBDomain::_stl.o  xpfw_ipi_manager.o  xpfw_mod_dap.o  pm_requirement.o  xpfw_platform.o  pm_system.o  xpfw_core.o  idle_hooks.o  xpfw_mod
TRACE::2019-12-30.23:50:02::SCWBDomain::_common.o  pm_periph.o  pm_sram.o  pm_binding.o  pm_hooks.o  pm_gpp.o  pm_usb.o  pm_power.o  xpfw_main.o  xpfw_mod_sched.o  pm_
TRACE::2019-12-30.23:50:02::SCWBDomain::proc.o  xpfw_mod_legacy.o  pm_clock.o  pm_node.o  xpfw_mod_rtc.o  xpfw_start.o  zynqmp_pmufw_bsp/psu_pmu_0/lib/libxil.a executa
TRACE::2019-12-30.23:50:02::SCWBDomain::ble.elf *.o

TRACE::2019-12-30.23:50:02::SCWBDomain::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/zynqmp_pmufw/zynqmp_pmufw_bsp ; bash -c "make  clean" 
TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::make -C psu_pmu_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWBDomain::rm -f psu_pmu_0/lib/libxil.a

TRACE::2019-12-30.23:50:02::SCWMssOS::cleaning the bsp 
TRACE::2019-12-30.23:50:02::SCWMssOS::System Command Ran  cd  /home/taylorgr/git/ultra96v2_imx219_to_displayport/vitis_workspace/platform_project/psu_cortexa53_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/spips_v3_3/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/csi_v1_3/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_10/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_demosaic_v1_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/dppsu_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_5/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_7/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_10/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_gamma_lut_v1_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/axivdma_v6_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_8/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/vtc_v8_0/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/v_tpg_v8_1/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_6/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/mipicsiss_v1_2/src -s clean 

TRACE::2019-12-30.23:50:02::SCWMssOS::rm -f psu_cortexa53_0/lib/libxil.a

