//! **************************************************************************
// Written by: Map P.20131013 on Mon Dec 28 22:10:18 2015
//! **************************************************************************

SCHEMATIC START;
COMP "led<0>" LOCATE = SITE "V12" LEVEL 1;
COMP "led<1>" LOCATE = SITE "T12" LEVEL 1;
COMP "led<2>" LOCATE = SITE "T11" LEVEL 1;
COMP "clk" LOCATE = SITE "V10" LEVEL 1;
COMP "led<3>" LOCATE = SITE "R11" LEVEL 1;
COMP "rst_n" LOCATE = SITE "V15" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "timer_0" BEL "timer_1" BEL "timer_2" BEL "timer_3"
        BEL "timer_4" BEL "timer_5" BEL "timer_6" BEL "timer_7" BEL "timer_8"
        BEL "timer_9" BEL "timer_10" BEL "timer_11" BEL "timer_12" BEL
        "timer_13" BEL "timer_14" BEL "timer_15" BEL "timer_16" BEL "timer_17"
        BEL "timer_18" BEL "timer_19" BEL "timer_20" BEL "timer_21" BEL
        "timer_22" BEL "timer_23" BEL "timer_24" BEL "timer_25" BEL "timer_26"
        BEL "timer_27" BEL "timer_28" BEL "timer_29" BEL "timer_30" BEL
        "timer_31" BEL "led_0" BEL "led_1" BEL "led_2" BEL "led_3" BEL
        "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
SCHEMATIC END;

