# Processing-in-memory-Architecture

The articles related to processing-in-memory

## NEW
(ISCA 2016) [PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory](https://ieeexplore.ieee.org/document/7551380)

(ISCA 2016) [ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars](https://arxiv.org/abs/1901.09904)

(DAC 2016) [Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories](https://dl.acm.org/doi/10.1145/2897937.2898064)

(MICRO 2017) [DRISA: a DRAM-based Reconfigurable In-Situ Accelerator](https://dl.acm.org/doi/10.1145/3123939.3123977)

(HPCA 2017) [PipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning](http://alchem.usc.edu/portal/static/download/nn_memristor.pdf)

(DAC 2017) [Exploiting Parallelism for Convolutional Connections in Processing-In-Memory Architecture](https://dl.acm.org/doi/pdf/10.1145/3061639.3062242)

(MICRO 2018) [SCOPE: A Stochastic Computing Engine for DRAM-Based In-Situ Accelerator](https://ieeexplore.ieee.org/document/8574579)

(MICRO 2018) [Processing-in-memory for energy-efficient neural network training: a heterogeneous approach](https://dl.acm.org/doi/pdf/10.1109/MICRO.2018.00059)

(DAC 2018) [CMP-PIM: an energy-efficient comparator-based processing-in-memory neural network accelerator](https://dl.acm.org/doi/pdf/10.1145/3195970.3196009)

(DAC 2018) [SNrram: an efficient sparse neural network computation architecture based on resistive random-access memory](https://dl.acm.org/doi/pdf/10.1145/3195970.3196116)

(Machine learning and knowledge extraction 2019) [A Survey of ReRAM-based Architectures for Processing-in-memory and Neural Networks](https://www.mdpi.com/2504-4990/1/1/5)

(CCF Transactions on High Performance Computing 2019) [ReBNN: in-situ acceleration of binarized neural networks in ReRAM using complementary resistive cell](https://link.springer.com/article/10.1007/s42514-019-00014-8)

(HPCA 2019) [Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads](https://ieeexplore.ieee.org/document/8675225)

(ASPLOS 2019) [FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN Accelerator Architecture](https://arxiv.org/abs/1901.09904)

(ISCA 2019) [Sparse ReRAM engine: joint exploration of activation and weight sparsity in compressed neural networks](https://dl.acm.org/doi/pdf/10.1145/3307650.3322271)

(ASPDAC 2019) [Learning the sparsity for ReRAM: mapping and pruning sparse neural network for ReRAM based accelerator](https://dl.acm.org/doi/pdf/10.1145/3287624.3287715)
 
(ASPDAC 2019) [CompRRAE: RRAM-based convolutional neural network accelerator with r educed computations through ar untime a ctivation e stimation](https://dl.acm.org/doi/pdf/10.1145/3287624.3287640)

(GLSVLSI 2019) [UPIM: Unipolar Switching Logic for High Density Processing-in-Memory Applications](https://dl.acm.org/doi/pdf/10.1145/3299874.3318011)

(ASPDAC 2019) [GraphSAR: a sparsity-aware processing-in-memory architecture for large-scale graph processing on ReRAMs](https://dl.acm.org/doi/pdf/10.1145/3287624.3287637)

(HPCA 2020) [ResiRCA: A Resilient Energy Harvesting ReRAM Crossbar-Based Accelerator for Intelligent Embedded Processors](https://ieeexplore.ieee.org/abstract/document/9065347/)

(HPCA 2020) [Fulcrum: A Simplified Control and Access Mechanism Toward Flexible and Practical In-Situ Accelerators](https://ieeexplore.ieee.org/document/9065566) 
