# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv64 -mattr=+v -run-pass=legalizer %s -o - | FileCheck %s

# Special handling for i1-element vectors with non-zero index
---
name:            extract_nxv2i1_nxv4i1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: extract_nxv2i1_nxv4i1
    ; CHECK: PseudoRET
    %0:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
    %1:_(<vscale x 2 x s1>) = G_EXTRACT %0(<vscale x 4 x s1>), 2
    $v8 = COPY %1(<vscale x 2 x s1>)
    PseudoRET implicit $v8
...
---
name:            extract_nxv4i1_nxv8i1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: extract_nxv4i1_nxv8i1
    ; CHECK: PseudoRET
    %0:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
    %1:_(<vscale x 4 x s1>) = G_EXTRACT %0(<vscale x 8 x s1>), 2
    $v8 = COPY %1(<vscale x 4 x s1>)
    PseudoRET implicit $v8
...
---
name:            extract_nxv32i1_nxv64i1
legalized:       false
tracksRegLiveness: true
body:             |
  bb.0.entry:
    ; CHECK-LABEL: name: extract_nxv32i1_nxv64i1
    ; CHECK: PseudoRET
    %0:_(<vscale x 64 x s1>) = G_IMPLICIT_DEF
    %1:_(<vscale x 32 x s1>) = G_EXTRACT %0(<vscale x 64 x s1>), 16
    $v8 = COPY %1(<vscale x 32 x s1>)
    PseudoRET implicit $v8
...

# # i1-element vectors with zero index
# ---
# name:            extract_nxv2i1_nxv4i1_zero
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv2i1_nxv4i1_zero
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 4 x s1>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 2 x s1>) = G_EXTRACT %0(<vscale x 4 x s1>), 0
#     $v8 = COPY %1(<vscale x 2 x s1>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv4i1_nxv8i1_zero
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv4i1_nxv8i1_zero
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 8 x s1>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 4 x s1>) = G_EXTRACT %0(<vscale x 8 x s1>), 0
#     $v8 = COPY %1(<vscale x 4 x s1>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv32i1_nxv64i1_zero
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv32i1_nxv64i1_zero
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 64 x s1>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 32 x s1>) = G_EXTRACT %0(<vscale x 64 x s1>), 0
#     $v8 = COPY %1(<vscale x 32 x s1>)
#     PseudoRET implicit $v8
# ...
# 
# # Extract with zero index
# ---
# name:            extract_nxv1i8_nxv2i8_zero
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv1i8_nxv2i8_zero
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 1 x s8>) = G_EXTRACT %0(<vscale x 2 x s8>), 0
#     $v8 = COPY %1(<vscale x 1 x s8>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv2i16_nxv4i16_zero
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv2i16_nxv4i16_zero
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 2 x s16>) = G_EXTRACT %0(<vscale x 4 x s16>), 0
#     $v8 = COPY %1(<vscale x 2 x s16>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv4i32_nxv8i32_zero
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv4i32_nxv8i32_zero
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 4 x s32>) = G_EXTRACT %0(<vscale x 8 x s32>), 0
#     $v8 = COPY %1(<vscale x 4 x s32>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv2i64_nxv8i64_zero
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv2i64_nxv8i64_zero
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 2 x s64>) = G_EXTRACT %0(<vscale x 8 x s64>), 0
#     $v8 = COPY %1(<vscale x 2 x s64>)
#     PseudoRET implicit $v8
# ...
# 
# # Extract with non-zero index
# ---
# name:            extract_nxv1i8_nxv2i8
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv1i8_nxv2i8
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 2 x s8>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 1 x s8>) = G_EXTRACT %0(<vscale x 2 x s8>), 0
#     $v8 = COPY %1(<vscale x 1 x s8>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv2i16_nxv4i16
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv2i16_nxv4i16
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 4 x s16>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 2 x s16>) = G_EXTRACT %0(<vscale x 4 x s16>), 0
#     $v8 = COPY %1(<vscale x 2 x s16>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv4i32_nxv8i32
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv4i32_nxv8i32
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 8 x s32>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 4 x s32>) = G_EXTRACT %0(<vscale x 8 x s32>), 0
#     $v8 = COPY %1(<vscale x 4 x s32>)
#     PseudoRET implicit $v8
# ...
# ---
# name:            extract_nxv2i64_nxv8i64
# legalized:       false
# tracksRegLiveness: true
# body:             |
#   bb.0.entry:
#     ; CHECK-LABEL: name: extract_nxv2i64_nxv8i64
#     ; CHECK: PseudoRET
#     %0:_(<vscale x 8 x s64>) = G_IMPLICIT_DEF
#     %1:_(<vscale x 2 x s64>) = G_EXTRACT %0(<vscale x 8 x s64>), 0
#     $v8 = COPY %1(<vscale x 2 x s64>)
#     PseudoRET implicit $v8
# ...
# 
# 
# 
