Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Mar 23 14:10:11 2024
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     77          
TIMING-18  Warning           Missing input or output delay   6           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (193)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: movement/atan/present_state_reg/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: screen/clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: screen/clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (193)
--------------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.042        0.000                      0                 8217        0.017        0.000                      0                 8217        4.020        0.000                       0                  3382  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.042        0.000                      0                 8217        0.017        0.000                      0                 8217        4.020        0.000                       0                  3382  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/g_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.789ns  (logic 4.160ns (42.496%)  route 5.629ns (57.504%))
  Logic Levels:           9  (LUT4=2 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.834     5.597    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     8.051 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.057    10.108    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[59].ram.ram_doutb[5]
    SLICE_X75Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.232 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.232    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_22_n_0
    SLICE_X75Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    10.477 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9/O
                         net (fo=1, routed)           1.323    11.799    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0
    SLICE_X74Y46         LUT6 (Prop_lut6_I3_O)        0.298    12.097 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.097    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X74Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    12.342 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=3, routed)           0.658    13.001    screen/outMaster/doutb[8]
    SLICE_X74Y45         LUT4 (Prop_lut4_I2_O)        0.298    13.299 f  screen/outMaster/r[1]_i_5/O
                         net (fo=1, routed)           0.412    13.711    screen/outMaster/r[1]_i_5_n_0
    SLICE_X73Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  screen/outMaster/r[1]_i_4/O
                         net (fo=12, routed)          0.492    14.326    screen/outMaster/r[1]_i_4_n_0
    SLICE_X73Y46         LUT4 (Prop_lut4_I1_O)        0.124    14.450 r  screen/outMaster/g[1]_i_8/O
                         net (fo=1, routed)           0.423    14.874    screen/outMaster/g[1]_i_8_n_0
    SLICE_X71Y45         LUT5 (Prop_lut5_I4_O)        0.124    14.998 r  screen/outMaster/g[1]_i_4/O
                         net (fo=1, routed)           0.264    15.262    screen/outMaster/g[1]_i_4_n_0
    SLICE_X71Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.386 r  screen/outMaster/g[1]_i_1/O
                         net (fo=1, routed)           0.000    15.386    screen/outMaster/g[1]_i_1_n_0
    SLICE_X71Y45         FDSE                                         r  screen/outMaster/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.555    15.038    screen/outMaster/clk_IBUF_BUFG
    SLICE_X71Y45         FDSE                                         r  screen/outMaster/g_reg[1]/C
                         clock pessimism              0.394    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X71Y45         FDSE (Setup_fdse_C_D)        0.031    15.428    screen/outMaster/g_reg[1]
  -------------------------------------------------------------------
                         required time                         15.428    
                         arrival time                         -15.386    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/b_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 4.160ns (43.082%)  route 5.496ns (56.918%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.038ns = ( 15.038 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.834     5.597    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     8.051 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.057    10.108    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[59].ram.ram_doutb[5]
    SLICE_X75Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.232 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.232    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_22_n_0
    SLICE_X75Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    10.477 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9/O
                         net (fo=1, routed)           1.323    11.799    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0
    SLICE_X74Y46         LUT6 (Prop_lut6_I3_O)        0.298    12.097 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.097    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X74Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    12.342 r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=3, routed)           0.658    13.001    screen/outMaster/doutb[8]
    SLICE_X74Y45         LUT4 (Prop_lut4_I2_O)        0.298    13.299 f  screen/outMaster/r[1]_i_5/O
                         net (fo=1, routed)           0.412    13.711    screen/outMaster/r[1]_i_5_n_0
    SLICE_X73Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.835 r  screen/outMaster/r[1]_i_4/O
                         net (fo=12, routed)          0.388    14.223    screen/outMaster/r[1]_i_4_n_0
    SLICE_X71Y46         LUT2 (Prop_lut2_I1_O)        0.124    14.347 r  screen/outMaster/b[1]_i_5/O
                         net (fo=1, routed)           0.394    14.740    screen/outMaster/b[1]_i_5_n_0
    SLICE_X69Y46         LUT6 (Prop_lut6_I0_O)        0.124    14.864 f  screen/outMaster/b[1]_i_3/O
                         net (fo=1, routed)           0.264    15.129    screen/outMaster/b[1]_i_3_n_0
    SLICE_X69Y46         LUT4 (Prop_lut4_I1_O)        0.124    15.253 r  screen/outMaster/b[1]_i_1/O
                         net (fo=1, routed)           0.000    15.253    screen/outMaster/b[1]_i_1_n_0
    SLICE_X69Y46         FDSE                                         r  screen/outMaster/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.555    15.038    screen/outMaster/clk_IBUF_BUFG
    SLICE_X69Y46         FDSE                                         r  screen/outMaster/b_reg[1]/C
                         clock pessimism              0.394    15.432    
                         clock uncertainty           -0.035    15.397    
    SLICE_X69Y46         FDSE (Setup_fdse_C_D)        0.031    15.428    screen/outMaster/b_reg[1]
  -------------------------------------------------------------------
                         required time                         15.428    
                         arrival time                         -15.253    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 screen/collision/currRow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.738ns  (logic 4.984ns (51.183%)  route 4.754ns (48.817%))
  Logic Levels:           15  (CARRY4=8 LUT1=2 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.499ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.737     5.499    screen/collision/clk_IBUF_BUFG
    SLICE_X24Y17         FDRE                                         r  screen/collision/currRow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y17         FDRE (Prop_fdre_C_Q)         0.456     5.955 f  screen/collision/currRow_reg[0]/Q
                         net (fo=12, routed)          0.467     6.422    screen/collision/currRow_reg_n_0_[0]
    SLICE_X24Y16         LUT1 (Prop_lut1_I0_O)        0.124     6.546 r  screen/collision/death_i_559/O
                         net (fo=1, routed)           0.336     6.883    screen/collision/p_0_in[0]
    SLICE_X24Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.463 r  screen/collision/death_reg_i_527/CO[3]
                         net (fo=1, routed)           0.000     7.463    screen/collision/death_reg_i_527_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.776 r  screen/collision/death_reg_i_484/O[3]
                         net (fo=3, routed)           0.612     8.388    collision/collisionY4[8]
    SLICE_X25Y19         LUT2 (Prop_lut2_I1_O)        0.306     8.694 r  death_i_488/O
                         net (fo=1, routed)           0.000     8.694    screen/collision/death_reg_i_359[0]
    SLICE_X25Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.226 r  screen/collision/death_reg_i_368/CO[3]
                         net (fo=1, routed)           0.000     9.226    screen/collision/death_reg_i_368_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.539 f  screen/collision/death_reg_i_363/O[3]
                         net (fo=2, routed)           0.753    10.291    collision/collisionY3[19]
    SLICE_X28Y21         LUT1 (Prop_lut1_I0_O)        0.306    10.597 r  death_i_365/O
                         net (fo=1, routed)           0.000    10.597    death_i_365_n_0
    SLICE_X28Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.995 r  death_reg_i_238/CO[3]
                         net (fo=1, routed)           0.000    10.995    death_reg_i_238_n_0
    SLICE_X28Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.109 r  death_reg_i_143/CO[3]
                         net (fo=1, routed)           0.000    11.109    death_reg_i_143_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.443 f  death_reg_i_142/O[1]
                         net (fo=4, routed)           0.812    12.256    screen/collision/collisionY2[16]
    SLICE_X26Y23         LUT2 (Prop_lut2_I0_O)        0.303    12.559 r  screen/collision/death_i_53/O
                         net (fo=1, routed)           0.000    12.559    screen/outMaster/death_i_3_5[1]
    SLICE_X26Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.092 f  screen/outMaster/death_reg_i_10/CO[3]
                         net (fo=1, routed)           0.886    13.977    screen/outMaster/collision/collisionY12_in
    SLICE_X30Y21         LUT4 (Prop_lut4_I0_O)        0.124    14.101 f  screen/outMaster/death_i_3/O
                         net (fo=2, routed)           0.437    14.538    screen/collision/death_reg_1
    SLICE_X29Y21         LUT6 (Prop_lut6_I2_O)        0.124    14.662 r  screen/collision/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.451    15.113    screen/collision/FSM_sequential_state[0]_i_2_n_0
    SLICE_X29Y21         LUT4 (Prop_lut4_I0_O)        0.124    15.237 r  screen/collision/FSM_sequential_state[0]_i_1__2/O
                         net (fo=1, routed)           0.000    15.237    screen/collision/FSM_sequential_state[0]_i_1__2_n_0
    SLICE_X29Y21         FDRE                                         r  screen/collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.556    15.039    screen/collision/clk_IBUF_BUFG
    SLICE_X29Y21         FDRE                                         r  screen/collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.394    15.433    
                         clock uncertainty           -0.035    15.398    
    SLICE_X29Y21         FDRE (Setup_fdre_C_D)        0.029    15.427    screen/collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.915ns  (logic 0.518ns (5.810%)  route 8.397ns (94.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.122ns = ( 15.122 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X22Y8          FDSE                                         r  screen/sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDSE (Prop_fdse_C_Q)         0.518     6.029 r  screen/sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.397    14.427    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/dina[8]
    RAMB36_X5Y14         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.639    15.122    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X5Y14         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.402    
                         clock uncertainty           -0.035    15.366    
    RAMB36_X5Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.629    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -14.427    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.518ns (5.793%)  route 8.423ns (94.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X22Y8          FDSE                                         r  screen/sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDSE (Prop_fdse_C_Q)         0.518     6.029 r  screen/sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.423    14.453    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/dina[8]
    RAMB36_X5Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.656    15.139    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.432    
                         clock uncertainty           -0.035    15.397    
    RAMB36_X5Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.660    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -14.453    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.518ns (5.792%)  route 8.425ns (94.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X22Y8          FDSE                                         r  screen/sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDSE (Prop_fdse_C_Q)         0.518     6.029 r  screen/sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.425    14.454    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/dina[8]
    RAMB36_X5Y2          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.661    15.144    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.665    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -14.454    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 0.518ns (5.821%)  route 8.380ns (94.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X22Y8          FDSE                                         r  screen/sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDSE (Prop_fdse_C_Q)         0.518     6.029 r  screen/sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.380    14.410    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/dina[8]
    RAMB36_X5Y15         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.642    15.125    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.405    
                         clock uncertainty           -0.035    15.369    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.632    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                         -14.410    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/outMaster/b_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.575ns  (logic 4.036ns (42.151%)  route 5.539ns (57.849%))
  Logic Levels:           8  (LUT4=1 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.834     5.597    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/clka
    RAMB36_X5Y3          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     8.051 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.057    10.108    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/ramloop[59].ram.ram_doutb[5]
    SLICE_X75Y31         LUT6 (Prop_lut6_I3_O)        0.124    10.232 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.232    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_22_n_0
    SLICE_X75Y31         MUXF7 (Prop_muxf7_I1_O)      0.245    10.477 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9/O
                         net (fo=1, routed)           1.323    11.799    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_9_n_0
    SLICE_X74Y46         LUT6 (Prop_lut6_I3_O)        0.298    12.097 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    12.097    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_2_n_0
    SLICE_X74Y46         MUXF7 (Prop_muxf7_I1_O)      0.245    12.342 f  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=3, routed)           0.658    13.001    screen/outMaster/doutb[8]
    SLICE_X74Y45         LUT4 (Prop_lut4_I2_O)        0.298    13.299 r  screen/outMaster/r[1]_i_5/O
                         net (fo=1, routed)           0.412    13.711    screen/outMaster/r[1]_i_5_n_0
    SLICE_X73Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.835 f  screen/outMaster/r[1]_i_4/O
                         net (fo=12, routed)          0.391    14.226    screen/outMaster/r[1]_i_4_n_0
    SLICE_X71Y46         LUT6 (Prop_lut6_I4_O)        0.124    14.350 r  screen/outMaster/b[0]_i_2/O
                         net (fo=1, routed)           0.699    15.048    screen/outMaster/b[0]_i_2_n_0
    SLICE_X74Y45         LUT6 (Prop_lut6_I4_O)        0.124    15.172 r  screen/outMaster/b[0]_i_1/O
                         net (fo=1, routed)           0.000    15.172    screen/outMaster/b[0]_i_1_n_0
    SLICE_X74Y45         FDSE                                         r  screen/outMaster/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.556    15.039    screen/outMaster/clk_IBUF_BUFG
    SLICE_X74Y45         FDSE                                         r  screen/outMaster/b_reg[0]/C
                         clock pessimism              0.394    15.433    
                         clock uncertainty           -0.035    15.398    
    SLICE_X74Y45         FDSE (Setup_fdse_C_D)        0.029    15.427    screen/outMaster/b_reg[0]
  -------------------------------------------------------------------
                         required time                         15.427    
                         arrival time                         -15.172    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.896ns  (logic 0.518ns (5.823%)  route 8.378ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X22Y8          FDSE                                         r  screen/sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y8          FDSE (Prop_fdse_C_Q)         0.518     6.029 r  screen/sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.378    14.408    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/dina[8]
    RAMB36_X5Y6          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.659    15.142    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X5Y6          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.435    
                         clock uncertainty           -0.035    15.400    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.663    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 screen/sDesigner/vData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.894ns  (logic 0.518ns (5.824%)  route 8.376ns (94.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    5.511ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    screen/sDesigner/clk_IBUF_BUFG
    SLICE_X22Y7          FDRE                                         r  screen/sDesigner/vData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y7          FDRE (Prop_fdre_C_Q)         0.518     6.029 r  screen/sDesigner/vData_reg[6]/Q
                         net (fo=57, routed)          8.376    14.406    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/dina[3]
    RAMB36_X5Y2          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.661    15.144    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X5Y2          RAMB36E1                                     r  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.437    
                         clock uncertainty           -0.035    15.402    
    RAMB36_X5Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    14.665    screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -14.406    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.226ns (57.063%)  route 0.170ns (42.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.555     1.502    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X48Y13         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=4, routed)           0.170     1.800    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT_n_13
    SLICE_X50Y13         LUT6 (Prop_lut6_I0_O)        0.098     1.898 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.898    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/D[7]
    SLICE_X50Y13         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.818     2.012    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y13         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism             -0.252     1.760    
    SLICE_X50Y13         FDRE (Hold_fdre_C_D)         0.121     1.881    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.209%)  route 0.244ns (56.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.561     1.508    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X45Y0          FDRE                                         r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/Q
                         net (fo=4, routed)           0.244     1.893    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_8
    SLICE_X50Y1          LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/opt_has_pipe.first_q[32]_i_1/O
                         net (fo=1, routed)           0.000     1.938    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/MUX_LOOP[2].shifted_temp[32]
    SLICE_X50Y1          FDRE                                         r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.824     2.018    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y1          FDRE                                         r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism             -0.252     1.766    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.121     1.887    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.009%)  route 0.246ns (56.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.561     1.508    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X45Y0          FDRE                                         r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y0          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[34]/Q
                         net (fo=4, routed)           0.246     1.895    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_8
    SLICE_X50Y1          LUT6 (Prop_lut6_I0_O)        0.045     1.940 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/opt_has_pipe.first_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.940    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/MUX_LOOP[2].shifted_temp[31]
    SLICE_X50Y1          FDRE                                         r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.824     2.018    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y1          FDRE                                         r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism             -0.252     1.766    
    SLICE_X50Y1          FDRE (Hold_fdre_C_D)         0.120     1.886    movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.226ns (51.702%)  route 0.211ns (48.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.555     1.502    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X49Y14         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y14         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[47]/Q
                         net (fo=4, routed)           0.211     1.841    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT_n_17
    SLICE_X50Y16         LUT6 (Prop_lut6_I0_O)        0.098     1.939 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[35]_i_1__0/O
                         net (fo=1, routed)           0.000     1.939    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/D[35]
    SLICE_X50Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.816     2.010    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y16         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]/C
                         clock pessimism             -0.252     1.758    
    SLICE_X50Y16         FDRE (Hold_fdre_C_D)         0.121     1.879    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.976%)  route 0.268ns (62.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.588     1.535    screen/dStruct/clk_IBUF_BUFG
    SLICE_X16Y16         FDRE                                         r  screen/dStruct/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  screen/dStruct/data_reg[8]/Q
                         net (fo=2, routed)           0.268     1.967    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y3          RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.896     2.091    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.610    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.906    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.454%)  route 0.274ns (62.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.588     1.535    screen/dStruct/clk_IBUF_BUFG
    SLICE_X16Y16         FDRE                                         r  screen/dStruct/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  screen/dStruct/data_reg[8]/Q
                         net (fo=2, routed)           0.274     1.973    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB18_X1Y4          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.898     2.093    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.612    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.908    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.209ns (48.880%)  route 0.219ns (51.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.552     1.499    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X50Y13         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[11]/Q
                         net (fo=4, routed)           0.219     1.881    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT_n_44
    SLICE_X43Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.926 r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[9]_i_1/O
                         net (fo=1, routed)           0.000     1.926    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/D[9]
    SLICE_X43Y13         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.822     2.016    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X43Y13         FDRE                                         r  movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism             -0.252     1.764    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.092     1.856    movement/mover/converterFloat2Fixed/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.458%)  route 0.286ns (63.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.588     1.535    screen/dStruct/clk_IBUF_BUFG
    SLICE_X16Y16         FDRE                                         r  screen/dStruct/data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  screen/dStruct/data_reg[16]/Q
                         net (fo=2, routed)           0.286     1.985    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[16]
    RAMB36_X0Y3          RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.896     2.091    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.610    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     1.906    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.145%)  route 0.270ns (67.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.589     1.536    screen/dStruct/clk_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  screen/dStruct/data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y16         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  screen/dStruct/data_reg[19]/Q
                         net (fo=2, routed)           0.270     1.934    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[19]
    RAMB36_X0Y3          RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.896     2.091    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.610    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.243     1.853    screen/memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 screen/dStruct/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.682%)  route 0.296ns (64.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.588     1.535    screen/dStruct/clk_IBUF_BUFG
    SLICE_X16Y16         FDRE                                         r  screen/dStruct/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y16         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  screen/dStruct/data_reg[9]/Q
                         net (fo=2, routed)           0.296     1.994    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[5]
    RAMB18_X1Y4          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.898     2.093    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y4          RAMB18E1                                     r  screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.612    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.908    screen/memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y18  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y19  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y19  screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   screen/memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8___i_nd_to_rdy_opt_has_pipe.i_pipe_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y38  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[1]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X22Y31  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.cordic_engine/gen_para_arch.gen_iteration[3].eng/cntrl/cntrl_vect_dly/gen_rtl.gen_reg.d_reg_reg[2]_srl5___i_nd_to_rdy_opt_has_pipe.i_pipe_r_3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y6   movement/mover/calculator/inst/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.one_dsp.FRAC_ADDSUB/LOGIC_ADD.LRG_LOGIC_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           187 Endpoints
Min Delay           187 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.741ns  (logic 4.679ns (36.723%)  route 8.062ns (63.277%))
  Logic Levels:           7  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[28]/C
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  screen/vga/h_rn_reg[28]/Q
                         net (fo=2, routed)           1.075     1.593    screen/vga/h_rn[28]
    SLICE_X47Y42         LUT3 (Prop_lut3_I1_O)        0.124     1.717 r  screen/vga/v_rn[30]_i_7/O
                         net (fo=2, routed)           0.819     2.536    screen/vga/v_rn[30]_i_7_n_0
    SLICE_X47Y40         LUT5 (Prop_lut5_I0_O)        0.124     2.660 r  screen/vga/h_rn[30]_i_7/O
                         net (fo=2, routed)           0.856     3.516    screen/vga/h_rn[30]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I0_O)        0.124     3.640 r  screen/vga/h_rn[30]_i_3/O
                         net (fo=2, routed)           0.792     4.431    screen/vga/h_rn[30]_i_3_n_0
    SLICE_X47Y38         LUT6 (Prop_lut6_I0_O)        0.124     4.555 r  screen/vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.451     5.006    screen/vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.124     5.130 r  screen/vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.070     9.200    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.541    12.741 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.741    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.741ns  (logic 4.927ns (41.967%)  route 6.814ns (58.033%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[18]/C
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/v_rn_reg[18]/Q
                         net (fo=2, routed)           0.815     1.271    screen/vga/v_rn_reg_n_0_[18]
    SLICE_X42Y42         LUT5 (Prop_lut5_I3_O)        0.124     1.395 r  screen/vga/vsync_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.663     2.059    screen/vga/vsync_OBUF_inst_i_8_n_0
    SLICE_X42Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.183 r  screen/vga/vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.959     3.142    screen/vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X42Y39         LUT5 (Prop_lut5_I0_O)        0.146     3.288 r  screen/vga/vsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.855     4.143    screen/vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X47Y37         LUT3 (Prop_lut3_I0_O)        0.322     4.465 r  screen/vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.521     7.986    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.755    11.741 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.741    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.130ns  (logic 4.364ns (47.798%)  route 4.766ns (52.202%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[2]/G
    SLICE_X30Y29         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  movement/atan/thresholds_reg[2]/Q
                         net (fo=1, routed)           4.766     5.599    thresholds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     9.130 r  thresholds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.130    thresholds[2]
    U22                                                               r  thresholds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.116ns  (logic 4.355ns (47.776%)  route 4.761ns (52.224%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[0]/G
    SLICE_X30Y29         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  movement/atan/thresholds_reg[0]/Q
                         net (fo=1, routed)           4.761     5.594    thresholds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     9.116 r  thresholds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.116    thresholds[0]
    T22                                                               r  thresholds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.347ns (47.742%)  route 4.758ns (52.258%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[1]/G
    SLICE_X30Y29         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  movement/atan/thresholds_reg[1]/Q
                         net (fo=1, routed)           4.758     5.591    thresholds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     9.105 r  thresholds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.105    thresholds[1]
    T21                                                               r  thresholds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/thresholds_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            thresholds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.361ns  (logic 4.363ns (52.183%)  route 3.998ns (47.817%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         LDCE                         0.000     0.000 r  movement/atan/thresholds_reg[3]/G
    SLICE_X30Y29         LDCE (EnToQ_ldce_G_Q)        0.833     0.833 r  movement/atan/thresholds_reg[3]/Q
                         net (fo=1, routed)           3.998     4.831    thresholds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     8.361 r  thresholds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.361    thresholds[3]
    U21                                                               r  thresholds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.003ns (54.812%)  route 3.300ns (45.188%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDRE                         0.000     0.000 r  screen/vga/blue_reg[2]/C
    SLICE_X74Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[2]/Q
                         net (fo=1, routed)           3.300     3.756    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547     7.304 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.304    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/red_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.181ns  (logic 4.109ns (57.222%)  route 3.072ns (42.778%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDRE                         0.000     0.000 r  screen/vga/red_reg[1]/C
    SLICE_X74Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  screen/vga/red_reg[1]/Q
                         net (fo=1, routed)           3.072     3.491    red_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         3.690     7.181 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.181    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/green_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.159ns  (logic 4.014ns (56.077%)  route 3.144ns (43.923%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDRE                         0.000     0.000 r  screen/vga/green_reg[2]/C
    SLICE_X79Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/green_reg[2]/Q
                         net (fo=1, routed)           3.144     3.600    green_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558     7.159 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.159    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 3.988ns (55.803%)  route 3.159ns (44.197%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDRE                         0.000     0.000 r  screen/vga/blue_reg[0]/C
    SLICE_X74Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  screen/vga/blue_reg[0]/Q
                         net (fo=1, routed)           3.159     3.615    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     7.147 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.147    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/vga/h_rn_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/h_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDRE                         0.000     0.000 r  screen/vga/h_rn_reg[0]/C
    SLICE_X47Y36         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  screen/vga/h_rn_reg[0]/Q
                         net (fo=3, routed)           0.168     0.309    screen/vga/h_rn[0]
    SLICE_X47Y36         LUT1 (Prop_lut1_I0_O)        0.042     0.351 r  screen/vga/h_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.351    screen/vga/p_1_in[0]
    SLICE_X47Y36         FDRE                                         r  screen/vga/h_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[28]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    screen/vga/v_rn_reg_n_0_[28]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  screen/vga/v_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    screen/vga/data0[28]
    SLICE_X43Y43         FDRE                                         r  screen/vga/v_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[8]/C
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[8]/Q
                         net (fo=4, routed)           0.118     0.259    screen/vga/v_rn_reg_n_0_[8]
    SLICE_X43Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  screen/vga/v_rn_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    screen/vga/data0[8]
    SLICE_X43Y38         FDRE                                         r  screen/vga/v_rn_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[12]/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[12]/Q
                         net (fo=3, routed)           0.119     0.260    screen/vga/v_rn_reg_n_0_[12]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  screen/vga/v_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    screen/vga/data0[12]
    SLICE_X43Y39         FDRE                                         r  screen/vga/v_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[16]/C
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[16]
    SLICE_X43Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[16]
    SLICE_X43Y40         FDRE                                         r  screen/vga/v_rn_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[24]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[24]/Q
                         net (fo=2, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[24]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[24]
    SLICE_X43Y42         FDRE                                         r  screen/vga/v_rn_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[4]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[4]/Q
                         net (fo=5, routed)           0.120     0.261    screen/vga/v_rn_reg_n_0_[4]
    SLICE_X43Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  screen/vga/v_rn_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    screen/vga/data0[4]
    SLICE_X43Y37         FDRE                                         r  screen/vga/v_rn_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.149%)  route 0.185ns (49.851%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[4]/C
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[4]/Q
                         net (fo=5, routed)           0.185     0.326    screen/vga/v_rn_reg_n_0_[4]
    SLICE_X45Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.371 r  screen/vga/v_rn[0]_i_1/O
                         net (fo=1, routed)           0.000     0.371    screen/vga/v_rn[0]_i_1_n_0
    SLICE_X45Y38         FDRE                                         r  screen/vga/v_rn_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[21]/C
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[21]/Q
                         net (fo=2, routed)           0.116     0.257    screen/vga/v_rn_reg_n_0_[21]
    SLICE_X43Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  screen/vga/v_rn_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    screen/vga/data0[21]
    SLICE_X43Y42         FDRE                                         r  screen/vga/v_rn_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/vga/v_rn_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            screen/vga/v_rn_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  screen/vga/v_rn_reg[25]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  screen/vga/v_rn_reg[25]/Q
                         net (fo=2, routed)           0.116     0.257    screen/vga/v_rn_reg_n_0_[25]
    SLICE_X43Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  screen/vga/v_rn_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    screen/vga/data0[25]
    SLICE_X43Y43         FDRE                                         r  screen/vga/v_rn_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/accelerometer/spi_master/cs_reg_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.442ns  (logic 4.317ns (67.023%)  route 2.124ns (32.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.750     5.512    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X11Y37         FDPE                                         r  movement/accelerometer/spi_master/cs_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y37         FDPE (Prop_fdpe_C_Q)         0.419     5.931 r  movement/accelerometer/spi_master/cs_reg_lopt_replica/Q
                         net (fo=1, routed)           2.124     8.056    lopt
    W12                  OBUF (Prop_obuf_I_O)         3.898    11.954 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000    11.954    cs
    W12                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 4.010ns (63.235%)  route 2.331ns (36.765%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  movement/accelerometer/spi_master/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDRE (Prop_fdre_C_Q)         0.456     5.967 r  movement/accelerometer/spi_master/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           2.331     8.299    mosi_OBUF
    V10                  OBUFT (Prop_obuft_I_O)       3.554    11.852 r  mosi_OBUFT_inst/O
                         net (fo=0)                   0.000    11.852    mosi
    V10                                                               r  mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/accelerometer/spi_master/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 4.156ns (65.838%)  route 2.156ns (34.162%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.749     5.511    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  movement/accelerometer/spi_master/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.518     6.029 r  movement/accelerometer/spi_master/sclk_reg/Q
                         net (fo=2, routed)           2.156     8.186    sclk_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638    11.823 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.823    sclk
    W8                                                                r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.867ns  (logic 1.990ns (33.916%)  route 3.877ns (66.084%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.731     5.493    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y29         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.892     6.841    movement/atan/buffer_angle[1]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.790     7.755    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.812     8.691    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.815    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.348 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/atan/minusOp_carry_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.671 r  movement/atan/minusOp_carry__0/O[1]
                         net (fo=1, routed)           0.416    10.088    movement/atan/minusOp_carry__0_n_6
    SLICE_X29Y28         LUT5 (Prop_lut5_I4_O)        0.306    10.394 r  movement/atan/angle_reg[6]_i_1/O
                         net (fo=1, routed)           0.967    11.361    movement/atan/angle_reg[6]_i_1_n_0
    SLICE_X30Y27         LDCE                                         r  movement/atan/angle_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.461ns  (logic 1.778ns (32.556%)  route 3.683ns (67.444%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.731     5.493    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y29         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.892     6.841    movement/atan/buffer_angle[1]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.790     7.755    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.812     8.691    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.815    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.458 r  movement/atan/minusOp_carry/O[3]
                         net (fo=1, routed)           0.598    10.056    movement/atan/minusOp_carry_n_4
    SLICE_X30Y28         LUT5 (Prop_lut5_I2_O)        0.307    10.363 r  movement/atan/angle_reg[4]_i_1/O
                         net (fo=1, routed)           0.591    10.955    movement/atan/angle_reg[4]_i_1_n_0
    SLICE_X30Y27         LDCE                                         r  movement/atan/angle_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.297ns  (logic 1.901ns (35.886%)  route 3.396ns (64.113%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.731     5.493    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y29         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.892     6.841    movement/atan/buffer_angle[1]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.790     7.755    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.812     8.691    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.815    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.348 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/atan/minusOp_carry_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.587 r  movement/atan/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.571    10.159    movement/atan/minusOp_carry__0_n_5
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.301    10.460 r  movement/atan/angle_reg[7]_i_1/O
                         net (fo=1, routed)           0.331    10.791    movement/atan/angle_reg[7]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  movement/atan/angle_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.293ns  (logic 1.875ns (35.423%)  route 3.418ns (64.577%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.731     5.493    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y29         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.892     6.841    movement/atan/buffer_angle[1]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.790     7.755    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.812     8.691    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.815    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.348 r  movement/atan/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.348    movement/atan/minusOp_carry_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.567 r  movement/atan/minusOp_carry__0/O[0]
                         net (fo=1, routed)           0.594    10.161    movement/atan/minusOp_carry__0_n_7
    SLICE_X30Y28         LUT5 (Prop_lut5_I4_O)        0.295    10.456 r  movement/atan/angle_reg[5]_i_1/O
                         net (fo=1, routed)           0.331    10.787    movement/atan/angle_reg[5]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  movement/atan/angle_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.920ns  (logic 1.415ns (28.762%)  route 3.505ns (71.238%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.731     5.493    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y29         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     5.912 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=15, routed)          1.326     7.239    movement/atan/buffer_angle[4]
    SLICE_X31Y26         LUT6 (Prop_lut6_I1_O)        0.299     7.538 r  movement/atan/minusOp_carry_i_6/O
                         net (fo=3, routed)           0.532     8.069    movement/atan/minusOp_carry_i_6_n_0
    SLICE_X30Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.193 r  movement/atan/minusOp_carry_i_5/O
                         net (fo=1, routed)           0.000     8.193    movement/atan/minusOp_carry_i_5_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.445 r  movement/atan/minusOp_carry/O[0]
                         net (fo=1, routed)           0.596     9.041    movement/atan/minusOp_carry_n_7
    SLICE_X30Y28         LUT5 (Prop_lut5_I2_O)        0.321     9.362 r  movement/atan/angle_reg[1]_i_1/O
                         net (fo=1, routed)           1.051    10.413    movement/atan/angle_reg[1]_i_1_n_0
    SLICE_X30Y27         LDCE                                         r  movement/atan/angle_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.844ns  (logic 1.707ns (35.236%)  route 3.137ns (64.764%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.731     5.493    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y29         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.892     6.841    movement/atan/buffer_angle[1]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.790     7.755    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.812     8.691    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.815    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.393 r  movement/atan/minusOp_carry/O[2]
                         net (fo=1, routed)           0.644    10.037    movement/atan/minusOp_carry_n_5
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.301    10.338 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.338    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.659ns  (logic 1.364ns (29.277%)  route 3.295ns (70.723%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.731     5.493    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y29         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.949 r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[1]/Q
                         net (fo=8, routed)           0.892     6.841    movement/atan/buffer_angle[1]
    SLICE_X29Y28         LUT2 (Prop_lut2_I1_O)        0.124     6.965 r  movement/atan/angle_reg[7]_i_7/O
                         net (fo=2, routed)           0.790     7.755    movement/atan/angle_reg[7]_i_7_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I2_O)        0.124     7.879 r  movement/atan/minusOp_carry_i_7/O
                         net (fo=2, routed)           0.812     8.691    movement/atan/minusOp_carry_i_7_n_0
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.124     8.815 r  movement/atan/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     8.815    movement/atan/minusOp_carry_i_4_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.045 r  movement/atan/minusOp_carry/O[1]
                         net (fo=1, routed)           0.801     9.846    movement/atan/minusOp_carry_n_6
    SLICE_X31Y27         LUT6 (Prop_lut6_I1_O)        0.306    10.152 r  movement/atan/angle_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.152    movement/atan/angle_reg[2]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  movement/atan/angle_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screen/outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.141ns (37.542%)  route 0.235ns (62.458%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.586     1.533    screen/outMaster/clk_IBUF_BUFG
    SLICE_X73Y45         FDRE                                         r  screen/outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y45         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  screen/outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.235     1.908    screen/vga/green_reg[3]_0[0]
    SLICE_X79Y40         FDRE                                         r  screen/vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.522%)  route 0.245ns (63.478%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.585     1.532    screen/outMaster/clk_IBUF_BUFG
    SLICE_X69Y46         FDSE                                         r  screen/outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y46         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  screen/outMaster/b_reg[1]/Q
                         net (fo=1, routed)           0.245     1.918    screen/vga/blue_reg[3]_0[1]
    SLICE_X74Y39         FDRE                                         r  screen/vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.141ns (36.563%)  route 0.245ns (63.437%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.586     1.533    screen/outMaster/clk_IBUF_BUFG
    SLICE_X72Y45         FDRE                                         r  screen/outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y45         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  screen/outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.245     1.918    screen/vga/blue_reg[3]_0[3]
    SLICE_X79Y40         FDRE                                         r  screen/vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.141ns (35.949%)  route 0.251ns (64.051%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.585     1.532    screen/outMaster/clk_IBUF_BUFG
    SLICE_X71Y45         FDSE                                         r  screen/outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y45         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  screen/outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.251     1.924    screen/vga/green_reg[3]_0[1]
    SLICE_X74Y39         FDRE                                         r  screen/vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.536%)  route 0.256ns (64.464%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.586     1.533    screen/outMaster/clk_IBUF_BUFG
    SLICE_X69Y47         FDSE                                         r  screen/outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y47         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  screen/outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.256     1.930    screen/vga/red_reg[3]_0[2]
    SLICE_X78Y40         FDRE                                         r  screen/vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.141ns (34.315%)  route 0.270ns (65.685%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.586     1.533    screen/outMaster/clk_IBUF_BUFG
    SLICE_X70Y47         FDSE                                         r  screen/outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y47         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  screen/outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.270     1.944    screen/vga/green_reg[3]_0[2]
    SLICE_X79Y40         FDRE                                         r  screen/vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.141ns (34.128%)  route 0.272ns (65.872%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.585     1.532    screen/outMaster/clk_IBUF_BUFG
    SLICE_X70Y46         FDRE                                         r  screen/outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y46         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  screen/outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.272     1.945    screen/vga/red_reg[3]_0[0]
    SLICE_X78Y40         FDRE                                         r  screen/vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.141ns (32.889%)  route 0.288ns (67.111%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.586     1.533    screen/outMaster/clk_IBUF_BUFG
    SLICE_X72Y46         FDRE                                         r  screen/outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y46         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  screen/outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.288     1.962    screen/vga/green_reg[3]_0[3]
    SLICE_X78Y40         FDRE                                         r  screen/vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screen/outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screen/vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.141ns (32.544%)  route 0.292ns (67.456%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.586     1.533    screen/outMaster/clk_IBUF_BUFG
    SLICE_X74Y45         FDSE                                         r  screen/outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y45         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  screen/outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.292     1.966    screen/vga/blue_reg[3]_0[0]
    SLICE_X74Y39         FDRE                                         r  screen/vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            movement/atan/angle_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.468ns  (logic 0.186ns (39.733%)  route 0.282ns (60.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        0.578     1.525    movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/aclk
    SLICE_X28Y28         FDRE                                         r  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y28         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  movement/atan/cordic/U0/i_synth/i_synth/gen_cordic.output_stage/gen_phase_out.round/gen_truncate.gen_round_out/gen_rtl.gen_reg.d_reg_reg[7]/Q
                         net (fo=18, routed)          0.282     1.948    movement/atan/buffer_angle[7]
    SLICE_X31Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.993 r  movement/atan/angle_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.993    movement/atan/angle_reg[3]_i_1_n_0
    SLICE_X31Y27         LDCE                                         r  movement/atan/angle_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           646 Endpoints
Min Delay           646 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.905ns  (logic 1.434ns (13.154%)  route 9.470ns (86.846%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.645    10.905    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y36         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.905ns  (logic 1.434ns (13.154%)  route 9.470ns (86.846%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.645    10.905    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y36         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.905ns  (logic 1.434ns (13.154%)  route 9.470ns (86.846%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.645    10.905    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y36         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y36         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.765ns  (logic 1.434ns (13.325%)  route 9.331ns (86.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.505    10.765    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.765ns  (logic 1.434ns (13.325%)  route 9.331ns (86.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.505    10.765    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.765ns  (logic 1.434ns (13.325%)  route 9.331ns (86.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.505    10.765    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.765ns  (logic 1.434ns (13.325%)  route 9.331ns (86.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.505    10.765    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/out_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.765ns  (logic 1.434ns (13.325%)  route 9.331ns (86.675%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.250     9.204    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT4 (Prop_lut4_I1_O)        0.153     9.357 r  movement/accelerometer/spi_master/counter[31]_i_1__0/O
                         net (fo=30, routed)          0.576     9.933    movement/accelerometer/spi_master/switch_txrx0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.327    10.260 r  movement/accelerometer/spi_master/out_buffer[7]_i_1/O
                         net (fo=8, routed)           0.505    10.765    movement/accelerometer/spi_master/out_buffer0
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  movement/accelerometer/spi_master/out_buffer_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/in_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.391ns  (logic 1.202ns (11.572%)  route 9.189ns (88.428%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.012     8.966    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.090 f  movement/accelerometer/spi_master/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.643     9.733    movement/accelerometer/spi_master/cs_reg_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.857 r  movement/accelerometer/spi_master/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.534    10.391    movement/accelerometer/spi_master/in_buffer0
    SLICE_X18Y35         FDRE                                         r  movement/accelerometer/spi_master/in_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X18Y35         FDRE                                         r  movement/accelerometer/spi_master/in_buffer_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            movement/accelerometer/spi_master/in_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.391ns  (logic 1.202ns (11.572%)  route 9.189ns (88.428%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    G22                  IBUF (Prop_ibuf_I_O)         0.954     0.954 r  reset_IBUF_inst/O
                         net (fo=21, routed)          8.012     8.966    movement/accelerometer/spi_master/reset_IBUF
    SLICE_X11Y37         LUT3 (Prop_lut3_I2_O)        0.124     9.090 f  movement/accelerometer/spi_master/in_buffer[7]_i_3/O
                         net (fo=2, routed)           0.643     9.733    movement/accelerometer/spi_master/cs_reg_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.857 r  movement/accelerometer/spi_master/in_buffer[7]_i_1/O
                         net (fo=8, routed)           0.534    10.391    movement/accelerometer/spi_master/in_buffer0
    SLICE_X18Y35         FDRE                                         r  movement/accelerometer/spi_master/in_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.572     5.055    movement/accelerometer/spi_master/clk_IBUF_BUFG
    SLICE_X18Y35         FDRE                                         r  movement/accelerometer/spi_master/in_buffer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y3           DSP48E1                      0.000     0.000 r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=3381, routed)        1.753     5.515    movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y4           DSP48E1                                      r  movement/mover/calculator/inst/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





