`timescale 1ns/1ns

module testbench();
reg[3:0] a_in;
reg[3:0] b_in;
reg[3:0] sel_in;
wire[3:0] y_out;
wire carry_out;
wire overflow_out;

ALU_4 myUUT(
  .A(a_in)
  , .B(b_in)
  , .Sel(sel_in)
  , .Y(y_out)
  , .carry(carry_out)
  , .overflow(overflow_out)
)

initial
begin

a_in = 4'b0110;    //set a is 6
b_in = 4'b1010;    //set b is 10
sel_in = 4'b0000;    //selection pins

#10;


end

endmodule