
*** Running vivado
    with args -log design_1_myCam_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myCam_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_myCam_0_0.tcl -notrace
Command: synth_design -top design_1_myCam_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17224 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 376.953 ; gain = 85.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_myCam_0_0' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ip/design_1_myCam_0_0/synth/design_1_myCam_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'myCam_v1_0' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/hdl/myCam_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myCam_v1_0_S00_AXI' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/hdl/myCam_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/hdl/myCam_v1_0_S00_AXI.v:257]
INFO: [Synth 8-226] default block is never used [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/hdl/myCam_v1_0_S00_AXI.v:408]
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_top.v:22]
INFO: [Synth 8-638] synthesizing module 'vga444' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/vga444.v:25]
	Parameter hRez bound to: 640 - type: integer 
	Parameter hStartSync bound to: 656 - type: integer 
	Parameter hEndSync bound to: 752 - type: integer 
	Parameter hMaxCount bound to: 800 - type: integer 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter hsync_active bound to: 0 - type: integer 
	Parameter vsync_active bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga444' (1#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/vga444.v:25]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_capture.v:23]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_capture.v:52]
WARNING: [Synth 8-3848] Net we in module/entity ov7670_capture does not have driver. [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_capture.v:32]
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (2#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_capture.v:23]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 193 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_AV_Config.v:103]
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_OV7670_RGB444_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (3#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (4#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (5#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_AV_Config.v:16]
WARNING: [Synth 8-3848] Net cap_toggle in module/entity ov7670_top does not have driver. [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (6#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_top.v:22]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/hdl/myCam_v1_0_S00_AXI.v:247]
INFO: [Synth 8-256] done synthesizing module 'myCam_v1_0_S00_AXI' (7#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/hdl/myCam_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'myCam_v1_0' (8#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/hdl/myCam_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_myCam_0_0' (9#1) [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ip/design_1_myCam_0_0/synth/design_1_myCam_0_0.v:57]
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port we
WARNING: [Synth 8-3331] design ov7670_capture has unconnected port cap_sig
WARNING: [Synth 8-3331] design vga444 has unconnected port frame_pixel[15]
WARNING: [Synth 8-3331] design vga444 has unconnected port frame_pixel[14]
WARNING: [Synth 8-3331] design vga444 has unconnected port frame_pixel[13]
WARNING: [Synth 8-3331] design vga444 has unconnected port frame_pixel[12]
WARNING: [Synth 8-3331] design ov7670_top has unconnected port clk50
WARNING: [Synth 8-3331] design myCam_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myCam_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myCam_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myCam_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myCam_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myCam_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 427.949 ; gain = 136.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 427.949 ; gain = 136.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 754.754 ; gain = 1.125
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 754.754 ; gain = 463.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 754.754 ; gain = 463.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 754.754 ; gain = 463.445
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element pixal_count_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/vga444.v:83]
WARNING: [Synth 8-6014] Unused sequential element address_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/vga444.v:71]
WARNING: [Synth 8-6014] Unused sequential element address_next_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_capture.v:50]
WARNING: [Synth 8-6014] Unused sequential element SD_COUNTER_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_Controller.v:43]
WARNING: [Synth 8-6014] Unused sequential element LUT_INDEX_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_AV_Config.v:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 754.754 ; gain = 463.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 40    
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga444 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	  62 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  59 Input      5 Bit        Muxes := 1     
	  41 Input      1 Bit        Muxes := 5     
	  60 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 30    
	  59 Input      1 Bit        Muxes := 1     
	  42 Input      1 Bit        Muxes := 4     
	  19 Input      1 Bit        Muxes := 1     
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module ov7670_top 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module myCam_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/u_I2C_Controller/I2C_RDATA_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_Controller.v:103]
INFO: [Synth 8-5546] ROM "inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/Inst_vga/vCounter" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/Inst_vga/pixal_count_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/vga444.v:83]
WARNING: [Synth 8-6014] Unused sequential element inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/Inst_vga/address_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/vga444.v:71]
WARNING: [Synth 8-6014] Unused sequential element inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/capture/address_next_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/ov7670_capture.v:50]
WARNING: [Synth 8-6014] Unused sequential element inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/u_I2C_Controller/SD_COUNTER_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_Controller.v:43]
WARNING: [Synth 8-6014] Unused sequential element inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/LUT_INDEX_reg was removed.  [d:/Work/UofT/ECE532/auto_parking/auto_parking.srcs/sources_1/bd/design_1/ipshared/f748/src/I2C_AV_Config.v:93]
INFO: [Synth 8-3917] design design_1_myCam_0_0 has port pwdn driven by constant 0
INFO: [Synth 8-3917] design design_1_myCam_0_0 has port cam_in driven by constant 1
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port clk50
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port frame_pixel[15]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port frame_pixel[14]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port frame_pixel[13]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port frame_pixel[12]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_myCam_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[14]' (FDC) to 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[11]' (FDC) to 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[12]' (FDC) to 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[13]' (FDC) to 'inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/myCam_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myCam_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myCam_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myCam_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myCam_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myCam_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/myCam_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_myCam_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myCam_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_myCam_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/mI2C_CLK_DIV_reg[15]) is unused and will be removed from module design_1_myCam_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myCam_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_myCam_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myCam_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_myCam_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myCam_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_myCam_0_0.
INFO: [Synth 8-3332] Sequential element (inst/myCam_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_myCam_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 754.754 ; gain = 463.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+--------------------------------------------------------------------------------------+---------------+----------------+
|Module Name              | RTL Object                                                                           | Depth x Width | Implemented As | 
+-------------------------+--------------------------------------------------------------------------------------+---------------+----------------+
|I2C_OV7670_RGB444_Config | LUT_DATA                                                                             | 256x16        | LUT            | 
|I2C_Controller           | I2C_BIT                                                                              | 64x1          | LUT            | 
|design_1_myCam_0_0       | inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/u_I2C_Controller/I2C_BIT            | 64x1          | LUT            | 
|design_1_myCam_0_0       | inst/myCam_v1_0_S00_AXI_inst/ov7670_top_inst/IIC/u_I2C_OV7725_RGB444_Config/LUT_DATA | 256x16        | LUT            | 
+-------------------------+--------------------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 762.758 ; gain = 471.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 763.500 ; gain = 472.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'myCam_v1_0_S00_AXI_insti_0' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |    54|
|3     |LUT2   |    30|
|4     |LUT3   |    40|
|5     |LUT4   |    44|
|6     |LUT5   |    32|
|7     |LUT6   |   186|
|8     |MUXF7  |    17|
|9     |MUXF8  |     4|
|10    |FDCE   |    42|
|11    |FDPE   |     8|
|12    |FDRE   |   310|
|13    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------+------+
|      |Instance                             |Module                   |Cells |
+------+-------------------------------------+-------------------------+------+
|1     |top                                  |                         |   782|
|2     |  inst                               |myCam_v1_0               |   782|
|3     |    myCam_v1_0_S00_AXI_inst          |myCam_v1_0_S00_AXI       |   782|
|4     |      ov7670_top_inst                |ov7670_top               |   551|
|5     |        IIC                          |I2C_AV_Config            |   257|
|6     |          u_I2C_Controller           |I2C_Controller           |   108|
|7     |          u_I2C_OV7725_RGB444_Config |I2C_OV7670_RGB444_Config |    82|
|8     |        Inst_vga                     |vga444                   |   181|
|9     |        capture                      |ov7670_capture           |   105|
+------+-------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 791.355 ; gain = 173.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 791.355 ; gain = 500.047
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

51 Infos, 39 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 791.355 ; gain = 504.734
INFO: [Common 17-1381] The checkpoint 'D:/Work/UofT/ECE532/auto_parking/auto_parking.runs/design_1_myCam_0_0_synth_1/design_1_myCam_0_0.dcp' has been generated.
