initSidebarItems({"mod":[["avgctrl","Average Control"],["calib","Calibration"],["ctrla","Control A"],["ctrlb","Control B"],["dbgctrl","Debug Control"],["dseqctrl","DMA Sequential Control"],["dseqdata","DMA Sequencial Data"],["dseqstat","DMA Sequencial Status"],["evctrl","Event Control"],["gaincorr","Gain Correction"],["inputctrl","Input Control"],["intenclr","Interrupt Enable Clear"],["intenset","Interrupt Enable Set"],["intflag","Interrupt Flag Status and Clear"],["offsetcorr","Offset Correction"],["refctrl","Reference Control"],["ress","Last Sample Result"],["result","Result Conversion Value"],["sampctrl","Sample Time Control"],["status","Status"],["swtrig","Software Trigger"],["syncbusy","Synchronization Busy"],["winlt","Window Monitor Lower Threshold"],["winut","Window Monitor Upper Threshold"]],"struct":[["AVGCTRL","Average Control"],["CALIB","Calibration"],["CTRLA","Control A"],["CTRLB","Control B"],["DBGCTRL","Debug Control"],["DSEQCTRL","DMA Sequential Control"],["DSEQDATA","DMA Sequencial Data"],["DSEQSTAT","DMA Sequencial Status"],["EVCTRL","Event Control"],["GAINCORR","Gain Correction"],["INPUTCTRL","Input Control"],["INTENCLR","Interrupt Enable Clear"],["INTENSET","Interrupt Enable Set"],["INTFLAG","Interrupt Flag Status and Clear"],["OFFSETCORR","Offset Correction"],["REFCTRL","Reference Control"],["RESS","Last Sample Result"],["RESULT","Result Conversion Value"],["RegisterBlock","Register block"],["SAMPCTRL","Sample Time Control"],["STATUS","Status"],["SWTRIG","Software Trigger"],["SYNCBUSY","Synchronization Busy"],["WINLT","Window Monitor Lower Threshold"],["WINUT","Window Monitor Upper Threshold"]]});