Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/kif/C10_BAIKAL/sopc_top.qsys --synthesis=VERILOG --output-directory=/home/kif/C10_BAIKAL/sopc_top/synthesis --family="Cyclone 10 LP" --part=10CL006YE144C8G
Progress: Loading C10_BAIKAL/sopc_top.qsys
Progress: Reading input file
Progress: Adding a_16550_uart_0 [altera_16550_uart 18.0]
Progress: Parameterizing module a_16550_uart_0
Progress: Adding altpll_0 [altpll 18.0]
Progress: Parameterizing module altpll_0
Progress: Adding i2c_0 [altera_avalon_i2c 18.0]
Progress: Parameterizing module i2c_0
Progress: Adding i2cslave_to_avlmm_bridge_0 [altera_i2cslave_to_avlmm_bridge 18.0]
Progress: Parameterizing module i2cslave_to_avlmm_bridge_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding pio_in [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_in
Progress: Adding pio_out [altera_avalon_pio 18.0]
Progress: Parameterizing module pio_out
Progress: Adding reset_bridge_0 [altera_reset_bridge 18.0]
Progress: Parameterizing module reset_bridge_0
Progress: Adding spi_0 [altera_avalon_spi 18.0]
Progress: Parameterizing module spi_0
Progress: Adding spi_1 [altera_avalon_spi 18.0]
Progress: Parameterizing module spi_1
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: sopc_top.sopc_top: Module dependency loop involving: "altpll_0" (altpll 18.0), "a_16550_uart_0" (altera_16550_uart 18.0)
Info: sopc_top.a_16550_uart_0: Clock Rate is set at 100000000
Info: sopc_top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: sopc_top.pio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: sopc_top.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: sopc_top.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: sopc_top.a_16550_uart_0: a_16550_uart_0.RS_232_Modem must be exported, or connected to a matching conduit.
Warning: sopc_top.: You have exported the interface reset_bridge_0.in_reset but not its associated clock interface.  Export the driver of reset_bridge_0.clk
Info: sopc_top: Generating sopc_top "sopc_top" for QUARTUS_SYNTH
Info: Interconnect is inserted between master i2cslave_to_avlmm_bridge_0.avalon_master and slave onchip_memory2_1.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide.
Info: Interconnect is inserted between master i2cslave_to_avlmm_bridge_0.avalon_master and slave onchip_memory2_1.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master i2cslave_to_avlmm_bridge_0.avalon_master and slave onchip_memory2_1.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master i2cslave_to_avlmm_bridge_0.avalon_master and slave onchip_memory2_1.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: a_16550_uart_0: "sopc_top" instantiated altera_16550_uart "a_16550_uart_0"
Info: altpll_0: "sopc_top" instantiated altpll "altpll_0"
Info: i2c_0: "sopc_top" instantiated altera_avalon_i2c "i2c_0"
Info: i2cslave_to_avlmm_bridge_0: "sopc_top" instantiated altera_i2cslave_to_avlmm_bridge "i2cslave_to_avlmm_bridge_0"
Info: jtag_uart_0: Starting RTL generation for module 'sopc_top_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=sopc_top_jtag_uart_0 --dir=/tmp/alt9240_7344293788354462524.dir/0007_jtag_uart_0_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0007_jtag_uart_0_gen//sopc_top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'sopc_top_jtag_uart_0'
Info: jtag_uart_0: "sopc_top" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mm_bridge_0: "sopc_top" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: nios2_gen2_0: "sopc_top" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'sopc_top_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_top_onchip_memory2_0 --dir=/tmp/alt9240_7344293788354462524.dir/0009_onchip_memory2_0_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0009_onchip_memory2_0_gen//sopc_top_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'sopc_top_onchip_memory2_0'
Info: onchip_memory2_0: "sopc_top" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: onchip_memory2_1: Starting RTL generation for module 'sopc_top_onchip_memory2_1'
Info: onchip_memory2_1:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sopc_top_onchip_memory2_1 --dir=/tmp/alt9240_7344293788354462524.dir/0010_onchip_memory2_1_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0010_onchip_memory2_1_gen//sopc_top_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'sopc_top_onchip_memory2_1'
Info: onchip_memory2_1: "sopc_top" instantiated altera_avalon_onchip_memory2 "onchip_memory2_1"
Info: pio_in: Starting RTL generation for module 'sopc_top_pio_in'
Info: pio_in:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_top_pio_in --dir=/tmp/alt9240_7344293788354462524.dir/0011_pio_in_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0011_pio_in_gen//sopc_top_pio_in_component_configuration.pl  --do_build_sim=0  ]
Info: pio_in: Done RTL generation for module 'sopc_top_pio_in'
Info: pio_in: "sopc_top" instantiated altera_avalon_pio "pio_in"
Info: pio_out: Starting RTL generation for module 'sopc_top_pio_out'
Info: pio_out:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=sopc_top_pio_out --dir=/tmp/alt9240_7344293788354462524.dir/0012_pio_out_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0012_pio_out_gen//sopc_top_pio_out_component_configuration.pl  --do_build_sim=0  ]
Info: pio_out: Done RTL generation for module 'sopc_top_pio_out'
Info: pio_out: "sopc_top" instantiated altera_avalon_pio "pio_out"
Info: spi_0: Starting RTL generation for module 'sopc_top_spi_0'
Info: spi_0:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=sopc_top_spi_0 --dir=/tmp/alt9240_7344293788354462524.dir/0013_spi_0_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0013_spi_0_gen//sopc_top_spi_0_component_configuration.pl  --do_build_sim=0  ]
Info: spi_0: Done RTL generation for module 'sopc_top_spi_0'
Info: spi_0: "sopc_top" instantiated altera_avalon_spi "spi_0"
Info: spi_1: Starting RTL generation for module 'sopc_top_spi_1'
Info: spi_1:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64/perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=sopc_top_spi_1 --dir=/tmp/alt9240_7344293788354462524.dir/0014_spi_1_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0014_spi_1_gen//sopc_top_spi_1_component_configuration.pl  --do_build_sim=0  ]
Info: spi_1: Done RTL generation for module 'sopc_top_spi_1'
Info: spi_1: "sopc_top" instantiated altera_avalon_spi "spi_1"
Info: sysid_qsys_0: "sopc_top" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'sopc_top_timer_0'
Info: timer_0:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64//perl/bin/perl -I /home/kif/intelFPGA/18.0/quartus/linux64//perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=sopc_top_timer_0 --dir=/tmp/alt9240_7344293788354462524.dir/0016_timer_0_gen/ --quartus_dir=/home/kif/intelFPGA/18.0/quartus --verilog --config=/tmp/alt9240_7344293788354462524.dir/0016_timer_0_gen//sopc_top_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'sopc_top_timer_0'
Info: timer_0: "sopc_top" instantiated altera_avalon_timer "timer_0"
Info: mm_interconnect_0: "sopc_top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "sopc_top" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "sopc_top" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "sopc_top" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "sopc_top" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'sopc_top_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/kif/intelFPGA/18.0/quartus/linux64//eperlcmd -I /home/kif/intelFPGA/18.0/quartus/linux64//perl/lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/kif/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/kif/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/kif/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=sopc_top_nios2_gen2_0_cpu --dir=/tmp/alt9240_7344293788354462524.dir/0019_cpu_gen/ --quartus_bindir=/home/kif/intelFPGA/18.0/quartus/linux64/ --verilog --config=/tmp/alt9240_7344293788354462524.dir/0019_cpu_gen//sopc_top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.09.05 10:16:02 (*) Starting Nios II generation
Info: cpu: # 2022.09.05 10:16:02 (*)   Checking for plaintext license.
Info: cpu: # 2022.09.05 10:16:02 (*)   Couldn't query license setup in Quartus directory /home/kif/intelFPGA/18.0/quartus/linux64/
Info: cpu: # 2022.09.05 10:16:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.09.05 10:16:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.09.05 10:16:02 (*)   Plaintext license not found.
Info: cpu: # 2022.09.05 10:16:02 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.09.05 10:16:02 (*)   Couldn't query license setup in Quartus directory /home/kif/intelFPGA/18.0/quartus/linux64/
Info: cpu: # 2022.09.05 10:16:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.09.05 10:16:02 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.09.05 10:16:02 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.09.05 10:16:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.09.05 10:16:03 (*)   Creating all objects for CPU
Info: cpu: # 2022.09.05 10:16:03 (*)     Testbench
Info: cpu: # 2022.09.05 10:16:03 (*)     Instruction decoding
Info: cpu: # 2022.09.05 10:16:03 (*)       Instruction fields
Info: cpu: # 2022.09.05 10:16:03 (*)       Instruction decodes
Info: cpu: # 2022.09.05 10:16:03 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.09.05 10:16:03 (*)       Instruction controls
Info: cpu: # 2022.09.05 10:16:03 (*)     Pipeline frontend
Info: cpu: # 2022.09.05 10:16:03 (*)     Pipeline backend
Info: cpu: # 2022.09.05 10:16:04 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.09.05 10:16:04 (*)   Creating encrypted RTL
Info: cpu: # 2022.09.05 10:16:04 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'sopc_top_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: i2cslave_to_avlmm_bridge_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "i2cslave_to_avlmm_bridge_0_avalon_master_translator"
Info: onchip_memory2_1_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_1_s1_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: nios2_gen2_0_debug_mem_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "nios2_gen2_0_debug_mem_slave_agent"
Info: nios2_gen2_0_debug_mem_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_0_instruction_master_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_instruction_master_limiter"
Info: Reusing file /home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/kif/C10_BAIKAL/sopc_top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: sopc_top: Done "sopc_top" with 48 modules, 112 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
