$date
	Tue Aug  1 23:14:13 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module serialAdder_tb $end
$var wire 1 ! s $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 1 $ a $end
$var reg 1 % b $end
$var reg 1 & clk $end
$var reg 1 ' start $end
$var reg 1 ( sum $end
$scope module sa $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 & clk $end
$var wire 1 ' start $end
$var wire 1 ! sum $end
$var wire 1 ) cout $end
$var reg 1 * cin $end
$var reg 1 + nextCin $end
$scope module fa $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 * cin $end
$var reg 1 ) cout $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
0*
x)
x(
x'
x&
x%
x$
bx #
bx "
x!
$end
#1
1)
0!
1+
1%
1$
b1 #
b1111 "
1'
1&
#5
1!
1*
0(
0&
#10
0!
0%
1&
#15
0&
#20
1&
#25
0&
#30
1&
#35
0&
#40
1&
