23:42:40 INFO  : Registering command handlers for SDK TCF services
23:42:41 INFO  : Launching XSCT server: xsct.bat -interactive E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
23:42:44 INFO  : XSCT server has started successfully.
23:42:45 INFO  : Successfully done setting XSCT server connection channel  
23:42:45 INFO  : Processing command line option -hwspec E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top.hdf.
23:42:45 INFO  : Successfully done setting SDK workspace  
23:48:57 INFO  : Refreshed build settings on project lwip
00:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:30:31 INFO  : Registering command handlers for SDK TCF services
00:30:31 INFO  : Launching XSCT server: xsct.bat -interactive E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
00:30:39 INFO  : XSCT server has started successfully.
00:30:39 INFO  : Successfully done setting XSCT server connection channel  
00:30:39 INFO  : Successfully done setting SDK workspace  
00:30:39 INFO  : Processing command line option -hwspec E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top.hdf.
00:30:39 INFO  : Checking for hwspec changes in the project zynq_top_hw_platform_0.
00:31:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:44 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:31:44 INFO  : 'jtag frequency' command is executed.
00:31:44 INFO  : Sourcing of 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl' is done.
00:31:45 INFO  : Context for 'APU' is selected.
00:31:45 INFO  : System reset is completed.
00:31:48 INFO  : 'after 3000' command is executed.
00:31:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
00:31:50 INFO  : FPGA configured successfully with bitstream "E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit"
00:31:50 INFO  : Context for 'APU' is selected.
00:31:50 INFO  : Hardware design information is loaded from 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf'.
00:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:31:50 INFO  : Context for 'APU' is selected.
00:31:51 INFO  : 'ps7_init' command is executed.
00:31:51 INFO  : 'ps7_post_config' command is executed.
00:31:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:51 INFO  : The application 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:31:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:31:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

00:31:58 INFO  : Memory regions updated for context APU
00:31:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:31:58 INFO  : 'con' command is executed.
00:31:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

00:31:58 INFO  : Launch script is exported to file 'E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip.elf_on_local.tcl'
00:32:44 INFO  : Disconnected from the channel tcfchan#1.
00:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:46 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
00:32:46 INFO  : 'jtag frequency' command is executed.
00:32:46 INFO  : Sourcing of 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl' is done.
00:32:46 INFO  : Context for 'APU' is selected.
00:32:46 INFO  : System reset is completed.
00:32:49 INFO  : 'after 3000' command is executed.
00:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
00:32:51 INFO  : FPGA configured successfully with bitstream "E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit"
00:32:51 INFO  : Context for 'APU' is selected.
00:32:53 INFO  : Hardware design information is loaded from 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf'.
00:32:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:32:53 INFO  : Context for 'APU' is selected.
00:32:53 INFO  : 'ps7_init' command is executed.
00:32:53 INFO  : 'ps7_post_config' command is executed.
00:32:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:32:54 INFO  : The application 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:32:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:32:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

00:33:00 INFO  : Memory regions updated for context APU
00:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:33:00 INFO  : 'con' command is executed.
00:33:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

00:33:00 INFO  : Launch script is exported to file 'E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip.elf_on_local.tcl'
00:49:27 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o E:\zynq_test\ZYNQ_CALC\BOOT.bin
00:49:27 INFO  : Creating new bif file E:\zynq_test\ZYNQ_CALC\output.bif
00:49:30 INFO  : Bootgen command execution is done.
00:51:23 INFO  : Disconnected from the channel tcfchan#2.
01:00:54 INFO  : Registering command handlers for SDK TCF services
01:00:55 INFO  : Launching XSCT server: xsct.bat -interactive E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
01:01:01 INFO  : XSCT server has started successfully.
01:01:01 INFO  : Successfully done setting XSCT server connection channel  
01:01:02 INFO  : Successfully done setting SDK workspace  
01:01:02 INFO  : Processing command line option -hwspec E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top.hdf.
01:01:02 INFO  : Checking for hwspec changes in the project zynq_top_hw_platform_0.
01:02:11 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o E:\zynq_test\ZYNQ_CALC\BOOT.bin -w on
01:02:11 INFO  : Overwriting existing bif file E:\zynq_test\ZYNQ_CALC\output.bif
01:02:13 INFO  : Bootgen command execution is done.
23:17:20 INFO  : Registering command handlers for SDK TCF services
23:17:21 INFO  : Launching XSCT server: xsct.bat -interactive E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
23:17:25 INFO  : XSCT server has started successfully.
23:17:26 INFO  : Successfully done setting XSCT server connection channel  
23:17:26 INFO  : Successfully done setting SDK workspace  
23:17:26 INFO  : Processing command line option -hwspec E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top.hdf.
23:17:26 INFO  : Checking for hwspec changes in the project zynq_top_hw_platform_0.
23:17:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1654269407604,  Project:1654184063077
23:17:31 INFO  : The hardware specification for project 'zynq_top_hw_platform_0' is different from E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top.hdf.
23:17:31 INFO  : Copied contents of E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top.hdf into \zynq_top_hw_platform_0\system.hdf.
23:18:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:18:15 INFO  : 
23:18:18 INFO  : Updating hardware inferred compiler options for FSBL.
23:18:19 INFO  : Updating hardware inferred compiler options for lwip.
23:18:19 INFO  : Clearing existing target manager status.
23:24:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:40 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:24:40 INFO  : 'jtag frequency' command is executed.
23:24:40 INFO  : Sourcing of 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl' is done.
23:24:40 INFO  : Context for 'APU' is selected.
23:24:40 INFO  : System reset is completed.
23:24:43 INFO  : 'after 3000' command is executed.
23:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
23:24:45 INFO  : FPGA configured successfully with bitstream "E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit"
23:24:45 INFO  : Context for 'APU' is selected.
23:24:46 INFO  : Hardware design information is loaded from 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf'.
23:24:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:46 INFO  : Context for 'APU' is selected.
23:24:46 INFO  : 'ps7_init' command is executed.
23:24:46 INFO  : 'ps7_post_config' command is executed.
23:24:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:47 INFO  : The application 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:53 INFO  : Memory regions updated for context APU
23:24:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:53 INFO  : 'con' command is executed.
23:24:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

23:24:53 INFO  : Launch script is exported to file 'E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip.elf_on_local.tcl'
23:28:35 INFO  : Disconnected from the channel tcfchan#1.
23:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:36 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:28:36 INFO  : 'jtag frequency' command is executed.
23:28:36 INFO  : Sourcing of 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl' is done.
23:28:36 INFO  : Context for 'APU' is selected.
23:28:36 INFO  : System reset is completed.
23:28:39 INFO  : 'after 3000' command is executed.
23:28:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
23:28:41 INFO  : FPGA configured successfully with bitstream "E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit"
23:28:41 INFO  : Context for 'APU' is selected.
23:28:43 INFO  : Hardware design information is loaded from 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf'.
23:28:43 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:43 INFO  : Context for 'APU' is selected.
23:28:44 INFO  : 'ps7_init' command is executed.
23:28:44 INFO  : 'ps7_post_config' command is executed.
23:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:44 INFO  : The application 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:44 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:51 INFO  : Memory regions updated for context APU
23:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:51 INFO  : 'con' command is executed.
23:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

23:28:51 INFO  : Launch script is exported to file 'E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip.elf_on_local.tcl'
23:30:50 INFO  : Disconnected from the channel tcfchan#2.
23:30:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:30:52 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
23:30:52 INFO  : 'jtag frequency' command is executed.
23:30:52 INFO  : Sourcing of 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl' is done.
23:30:52 INFO  : Context for 'APU' is selected.
23:30:52 INFO  : System reset is completed.
23:30:55 INFO  : 'after 3000' command is executed.
23:30:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
23:30:57 INFO  : FPGA configured successfully with bitstream "E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit"
23:30:57 INFO  : Context for 'APU' is selected.
23:30:57 INFO  : Hardware design information is loaded from 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf'.
23:30:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:30:57 INFO  : Context for 'APU' is selected.
23:30:58 INFO  : 'ps7_init' command is executed.
23:30:58 INFO  : 'ps7_post_config' command is executed.
23:30:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:30:58 INFO  : The application 'E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:30:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:30:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/zynq_top.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/lwip/Debug/lwip.elf
configparams force-mem-access 0
----------------End of Script----------------

23:31:04 INFO  : Memory regions updated for context APU
23:31:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:31:05 INFO  : 'con' command is executed.
23:31:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

23:31:05 INFO  : Launch script is exported to file 'E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_lwip.elf_on_local.tcl'
23:35:43 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o E:\zynq_test\ZYNQ_CALC\BOOT.bin -w on
23:35:43 INFO  : Overwriting existing bif file E:\zynq_test\ZYNQ_CALC\output.bif
23:35:45 INFO  : Bootgen command execution is done.
23:39:52 INFO  : Disconnected from the channel tcfchan#3.
11:31:35 INFO  : Registering command handlers for SDK TCF services
11:31:36 INFO  : Launching XSCT server: xsct.bat -interactive E:\zynq_test\ZYNQ_CALC\project_2\project_2.sdk\temp_xsdb_launch_script.tcl
11:31:43 INFO  : XSCT server has started successfully.
11:31:44 INFO  : Successfully done setting XSCT server connection channel  
11:31:44 INFO  : Processing command line option -hwspec E:/zynq_test/ZYNQ_CALC/project_2/project_2.sdk/zynq_top.hdf.
11:31:44 INFO  : Successfully done setting SDK workspace  
11:31:44 INFO  : Checking for hwspec changes in the project zynq_top_hw_platform_0.
11:33:39 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o E:\zynq_test\ZYNQ_CALC\BOOT.bin -w on
11:33:39 INFO  : Overwriting existing bif file E:\zynq_test\ZYNQ_CALC\output.bif
11:33:41 INFO  : Bootgen command execution is done.
