\doxysubsubsubsection{RCC\+\_\+\+APB1\+\_\+\+APB2\+\_\+\+Clock\+\_\+\+Source}
\label{group___r_c_c___a_p_b1___a_p_b2___clock___source}\index{RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div1}~((uint32\+\_\+t)0x00000000)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div2}~((uint32\+\_\+t)0x00001000)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div4}~((uint32\+\_\+t)0x00001400)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div8}~((uint32\+\_\+t)0x00001800)
\item 
\#define \textbf{ RCC\+\_\+\+HCLK\+\_\+\+Div16}~((uint32\+\_\+t)0x00001\+C00)
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PCLK}(PCLK)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_gab70f1257ea47c1da4def8e351af4d9f2} 
\index{RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}!IS\_RCC\_PCLK@{IS\_RCC\_PCLK}}
\index{IS\_RCC\_PCLK@{IS\_RCC\_PCLK}!RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}}
\doxysubsubsubsubsubsection{IS\_RCC\_PCLK}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PCLK(\begin{DoxyParamCaption}\item[{}]{PCLK }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((PCLK)\ ==\ RCC\_HCLK\_Div1)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_Div2)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_Div4)\ ||\ ((PCLK)\ ==\ RCC\_HCLK\_Div8)\ ||\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((PCLK)\ ==\ RCC\_HCLK\_Div16))}

\end{DoxyCode}
\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_gae62b4a39ae69cc221f2ab7d4518bfb76} 
\index{RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}!RCC\_HCLK\_Div1@{RCC\_HCLK\_Div1}}
\index{RCC\_HCLK\_Div1@{RCC\_HCLK\_Div1}!RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_HCLK\_Div1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+Div1~((uint32\+\_\+t)0x00000000)}

\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga6353aaa0b302fdd5d946fd21756e2273} 
\index{RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}!RCC\_HCLK\_Div16@{RCC\_HCLK\_Div16}}
\index{RCC\_HCLK\_Div16@{RCC\_HCLK\_Div16}!RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_HCLK\_Div16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+Div16~((uint32\+\_\+t)0x00001\+C00)}

\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_ga177bb3648def9a961c16f93f15ca0f62} 
\index{RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}!RCC\_HCLK\_Div2@{RCC\_HCLK\_Div2}}
\index{RCC\_HCLK\_Div2@{RCC\_HCLK\_Div2}!RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_HCLK\_Div2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+Div2~((uint32\+\_\+t)0x00001000)}

\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_gafd8cf0e32a3ea5648cdc054766bc2017} 
\index{RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}!RCC\_HCLK\_Div4@{RCC\_HCLK\_Div4}}
\index{RCC\_HCLK\_Div4@{RCC\_HCLK\_Div4}!RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_HCLK\_Div4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+Div4~((uint32\+\_\+t)0x00001400)}

\label{group___r_c_c___a_p_b1___a_p_b2___clock___source_gab2e2b6e0b8fe22d6638b672918b22097} 
\index{RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}!RCC\_HCLK\_Div8@{RCC\_HCLK\_Div8}}
\index{RCC\_HCLK\_Div8@{RCC\_HCLK\_Div8}!RCC\_APB1\_APB2\_Clock\_Source@{RCC\_APB1\_APB2\_Clock\_Source}}
\doxysubsubsubsubsubsection{RCC\_HCLK\_Div8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+HCLK\+\_\+\+Div8~((uint32\+\_\+t)0x00001800)}

