// Seed: 2427845435
macromodule module_0 (
    input  uwire id_0,
    output tri   id_1,
    output tri0  id_2
);
  wire id_4;
endmodule : SymbolIdentifier
module module_1 (
    input  wire id_0
    , id_8,
    input  wire id_1,
    input  wire id_2,
    input  wire id_3,
    output tri0 id_4,
    output wor  id_5,
    input  tri0 id_6
);
  tri0 id_9;
  wire id_10;
  assign id_8 = 1;
  wire id_11;
  id_12 :
  assert property (@(posedge id_6) 1)
  else id_9 = 1'h0;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_12
  );
  assign modCall_1.id_0 = 0;
endmodule
