#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x150e0ba30 .scope module, "regfile_tb" "regfile_tb" 2 1;
 .timescale 0 0;
v0x150e27d00_0 .var "clk", 0 0;
v0x150e27d90_0 .var "dr", 4 0;
v0x150e27e20_0 .var/i "k", 31 0;
v0x150e27eb0_0 .net "rdData1", 31 0, L_0x150e28600;  1 drivers
v0x150e27f40_0 .net "rdData2", 31 0, L_0x150e288f0;  1 drivers
v0x150e28010_0 .var "reset", 0 0;
v0x150e280a0_0 .var "sr1", 4 0;
v0x150e28150_0 .var "sr2", 4 0;
v0x150e28200_0 .var "wrData", 31 0;
v0x150e28330_0 .var "write", 0 0;
S_0x150e0bba0 .scope module, "REG" "regfile" 2 7, 3 1 0, S_0x150e0ba30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "rd_data1";
    .port_info 1 /OUTPUT 32 "rd_data2";
    .port_info 2 /INPUT 32 "wr_data";
    .port_info 3 /INPUT 5 "sr1";
    .port_info 4 /INPUT 5 "sr2";
    .port_info 5 /INPUT 5 "dr";
    .port_info 6 /INPUT 1 "wr";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
L_0x150e28600 .functor BUFZ 32, L_0x150e283c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150e288f0 .functor BUFZ 32, L_0x150e286f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x150e082c0_0 .net *"_ivl_0", 31 0, L_0x150e283c0;  1 drivers
v0x150e27010_0 .net *"_ivl_10", 6 0, L_0x150e28790;  1 drivers
L_0x158078058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150e270b0_0 .net *"_ivl_13", 1 0, L_0x158078058;  1 drivers
v0x150e27160_0 .net *"_ivl_2", 6 0, L_0x150e28480;  1 drivers
L_0x158078010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x150e27210_0 .net *"_ivl_5", 1 0, L_0x158078010;  1 drivers
v0x150e27300_0 .net *"_ivl_8", 31 0, L_0x150e286f0;  1 drivers
v0x150e273b0_0 .net "clk", 0 0, v0x150e27d00_0;  1 drivers
v0x150e27450_0 .net "dr", 4 0, v0x150e27d90_0;  1 drivers
v0x150e27500_0 .var/i "i", 31 0;
v0x150e27610_0 .net "rd_data1", 31 0, L_0x150e28600;  alias, 1 drivers
v0x150e276c0_0 .net "rd_data2", 31 0, L_0x150e288f0;  alias, 1 drivers
v0x150e27770 .array "regfile", 0 31, 31 0;
v0x150e27810_0 .net "rst", 0 0, v0x150e28010_0;  1 drivers
v0x150e278b0_0 .net "sr1", 4 0, v0x150e280a0_0;  1 drivers
v0x150e27960_0 .net "sr2", 4 0, v0x150e28150_0;  1 drivers
v0x150e27a10_0 .net "wr", 0 0, v0x150e28330_0;  1 drivers
v0x150e27ab0_0 .net "wr_data", 31 0, v0x150e28200_0;  1 drivers
E_0x150e144f0 .event posedge, v0x150e273b0_0;
L_0x150e283c0 .array/port v0x150e27770, L_0x150e28480;
L_0x150e28480 .concat [ 5 2 0 0], v0x150e280a0_0, L_0x158078010;
L_0x150e286f0 .array/port v0x150e27770, L_0x150e28790;
L_0x150e28790 .concat [ 5 2 0 0], v0x150e28150_0, L_0x158078058;
    .scope S_0x150e0bba0;
T_0 ;
    %wait E_0x150e144f0;
    %load/vec4 v0x150e27810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e27500_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x150e27500_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x150e27500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e27770, 0, 4;
    %load/vec4 v0x150e27500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x150e27500_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x150e27a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x150e27ab0_0;
    %load/vec4 v0x150e27450_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x150e27770, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x150e0ba30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e27d00_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x150e0ba30;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x150e27d00_0;
    %nor/r;
    %store/vec4 v0x150e27d00_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x150e0ba30;
T_3 ;
    %vpi_call 2 12 "$dumpfile", "regfile.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x150e0ba30 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e28010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e28330_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e28010_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x150e0ba30;
T_4 ;
    %delay 7, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e27e20_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x150e27e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0x150e27e20_0;
    %pad/s 5;
    %store/vec4 v0x150e27d90_0, 0, 5;
    %load/vec4 v0x150e27e20_0;
    %muli 10, 0, 32;
    %store/vec4 v0x150e28200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x150e28330_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x150e28330_0, 0, 1;
    %load/vec4 v0x150e27e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x150e27e20_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x150e27e20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x150e27e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %load/vec4 v0x150e27e20_0;
    %pad/s 5;
    %store/vec4 v0x150e280a0_0, 0, 5;
    %load/vec4 v0x150e27e20_0;
    %addi 1, 0, 32;
    %pad/s 5;
    %store/vec4 v0x150e28150_0, 0, 5;
    %delay 5, 0;
    %vpi_call 2 29 "$display", "reg[%2d] = %d, reg[%2d] = %d", v0x150e280a0_0, v0x150e27eb0_0, v0x150e28150_0, v0x150e27f40_0 {0 0 0};
    %load/vec4 v0x150e27e20_0;
    %addi 2, 0, 32;
    %store/vec4 v0x150e27e20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %delay 2000, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "regfile_32_tb.v";
    "regfile_32x32.v";
