<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="lau1469184875468" xml:lang="en-us">
	
	
	<title class="- topic/title ">ICV_CTLR_EL1, Interrupt Controller Virtual Control Register, EL1</title>
	<shortdesc class="- topic/shortdesc ">ICV_CTLR_EL1 controls aspects of the behavior of the GIC virtual CPU
		interface and provides information about the features implemented.</shortdesc>
	<prolog class="- topic/prolog ">
		<permissions class="- topic/permissions " view="nonconfidential"/>
	</prolog>
	<refbody class="- topic/body        reference/refbody ">
		<section class="- topic/section ">
			<title class="- topic/title ">Bit field descriptions</title>
			<p class="- topic/p ">ICV_CTLR_EL1 is a 32-bit register and is part of the virtual <term keyref="gic">GIC</term> system
				registers functional group.</p>
			<fig class="- topic/fig " id="fig_tlq_z3j_5v">
				<title class="- topic/title ">ICV_CTLR_EL1 bit assignments</title>
				<image class="- topic/image " href="lau1469116310988.svg" id="image_nmq_z3j_5v" placement="inline">
					<alt class="- topic/alt ">ICV_CTLR_EL1 bit assignments</alt>
				</image>
			</fig>
			<dl class="- topic/dl ">
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [31:16]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">A3V, [15]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Affinity 3 Valid. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The virtual CPU interface logic supports non-zero values of Affinity 3
										in SGI generation System registers.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">SEIS, [14]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">SEI Support. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The virtual CPU interface logic does not support local generation of
										SEIs.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">IDbits, [13:11]</dt>
					<dd class="- topic/dd "><p class="- topic/p ">Identifier bits. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">The number of physical interrupt identifier bits supported is 16
										bits.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">PRIbits, [10:8]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Priority bits. The value is:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">4</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">Support 32 levels of physical priority (5 priority bits).</p>
								</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">RES0, [7:2]</dt>
					<dd class="- topic/dd ">
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc8">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><term class="- topic/term " outputclass="archterm">RES0</term></dt>
								<dd class="- topic/dd ">Reserved.</dd>
							</dlentry>
						</dl>
					</dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">VEOImode, [1]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Virtual EOI mode. The possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">0</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide both priority drop and
										interrupt deactivation functionality. Accesses to
										ICV_DIR_EL1 are <term class="- topic/term " outputclass="archterm">UNPREDICTABLE</term>.</p>
								</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt "><ph class="- topic/ph " otherprops="g.number.hex">1</ph></dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">ICV_EOIR0_EL1 and ICV_EOIR1_EL1 provide priority drop functionality
										only. ICV_DIR provides interrupt deactivation
										functionality.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
				<dlentry class="- topic/dlentry ">
					<dt class="- topic/dt ">VCBPR, [0]</dt>
					<dd class="- topic/dd ">
						<p class="- topic/p ">Common Binary Point Register. Controls whether the same register is used for interrupt
							preemption of both virtual Group 0 and virtual Group 1 interrupts. The
							possible values are:</p>
						<dl class="- topic/dl " compact="yes" outputclass="termwidthpc10">
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt ">0</dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">ICV_BPR0_EL1 determines the preemption group for virtual Group 0
										interrupts only.</p>
									<p class="- topic/p ">ICV_BPR1_EL1 determines the preemption group for virtual Group 1
										interrupts.</p>
								</dd>
							</dlentry>
							<dlentry class="- topic/dlentry ">
								<dt class="- topic/dt ">1</dt>
								<dd class="- topic/dd ">
									<p class="- topic/p ">ICV_BPR0_EL1 determines the preemption group for both virtual Group 0
										and virtual Group 1 interrupts.</p>
									<p class="- topic/p ">Reads of ICV_BPR1_EL1 return ICV_BPR0_EL1 plus one, saturated to
										<keyword class="- topic/keyword " otherprops="g.number.bin">111</keyword>. <term keyref="write">Write</term>s to ICV_BPR1_EL1 are <term class="- topic/term " outputclass="archterm">ignored</term>.</p>
								</dd>
							</dlentry>
						</dl></dd>
				</dlentry>
			</dl>
			
			<p class="- topic/p ">Bit fields and details that are not provided in this description are
				architecturally defined. See the <cite class="- topic/cite "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> <term keyref="genericinterruptcontroller">Generic Interrupt Controller</term> Architecture Specification</ph></cite>.</p>
		</section>
	</refbody>
</reference>
