ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Delay,"ax",%progbits
  18              		.align	1
  19              		.global	Delay
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	Delay:
  25              	.LFB66:
  26              		.file 1 "Source/main.c"
   1:Source/main.c **** /*!
   2:Source/main.c ****  * @file        main.c
   3:Source/main.c ****  *
   4:Source/main.c ****  * @brief       Main program body
   5:Source/main.c ****  *
   6:Source/main.c ****  * @version     V1.0.2
   7:Source/main.c ****  *
   8:Source/main.c ****  * @date        2022-01-05
   9:Source/main.c ****  *
  10:Source/main.c ****  * @attention
  11:Source/main.c ****  *
  12:Source/main.c ****  *  Copyright (C) 2020-2022 Geehy Semiconductor
  13:Source/main.c ****  *
  14:Source/main.c ****  *  You may not use this file except in compliance with the
  15:Source/main.c ****  *  GEEHY COPYRIGHT NOTICE (GEEHY SOFTWARE PACKAGE LICENSE).
  16:Source/main.c ****  *
  17:Source/main.c ****  *  The program is only for reference, which is distributed in the hope
  18:Source/main.c ****  *  that it will be usefull and instructional for customers to develop
  19:Source/main.c ****  *  their software. Unless required by applicable law or agreed to in
  20:Source/main.c ****  *  writing, the program is distributed on an "AS IS" BASIS, WITHOUT
  21:Source/main.c ****  *  ANY WARRANTY OR CONDITIONS OF ANY KIND, either express or implied.
  22:Source/main.c ****  *  See the GEEHY SOFTWARE PACKAGE LICENSE for the governing permissions
  23:Source/main.c ****  *  and limitations under the License.
  24:Source/main.c ****  */
  25:Source/main.c **** 
  26:Source/main.c **** #include "main.h"
  27:Source/main.c **** 
  28:Source/main.c **** volatile uint32_t tick = 0;
  29:Source/main.c **** 
  30:Source/main.c **** /*!
  31:Source/main.c ****  * @brief       Main program
  32:Source/main.c ****  *
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 2


  33:Source/main.c ****  * @param       None
  34:Source/main.c ****  *
  35:Source/main.c ****  * @retval      None
  36:Source/main.c ****  *
  37:Source/main.c ****  */
  38:Source/main.c **** int main(void)
  39:Source/main.c **** {
  40:Source/main.c **** 	USART_Config_T USART_ConfigStruct;
  41:Source/main.c **** 
  42:Source/main.c ****     SystemInit();
  43:Source/main.c ****     APM_MINI_LEDInit(LED2);
  44:Source/main.c ****     APM_MINI_LEDInit(LED3);
  45:Source/main.c **** 
  46:Source/main.c ****     USART_ConfigStruct.baudRate = 115200;
  47:Source/main.c ****     USART_ConfigStruct.hardwareFlow = USART_HARDWARE_FLOW_NONE;
  48:Source/main.c ****     USART_ConfigStruct.mode = USART_MODE_TX;
  49:Source/main.c ****     USART_ConfigStruct.parity = USART_PARITY_NONE;
  50:Source/main.c ****     USART_ConfigStruct.stopBits = USART_STOP_BIT_1;
  51:Source/main.c ****     USART_ConfigStruct.wordLength = USART_WORD_LEN_8B;
  52:Source/main.c **** 
  53:Source/main.c ****     APM_MINI_COMInit(COM1,&USART_ConfigStruct);
  54:Source/main.c **** 
  55:Source/main.c ****     SysTick_Config(SystemCoreClock / 1000);
  56:Source/main.c **** 
  57:Source/main.c ****     while (1)
  58:Source/main.c ****     {
  59:Source/main.c ****         printf("Makefile Template Runing \r\n");
  60:Source/main.c ****         APM_MINI_LEDToggle(LED2);
  61:Source/main.c ****         APM_MINI_LEDToggle(LED3);
  62:Source/main.c **** 
  63:Source/main.c ****         Delay();
  64:Source/main.c ****     }
  65:Source/main.c **** }
  66:Source/main.c **** 
  67:Source/main.c **** /*!
  68:Source/main.c ****  * @brief       Delay
  69:Source/main.c ****  *
  70:Source/main.c ****  * @param       None
  71:Source/main.c ****  *
  72:Source/main.c ****  * @retval      None
  73:Source/main.c ****  *
  74:Source/main.c ****  */
  75:Source/main.c **** void Delay(void)
  76:Source/main.c **** {
  27              		.loc 1 76 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  77:Source/main.c ****     tick = 0;
  32              		.loc 1 77 5 view .LVU1
  33              		.loc 1 77 10 is_stmt 0 view .LVU2
  34 0000 044B     		ldr	r3, .L3
  35 0002 0022     		movs	r2, #0
  36 0004 1A60     		str	r2, [r3]
  78:Source/main.c **** 
  79:Source/main.c ****     while(tick < 500);
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 3


  37              		.loc 1 79 5 is_stmt 1 view .LVU3
  38              	.L2:
  39              		.loc 1 79 22 discriminator 1 view .LVU4
  40              		.loc 1 79 10 discriminator 1 view .LVU5
  41              		.loc 1 79 16 is_stmt 0 discriminator 1 view .LVU6
  42 0006 034B     		ldr	r3, .L3
  43 0008 1B68     		ldr	r3, [r3]
  44              		.loc 1 79 10 discriminator 1 view .LVU7
  45 000a B3F5FA7F 		cmp	r3, #500
  46 000e FAD3     		bcc	.L2
  80:Source/main.c **** }
  47              		.loc 1 80 1 view .LVU8
  48 0010 7047     		bx	lr
  49              	.L4:
  50 0012 00BF     		.align	2
  51              	.L3:
  52 0014 00000000 		.word	.LANCHOR0
  53              		.cfi_endproc
  54              	.LFE66:
  56              		.section	.rodata.main.str1.4,"aMS",%progbits,1
  57              		.align	2
  58              	.LC0:
  59 0000 4D616B65 		.ascii	"Makefile Template Runing \015\000"
  59      66696C65 
  59      2054656D 
  59      706C6174 
  59      65205275 
  60              		.section	.text.main,"ax",%progbits
  61              		.align	1
  62              		.global	main
  63              		.syntax unified
  64              		.thumb
  65              		.thumb_func
  67              	main:
  68              	.LFB65:
  39:Source/main.c **** 	USART_Config_T USART_ConfigStruct;
  69              		.loc 1 39 1 is_stmt 1 view -0
  70              		.cfi_startproc
  71              		@ Volatile: function does not return.
  72              		@ args = 0, pretend = 0, frame = 16
  73              		@ frame_needed = 0, uses_anonymous_args = 0
  74 0000 00B5     		push	{lr}
  75              	.LCFI0:
  76              		.cfi_def_cfa_offset 4
  77              		.cfi_offset 14, -4
  78 0002 85B0     		sub	sp, sp, #20
  79              	.LCFI1:
  80              		.cfi_def_cfa_offset 24
  40:Source/main.c **** 
  81              		.loc 1 40 2 view .LVU10
  42:Source/main.c ****     APM_MINI_LEDInit(LED2);
  82              		.loc 1 42 5 view .LVU11
  83 0004 FFF7FEFF 		bl	SystemInit
  84              	.LVL0:
  43:Source/main.c ****     APM_MINI_LEDInit(LED3);
  85              		.loc 1 43 5 view .LVU12
  86 0008 0020     		movs	r0, #0
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 4


  87 000a FFF7FEFF 		bl	APM_MINI_LEDInit
  88              	.LVL1:
  44:Source/main.c **** 
  89              		.loc 1 44 5 view .LVU13
  90 000e 0120     		movs	r0, #1
  91 0010 FFF7FEFF 		bl	APM_MINI_LEDInit
  92              	.LVL2:
  46:Source/main.c ****     USART_ConfigStruct.hardwareFlow = USART_HARDWARE_FLOW_NONE;
  93              		.loc 1 46 5 view .LVU14
  46:Source/main.c ****     USART_ConfigStruct.hardwareFlow = USART_HARDWARE_FLOW_NONE;
  94              		.loc 1 46 33 is_stmt 0 view .LVU15
  95 0014 4FF4E133 		mov	r3, #115200
  96 0018 0093     		str	r3, [sp]
  47:Source/main.c ****     USART_ConfigStruct.mode = USART_MODE_TX;
  97              		.loc 1 47 5 is_stmt 1 view .LVU16
  47:Source/main.c ****     USART_ConfigStruct.mode = USART_MODE_TX;
  98              		.loc 1 47 37 is_stmt 0 view .LVU17
  99 001a 0020     		movs	r0, #0
 100 001c ADF80C00 		strh	r0, [sp, #12]	@ movhi
  48:Source/main.c ****     USART_ConfigStruct.parity = USART_PARITY_NONE;
 101              		.loc 1 48 5 is_stmt 1 view .LVU18
  48:Source/main.c ****     USART_ConfigStruct.parity = USART_PARITY_NONE;
 102              		.loc 1 48 29 is_stmt 0 view .LVU19
 103 0020 0823     		movs	r3, #8
 104 0022 8DF80A30 		strb	r3, [sp, #10]
  49:Source/main.c ****     USART_ConfigStruct.stopBits = USART_STOP_BIT_1;
 105              		.loc 1 49 5 is_stmt 1 view .LVU20
  49:Source/main.c ****     USART_ConfigStruct.stopBits = USART_STOP_BIT_1;
 106              		.loc 1 49 31 is_stmt 0 view .LVU21
 107 0026 ADF80800 		strh	r0, [sp, #8]	@ movhi
  50:Source/main.c ****     USART_ConfigStruct.wordLength = USART_WORD_LEN_8B;
 108              		.loc 1 50 5 is_stmt 1 view .LVU22
  50:Source/main.c ****     USART_ConfigStruct.wordLength = USART_WORD_LEN_8B;
 109              		.loc 1 50 33 is_stmt 0 view .LVU23
 110 002a ADF80600 		strh	r0, [sp, #6]	@ movhi
  51:Source/main.c **** 
 111              		.loc 1 51 5 is_stmt 1 view .LVU24
  51:Source/main.c **** 
 112              		.loc 1 51 35 is_stmt 0 view .LVU25
 113 002e ADF80400 		strh	r0, [sp, #4]	@ movhi
  53:Source/main.c **** 
 114              		.loc 1 53 5 is_stmt 1 view .LVU26
 115 0032 6946     		mov	r1, sp
 116 0034 FFF7FEFF 		bl	APM_MINI_COMInit
 117              	.LVL3:
  55:Source/main.c **** 
 118              		.loc 1 55 5 view .LVU27
 119 0038 104B     		ldr	r3, .L9
 120 003a 1B68     		ldr	r3, [r3]
 121 003c 104A     		ldr	r2, .L9+4
 122 003e A2FB0323 		umull	r2, r3, r2, r3
 123 0042 9B09     		lsrs	r3, r3, #6
 124              	.LVL4:
 125              	.LBB9:
 126              	.LBI9:
 127              		.file 2 "Library/CMSIS/Include/core_cm3.h"
   1:Library/CMSIS/Include/core_cm3.h **** /**************************************************************************//**
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 5


   2:Library/CMSIS/Include/core_cm3.h ****  * @file     core_cm3.h
   3:Library/CMSIS/Include/core_cm3.h ****  * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
   4:Library/CMSIS/Include/core_cm3.h ****  * @version  V5.0.8
   5:Library/CMSIS/Include/core_cm3.h ****  * @date     04. June 2018
   6:Library/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
   7:Library/CMSIS/Include/core_cm3.h **** /*
   8:Library/CMSIS/Include/core_cm3.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Library/CMSIS/Include/core_cm3.h ****  *
  10:Library/CMSIS/Include/core_cm3.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Library/CMSIS/Include/core_cm3.h ****  *
  12:Library/CMSIS/Include/core_cm3.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Library/CMSIS/Include/core_cm3.h ****  * not use this file except in compliance with the License.
  14:Library/CMSIS/Include/core_cm3.h ****  * You may obtain a copy of the License at
  15:Library/CMSIS/Include/core_cm3.h ****  *
  16:Library/CMSIS/Include/core_cm3.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Library/CMSIS/Include/core_cm3.h ****  *
  18:Library/CMSIS/Include/core_cm3.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Library/CMSIS/Include/core_cm3.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Library/CMSIS/Include/core_cm3.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Library/CMSIS/Include/core_cm3.h ****  * See the License for the specific language governing permissions and
  22:Library/CMSIS/Include/core_cm3.h ****  * limitations under the License.
  23:Library/CMSIS/Include/core_cm3.h ****  */
  24:Library/CMSIS/Include/core_cm3.h **** 
  25:Library/CMSIS/Include/core_cm3.h **** #if   defined ( __ICCARM__ )
  26:Library/CMSIS/Include/core_cm3.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Library/CMSIS/Include/core_cm3.h **** #elif defined (__clang__)
  28:Library/CMSIS/Include/core_cm3.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Library/CMSIS/Include/core_cm3.h **** #endif
  30:Library/CMSIS/Include/core_cm3.h **** 
  31:Library/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_GENERIC
  32:Library/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_GENERIC
  33:Library/CMSIS/Include/core_cm3.h **** 
  34:Library/CMSIS/Include/core_cm3.h **** #include <stdint.h>
  35:Library/CMSIS/Include/core_cm3.h **** 
  36:Library/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
  37:Library/CMSIS/Include/core_cm3.h ****  extern "C" {
  38:Library/CMSIS/Include/core_cm3.h **** #endif
  39:Library/CMSIS/Include/core_cm3.h **** 
  40:Library/CMSIS/Include/core_cm3.h **** /**
  41:Library/CMSIS/Include/core_cm3.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Library/CMSIS/Include/core_cm3.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Library/CMSIS/Include/core_cm3.h **** 
  44:Library/CMSIS/Include/core_cm3.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Library/CMSIS/Include/core_cm3.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Library/CMSIS/Include/core_cm3.h **** 
  47:Library/CMSIS/Include/core_cm3.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Library/CMSIS/Include/core_cm3.h ****      Unions are used for effective representation of core registers.
  49:Library/CMSIS/Include/core_cm3.h **** 
  50:Library/CMSIS/Include/core_cm3.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Library/CMSIS/Include/core_cm3.h ****      Function-like macros are used to allow more efficient code.
  52:Library/CMSIS/Include/core_cm3.h ****  */
  53:Library/CMSIS/Include/core_cm3.h **** 
  54:Library/CMSIS/Include/core_cm3.h **** 
  55:Library/CMSIS/Include/core_cm3.h **** /*******************************************************************************
  56:Library/CMSIS/Include/core_cm3.h ****  *                 CMSIS definitions
  57:Library/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
  58:Library/CMSIS/Include/core_cm3.h **** /**
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 6


  59:Library/CMSIS/Include/core_cm3.h ****   \ingroup Cortex_M3
  60:Library/CMSIS/Include/core_cm3.h ****   @{
  61:Library/CMSIS/Include/core_cm3.h ****  */
  62:Library/CMSIS/Include/core_cm3.h **** 
  63:Library/CMSIS/Include/core_cm3.h **** #include "cmsis_version.h"
  64:Library/CMSIS/Include/core_cm3.h **** 
  65:Library/CMSIS/Include/core_cm3.h **** /*  CMSIS CM3 definitions */
  66:Library/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Library/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Library/CMSIS/Include/core_cm3.h **** #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
  69:Library/CMSIS/Include/core_cm3.h ****                                     __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Library/CMSIS/Include/core_cm3.h **** 
  71:Library/CMSIS/Include/core_cm3.h **** #define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
  72:Library/CMSIS/Include/core_cm3.h **** 
  73:Library/CMSIS/Include/core_cm3.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Library/CMSIS/Include/core_cm3.h ****     This core does not support an FPU at all
  75:Library/CMSIS/Include/core_cm3.h **** */
  76:Library/CMSIS/Include/core_cm3.h **** #define __FPU_USED       0U
  77:Library/CMSIS/Include/core_cm3.h **** 
  78:Library/CMSIS/Include/core_cm3.h **** #if defined ( __CC_ARM )
  79:Library/CMSIS/Include/core_cm3.h ****   #if defined __TARGET_FPU_VFP
  80:Library/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  81:Library/CMSIS/Include/core_cm3.h ****   #endif
  82:Library/CMSIS/Include/core_cm3.h **** 
  83:Library/CMSIS/Include/core_cm3.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  84:Library/CMSIS/Include/core_cm3.h ****   #if defined __ARM_PCS_VFP
  85:Library/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  86:Library/CMSIS/Include/core_cm3.h ****   #endif
  87:Library/CMSIS/Include/core_cm3.h **** 
  88:Library/CMSIS/Include/core_cm3.h **** #elif defined ( __GNUC__ )
  89:Library/CMSIS/Include/core_cm3.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
  90:Library/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  91:Library/CMSIS/Include/core_cm3.h ****   #endif
  92:Library/CMSIS/Include/core_cm3.h **** 
  93:Library/CMSIS/Include/core_cm3.h **** #elif defined ( __ICCARM__ )
  94:Library/CMSIS/Include/core_cm3.h ****   #if defined __ARMVFP__
  95:Library/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
  96:Library/CMSIS/Include/core_cm3.h ****   #endif
  97:Library/CMSIS/Include/core_cm3.h **** 
  98:Library/CMSIS/Include/core_cm3.h **** #elif defined ( __TI_ARM__ )
  99:Library/CMSIS/Include/core_cm3.h ****   #if defined __TI_VFP_SUPPORT__
 100:Library/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 101:Library/CMSIS/Include/core_cm3.h ****   #endif
 102:Library/CMSIS/Include/core_cm3.h **** 
 103:Library/CMSIS/Include/core_cm3.h **** #elif defined ( __TASKING__ )
 104:Library/CMSIS/Include/core_cm3.h ****   #if defined __FPU_VFP__
 105:Library/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 106:Library/CMSIS/Include/core_cm3.h ****   #endif
 107:Library/CMSIS/Include/core_cm3.h **** 
 108:Library/CMSIS/Include/core_cm3.h **** #elif defined ( __CSMC__ )
 109:Library/CMSIS/Include/core_cm3.h ****   #if ( __CSMC__ & 0x400U)
 110:Library/CMSIS/Include/core_cm3.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 111:Library/CMSIS/Include/core_cm3.h ****   #endif
 112:Library/CMSIS/Include/core_cm3.h **** 
 113:Library/CMSIS/Include/core_cm3.h **** #endif
 114:Library/CMSIS/Include/core_cm3.h **** 
 115:Library/CMSIS/Include/core_cm3.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 7


 116:Library/CMSIS/Include/core_cm3.h **** 
 117:Library/CMSIS/Include/core_cm3.h **** 
 118:Library/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 119:Library/CMSIS/Include/core_cm3.h **** }
 120:Library/CMSIS/Include/core_cm3.h **** #endif
 121:Library/CMSIS/Include/core_cm3.h **** 
 122:Library/CMSIS/Include/core_cm3.h **** #endif /* __CORE_CM3_H_GENERIC */
 123:Library/CMSIS/Include/core_cm3.h **** 
 124:Library/CMSIS/Include/core_cm3.h **** #ifndef __CMSIS_GENERIC
 125:Library/CMSIS/Include/core_cm3.h **** 
 126:Library/CMSIS/Include/core_cm3.h **** #ifndef __CORE_CM3_H_DEPENDANT
 127:Library/CMSIS/Include/core_cm3.h **** #define __CORE_CM3_H_DEPENDANT
 128:Library/CMSIS/Include/core_cm3.h **** 
 129:Library/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 130:Library/CMSIS/Include/core_cm3.h ****  extern "C" {
 131:Library/CMSIS/Include/core_cm3.h **** #endif
 132:Library/CMSIS/Include/core_cm3.h **** 
 133:Library/CMSIS/Include/core_cm3.h **** /* check device defines and use defaults */
 134:Library/CMSIS/Include/core_cm3.h **** #if defined __CHECK_DEVICE_DEFINES
 135:Library/CMSIS/Include/core_cm3.h ****   #ifndef __CM3_REV
 136:Library/CMSIS/Include/core_cm3.h ****     #define __CM3_REV               0x0200U
 137:Library/CMSIS/Include/core_cm3.h ****     #warning "__CM3_REV not defined in device header file; using default!"
 138:Library/CMSIS/Include/core_cm3.h ****   #endif
 139:Library/CMSIS/Include/core_cm3.h **** 
 140:Library/CMSIS/Include/core_cm3.h ****   #ifndef __MPU_PRESENT
 141:Library/CMSIS/Include/core_cm3.h ****     #define __MPU_PRESENT             0U
 142:Library/CMSIS/Include/core_cm3.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 143:Library/CMSIS/Include/core_cm3.h ****   #endif
 144:Library/CMSIS/Include/core_cm3.h **** 
 145:Library/CMSIS/Include/core_cm3.h ****   #ifndef __NVIC_PRIO_BITS
 146:Library/CMSIS/Include/core_cm3.h ****     #define __NVIC_PRIO_BITS          3U
 147:Library/CMSIS/Include/core_cm3.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 148:Library/CMSIS/Include/core_cm3.h ****   #endif
 149:Library/CMSIS/Include/core_cm3.h **** 
 150:Library/CMSIS/Include/core_cm3.h ****   #ifndef __Vendor_SysTickConfig
 151:Library/CMSIS/Include/core_cm3.h ****     #define __Vendor_SysTickConfig    0U
 152:Library/CMSIS/Include/core_cm3.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 153:Library/CMSIS/Include/core_cm3.h ****   #endif
 154:Library/CMSIS/Include/core_cm3.h **** #endif
 155:Library/CMSIS/Include/core_cm3.h **** 
 156:Library/CMSIS/Include/core_cm3.h **** /* IO definitions (access restrictions to peripheral registers) */
 157:Library/CMSIS/Include/core_cm3.h **** /**
 158:Library/CMSIS/Include/core_cm3.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 159:Library/CMSIS/Include/core_cm3.h **** 
 160:Library/CMSIS/Include/core_cm3.h ****     <strong>IO Type Qualifiers</strong> are used
 161:Library/CMSIS/Include/core_cm3.h ****     \li to specify the access to peripheral variables.
 162:Library/CMSIS/Include/core_cm3.h ****     \li for automatic generation of peripheral register debug information.
 163:Library/CMSIS/Include/core_cm3.h **** */
 164:Library/CMSIS/Include/core_cm3.h **** #ifdef __cplusplus
 165:Library/CMSIS/Include/core_cm3.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 166:Library/CMSIS/Include/core_cm3.h **** #else
 167:Library/CMSIS/Include/core_cm3.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 168:Library/CMSIS/Include/core_cm3.h **** #endif
 169:Library/CMSIS/Include/core_cm3.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 170:Library/CMSIS/Include/core_cm3.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 171:Library/CMSIS/Include/core_cm3.h **** 
 172:Library/CMSIS/Include/core_cm3.h **** /* following defines should be used for structure members */
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 8


 173:Library/CMSIS/Include/core_cm3.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 174:Library/CMSIS/Include/core_cm3.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 175:Library/CMSIS/Include/core_cm3.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 176:Library/CMSIS/Include/core_cm3.h **** 
 177:Library/CMSIS/Include/core_cm3.h **** /*@} end of group Cortex_M3 */
 178:Library/CMSIS/Include/core_cm3.h **** 
 179:Library/CMSIS/Include/core_cm3.h **** 
 180:Library/CMSIS/Include/core_cm3.h **** 
 181:Library/CMSIS/Include/core_cm3.h **** /*******************************************************************************
 182:Library/CMSIS/Include/core_cm3.h ****  *                 Register Abstraction
 183:Library/CMSIS/Include/core_cm3.h ****   Core Register contain:
 184:Library/CMSIS/Include/core_cm3.h ****   - Core Register
 185:Library/CMSIS/Include/core_cm3.h ****   - Core NVIC Register
 186:Library/CMSIS/Include/core_cm3.h ****   - Core SCB Register
 187:Library/CMSIS/Include/core_cm3.h ****   - Core SysTick Register
 188:Library/CMSIS/Include/core_cm3.h ****   - Core Debug Register
 189:Library/CMSIS/Include/core_cm3.h ****   - Core MPU Register
 190:Library/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
 191:Library/CMSIS/Include/core_cm3.h **** /**
 192:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 193:Library/CMSIS/Include/core_cm3.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 194:Library/CMSIS/Include/core_cm3.h **** */
 195:Library/CMSIS/Include/core_cm3.h **** 
 196:Library/CMSIS/Include/core_cm3.h **** /**
 197:Library/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 198:Library/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 199:Library/CMSIS/Include/core_cm3.h ****   \brief      Core Register type definitions.
 200:Library/CMSIS/Include/core_cm3.h ****   @{
 201:Library/CMSIS/Include/core_cm3.h ****  */
 202:Library/CMSIS/Include/core_cm3.h **** 
 203:Library/CMSIS/Include/core_cm3.h **** /**
 204:Library/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 205:Library/CMSIS/Include/core_cm3.h ****  */
 206:Library/CMSIS/Include/core_cm3.h **** typedef union
 207:Library/CMSIS/Include/core_cm3.h **** {
 208:Library/CMSIS/Include/core_cm3.h ****   struct
 209:Library/CMSIS/Include/core_cm3.h ****   {
 210:Library/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
 211:Library/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 212:Library/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 213:Library/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 214:Library/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 215:Library/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 216:Library/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 217:Library/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 218:Library/CMSIS/Include/core_cm3.h **** } APSR_Type;
 219:Library/CMSIS/Include/core_cm3.h **** 
 220:Library/CMSIS/Include/core_cm3.h **** /* APSR Register Definitions */
 221:Library/CMSIS/Include/core_cm3.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 222:Library/CMSIS/Include/core_cm3.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 223:Library/CMSIS/Include/core_cm3.h **** 
 224:Library/CMSIS/Include/core_cm3.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 225:Library/CMSIS/Include/core_cm3.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 226:Library/CMSIS/Include/core_cm3.h **** 
 227:Library/CMSIS/Include/core_cm3.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 228:Library/CMSIS/Include/core_cm3.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 229:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 9


 230:Library/CMSIS/Include/core_cm3.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 231:Library/CMSIS/Include/core_cm3.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 232:Library/CMSIS/Include/core_cm3.h **** 
 233:Library/CMSIS/Include/core_cm3.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 234:Library/CMSIS/Include/core_cm3.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 235:Library/CMSIS/Include/core_cm3.h **** 
 236:Library/CMSIS/Include/core_cm3.h **** 
 237:Library/CMSIS/Include/core_cm3.h **** /**
 238:Library/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 239:Library/CMSIS/Include/core_cm3.h ****  */
 240:Library/CMSIS/Include/core_cm3.h **** typedef union
 241:Library/CMSIS/Include/core_cm3.h **** {
 242:Library/CMSIS/Include/core_cm3.h ****   struct
 243:Library/CMSIS/Include/core_cm3.h ****   {
 244:Library/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 245:Library/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 246:Library/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 247:Library/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 248:Library/CMSIS/Include/core_cm3.h **** } IPSR_Type;
 249:Library/CMSIS/Include/core_cm3.h **** 
 250:Library/CMSIS/Include/core_cm3.h **** /* IPSR Register Definitions */
 251:Library/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 252:Library/CMSIS/Include/core_cm3.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 253:Library/CMSIS/Include/core_cm3.h **** 
 254:Library/CMSIS/Include/core_cm3.h **** 
 255:Library/CMSIS/Include/core_cm3.h **** /**
 256:Library/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 257:Library/CMSIS/Include/core_cm3.h ****  */
 258:Library/CMSIS/Include/core_cm3.h **** typedef union
 259:Library/CMSIS/Include/core_cm3.h **** {
 260:Library/CMSIS/Include/core_cm3.h ****   struct
 261:Library/CMSIS/Include/core_cm3.h ****   {
 262:Library/CMSIS/Include/core_cm3.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 263:Library/CMSIS/Include/core_cm3.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 264:Library/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 265:Library/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
 266:Library/CMSIS/Include/core_cm3.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 267:Library/CMSIS/Include/core_cm3.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 268:Library/CMSIS/Include/core_cm3.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 269:Library/CMSIS/Include/core_cm3.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 270:Library/CMSIS/Include/core_cm3.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 271:Library/CMSIS/Include/core_cm3.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 272:Library/CMSIS/Include/core_cm3.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 273:Library/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 274:Library/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 275:Library/CMSIS/Include/core_cm3.h **** } xPSR_Type;
 276:Library/CMSIS/Include/core_cm3.h **** 
 277:Library/CMSIS/Include/core_cm3.h **** /* xPSR Register Definitions */
 278:Library/CMSIS/Include/core_cm3.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 279:Library/CMSIS/Include/core_cm3.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 280:Library/CMSIS/Include/core_cm3.h **** 
 281:Library/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 282:Library/CMSIS/Include/core_cm3.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 283:Library/CMSIS/Include/core_cm3.h **** 
 284:Library/CMSIS/Include/core_cm3.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 285:Library/CMSIS/Include/core_cm3.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 286:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 10


 287:Library/CMSIS/Include/core_cm3.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 288:Library/CMSIS/Include/core_cm3.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 289:Library/CMSIS/Include/core_cm3.h **** 
 290:Library/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 291:Library/CMSIS/Include/core_cm3.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 292:Library/CMSIS/Include/core_cm3.h **** 
 293:Library/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 294:Library/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 295:Library/CMSIS/Include/core_cm3.h **** 
 296:Library/CMSIS/Include/core_cm3.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 297:Library/CMSIS/Include/core_cm3.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 298:Library/CMSIS/Include/core_cm3.h **** 
 299:Library/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 300:Library/CMSIS/Include/core_cm3.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 301:Library/CMSIS/Include/core_cm3.h **** 
 302:Library/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 303:Library/CMSIS/Include/core_cm3.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 304:Library/CMSIS/Include/core_cm3.h **** 
 305:Library/CMSIS/Include/core_cm3.h **** 
 306:Library/CMSIS/Include/core_cm3.h **** /**
 307:Library/CMSIS/Include/core_cm3.h ****   \brief  Union type to access the Control Registers (CONTROL).
 308:Library/CMSIS/Include/core_cm3.h ****  */
 309:Library/CMSIS/Include/core_cm3.h **** typedef union
 310:Library/CMSIS/Include/core_cm3.h **** {
 311:Library/CMSIS/Include/core_cm3.h ****   struct
 312:Library/CMSIS/Include/core_cm3.h ****   {
 313:Library/CMSIS/Include/core_cm3.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 314:Library/CMSIS/Include/core_cm3.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 315:Library/CMSIS/Include/core_cm3.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 316:Library/CMSIS/Include/core_cm3.h ****   } b;                                   /*!< Structure used for bit  access */
 317:Library/CMSIS/Include/core_cm3.h ****   uint32_t w;                            /*!< Type      used for word access */
 318:Library/CMSIS/Include/core_cm3.h **** } CONTROL_Type;
 319:Library/CMSIS/Include/core_cm3.h **** 
 320:Library/CMSIS/Include/core_cm3.h **** /* CONTROL Register Definitions */
 321:Library/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 322:Library/CMSIS/Include/core_cm3.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 323:Library/CMSIS/Include/core_cm3.h **** 
 324:Library/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 325:Library/CMSIS/Include/core_cm3.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 326:Library/CMSIS/Include/core_cm3.h **** 
 327:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CORE */
 328:Library/CMSIS/Include/core_cm3.h **** 
 329:Library/CMSIS/Include/core_cm3.h **** 
 330:Library/CMSIS/Include/core_cm3.h **** /**
 331:Library/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
 332:Library/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 333:Library/CMSIS/Include/core_cm3.h ****   \brief      Type definitions for the NVIC Registers
 334:Library/CMSIS/Include/core_cm3.h ****   @{
 335:Library/CMSIS/Include/core_cm3.h ****  */
 336:Library/CMSIS/Include/core_cm3.h **** 
 337:Library/CMSIS/Include/core_cm3.h **** /**
 338:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 339:Library/CMSIS/Include/core_cm3.h ****  */
 340:Library/CMSIS/Include/core_cm3.h **** typedef struct
 341:Library/CMSIS/Include/core_cm3.h **** {
 342:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 343:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[24U];
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 11


 344:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 345:Library/CMSIS/Include/core_cm3.h ****         uint32_t RSERVED1[24U];
 346:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 347:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[24U];
 348:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 349:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[24U];
 350:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 351:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[56U];
 352:Library/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 353:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[644U];
 354:Library/CMSIS/Include/core_cm3.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 355:Library/CMSIS/Include/core_cm3.h **** }  NVIC_Type;
 356:Library/CMSIS/Include/core_cm3.h **** 
 357:Library/CMSIS/Include/core_cm3.h **** /* Software Triggered Interrupt Register Definitions */
 358:Library/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 359:Library/CMSIS/Include/core_cm3.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 360:Library/CMSIS/Include/core_cm3.h **** 
 361:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_NVIC */
 362:Library/CMSIS/Include/core_cm3.h **** 
 363:Library/CMSIS/Include/core_cm3.h **** 
 364:Library/CMSIS/Include/core_cm3.h **** /**
 365:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 366:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 367:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control Block Registers
 368:Library/CMSIS/Include/core_cm3.h ****   @{
 369:Library/CMSIS/Include/core_cm3.h ****  */
 370:Library/CMSIS/Include/core_cm3.h **** 
 371:Library/CMSIS/Include/core_cm3.h **** /**
 372:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control Block (SCB).
 373:Library/CMSIS/Include/core_cm3.h ****  */
 374:Library/CMSIS/Include/core_cm3.h **** typedef struct
 375:Library/CMSIS/Include/core_cm3.h **** {
 376:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 377:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 378:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 379:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 380:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 381:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 382:Library/CMSIS/Include/core_cm3.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 383:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 384:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 385:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 386:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 387:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 388:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 389:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 390:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 391:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 392:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 393:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 394:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 395:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[5U];
 396:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 397:Library/CMSIS/Include/core_cm3.h **** } SCB_Type;
 398:Library/CMSIS/Include/core_cm3.h **** 
 399:Library/CMSIS/Include/core_cm3.h **** /* SCB CPUID Register Definitions */
 400:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 12


 401:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 402:Library/CMSIS/Include/core_cm3.h **** 
 403:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 404:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 405:Library/CMSIS/Include/core_cm3.h **** 
 406:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 407:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 408:Library/CMSIS/Include/core_cm3.h **** 
 409:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 410:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 411:Library/CMSIS/Include/core_cm3.h **** 
 412:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 413:Library/CMSIS/Include/core_cm3.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 414:Library/CMSIS/Include/core_cm3.h **** 
 415:Library/CMSIS/Include/core_cm3.h **** /* SCB Interrupt Control State Register Definitions */
 416:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 417:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 418:Library/CMSIS/Include/core_cm3.h **** 
 419:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 420:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 421:Library/CMSIS/Include/core_cm3.h **** 
 422:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 423:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 424:Library/CMSIS/Include/core_cm3.h **** 
 425:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 426:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 427:Library/CMSIS/Include/core_cm3.h **** 
 428:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 429:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 430:Library/CMSIS/Include/core_cm3.h **** 
 431:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 432:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 433:Library/CMSIS/Include/core_cm3.h **** 
 434:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 435:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 436:Library/CMSIS/Include/core_cm3.h **** 
 437:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 438:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 439:Library/CMSIS/Include/core_cm3.h **** 
 440:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 441:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 442:Library/CMSIS/Include/core_cm3.h **** 
 443:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:Library/CMSIS/Include/core_cm3.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:Library/CMSIS/Include/core_cm3.h **** 
 446:Library/CMSIS/Include/core_cm3.h **** /* SCB Vector Table Offset Register Definitions */
 447:Library/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
 448:Library/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB 
 449:Library/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB 
 450:Library/CMSIS/Include/core_cm3.h **** 
 451:Library/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 452:Library/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB 
 453:Library/CMSIS/Include/core_cm3.h **** #else
 454:Library/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 455:Library/CMSIS/Include/core_cm3.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 456:Library/CMSIS/Include/core_cm3.h **** #endif
 457:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 13


 458:Library/CMSIS/Include/core_cm3.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 459:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 460:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 461:Library/CMSIS/Include/core_cm3.h **** 
 462:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 463:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 464:Library/CMSIS/Include/core_cm3.h **** 
 465:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 466:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 467:Library/CMSIS/Include/core_cm3.h **** 
 468:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 469:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 470:Library/CMSIS/Include/core_cm3.h **** 
 471:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 472:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 473:Library/CMSIS/Include/core_cm3.h **** 
 474:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 475:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 476:Library/CMSIS/Include/core_cm3.h **** 
 477:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 478:Library/CMSIS/Include/core_cm3.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 479:Library/CMSIS/Include/core_cm3.h **** 
 480:Library/CMSIS/Include/core_cm3.h **** /* SCB System Control Register Definitions */
 481:Library/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 482:Library/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 483:Library/CMSIS/Include/core_cm3.h **** 
 484:Library/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 485:Library/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 486:Library/CMSIS/Include/core_cm3.h **** 
 487:Library/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 488:Library/CMSIS/Include/core_cm3.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 489:Library/CMSIS/Include/core_cm3.h **** 
 490:Library/CMSIS/Include/core_cm3.h **** /* SCB Configuration Control Register Definitions */
 491:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 492:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 493:Library/CMSIS/Include/core_cm3.h **** 
 494:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 495:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 496:Library/CMSIS/Include/core_cm3.h **** 
 497:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 498:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 499:Library/CMSIS/Include/core_cm3.h **** 
 500:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 501:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 502:Library/CMSIS/Include/core_cm3.h **** 
 503:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 504:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 505:Library/CMSIS/Include/core_cm3.h **** 
 506:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 507:Library/CMSIS/Include/core_cm3.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 508:Library/CMSIS/Include/core_cm3.h **** 
 509:Library/CMSIS/Include/core_cm3.h **** /* SCB System Handler Control and State Register Definitions */
 510:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 511:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 512:Library/CMSIS/Include/core_cm3.h **** 
 513:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 514:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 14


 515:Library/CMSIS/Include/core_cm3.h **** 
 516:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 517:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 518:Library/CMSIS/Include/core_cm3.h **** 
 519:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 520:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 521:Library/CMSIS/Include/core_cm3.h **** 
 522:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 523:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 524:Library/CMSIS/Include/core_cm3.h **** 
 525:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 526:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 527:Library/CMSIS/Include/core_cm3.h **** 
 528:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 529:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 530:Library/CMSIS/Include/core_cm3.h **** 
 531:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 532:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 533:Library/CMSIS/Include/core_cm3.h **** 
 534:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 535:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 536:Library/CMSIS/Include/core_cm3.h **** 
 537:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 538:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 539:Library/CMSIS/Include/core_cm3.h **** 
 540:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 541:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 542:Library/CMSIS/Include/core_cm3.h **** 
 543:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 544:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 545:Library/CMSIS/Include/core_cm3.h **** 
 546:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 547:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 548:Library/CMSIS/Include/core_cm3.h **** 
 549:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 550:Library/CMSIS/Include/core_cm3.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 551:Library/CMSIS/Include/core_cm3.h **** 
 552:Library/CMSIS/Include/core_cm3.h **** /* SCB Configurable Fault Status Register Definitions */
 553:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 554:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 555:Library/CMSIS/Include/core_cm3.h **** 
 556:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 557:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 558:Library/CMSIS/Include/core_cm3.h **** 
 559:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 560:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 561:Library/CMSIS/Include/core_cm3.h **** 
 562:Library/CMSIS/Include/core_cm3.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 563:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 564:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 565:Library/CMSIS/Include/core_cm3.h **** 
 566:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 567:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 568:Library/CMSIS/Include/core_cm3.h **** 
 569:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 570:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 571:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 15


 572:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 573:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 574:Library/CMSIS/Include/core_cm3.h **** 
 575:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 576:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 577:Library/CMSIS/Include/core_cm3.h **** 
 578:Library/CMSIS/Include/core_cm3.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 579:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 580:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 581:Library/CMSIS/Include/core_cm3.h **** 
 582:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 583:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 584:Library/CMSIS/Include/core_cm3.h **** 
 585:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 586:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 587:Library/CMSIS/Include/core_cm3.h **** 
 588:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 589:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 590:Library/CMSIS/Include/core_cm3.h **** 
 591:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 592:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 593:Library/CMSIS/Include/core_cm3.h **** 
 594:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 595:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 596:Library/CMSIS/Include/core_cm3.h **** 
 597:Library/CMSIS/Include/core_cm3.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 598:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 599:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 600:Library/CMSIS/Include/core_cm3.h **** 
 601:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 602:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 603:Library/CMSIS/Include/core_cm3.h **** 
 604:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 605:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 606:Library/CMSIS/Include/core_cm3.h **** 
 607:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 608:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 609:Library/CMSIS/Include/core_cm3.h **** 
 610:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 611:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 612:Library/CMSIS/Include/core_cm3.h **** 
 613:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 614:Library/CMSIS/Include/core_cm3.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 615:Library/CMSIS/Include/core_cm3.h **** 
 616:Library/CMSIS/Include/core_cm3.h **** /* SCB Hard Fault Status Register Definitions */
 617:Library/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 618:Library/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 619:Library/CMSIS/Include/core_cm3.h **** 
 620:Library/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 621:Library/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 622:Library/CMSIS/Include/core_cm3.h **** 
 623:Library/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 624:Library/CMSIS/Include/core_cm3.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 625:Library/CMSIS/Include/core_cm3.h **** 
 626:Library/CMSIS/Include/core_cm3.h **** /* SCB Debug Fault Status Register Definitions */
 627:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 628:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 16


 629:Library/CMSIS/Include/core_cm3.h **** 
 630:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 631:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 632:Library/CMSIS/Include/core_cm3.h **** 
 633:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 634:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 635:Library/CMSIS/Include/core_cm3.h **** 
 636:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 637:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 638:Library/CMSIS/Include/core_cm3.h **** 
 639:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 640:Library/CMSIS/Include/core_cm3.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 641:Library/CMSIS/Include/core_cm3.h **** 
 642:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCB */
 643:Library/CMSIS/Include/core_cm3.h **** 
 644:Library/CMSIS/Include/core_cm3.h **** 
 645:Library/CMSIS/Include/core_cm3.h **** /**
 646:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 647:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 648:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 649:Library/CMSIS/Include/core_cm3.h ****   @{
 650:Library/CMSIS/Include/core_cm3.h ****  */
 651:Library/CMSIS/Include/core_cm3.h **** 
 652:Library/CMSIS/Include/core_cm3.h **** /**
 653:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 654:Library/CMSIS/Include/core_cm3.h ****  */
 655:Library/CMSIS/Include/core_cm3.h **** typedef struct
 656:Library/CMSIS/Include/core_cm3.h **** {
 657:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 658:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 659:Library/CMSIS/Include/core_cm3.h **** #if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
 660:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 661:Library/CMSIS/Include/core_cm3.h **** #else
 662:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 663:Library/CMSIS/Include/core_cm3.h **** #endif
 664:Library/CMSIS/Include/core_cm3.h **** } SCnSCB_Type;
 665:Library/CMSIS/Include/core_cm3.h **** 
 666:Library/CMSIS/Include/core_cm3.h **** /* Interrupt Controller Type Register Definitions */
 667:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 668:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 669:Library/CMSIS/Include/core_cm3.h **** 
 670:Library/CMSIS/Include/core_cm3.h **** /* Auxiliary Control Register Definitions */
 671:Library/CMSIS/Include/core_cm3.h **** 
 672:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 673:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 674:Library/CMSIS/Include/core_cm3.h **** 
 675:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 676:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 677:Library/CMSIS/Include/core_cm3.h **** 
 678:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 679:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 680:Library/CMSIS/Include/core_cm3.h **** 
 681:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SCnotSCB */
 682:Library/CMSIS/Include/core_cm3.h **** 
 683:Library/CMSIS/Include/core_cm3.h **** 
 684:Library/CMSIS/Include/core_cm3.h **** /**
 685:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 17


 686:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 687:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the System Timer Registers.
 688:Library/CMSIS/Include/core_cm3.h ****   @{
 689:Library/CMSIS/Include/core_cm3.h ****  */
 690:Library/CMSIS/Include/core_cm3.h **** 
 691:Library/CMSIS/Include/core_cm3.h **** /**
 692:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the System Timer (SysTick).
 693:Library/CMSIS/Include/core_cm3.h ****  */
 694:Library/CMSIS/Include/core_cm3.h **** typedef struct
 695:Library/CMSIS/Include/core_cm3.h **** {
 696:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 697:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 698:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 699:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 700:Library/CMSIS/Include/core_cm3.h **** } SysTick_Type;
 701:Library/CMSIS/Include/core_cm3.h **** 
 702:Library/CMSIS/Include/core_cm3.h **** /* SysTick Control / Status Register Definitions */
 703:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 704:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 705:Library/CMSIS/Include/core_cm3.h **** 
 706:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 707:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 708:Library/CMSIS/Include/core_cm3.h **** 
 709:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 710:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 711:Library/CMSIS/Include/core_cm3.h **** 
 712:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 713:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 714:Library/CMSIS/Include/core_cm3.h **** 
 715:Library/CMSIS/Include/core_cm3.h **** /* SysTick Reload Register Definitions */
 716:Library/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 717:Library/CMSIS/Include/core_cm3.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 718:Library/CMSIS/Include/core_cm3.h **** 
 719:Library/CMSIS/Include/core_cm3.h **** /* SysTick Current Register Definitions */
 720:Library/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 721:Library/CMSIS/Include/core_cm3.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 722:Library/CMSIS/Include/core_cm3.h **** 
 723:Library/CMSIS/Include/core_cm3.h **** /* SysTick Calibration Register Definitions */
 724:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 725:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 726:Library/CMSIS/Include/core_cm3.h **** 
 727:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 728:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 729:Library/CMSIS/Include/core_cm3.h **** 
 730:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 731:Library/CMSIS/Include/core_cm3.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 732:Library/CMSIS/Include/core_cm3.h **** 
 733:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_SysTick */
 734:Library/CMSIS/Include/core_cm3.h **** 
 735:Library/CMSIS/Include/core_cm3.h **** 
 736:Library/CMSIS/Include/core_cm3.h **** /**
 737:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 738:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 739:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 740:Library/CMSIS/Include/core_cm3.h ****   @{
 741:Library/CMSIS/Include/core_cm3.h ****  */
 742:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 18


 743:Library/CMSIS/Include/core_cm3.h **** /**
 744:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 745:Library/CMSIS/Include/core_cm3.h ****  */
 746:Library/CMSIS/Include/core_cm3.h **** typedef struct
 747:Library/CMSIS/Include/core_cm3.h **** {
 748:Library/CMSIS/Include/core_cm3.h ****   __OM  union
 749:Library/CMSIS/Include/core_cm3.h ****   {
 750:Library/CMSIS/Include/core_cm3.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 751:Library/CMSIS/Include/core_cm3.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 752:Library/CMSIS/Include/core_cm3.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 753:Library/CMSIS/Include/core_cm3.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 754:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[864U];
 755:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 756:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[15U];
 757:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 758:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[15U];
 759:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 760:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[29U];
 761:Library/CMSIS/Include/core_cm3.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 762:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 763:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 764:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[43U];
 765:Library/CMSIS/Include/core_cm3.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 766:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 767:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[6U];
 768:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 769:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 770:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 771:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 772:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 773:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 774:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 775:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 776:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 777:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 778:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 779:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 780:Library/CMSIS/Include/core_cm3.h **** } ITM_Type;
 781:Library/CMSIS/Include/core_cm3.h **** 
 782:Library/CMSIS/Include/core_cm3.h **** /* ITM Trace Privilege Register Definitions */
 783:Library/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 784:Library/CMSIS/Include/core_cm3.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 785:Library/CMSIS/Include/core_cm3.h **** 
 786:Library/CMSIS/Include/core_cm3.h **** /* ITM Trace Control Register Definitions */
 787:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 788:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 789:Library/CMSIS/Include/core_cm3.h **** 
 790:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 791:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 792:Library/CMSIS/Include/core_cm3.h **** 
 793:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 794:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 795:Library/CMSIS/Include/core_cm3.h **** 
 796:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 797:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 798:Library/CMSIS/Include/core_cm3.h **** 
 799:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 19


 800:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 801:Library/CMSIS/Include/core_cm3.h **** 
 802:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 803:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 804:Library/CMSIS/Include/core_cm3.h **** 
 805:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 806:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 807:Library/CMSIS/Include/core_cm3.h **** 
 808:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 809:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 810:Library/CMSIS/Include/core_cm3.h **** 
 811:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 812:Library/CMSIS/Include/core_cm3.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 813:Library/CMSIS/Include/core_cm3.h **** 
 814:Library/CMSIS/Include/core_cm3.h **** /* ITM Integration Write Register Definitions */
 815:Library/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 816:Library/CMSIS/Include/core_cm3.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 817:Library/CMSIS/Include/core_cm3.h **** 
 818:Library/CMSIS/Include/core_cm3.h **** /* ITM Integration Read Register Definitions */
 819:Library/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 820:Library/CMSIS/Include/core_cm3.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 821:Library/CMSIS/Include/core_cm3.h **** 
 822:Library/CMSIS/Include/core_cm3.h **** /* ITM Integration Mode Control Register Definitions */
 823:Library/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 824:Library/CMSIS/Include/core_cm3.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 825:Library/CMSIS/Include/core_cm3.h **** 
 826:Library/CMSIS/Include/core_cm3.h **** /* ITM Lock Status Register Definitions */
 827:Library/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 828:Library/CMSIS/Include/core_cm3.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 829:Library/CMSIS/Include/core_cm3.h **** 
 830:Library/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 831:Library/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 832:Library/CMSIS/Include/core_cm3.h **** 
 833:Library/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 834:Library/CMSIS/Include/core_cm3.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 835:Library/CMSIS/Include/core_cm3.h **** 
 836:Library/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_ITM */
 837:Library/CMSIS/Include/core_cm3.h **** 
 838:Library/CMSIS/Include/core_cm3.h **** 
 839:Library/CMSIS/Include/core_cm3.h **** /**
 840:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 841:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 842:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 843:Library/CMSIS/Include/core_cm3.h ****   @{
 844:Library/CMSIS/Include/core_cm3.h ****  */
 845:Library/CMSIS/Include/core_cm3.h **** 
 846:Library/CMSIS/Include/core_cm3.h **** /**
 847:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 848:Library/CMSIS/Include/core_cm3.h ****  */
 849:Library/CMSIS/Include/core_cm3.h **** typedef struct
 850:Library/CMSIS/Include/core_cm3.h **** {
 851:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 852:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 853:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 854:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 855:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 856:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 20


 857:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 858:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 859:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 860:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 861:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 862:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[1U];
 863:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 864:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 865:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 866:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[1U];
 867:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 868:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 869:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 870:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[1U];
 871:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 872:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 873:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 874:Library/CMSIS/Include/core_cm3.h **** } DWT_Type;
 875:Library/CMSIS/Include/core_cm3.h **** 
 876:Library/CMSIS/Include/core_cm3.h **** /* DWT Control Register Definitions */
 877:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 878:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 879:Library/CMSIS/Include/core_cm3.h **** 
 880:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 881:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 882:Library/CMSIS/Include/core_cm3.h **** 
 883:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 884:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 885:Library/CMSIS/Include/core_cm3.h **** 
 886:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 887:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 888:Library/CMSIS/Include/core_cm3.h **** 
 889:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 890:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 891:Library/CMSIS/Include/core_cm3.h **** 
 892:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 893:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 894:Library/CMSIS/Include/core_cm3.h **** 
 895:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 896:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 897:Library/CMSIS/Include/core_cm3.h **** 
 898:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 899:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 900:Library/CMSIS/Include/core_cm3.h **** 
 901:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 902:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 903:Library/CMSIS/Include/core_cm3.h **** 
 904:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 905:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 906:Library/CMSIS/Include/core_cm3.h **** 
 907:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 908:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 909:Library/CMSIS/Include/core_cm3.h **** 
 910:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 911:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 912:Library/CMSIS/Include/core_cm3.h **** 
 913:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 21


 914:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 915:Library/CMSIS/Include/core_cm3.h **** 
 916:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 917:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 918:Library/CMSIS/Include/core_cm3.h **** 
 919:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 920:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 921:Library/CMSIS/Include/core_cm3.h **** 
 922:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 923:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 924:Library/CMSIS/Include/core_cm3.h **** 
 925:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 926:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 927:Library/CMSIS/Include/core_cm3.h **** 
 928:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 929:Library/CMSIS/Include/core_cm3.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 930:Library/CMSIS/Include/core_cm3.h **** 
 931:Library/CMSIS/Include/core_cm3.h **** /* DWT CPI Count Register Definitions */
 932:Library/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 933:Library/CMSIS/Include/core_cm3.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 934:Library/CMSIS/Include/core_cm3.h **** 
 935:Library/CMSIS/Include/core_cm3.h **** /* DWT Exception Overhead Count Register Definitions */
 936:Library/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 937:Library/CMSIS/Include/core_cm3.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 938:Library/CMSIS/Include/core_cm3.h **** 
 939:Library/CMSIS/Include/core_cm3.h **** /* DWT Sleep Count Register Definitions */
 940:Library/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 941:Library/CMSIS/Include/core_cm3.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 942:Library/CMSIS/Include/core_cm3.h **** 
 943:Library/CMSIS/Include/core_cm3.h **** /* DWT LSU Count Register Definitions */
 944:Library/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 945:Library/CMSIS/Include/core_cm3.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 946:Library/CMSIS/Include/core_cm3.h **** 
 947:Library/CMSIS/Include/core_cm3.h **** /* DWT Folded-instruction Count Register Definitions */
 948:Library/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 949:Library/CMSIS/Include/core_cm3.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
 950:Library/CMSIS/Include/core_cm3.h **** 
 951:Library/CMSIS/Include/core_cm3.h **** /* DWT Comparator Mask Register Definitions */
 952:Library/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
 953:Library/CMSIS/Include/core_cm3.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
 954:Library/CMSIS/Include/core_cm3.h **** 
 955:Library/CMSIS/Include/core_cm3.h **** /* DWT Comparator Function Register Definitions */
 956:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
 957:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 958:Library/CMSIS/Include/core_cm3.h **** 
 959:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
 960:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 961:Library/CMSIS/Include/core_cm3.h **** 
 962:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
 963:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 964:Library/CMSIS/Include/core_cm3.h **** 
 965:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
 966:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 967:Library/CMSIS/Include/core_cm3.h **** 
 968:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
 969:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 970:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 22


 971:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
 972:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 973:Library/CMSIS/Include/core_cm3.h **** 
 974:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
 975:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 976:Library/CMSIS/Include/core_cm3.h **** 
 977:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
 978:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 979:Library/CMSIS/Include/core_cm3.h **** 
 980:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
 981:Library/CMSIS/Include/core_cm3.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
 982:Library/CMSIS/Include/core_cm3.h **** 
 983:Library/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_DWT */
 984:Library/CMSIS/Include/core_cm3.h **** 
 985:Library/CMSIS/Include/core_cm3.h **** 
 986:Library/CMSIS/Include/core_cm3.h **** /**
 987:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
 988:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 989:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
 990:Library/CMSIS/Include/core_cm3.h ****   @{
 991:Library/CMSIS/Include/core_cm3.h ****  */
 992:Library/CMSIS/Include/core_cm3.h **** 
 993:Library/CMSIS/Include/core_cm3.h **** /**
 994:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
 995:Library/CMSIS/Include/core_cm3.h ****  */
 996:Library/CMSIS/Include/core_cm3.h **** typedef struct
 997:Library/CMSIS/Include/core_cm3.h **** {
 998:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 999:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1000:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED0[2U];
1001:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1002:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED1[55U];
1003:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1004:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED2[131U];
1005:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1006:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1007:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1008:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED3[759U];
1009:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1010:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1011:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1012:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED4[1U];
1013:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1014:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1015:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1016:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED5[39U];
1017:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1018:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1019:Library/CMSIS/Include/core_cm3.h ****         uint32_t RESERVED7[8U];
1020:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1021:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1022:Library/CMSIS/Include/core_cm3.h **** } TPI_Type;
1023:Library/CMSIS/Include/core_cm3.h **** 
1024:Library/CMSIS/Include/core_cm3.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1025:Library/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1026:Library/CMSIS/Include/core_cm3.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1027:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 23


1028:Library/CMSIS/Include/core_cm3.h **** /* TPI Selected Pin Protocol Register Definitions */
1029:Library/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1030:Library/CMSIS/Include/core_cm3.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1031:Library/CMSIS/Include/core_cm3.h **** 
1032:Library/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Status Register Definitions */
1033:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1034:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1035:Library/CMSIS/Include/core_cm3.h **** 
1036:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1037:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1038:Library/CMSIS/Include/core_cm3.h **** 
1039:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1040:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1041:Library/CMSIS/Include/core_cm3.h **** 
1042:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1043:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1044:Library/CMSIS/Include/core_cm3.h **** 
1045:Library/CMSIS/Include/core_cm3.h **** /* TPI Formatter and Flush Control Register Definitions */
1046:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1047:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1048:Library/CMSIS/Include/core_cm3.h **** 
1049:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1050:Library/CMSIS/Include/core_cm3.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1051:Library/CMSIS/Include/core_cm3.h **** 
1052:Library/CMSIS/Include/core_cm3.h **** /* TPI TRIGGER Register Definitions */
1053:Library/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1054:Library/CMSIS/Include/core_cm3.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1055:Library/CMSIS/Include/core_cm3.h **** 
1056:Library/CMSIS/Include/core_cm3.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1057:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1058:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1059:Library/CMSIS/Include/core_cm3.h **** 
1060:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1061:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1062:Library/CMSIS/Include/core_cm3.h **** 
1063:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1064:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1065:Library/CMSIS/Include/core_cm3.h **** 
1066:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1067:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1068:Library/CMSIS/Include/core_cm3.h **** 
1069:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1070:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1071:Library/CMSIS/Include/core_cm3.h **** 
1072:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1073:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1074:Library/CMSIS/Include/core_cm3.h **** 
1075:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1076:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1077:Library/CMSIS/Include/core_cm3.h **** 
1078:Library/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR2 Register Definitions */
1079:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1080:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1081:Library/CMSIS/Include/core_cm3.h **** 
1082:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1083:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1084:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 24


1085:Library/CMSIS/Include/core_cm3.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1086:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1087:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1088:Library/CMSIS/Include/core_cm3.h **** 
1089:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1090:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1091:Library/CMSIS/Include/core_cm3.h **** 
1092:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1093:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1094:Library/CMSIS/Include/core_cm3.h **** 
1095:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1096:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1097:Library/CMSIS/Include/core_cm3.h **** 
1098:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1099:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1100:Library/CMSIS/Include/core_cm3.h **** 
1101:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1102:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1103:Library/CMSIS/Include/core_cm3.h **** 
1104:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1105:Library/CMSIS/Include/core_cm3.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1106:Library/CMSIS/Include/core_cm3.h **** 
1107:Library/CMSIS/Include/core_cm3.h **** /* TPI ITATBCTR0 Register Definitions */
1108:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1109:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1110:Library/CMSIS/Include/core_cm3.h **** 
1111:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1112:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1113:Library/CMSIS/Include/core_cm3.h **** 
1114:Library/CMSIS/Include/core_cm3.h **** /* TPI Integration Mode Control Register Definitions */
1115:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1116:Library/CMSIS/Include/core_cm3.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1117:Library/CMSIS/Include/core_cm3.h **** 
1118:Library/CMSIS/Include/core_cm3.h **** /* TPI DEVID Register Definitions */
1119:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1120:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1121:Library/CMSIS/Include/core_cm3.h **** 
1122:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1123:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1124:Library/CMSIS/Include/core_cm3.h **** 
1125:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1126:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1127:Library/CMSIS/Include/core_cm3.h **** 
1128:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1129:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1130:Library/CMSIS/Include/core_cm3.h **** 
1131:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1132:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1133:Library/CMSIS/Include/core_cm3.h **** 
1134:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1135:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1136:Library/CMSIS/Include/core_cm3.h **** 
1137:Library/CMSIS/Include/core_cm3.h **** /* TPI DEVTYPE Register Definitions */
1138:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1139:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1140:Library/CMSIS/Include/core_cm3.h **** 
1141:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 25


1142:Library/CMSIS/Include/core_cm3.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1143:Library/CMSIS/Include/core_cm3.h **** 
1144:Library/CMSIS/Include/core_cm3.h **** /*@}*/ /* end of group CMSIS_TPI */
1145:Library/CMSIS/Include/core_cm3.h **** 
1146:Library/CMSIS/Include/core_cm3.h **** 
1147:Library/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1148:Library/CMSIS/Include/core_cm3.h **** /**
1149:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1150:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1151:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1152:Library/CMSIS/Include/core_cm3.h ****   @{
1153:Library/CMSIS/Include/core_cm3.h ****  */
1154:Library/CMSIS/Include/core_cm3.h **** 
1155:Library/CMSIS/Include/core_cm3.h **** /**
1156:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1157:Library/CMSIS/Include/core_cm3.h ****  */
1158:Library/CMSIS/Include/core_cm3.h **** typedef struct
1159:Library/CMSIS/Include/core_cm3.h **** {
1160:Library/CMSIS/Include/core_cm3.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1161:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1162:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1163:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1164:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1165:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1166:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1167:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1168:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1169:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1170:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1171:Library/CMSIS/Include/core_cm3.h **** } MPU_Type;
1172:Library/CMSIS/Include/core_cm3.h **** 
1173:Library/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_RALIASES                  4U
1174:Library/CMSIS/Include/core_cm3.h **** 
1175:Library/CMSIS/Include/core_cm3.h **** /* MPU Type Register Definitions */
1176:Library/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1177:Library/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1178:Library/CMSIS/Include/core_cm3.h **** 
1179:Library/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1180:Library/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1181:Library/CMSIS/Include/core_cm3.h **** 
1182:Library/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1183:Library/CMSIS/Include/core_cm3.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1184:Library/CMSIS/Include/core_cm3.h **** 
1185:Library/CMSIS/Include/core_cm3.h **** /* MPU Control Register Definitions */
1186:Library/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1187:Library/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1188:Library/CMSIS/Include/core_cm3.h **** 
1189:Library/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1190:Library/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1191:Library/CMSIS/Include/core_cm3.h **** 
1192:Library/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1193:Library/CMSIS/Include/core_cm3.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1194:Library/CMSIS/Include/core_cm3.h **** 
1195:Library/CMSIS/Include/core_cm3.h **** /* MPU Region Number Register Definitions */
1196:Library/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1197:Library/CMSIS/Include/core_cm3.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1198:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 26


1199:Library/CMSIS/Include/core_cm3.h **** /* MPU Region Base Address Register Definitions */
1200:Library/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1201:Library/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1202:Library/CMSIS/Include/core_cm3.h **** 
1203:Library/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1204:Library/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1205:Library/CMSIS/Include/core_cm3.h **** 
1206:Library/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1207:Library/CMSIS/Include/core_cm3.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1208:Library/CMSIS/Include/core_cm3.h **** 
1209:Library/CMSIS/Include/core_cm3.h **** /* MPU Region Attribute and Size Register Definitions */
1210:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1211:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1212:Library/CMSIS/Include/core_cm3.h **** 
1213:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1214:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1215:Library/CMSIS/Include/core_cm3.h **** 
1216:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1217:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1218:Library/CMSIS/Include/core_cm3.h **** 
1219:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1220:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1221:Library/CMSIS/Include/core_cm3.h **** 
1222:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1223:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1224:Library/CMSIS/Include/core_cm3.h **** 
1225:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1226:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1227:Library/CMSIS/Include/core_cm3.h **** 
1228:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1229:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1230:Library/CMSIS/Include/core_cm3.h **** 
1231:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1232:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1233:Library/CMSIS/Include/core_cm3.h **** 
1234:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1235:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1236:Library/CMSIS/Include/core_cm3.h **** 
1237:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1238:Library/CMSIS/Include/core_cm3.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1239:Library/CMSIS/Include/core_cm3.h **** 
1240:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_MPU */
1241:Library/CMSIS/Include/core_cm3.h **** #endif
1242:Library/CMSIS/Include/core_cm3.h **** 
1243:Library/CMSIS/Include/core_cm3.h **** 
1244:Library/CMSIS/Include/core_cm3.h **** /**
1245:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_core_register
1246:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1247:Library/CMSIS/Include/core_cm3.h ****   \brief    Type definitions for the Core Debug Registers
1248:Library/CMSIS/Include/core_cm3.h ****   @{
1249:Library/CMSIS/Include/core_cm3.h ****  */
1250:Library/CMSIS/Include/core_cm3.h **** 
1251:Library/CMSIS/Include/core_cm3.h **** /**
1252:Library/CMSIS/Include/core_cm3.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1253:Library/CMSIS/Include/core_cm3.h ****  */
1254:Library/CMSIS/Include/core_cm3.h **** typedef struct
1255:Library/CMSIS/Include/core_cm3.h **** {
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 27


1256:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1257:Library/CMSIS/Include/core_cm3.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1258:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1259:Library/CMSIS/Include/core_cm3.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1260:Library/CMSIS/Include/core_cm3.h **** } CoreDebug_Type;
1261:Library/CMSIS/Include/core_cm3.h **** 
1262:Library/CMSIS/Include/core_cm3.h **** /* Debug Halting Control and Status Register Definitions */
1263:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1264:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1265:Library/CMSIS/Include/core_cm3.h **** 
1266:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1267:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1268:Library/CMSIS/Include/core_cm3.h **** 
1269:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1270:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1271:Library/CMSIS/Include/core_cm3.h **** 
1272:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1273:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1274:Library/CMSIS/Include/core_cm3.h **** 
1275:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1276:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1277:Library/CMSIS/Include/core_cm3.h **** 
1278:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1279:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1280:Library/CMSIS/Include/core_cm3.h **** 
1281:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1282:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1283:Library/CMSIS/Include/core_cm3.h **** 
1284:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1285:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1286:Library/CMSIS/Include/core_cm3.h **** 
1287:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1288:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1289:Library/CMSIS/Include/core_cm3.h **** 
1290:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1291:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1292:Library/CMSIS/Include/core_cm3.h **** 
1293:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1294:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1295:Library/CMSIS/Include/core_cm3.h **** 
1296:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1297:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1298:Library/CMSIS/Include/core_cm3.h **** 
1299:Library/CMSIS/Include/core_cm3.h **** /* Debug Core Register Selector Register Definitions */
1300:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1301:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1302:Library/CMSIS/Include/core_cm3.h **** 
1303:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1304:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1305:Library/CMSIS/Include/core_cm3.h **** 
1306:Library/CMSIS/Include/core_cm3.h **** /* Debug Exception and Monitor Control Register Definitions */
1307:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1308:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1309:Library/CMSIS/Include/core_cm3.h **** 
1310:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1311:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1312:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 28


1313:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1314:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1315:Library/CMSIS/Include/core_cm3.h **** 
1316:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1317:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1318:Library/CMSIS/Include/core_cm3.h **** 
1319:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1320:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1321:Library/CMSIS/Include/core_cm3.h **** 
1322:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1323:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1324:Library/CMSIS/Include/core_cm3.h **** 
1325:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1326:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1327:Library/CMSIS/Include/core_cm3.h **** 
1328:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1329:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1330:Library/CMSIS/Include/core_cm3.h **** 
1331:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1332:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1333:Library/CMSIS/Include/core_cm3.h **** 
1334:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1335:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1336:Library/CMSIS/Include/core_cm3.h **** 
1337:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1338:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1339:Library/CMSIS/Include/core_cm3.h **** 
1340:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1341:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1342:Library/CMSIS/Include/core_cm3.h **** 
1343:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1344:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1345:Library/CMSIS/Include/core_cm3.h **** 
1346:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_CoreDebug */
1347:Library/CMSIS/Include/core_cm3.h **** 
1348:Library/CMSIS/Include/core_cm3.h **** 
1349:Library/CMSIS/Include/core_cm3.h **** /**
1350:Library/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1351:Library/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1352:Library/CMSIS/Include/core_cm3.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1353:Library/CMSIS/Include/core_cm3.h ****   @{
1354:Library/CMSIS/Include/core_cm3.h ****  */
1355:Library/CMSIS/Include/core_cm3.h **** 
1356:Library/CMSIS/Include/core_cm3.h **** /**
1357:Library/CMSIS/Include/core_cm3.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1358:Library/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1359:Library/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1360:Library/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted value.
1361:Library/CMSIS/Include/core_cm3.h **** */
1362:Library/CMSIS/Include/core_cm3.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1363:Library/CMSIS/Include/core_cm3.h **** 
1364:Library/CMSIS/Include/core_cm3.h **** /**
1365:Library/CMSIS/Include/core_cm3.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1366:Library/CMSIS/Include/core_cm3.h ****   \param[in] field  Name of the register bit field.
1367:Library/CMSIS/Include/core_cm3.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1368:Library/CMSIS/Include/core_cm3.h ****   \return           Masked and shifted bit field value.
1369:Library/CMSIS/Include/core_cm3.h **** */
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 29


1370:Library/CMSIS/Include/core_cm3.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1371:Library/CMSIS/Include/core_cm3.h **** 
1372:Library/CMSIS/Include/core_cm3.h **** /*@} end of group CMSIS_core_bitfield */
1373:Library/CMSIS/Include/core_cm3.h **** 
1374:Library/CMSIS/Include/core_cm3.h **** 
1375:Library/CMSIS/Include/core_cm3.h **** /**
1376:Library/CMSIS/Include/core_cm3.h ****   \ingroup    CMSIS_core_register
1377:Library/CMSIS/Include/core_cm3.h ****   \defgroup   CMSIS_core_base     Core Definitions
1378:Library/CMSIS/Include/core_cm3.h ****   \brief      Definitions for base addresses, unions, and structures.
1379:Library/CMSIS/Include/core_cm3.h ****   @{
1380:Library/CMSIS/Include/core_cm3.h ****  */
1381:Library/CMSIS/Include/core_cm3.h **** 
1382:Library/CMSIS/Include/core_cm3.h **** /* Memory mapping of Core Hardware */
1383:Library/CMSIS/Include/core_cm3.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1384:Library/CMSIS/Include/core_cm3.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1385:Library/CMSIS/Include/core_cm3.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1386:Library/CMSIS/Include/core_cm3.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1387:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1388:Library/CMSIS/Include/core_cm3.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1389:Library/CMSIS/Include/core_cm3.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1390:Library/CMSIS/Include/core_cm3.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1391:Library/CMSIS/Include/core_cm3.h **** 
1392:Library/CMSIS/Include/core_cm3.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1393:Library/CMSIS/Include/core_cm3.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1394:Library/CMSIS/Include/core_cm3.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1395:Library/CMSIS/Include/core_cm3.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1396:Library/CMSIS/Include/core_cm3.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1397:Library/CMSIS/Include/core_cm3.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1398:Library/CMSIS/Include/core_cm3.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1399:Library/CMSIS/Include/core_cm3.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1400:Library/CMSIS/Include/core_cm3.h **** 
1401:Library/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1402:Library/CMSIS/Include/core_cm3.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1403:Library/CMSIS/Include/core_cm3.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1404:Library/CMSIS/Include/core_cm3.h **** #endif
1405:Library/CMSIS/Include/core_cm3.h **** 
1406:Library/CMSIS/Include/core_cm3.h **** /*@} */
1407:Library/CMSIS/Include/core_cm3.h **** 
1408:Library/CMSIS/Include/core_cm3.h **** 
1409:Library/CMSIS/Include/core_cm3.h **** 
1410:Library/CMSIS/Include/core_cm3.h **** /*******************************************************************************
1411:Library/CMSIS/Include/core_cm3.h ****  *                Hardware Abstraction Layer
1412:Library/CMSIS/Include/core_cm3.h ****   Core Function Interface contains:
1413:Library/CMSIS/Include/core_cm3.h ****   - Core NVIC Functions
1414:Library/CMSIS/Include/core_cm3.h ****   - Core SysTick Functions
1415:Library/CMSIS/Include/core_cm3.h ****   - Core Debug Functions
1416:Library/CMSIS/Include/core_cm3.h ****   - Core Register Access Functions
1417:Library/CMSIS/Include/core_cm3.h ****  ******************************************************************************/
1418:Library/CMSIS/Include/core_cm3.h **** /**
1419:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1420:Library/CMSIS/Include/core_cm3.h **** */
1421:Library/CMSIS/Include/core_cm3.h **** 
1422:Library/CMSIS/Include/core_cm3.h **** 
1423:Library/CMSIS/Include/core_cm3.h **** 
1424:Library/CMSIS/Include/core_cm3.h **** /* ##########################   NVIC functions  #################################### */
1425:Library/CMSIS/Include/core_cm3.h **** /**
1426:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 30


1427:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1428:Library/CMSIS/Include/core_cm3.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1429:Library/CMSIS/Include/core_cm3.h ****   @{
1430:Library/CMSIS/Include/core_cm3.h ****  */
1431:Library/CMSIS/Include/core_cm3.h **** 
1432:Library/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_NVIC_VIRTUAL
1433:Library/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1434:Library/CMSIS/Include/core_cm3.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1435:Library/CMSIS/Include/core_cm3.h ****   #endif
1436:Library/CMSIS/Include/core_cm3.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1437:Library/CMSIS/Include/core_cm3.h **** #else
1438:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1439:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1440:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1441:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1442:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1443:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1444:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1445:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1446:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_GetActive              __NVIC_GetActive
1447:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1448:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1449:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1450:Library/CMSIS/Include/core_cm3.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1451:Library/CMSIS/Include/core_cm3.h **** 
1452:Library/CMSIS/Include/core_cm3.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1453:Library/CMSIS/Include/core_cm3.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1454:Library/CMSIS/Include/core_cm3.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1455:Library/CMSIS/Include/core_cm3.h ****   #endif
1456:Library/CMSIS/Include/core_cm3.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1457:Library/CMSIS/Include/core_cm3.h **** #else
1458:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_SetVector              __NVIC_SetVector
1459:Library/CMSIS/Include/core_cm3.h ****   #define NVIC_GetVector              __NVIC_GetVector
1460:Library/CMSIS/Include/core_cm3.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1461:Library/CMSIS/Include/core_cm3.h **** 
1462:Library/CMSIS/Include/core_cm3.h **** #define NVIC_USER_IRQ_OFFSET          16
1463:Library/CMSIS/Include/core_cm3.h **** 
1464:Library/CMSIS/Include/core_cm3.h **** 
1465:Library/CMSIS/Include/core_cm3.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1466:Library/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1467:Library/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1468:Library/CMSIS/Include/core_cm3.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1469:Library/CMSIS/Include/core_cm3.h **** 
1470:Library/CMSIS/Include/core_cm3.h **** 
1471:Library/CMSIS/Include/core_cm3.h **** /**
1472:Library/CMSIS/Include/core_cm3.h ****   \brief   Set Priority Grouping
1473:Library/CMSIS/Include/core_cm3.h ****   \details Sets the priority grouping field using the required unlock sequence.
1474:Library/CMSIS/Include/core_cm3.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1475:Library/CMSIS/Include/core_cm3.h ****            Only values from 0..7 are used.
1476:Library/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1477:Library/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1478:Library/CMSIS/Include/core_cm3.h ****   \param [in]      PriorityGroup  Priority grouping field.
1479:Library/CMSIS/Include/core_cm3.h ****  */
1480:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1481:Library/CMSIS/Include/core_cm3.h **** {
1482:Library/CMSIS/Include/core_cm3.h ****   uint32_t reg_value;
1483:Library/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 31


1484:Library/CMSIS/Include/core_cm3.h **** 
1485:Library/CMSIS/Include/core_cm3.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1486:Library/CMSIS/Include/core_cm3.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1487:Library/CMSIS/Include/core_cm3.h ****   reg_value  =  (reg_value                                   |
1488:Library/CMSIS/Include/core_cm3.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1489:Library/CMSIS/Include/core_cm3.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key a
1490:Library/CMSIS/Include/core_cm3.h ****   SCB->AIRCR =  reg_value;
1491:Library/CMSIS/Include/core_cm3.h **** }
1492:Library/CMSIS/Include/core_cm3.h **** 
1493:Library/CMSIS/Include/core_cm3.h **** 
1494:Library/CMSIS/Include/core_cm3.h **** /**
1495:Library/CMSIS/Include/core_cm3.h ****   \brief   Get Priority Grouping
1496:Library/CMSIS/Include/core_cm3.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1497:Library/CMSIS/Include/core_cm3.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1498:Library/CMSIS/Include/core_cm3.h ****  */
1499:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1500:Library/CMSIS/Include/core_cm3.h **** {
1501:Library/CMSIS/Include/core_cm3.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1502:Library/CMSIS/Include/core_cm3.h **** }
1503:Library/CMSIS/Include/core_cm3.h **** 
1504:Library/CMSIS/Include/core_cm3.h **** 
1505:Library/CMSIS/Include/core_cm3.h **** /**
1506:Library/CMSIS/Include/core_cm3.h ****   \brief   Enable Interrupt
1507:Library/CMSIS/Include/core_cm3.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1508:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1509:Library/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1510:Library/CMSIS/Include/core_cm3.h ****  */
1511:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1512:Library/CMSIS/Include/core_cm3.h **** {
1513:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1514:Library/CMSIS/Include/core_cm3.h ****   {
1515:Library/CMSIS/Include/core_cm3.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1516:Library/CMSIS/Include/core_cm3.h ****   }
1517:Library/CMSIS/Include/core_cm3.h **** }
1518:Library/CMSIS/Include/core_cm3.h **** 
1519:Library/CMSIS/Include/core_cm3.h **** 
1520:Library/CMSIS/Include/core_cm3.h **** /**
1521:Library/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Enable status
1522:Library/CMSIS/Include/core_cm3.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1523:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1524:Library/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt is not enabled.
1525:Library/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt is enabled.
1526:Library/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1527:Library/CMSIS/Include/core_cm3.h ****  */
1528:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1529:Library/CMSIS/Include/core_cm3.h **** {
1530:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1531:Library/CMSIS/Include/core_cm3.h ****   {
1532:Library/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1533:Library/CMSIS/Include/core_cm3.h ****   }
1534:Library/CMSIS/Include/core_cm3.h ****   else
1535:Library/CMSIS/Include/core_cm3.h ****   {
1536:Library/CMSIS/Include/core_cm3.h ****     return(0U);
1537:Library/CMSIS/Include/core_cm3.h ****   }
1538:Library/CMSIS/Include/core_cm3.h **** }
1539:Library/CMSIS/Include/core_cm3.h **** 
1540:Library/CMSIS/Include/core_cm3.h **** 
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 32


1541:Library/CMSIS/Include/core_cm3.h **** /**
1542:Library/CMSIS/Include/core_cm3.h ****   \brief   Disable Interrupt
1543:Library/CMSIS/Include/core_cm3.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1544:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1545:Library/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1546:Library/CMSIS/Include/core_cm3.h ****  */
1547:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1548:Library/CMSIS/Include/core_cm3.h **** {
1549:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1550:Library/CMSIS/Include/core_cm3.h ****   {
1551:Library/CMSIS/Include/core_cm3.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1552:Library/CMSIS/Include/core_cm3.h ****     __DSB();
1553:Library/CMSIS/Include/core_cm3.h ****     __ISB();
1554:Library/CMSIS/Include/core_cm3.h ****   }
1555:Library/CMSIS/Include/core_cm3.h **** }
1556:Library/CMSIS/Include/core_cm3.h **** 
1557:Library/CMSIS/Include/core_cm3.h **** 
1558:Library/CMSIS/Include/core_cm3.h **** /**
1559:Library/CMSIS/Include/core_cm3.h ****   \brief   Get Pending Interrupt
1560:Library/CMSIS/Include/core_cm3.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1561:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1562:Library/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not pending.
1563:Library/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is pending.
1564:Library/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1565:Library/CMSIS/Include/core_cm3.h ****  */
1566:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1567:Library/CMSIS/Include/core_cm3.h **** {
1568:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1569:Library/CMSIS/Include/core_cm3.h ****   {
1570:Library/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1571:Library/CMSIS/Include/core_cm3.h ****   }
1572:Library/CMSIS/Include/core_cm3.h ****   else
1573:Library/CMSIS/Include/core_cm3.h ****   {
1574:Library/CMSIS/Include/core_cm3.h ****     return(0U);
1575:Library/CMSIS/Include/core_cm3.h ****   }
1576:Library/CMSIS/Include/core_cm3.h **** }
1577:Library/CMSIS/Include/core_cm3.h **** 
1578:Library/CMSIS/Include/core_cm3.h **** 
1579:Library/CMSIS/Include/core_cm3.h **** /**
1580:Library/CMSIS/Include/core_cm3.h ****   \brief   Set Pending Interrupt
1581:Library/CMSIS/Include/core_cm3.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1582:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1583:Library/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1584:Library/CMSIS/Include/core_cm3.h ****  */
1585:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1586:Library/CMSIS/Include/core_cm3.h **** {
1587:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1588:Library/CMSIS/Include/core_cm3.h ****   {
1589:Library/CMSIS/Include/core_cm3.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1590:Library/CMSIS/Include/core_cm3.h ****   }
1591:Library/CMSIS/Include/core_cm3.h **** }
1592:Library/CMSIS/Include/core_cm3.h **** 
1593:Library/CMSIS/Include/core_cm3.h **** 
1594:Library/CMSIS/Include/core_cm3.h **** /**
1595:Library/CMSIS/Include/core_cm3.h ****   \brief   Clear Pending Interrupt
1596:Library/CMSIS/Include/core_cm3.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1597:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 33


1598:Library/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1599:Library/CMSIS/Include/core_cm3.h ****  */
1600:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1601:Library/CMSIS/Include/core_cm3.h **** {
1602:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1603:Library/CMSIS/Include/core_cm3.h ****   {
1604:Library/CMSIS/Include/core_cm3.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1605:Library/CMSIS/Include/core_cm3.h ****   }
1606:Library/CMSIS/Include/core_cm3.h **** }
1607:Library/CMSIS/Include/core_cm3.h **** 
1608:Library/CMSIS/Include/core_cm3.h **** 
1609:Library/CMSIS/Include/core_cm3.h **** /**
1610:Library/CMSIS/Include/core_cm3.h ****   \brief   Get Active Interrupt
1611:Library/CMSIS/Include/core_cm3.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1612:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Device specific interrupt number.
1613:Library/CMSIS/Include/core_cm3.h ****   \return             0  Interrupt status is not active.
1614:Library/CMSIS/Include/core_cm3.h ****   \return             1  Interrupt status is active.
1615:Library/CMSIS/Include/core_cm3.h ****   \note    IRQn must not be negative.
1616:Library/CMSIS/Include/core_cm3.h ****  */
1617:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1618:Library/CMSIS/Include/core_cm3.h **** {
1619:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1620:Library/CMSIS/Include/core_cm3.h ****   {
1621:Library/CMSIS/Include/core_cm3.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1622:Library/CMSIS/Include/core_cm3.h ****   }
1623:Library/CMSIS/Include/core_cm3.h ****   else
1624:Library/CMSIS/Include/core_cm3.h ****   {
1625:Library/CMSIS/Include/core_cm3.h ****     return(0U);
1626:Library/CMSIS/Include/core_cm3.h ****   }
1627:Library/CMSIS/Include/core_cm3.h **** }
1628:Library/CMSIS/Include/core_cm3.h **** 
1629:Library/CMSIS/Include/core_cm3.h **** 
1630:Library/CMSIS/Include/core_cm3.h **** /**
1631:Library/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Priority
1632:Library/CMSIS/Include/core_cm3.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1633:Library/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1634:Library/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1635:Library/CMSIS/Include/core_cm3.h ****   \param [in]      IRQn  Interrupt number.
1636:Library/CMSIS/Include/core_cm3.h ****   \param [in]  priority  Priority to set.
1637:Library/CMSIS/Include/core_cm3.h ****   \note    The priority cannot be set for every processor exception.
1638:Library/CMSIS/Include/core_cm3.h ****  */
1639:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1640:Library/CMSIS/Include/core_cm3.h **** {
1641:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1642:Library/CMSIS/Include/core_cm3.h ****   {
1643:Library/CMSIS/Include/core_cm3.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1644:Library/CMSIS/Include/core_cm3.h ****   }
1645:Library/CMSIS/Include/core_cm3.h ****   else
1646:Library/CMSIS/Include/core_cm3.h ****   {
1647:Library/CMSIS/Include/core_cm3.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1648:Library/CMSIS/Include/core_cm3.h ****   }
1649:Library/CMSIS/Include/core_cm3.h **** }
1650:Library/CMSIS/Include/core_cm3.h **** 
1651:Library/CMSIS/Include/core_cm3.h **** 
1652:Library/CMSIS/Include/core_cm3.h **** /**
1653:Library/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Priority
1654:Library/CMSIS/Include/core_cm3.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 34


1655:Library/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1656:Library/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1657:Library/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn  Interrupt number.
1658:Library/CMSIS/Include/core_cm3.h ****   \return             Interrupt Priority.
1659:Library/CMSIS/Include/core_cm3.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1660:Library/CMSIS/Include/core_cm3.h ****  */
1661:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1662:Library/CMSIS/Include/core_cm3.h **** {
1663:Library/CMSIS/Include/core_cm3.h **** 
1664:Library/CMSIS/Include/core_cm3.h ****   if ((int32_t)(IRQn) >= 0)
1665:Library/CMSIS/Include/core_cm3.h ****   {
1666:Library/CMSIS/Include/core_cm3.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1667:Library/CMSIS/Include/core_cm3.h ****   }
1668:Library/CMSIS/Include/core_cm3.h ****   else
1669:Library/CMSIS/Include/core_cm3.h ****   {
1670:Library/CMSIS/Include/core_cm3.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1671:Library/CMSIS/Include/core_cm3.h ****   }
1672:Library/CMSIS/Include/core_cm3.h **** }
1673:Library/CMSIS/Include/core_cm3.h **** 
1674:Library/CMSIS/Include/core_cm3.h **** 
1675:Library/CMSIS/Include/core_cm3.h **** /**
1676:Library/CMSIS/Include/core_cm3.h ****   \brief   Encode Priority
1677:Library/CMSIS/Include/core_cm3.h ****   \details Encodes the priority for an interrupt with the given priority group,
1678:Library/CMSIS/Include/core_cm3.h ****            preemptive priority value, and subpriority value.
1679:Library/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1680:Library/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1681:Library/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1682:Library/CMSIS/Include/core_cm3.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1683:Library/CMSIS/Include/core_cm3.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1684:Library/CMSIS/Include/core_cm3.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1685:Library/CMSIS/Include/core_cm3.h ****  */
1686:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1687:Library/CMSIS/Include/core_cm3.h **** {
1688:Library/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1689:Library/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1690:Library/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1691:Library/CMSIS/Include/core_cm3.h **** 
1692:Library/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1693:Library/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1694:Library/CMSIS/Include/core_cm3.h **** 
1695:Library/CMSIS/Include/core_cm3.h ****   return (
1696:Library/CMSIS/Include/core_cm3.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
1697:Library/CMSIS/Include/core_cm3.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
1698:Library/CMSIS/Include/core_cm3.h ****          );
1699:Library/CMSIS/Include/core_cm3.h **** }
1700:Library/CMSIS/Include/core_cm3.h **** 
1701:Library/CMSIS/Include/core_cm3.h **** 
1702:Library/CMSIS/Include/core_cm3.h **** /**
1703:Library/CMSIS/Include/core_cm3.h ****   \brief   Decode Priority
1704:Library/CMSIS/Include/core_cm3.h ****   \details Decodes an interrupt priority value with a given priority group to
1705:Library/CMSIS/Include/core_cm3.h ****            preemptive priority value and subpriority value.
1706:Library/CMSIS/Include/core_cm3.h ****            In case of a conflict between priority grouping and available
1707:Library/CMSIS/Include/core_cm3.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1708:Library/CMSIS/Include/core_cm3.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1709:Library/CMSIS/Include/core_cm3.h ****   \param [in]     PriorityGroup  Used priority group.
1710:Library/CMSIS/Include/core_cm3.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1711:Library/CMSIS/Include/core_cm3.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 35


1712:Library/CMSIS/Include/core_cm3.h ****  */
1713:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1714:Library/CMSIS/Include/core_cm3.h **** {
1715:Library/CMSIS/Include/core_cm3.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1716:Library/CMSIS/Include/core_cm3.h ****   uint32_t PreemptPriorityBits;
1717:Library/CMSIS/Include/core_cm3.h ****   uint32_t SubPriorityBits;
1718:Library/CMSIS/Include/core_cm3.h **** 
1719:Library/CMSIS/Include/core_cm3.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1720:Library/CMSIS/Include/core_cm3.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1721:Library/CMSIS/Include/core_cm3.h **** 
1722:Library/CMSIS/Include/core_cm3.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1723:Library/CMSIS/Include/core_cm3.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1724:Library/CMSIS/Include/core_cm3.h **** }
1725:Library/CMSIS/Include/core_cm3.h **** 
1726:Library/CMSIS/Include/core_cm3.h **** 
1727:Library/CMSIS/Include/core_cm3.h **** /**
1728:Library/CMSIS/Include/core_cm3.h ****   \brief   Set Interrupt Vector
1729:Library/CMSIS/Include/core_cm3.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1730:Library/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1731:Library/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1732:Library/CMSIS/Include/core_cm3.h ****            VTOR must been relocated to SRAM before.
1733:Library/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number
1734:Library/CMSIS/Include/core_cm3.h ****   \param [in]   vector    Address of interrupt handler function
1735:Library/CMSIS/Include/core_cm3.h ****  */
1736:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1737:Library/CMSIS/Include/core_cm3.h **** {
1738:Library/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1739:Library/CMSIS/Include/core_cm3.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1740:Library/CMSIS/Include/core_cm3.h **** }
1741:Library/CMSIS/Include/core_cm3.h **** 
1742:Library/CMSIS/Include/core_cm3.h **** 
1743:Library/CMSIS/Include/core_cm3.h **** /**
1744:Library/CMSIS/Include/core_cm3.h ****   \brief   Get Interrupt Vector
1745:Library/CMSIS/Include/core_cm3.h ****   \details Reads an interrupt vector from interrupt vector table.
1746:Library/CMSIS/Include/core_cm3.h ****            The interrupt number can be positive to specify a device specific interrupt,
1747:Library/CMSIS/Include/core_cm3.h ****            or negative to specify a processor exception.
1748:Library/CMSIS/Include/core_cm3.h ****   \param [in]   IRQn      Interrupt number.
1749:Library/CMSIS/Include/core_cm3.h ****   \return                 Address of interrupt handler function
1750:Library/CMSIS/Include/core_cm3.h ****  */
1751:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1752:Library/CMSIS/Include/core_cm3.h **** {
1753:Library/CMSIS/Include/core_cm3.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1754:Library/CMSIS/Include/core_cm3.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1755:Library/CMSIS/Include/core_cm3.h **** }
1756:Library/CMSIS/Include/core_cm3.h **** 
1757:Library/CMSIS/Include/core_cm3.h **** 
1758:Library/CMSIS/Include/core_cm3.h **** /**
1759:Library/CMSIS/Include/core_cm3.h ****   \brief   System Reset
1760:Library/CMSIS/Include/core_cm3.h ****   \details Initiates a system reset request to reset the MCU.
1761:Library/CMSIS/Include/core_cm3.h ****  */
1762:Library/CMSIS/Include/core_cm3.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
1763:Library/CMSIS/Include/core_cm3.h **** {
1764:Library/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure all outstanding memor
1765:Library/CMSIS/Include/core_cm3.h ****                                                                        buffered write are completed
1766:Library/CMSIS/Include/core_cm3.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
1767:Library/CMSIS/Include/core_cm3.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1768:Library/CMSIS/Include/core_cm3.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 36


1769:Library/CMSIS/Include/core_cm3.h ****   __DSB();                                                          /* Ensure completion of memory 
1770:Library/CMSIS/Include/core_cm3.h **** 
1771:Library/CMSIS/Include/core_cm3.h ****   for(;;)                                                           /* wait until reset */
1772:Library/CMSIS/Include/core_cm3.h ****   {
1773:Library/CMSIS/Include/core_cm3.h ****     __NOP();
1774:Library/CMSIS/Include/core_cm3.h ****   }
1775:Library/CMSIS/Include/core_cm3.h **** }
1776:Library/CMSIS/Include/core_cm3.h **** 
1777:Library/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_NVICFunctions */
1778:Library/CMSIS/Include/core_cm3.h **** 
1779:Library/CMSIS/Include/core_cm3.h **** /* ##########################  MPU functions  #################################### */
1780:Library/CMSIS/Include/core_cm3.h **** 
1781:Library/CMSIS/Include/core_cm3.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1782:Library/CMSIS/Include/core_cm3.h **** 
1783:Library/CMSIS/Include/core_cm3.h **** #include "mpu_armv7.h"
1784:Library/CMSIS/Include/core_cm3.h **** 
1785:Library/CMSIS/Include/core_cm3.h **** #endif
1786:Library/CMSIS/Include/core_cm3.h **** 
1787:Library/CMSIS/Include/core_cm3.h **** /* ##########################  FPU functions  #################################### */
1788:Library/CMSIS/Include/core_cm3.h **** /**
1789:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1790:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1791:Library/CMSIS/Include/core_cm3.h ****   \brief    Function that provides FPU type.
1792:Library/CMSIS/Include/core_cm3.h ****   @{
1793:Library/CMSIS/Include/core_cm3.h ****  */
1794:Library/CMSIS/Include/core_cm3.h **** 
1795:Library/CMSIS/Include/core_cm3.h **** /**
1796:Library/CMSIS/Include/core_cm3.h ****   \brief   get FPU type
1797:Library/CMSIS/Include/core_cm3.h ****   \details returns the FPU type
1798:Library/CMSIS/Include/core_cm3.h ****   \returns
1799:Library/CMSIS/Include/core_cm3.h ****    - \b  0: No FPU
1800:Library/CMSIS/Include/core_cm3.h ****    - \b  1: Single precision FPU
1801:Library/CMSIS/Include/core_cm3.h ****    - \b  2: Double + Single precision FPU
1802:Library/CMSIS/Include/core_cm3.h ****  */
1803:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1804:Library/CMSIS/Include/core_cm3.h **** {
1805:Library/CMSIS/Include/core_cm3.h ****     return 0U;           /* No FPU */
1806:Library/CMSIS/Include/core_cm3.h **** }
1807:Library/CMSIS/Include/core_cm3.h **** 
1808:Library/CMSIS/Include/core_cm3.h **** 
1809:Library/CMSIS/Include/core_cm3.h **** /*@} end of CMSIS_Core_FpuFunctions */
1810:Library/CMSIS/Include/core_cm3.h **** 
1811:Library/CMSIS/Include/core_cm3.h **** 
1812:Library/CMSIS/Include/core_cm3.h **** 
1813:Library/CMSIS/Include/core_cm3.h **** /* ##################################    SysTick function  ########################################
1814:Library/CMSIS/Include/core_cm3.h **** /**
1815:Library/CMSIS/Include/core_cm3.h ****   \ingroup  CMSIS_Core_FunctionInterface
1816:Library/CMSIS/Include/core_cm3.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1817:Library/CMSIS/Include/core_cm3.h ****   \brief    Functions that configure the System.
1818:Library/CMSIS/Include/core_cm3.h ****   @{
1819:Library/CMSIS/Include/core_cm3.h ****  */
1820:Library/CMSIS/Include/core_cm3.h **** 
1821:Library/CMSIS/Include/core_cm3.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
1822:Library/CMSIS/Include/core_cm3.h **** 
1823:Library/CMSIS/Include/core_cm3.h **** /**
1824:Library/CMSIS/Include/core_cm3.h ****   \brief   System Tick Configuration
1825:Library/CMSIS/Include/core_cm3.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 37


1826:Library/CMSIS/Include/core_cm3.h ****            Counter is in free running mode to generate periodic interrupts.
1827:Library/CMSIS/Include/core_cm3.h ****   \param [in]  ticks  Number of ticks between two interrupts.
1828:Library/CMSIS/Include/core_cm3.h ****   \return          0  Function succeeded.
1829:Library/CMSIS/Include/core_cm3.h ****   \return          1  Function failed.
1830:Library/CMSIS/Include/core_cm3.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1831:Library/CMSIS/Include/core_cm3.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
1832:Library/CMSIS/Include/core_cm3.h ****            must contain a vendor-specific implementation of this function.
1833:Library/CMSIS/Include/core_cm3.h ****  */
1834:Library/CMSIS/Include/core_cm3.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 128              		.loc 2 1834 26 view .LVU28
 129              	.LBB10:
1835:Library/CMSIS/Include/core_cm3.h **** {
1836:Library/CMSIS/Include/core_cm3.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 130              		.loc 2 1836 3 view .LVU29
 131              		.loc 2 1836 14 is_stmt 0 view .LVU30
 132 0044 013B     		subs	r3, r3, #1
 133              	.LVL5:
 134              		.loc 2 1836 6 view .LVU31
 135 0046 B3F1807F 		cmp	r3, #16777216
 136 004a 0AD2     		bcs	.L7
1837:Library/CMSIS/Include/core_cm3.h ****   {
1838:Library/CMSIS/Include/core_cm3.h ****     return (1UL);                                                   /* Reload value impossible */
1839:Library/CMSIS/Include/core_cm3.h ****   }
1840:Library/CMSIS/Include/core_cm3.h **** 
1841:Library/CMSIS/Include/core_cm3.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 137              		.loc 2 1841 3 is_stmt 1 view .LVU32
 138              		.loc 2 1841 18 is_stmt 0 view .LVU33
 139 004c 4FF0E022 		mov	r2, #-536813568
 140 0050 5361     		str	r3, [r2, #20]
1842:Library/CMSIS/Include/core_cm3.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 141              		.loc 2 1842 3 is_stmt 1 view .LVU34
 142              	.LVL6:
 143              	.LBB11:
 144              	.LBI11:
1639:Library/CMSIS/Include/core_cm3.h **** {
 145              		.loc 2 1639 22 view .LVU35
 146              	.LBB12:
1641:Library/CMSIS/Include/core_cm3.h ****   {
 147              		.loc 2 1641 3 view .LVU36
1647:Library/CMSIS/Include/core_cm3.h ****   }
 148              		.loc 2 1647 5 view .LVU37
1647:Library/CMSIS/Include/core_cm3.h ****   }
 149              		.loc 2 1647 46 is_stmt 0 view .LVU38
 150 0052 0C4B     		ldr	r3, .L9+8
 151              	.LVL7:
1647:Library/CMSIS/Include/core_cm3.h ****   }
 152              		.loc 2 1647 46 view .LVU39
 153 0054 F021     		movs	r1, #240
 154 0056 83F82310 		strb	r1, [r3, #35]
 155              	.LVL8:
1647:Library/CMSIS/Include/core_cm3.h ****   }
 156              		.loc 2 1647 46 view .LVU40
 157              	.LBE12:
 158              	.LBE11:
1843:Library/CMSIS/Include/core_cm3.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 159              		.loc 2 1843 3 is_stmt 1 view .LVU41
 160              		.loc 2 1843 18 is_stmt 0 view .LVU42
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 38


 161 005a 0023     		movs	r3, #0
 162 005c 9361     		str	r3, [r2, #24]
1844:Library/CMSIS/Include/core_cm3.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 163              		.loc 2 1844 3 is_stmt 1 view .LVU43
 164              		.loc 2 1844 18 is_stmt 0 view .LVU44
 165 005e 0723     		movs	r3, #7
 166 0060 1361     		str	r3, [r2, #16]
1845:Library/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_TICKINT_Msk   |
1846:Library/CMSIS/Include/core_cm3.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
1847:Library/CMSIS/Include/core_cm3.h ****   return (0UL);                                                     /* Function successful */
 167              		.loc 2 1847 3 is_stmt 1 view .LVU45
 168              	.L7:
 169              		.loc 2 1847 3 is_stmt 0 view .LVU46
 170              	.LBE10:
 171              	.LBE9:
  57:Source/main.c ****     {
 172              		.loc 1 57 5 is_stmt 1 discriminator 1 view .LVU47
 173              	.LBB13:
  59:Source/main.c ****         APM_MINI_LEDToggle(LED2);
 174              		.loc 1 59 9 discriminator 1 view .LVU48
 175 0062 0948     		ldr	r0, .L9+12
 176 0064 FFF7FEFF 		bl	puts
 177              	.LVL9:
  60:Source/main.c ****         APM_MINI_LEDToggle(LED3);
 178              		.loc 1 60 9 discriminator 1 view .LVU49
 179 0068 0020     		movs	r0, #0
 180 006a FFF7FEFF 		bl	APM_MINI_LEDToggle
 181              	.LVL10:
  61:Source/main.c **** 
 182              		.loc 1 61 9 discriminator 1 view .LVU50
 183 006e 0120     		movs	r0, #1
 184 0070 FFF7FEFF 		bl	APM_MINI_LEDToggle
 185              	.LVL11:
  63:Source/main.c ****     }
 186              		.loc 1 63 9 discriminator 1 view .LVU51
 187 0074 FFF7FEFF 		bl	Delay
 188              	.LVL12:
 189              	.LBE13:
  57:Source/main.c ****     {
 190              		.loc 1 57 11 discriminator 1 view .LVU52
 191 0078 F3E7     		b	.L7
 192              	.L10:
 193 007a 00BF     		.align	2
 194              	.L9:
 195 007c 00000000 		.word	SystemCoreClock
 196 0080 D34D6210 		.word	274877907
 197 0084 00ED00E0 		.word	-536810240
 198 0088 00000000 		.word	.LC0
 199              		.cfi_endproc
 200              	.LFE65:
 202              		.global	tick
 203              		.section	.bss.tick,"aw",%nobits
 204              		.align	2
 205              		.set	.LANCHOR0,. + 0
 208              	tick:
 209 0000 00000000 		.space	4
 210              		.text
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 39


 211              	.Letext0:
 212              		.file 3 "Library/Device/Geehy/APM32F10x/Include/apm32f10x.h"
 213              		.file 4 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 214              		.file 5 "d:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 215              		.file 6 "Library/APM32F10x_StdPeriphDriver/inc/apm32f10x_usart.h"
 216              		.file 7 "Board/Board_APM32F103_MINI.h"
 217              		.file 8 "Library/Device/Geehy/APM32F10x/Include/system_apm32f10x.h"
 218              		.file 9 "Include/main.h"
 219              		.file 10 "<built-in>"
ARM GAS  C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:18     .text.Delay:00000000 $t
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:24     .text.Delay:00000000 Delay
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:52     .text.Delay:00000014 $d
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:57     .rodata.main.str1.4:00000000 $d
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:61     .text.main:00000000 $t
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:67     .text.main:00000000 main
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:195    .text.main:0000007c $d
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:208    .bss.tick:00000000 tick
C:\Users\geehy\AppData\Local\Temp\ccAtc7de.s:204    .bss.tick:00000000 $d

UNDEFINED SYMBOLS
SystemInit
APM_MINI_LEDInit
APM_MINI_COMInit
puts
APM_MINI_LEDToggle
SystemCoreClock
