WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2503681 heartbeat IPC: 3.994 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5007692 heartbeat IPC: 3.994 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6259400 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 47 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6259400 cumulative IPC: 3.994 (Simulation time: 00 hr 00 min 47 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 9859235 heartbeat IPC: 2.061 cumulative IPC: 1.389 (Simulation time: 00 hr 01 min 05 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_43.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 17091792 heartbeat IPC: 1.383 cumulative IPC: 1.385 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 24272395 heartbeat IPC: 1.393 cumulative IPC: 1.388 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 31440844 heartbeat IPC: 1.395 cumulative IPC: 1.39 (Simulation time: 00 hr 02 min 48 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_43.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 38662137 heartbeat IPC: 1.385 cumulative IPC: 1.389 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 45855121 heartbeat IPC: 1.39 cumulative IPC: 1.389 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 53008011 heartbeat IPC: 1.398 cumulative IPC: 1.39 (Simulation time: 00 hr 04 min 32 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_43.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000001 cycles: 60237230 heartbeat IPC: 1.383 cumulative IPC: 1.389 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 110000002 cycles: 67428285 heartbeat IPC: 1.391 cumulative IPC: 1.39 (Simulation time: 00 hr 05 min 41 sec)
Heartbeat CPU 0 instructions: 120000001 cycles: 74574585 heartbeat IPC: 1.399 cumulative IPC: 1.391 (Simulation time: 00 hr 06 min 15 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_43.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 71906313 cumulative IPC: 1.391 (Simulation time: 00 hr 06 min 32 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 71906313 cumulative IPC: 1.391 (Simulation time: 00 hr 06 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_43.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.391 instructions: 100000003 cycles: 71906313
CPU 0 Branch Prediction Accuracy: 78.31% MPKI: 31.23 Average ROB Occupancy at Mispredict: 10.12
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 9.77
BRANCH_CONDITIONAL: 21.5
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00054
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:        866 HIT:        784 MISS:         82
LLC LOAD         ACCESS:        806 HIT:        727 MISS:         79
LLC RFO          ACCESS:         15 HIT:         15 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:         42 HIT:         42 MISS:          0
LLC TRANSLATION  ACCESS:          3 HIT:          0 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 154.8 cycles
cpu0_DTLB TOTAL        ACCESS:   20556216 HIT:   20460382 MISS:      95834
cpu0_DTLB LOAD         ACCESS:   20556216 HIT:   20460382 MISS:      95834
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.282 cycles
cpu0_ITLB TOTAL        ACCESS:    3502274 HIT:    3502029 MISS:        245
cpu0_ITLB LOAD         ACCESS:    3502274 HIT:    3502029 MISS:        245
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.943 cycles
cpu0_L1D TOTAL        ACCESS:   26258555 HIT:   25734767 MISS:     523788
cpu0_L1D LOAD         ACCESS:   20773985 HIT:   20375148 MISS:     398837
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    5484561 HIT:    5359618 MISS:     124943
cpu0_L1D TRANSLATION  ACCESS:          9 HIT:          1 MISS:          8
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 4.238 cycles
cpu0_L1I TOTAL        ACCESS:    4025475 HIT:    4023306 MISS:       2169
cpu0_L1I LOAD         ACCESS:    4025475 HIT:    4023306 MISS:       2169
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 8.727 cycles
cpu0_L2C TOTAL        ACCESS:     322830 HIT:     322006 MISS:        824
cpu0_L2C LOAD         ACCESS:     218899 HIT:     218093 MISS:        806
cpu0_L2C RFO          ACCESS:      38020 HIT:      38005 MISS:         15
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      65903 HIT:      65903 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:          8 HIT:          5 MISS:          3
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 35.51 cycles
cpu0_STLB TOTAL        ACCESS:      59129 HIT:      59120 MISS:          9
cpu0_STLB LOAD         ACCESS:      59129 HIT:      59120 MISS:          9
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 278.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:         74
 AVG DBUS CONGESTED CYCLE: -
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
