
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:17:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'begin' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'begin' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:18:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] 'Button1' is not a task (VERI-1126) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:18:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] 'Button1' is not a task (VERI-1126) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:19:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] 'Button1' is not a task (VERI-1126) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:22:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0010 VERI-ERROR] 'Button1' is not a task (VERI-1126) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:25:35
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 3.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 15:33:20
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 3.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:51:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'Button2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0010 VERI-ERROR] no definition could be found for port 'Button2' (VERI-1125) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0010 VERI-ERROR] 'led_out' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:18)
[EFX-0010 VERI-ERROR] module 'pwm' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:52:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'Button2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0010 VERI-ERROR] no definition could be found for port 'Button2' (VERI-1125) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:18)
[EFX-0010 VERI-ERROR] module 'pwm' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:53:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:20)
[EFX-0010 VERI-ERROR] net 'led[0]' is constantly driven from multiple places (VDB-1000) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0010 VERI-ERROR] found another driver here (VDB-1001) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0012 VERI-INFO] module 'top_level' remains a black box due to errors in its contents (VERI-1073) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0021 ERROR] Elaboration of module 'top_level' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:54:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:20)
[EFX-0011 VERI-WARNING] net 'period[2]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'led[3]' wire 'led[3]' is not driven.
[EFX-0256 WARNING] The primary output port 'led[2]' wire 'led[2]' is not driven.
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led[3]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'led[2]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 8 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 2.99
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port Button2 is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:2)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_FF          : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:57:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:14)
[EFX-0011 VERI-WARNING] net 'period[2]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 8 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 2, ed: 4, lv: 1, pw: 9.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 8 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	2
[EFX-0000 INFO] EFX_FF          : 	8
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:01:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:14)
[EFX-0011 VERI-WARNING] net 'period[2]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 8 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 5 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9, ed: 31, lv: 3, pw: 53.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	22
[EFX-0000 INFO] EFX_LUT4        : 	9
[EFX-0000 INFO] EFX_FF          : 	33
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:05:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] expression size 11 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:14)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:16)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 29 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 5 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9, ed: 31, lv: 3, pw: 53.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 29 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	22
[EFX-0000 INFO] EFX_LUT4        : 	9
[EFX-0000 INFO] EFX_FF          : 	33
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:06:40
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:16)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 39 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 7 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 21, ed: 68, lv: 3, pw: 89.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 39 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 1 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	40
[EFX-0000 INFO] EFX_LUT4        : 	21
[EFX-0000 INFO] EFX_FF          : 	43
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:12:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 10 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 6, ed: 15, lv: 1, pw: 18.91
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	6
[EFX-0000 INFO] EFX_FF          : 	10
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:16:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0010 VERI-ERROR] 'debug_out' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0010 VERI-ERROR] 'debug_out' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:18)
[EFX-0010 VERI-ERROR] 'debug_out' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0010 VERI-ERROR] module 'pwm' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:16:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 11, lv: 1, pw: 15.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	5
[EFX-0000 INFO] EFX_FF          : 	9
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:18:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:42)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 11, lv: 1, pw: 15.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	5
[EFX-0000 INFO] EFX_FF          : 	9
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:19:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] expression size 9 truncated to fit in target size 1 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 11, lv: 1, pw: 15.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	5
[EFX-0000 INFO] EFX_FF          : 	9
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:20:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 11, lv: 1, pw: 15.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	5
[EFX-0000 INFO] EFX_FF          : 	9
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:23:30
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLOCK_50', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'CLOCK_50' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLOCK_50'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 11, lv: 1, pw: 15.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	5
[EFX-0000 INFO] EFX_FF          : 	9
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:24:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8, ed: 22, lv: 2, pw: 32.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'Button1~Button1' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	8
[EFX-0000 INFO] EFX_LUT4        : 	8
[EFX-0000 INFO] EFX_FF          : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:25:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : period[10]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[9]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[8]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[7]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[6]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[5]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[4]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[3]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[2]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 18 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 8, ed: 22, lv: 2, pw: 32.44
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 18 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	8
[EFX-0000 INFO] EFX_LUT4        : 	8
[EFX-0000 INFO] EFX_FF          : 	22
[EFX-0000 INFO] EFX_GBUFCE      : 	1
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:27:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 11 for port 'period' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[3]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[5]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[6]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[7]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[8]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[9]' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'led_sig' input pin 'period[10]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : period[1]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0200 WARNING] Removing redundant signal : period[0]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 18 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 9, ed: 25, lv: 2, pw: 49.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 18 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 2 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	18
[EFX-0000 INFO] EFX_LUT4        : 	9
[EFX-0000 INFO] EFX_FF          : 	34
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:27:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 27 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 27, ed: 86, lv: 3, pw: 96.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 26 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	27
[EFX-0000 INFO] EFX_FF          : 	37
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:32:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] 'clk' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:30)
[EFX-0010 VERI-ERROR] 'clk' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:34)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'out' is not permitted (VERI-1100) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0010 VERI-ERROR] module 'debouce' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0010 VERI-ERROR] module 'pwm' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:34:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] 'clk' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:31)
[EFX-0010 VERI-ERROR] 'clk' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:35)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'out' is not permitted (VERI-1100) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0010 VERI-ERROR] module 'debouce' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0010 VERI-ERROR] module 'pwm' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:34:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] instantiating unknown module 'debounce' (VERI-1063) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] module 'top_level' remains a black box due to errors in its contents (VERI-1073) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0021 ERROR] Elaboration of module 'top_level' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:35:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:41)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:17)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 41 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 31, ed: 100, lv: 3, pw: 109.09
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 40 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	51
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:37:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:45)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:20)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:27)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:31)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 9 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 67 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 18 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 31, ed: 100, lv: 3, pw: 143.94
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 58 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[5]' with 6 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	51
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:40:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:46)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 67 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 56 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[5]' with 6 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 17:43:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:46)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:29:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] an enum variable may only be assigned the same enum typed variable or one of its values (VERI-1348) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:85)
[EFX-0010 VERI-ERROR] 'addr' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:107)
[EFX-0010 VERI-ERROR] module 'SDA' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:120)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:30:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] 'addr' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:107)
[EFX-0010 VERI-ERROR] module 'SDA' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:120)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:31:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0010 VERI-ERROR] 'current_addr' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:75)
[EFX-0010 VERI-ERROR] module 'SDA' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:120)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:165)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:31:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:46)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 11:50:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:7)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:10)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:46)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:32)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 12:03:05
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SDA' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:84)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[63]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[62]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[61]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[60]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[59]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[58]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[57]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[56]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[55]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[54]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0200 WARNING] Removing redundant signal : incoming. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:88)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SDA" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SDA" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port sda_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port sda_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 12:07:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SDA' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:84)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[63]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[62]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[61]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[60]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[59]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[58]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[57]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[56]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[55]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'data_in[54]'. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0200 WARNING] Removing redundant signal : incoming. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:88)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SDA" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SDA" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port sda_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port sda_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 14:41:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:84)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 14:58:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:84)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:43)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:47)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.05
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:30:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:85)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:105)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:44)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 1s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:33:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:85)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:105)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 3 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:44)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 96, lv: 3, pw: 140.06
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	29
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:46:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:87)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:107)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:64)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:46)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 59 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 95, lv: 3, pw: 140.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 49 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	50
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:48:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:85)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:105)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:44)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 95, lv: 3, pw: 139.63
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:22)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:52:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] syntax error near 'if' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:49)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'if' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:49)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:58)
[EFX-0010 VERI-ERROR] module 'debounce' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0010 VERI-ERROR] module 'pwm' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:89)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:145)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:188)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:52:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:59)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:91)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:68)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] net 'led[3]' is already driven by input port 'CS' (VDB-1003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0012 VERI-INFO] driving port 'CS' is declared here (VDB-1020) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0202 ERROR] Net 'led[3]' has multiple drivers. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 15:53:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:58)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:90)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:110)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:36)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:49)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 159 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 62, ed: 226, lv: 4, pw: 344.88
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 149 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:23)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	138
[EFX-0000 INFO] EFX_LUT4        : 	64
[EFX-0000 INFO] EFX_FF          : 	150
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:00:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:59)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:91)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:68)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] net 'led[3]' is already driven by input port 'CS' (VDB-1003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0012 VERI-INFO] driving port 'CS' is declared here (VDB-1020) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0202 ERROR] Net 'led[3]' has multiple drivers. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:00:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:59)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:91)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:68)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 95, lv: 3, pw: 139.59
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:04:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:59)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:91)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:68)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:54)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 38, ed: 129, lv: 3, pw: 193.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	40
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:08:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:69)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 39, ed: 131, lv: 3, pw: 192.81
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	40
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:10:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0011 VERI-WARNING] using initial value of 'state' since it is never assigned (VERI-1220) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:69)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 122 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 95, lv: 3, pw: 138.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:17:26
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] 'state' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0010 VERI-ERROR] 'next_state' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:118)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:198)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:18:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] 'next_state' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:118)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:198)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:18:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:69)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 41, ed: 137, lv: 3, pw: 205.07
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	68
[EFX-0000 INFO] EFX_LUT4        : 	42
[EFX-0000 INFO] EFX_FF          : 	82
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:25:23
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:154)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:148)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:151)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_loaded[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:154)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:69)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/n400, driver: comms/i253, type PRIM_INV
2. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX (C:\Users\caleb\.efinity\project\test_project\top_level.sv:109)
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n298, driver: comms/i151, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n303, driver: comms/i156, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n308, driver: comms/i161, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n313, driver: comms/i166, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX (C:\Users\caleb\.efinity\project\test_project\top_level.sv:109)
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 22 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 49, ed: 167, lv: 3, pw: 211.13
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	50
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:32:16
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:153)
[EFX-0011 VERI-WARNING] latch inferred for net 'outgoing' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:69)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n302, driver: comms/i155, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX
2. comms/n302, driver: comms/i155, type PRIM_XOR
3. comms/n404, driver: comms/i257, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n307, driver: comms/i160, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n312, driver: comms/i165, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n317, driver: comms/i170, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX
2. comms/n322, driver: comms/i175, type PRIM_XOR 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 49, ed: 166, lv: 3, pw: 210.66
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	50
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:34:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:69)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n434, driver: comms/i287, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR
3. comms/n531, driver: comms/i384, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n439, driver: comms/i292, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n444, driver: comms/i297, type PRIM_XOR
3. comms/n530, driver: comms/i383, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX
2. comms/n529, driver: comms/i382, type PRIM_INV 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 48, ed: 163, lv: 3, pw: 209.47
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	49
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:36:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'ns[31]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] 'ns' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:27)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0010 VERI-ERROR] assignment under multiple clock edges is not supported for synthesis (VERI-1466) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0012 VERI-INFO] module 'SPI' remains a black box due to errors in its contents (VERI-1073) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0012 VERI-INFO] module 'top_level' remains a black box due to errors in its contents (VERI-1073) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0021 ERROR] Elaboration of module 'top_level' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:38:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:60)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:92)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:146)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:147)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'load' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] 'data_out' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:158)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:69)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:37)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:51)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:55)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : clk. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:96)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_8/i3, type PRIM_MUX
2. comms/n434, driver: comms/i287, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_8/i2, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_8/i1, type PRIM_MUX
2. comms/n429, driver: comms/i282, type PRIM_XOR
3. comms/n531, driver: comms/i384, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_8/i4, type PRIM_MUX
2. comms/n439, driver: comms/i292, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_8/i5, type PRIM_MUX
2. comms/n444, driver: comms/i297, type PRIM_XOR
3. comms/n530, driver: comms/i383, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_8/i6, type PRIM_MUX
2. comms/n529, driver: comms/i382, type PRIM_INV 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 48, ed: 163, lv: 3, pw: 209.51
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	63
[EFX-0000 INFO] EFX_LUT4        : 	49
[EFX-0000 INFO] EFX_FF          : 	75
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:41:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:58)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:90)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:35)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:49)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 84 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 41, ed: 137, lv: 3, pw: 205.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 74 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	68
[EFX-0000 INFO] EFX_LUT4        : 	42
[EFX-0000 INFO] EFX_FF          : 	82
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:43:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:93)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 95, lv: 3, pw: 138.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 16:53:47
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:93)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 95, lv: 3, pw: 138.58
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:02:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:93)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 29, ed: 95, lv: 3, pw: 141.56
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	31
[EFX-0000 INFO] EFX_FF          : 	50
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:04:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:93)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 30, ed: 98, lv: 3, pw: 152.02
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	38
[EFX-0000 INFO] EFX_LUT4        : 	32
[EFX-0000 INFO] EFX_FF          : 	53
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:08:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0011 VERI-WARNING] illegal multiple concatenation without { (VERI-2281) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:28)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:93)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 114, lv: 3, pw: 160.39
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 49 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	37
[EFX-0000 INFO] EFX_LUT4        : 	36
[EFX-0000 INFO] EFX_FF          : 	53
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:11:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:93)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 114, lv: 3, pw: 160.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 49 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	38
[EFX-0000 INFO] EFX_LUT4        : 	36
[EFX-0000 INFO] EFX_FF          : 	54
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:25:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:93)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:38)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:52)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:56)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:156)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 114, lv: 3, pw: 160.37
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 49 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:24)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	38
[EFX-0000 INFO] EFX_LUT4        : 	36
[EFX-0000 INFO] EFX_FF          : 	54
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:27:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 61 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 36, ed: 120, lv: 3, pw: 164.08
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	62
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:33:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:157)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 61 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 36, ed: 121, lv: 3, pw: 164.48
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 50 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	62
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:38:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] syntax error near 'int' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:117)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'int' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:117)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:159)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:202)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:39:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 24 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 34, ed: 112, lv: 3, pw: 159.35
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 49 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	38
[EFX-0000 INFO] EFX_LUT4        : 	36
[EFX-0000 INFO] EFX_FF          : 	54
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 17:45:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:149)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:159)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:152)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:153)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:155)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:159)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:119)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[1] (bit 1 of bus comms/next_addr), driver: comms/mux_10/i2, type PRIM_MUX
2. comms/n334, driver: comms/i155, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_10/i1, type PRIM_MUX
2. comms/n334, driver: comms/i155, type PRIM_XOR
3. comms/n441, driver: comms/i262, type PRIM_INV 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[2] (bit 2 of bus comms/next_addr), driver: comms/mux_10/i3, type PRIM_MUX
2. comms/n339, driver: comms/i160, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[3] (bit 3 of bus comms/next_addr), driver: comms/mux_10/i4, type PRIM_MUX
2. comms/n344, driver: comms/i165, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[4] (bit 4 of bus comms/next_addr), driver: comms/mux_10/i5, type PRIM_MUX
2. comms/n349, driver: comms/i170, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/next_addr[5] (bit 5 of bus comms/next_addr), driver: comms/mux_10/i6, type PRIM_MUX
2. comms/n354, driver: comms/i175, type PRIM_XOR 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 40, ed: 130, lv: 4, pw: 159.14
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	42
[EFX-0000 INFO] EFX_FF          : 	49
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:01:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] undeclared symbol 'clk2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0010 VERI-ERROR] no definition could be found for port 'clk2' (VERI-1125) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:173)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:216)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:03:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 14 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 71 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 22 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 37, ed: 116, lv: 3, pw: 163.23
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 61 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	39
[EFX-0000 INFO] EFX_FF          : 	62
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:13:56
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] syntax error near 'else' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:166)
[EFX-0010 VERI-ERROR] SystemVerilog 2009 keyword 'else' used in incorrect context (VERI-2344) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:166)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:173)
[EFX-0010 VERI-ERROR] module 'i2c' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:216)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:14:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] no support for synthesis of mixed edge and level triggers; assuming level triggers only. (VERI-1084) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:162)
[EFX-0011 VERI-WARNING] always_ff block does not infer flop (VERI-2600) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:173)
[EFX-0011 VERI-WARNING] 'negedge_CS' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:163)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:164)
[EFX-0011 VERI-WARNING] 'next_addr' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:168)
[EFX-0011 VERI-WARNING] 'data_loaded' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:169)
[EFX-0011 VERI-WARNING] 'data_in' should be on the sensitivity list (VERI-1221) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:170)
[EFX-0011 VERI-WARNING] latch inferred for net 'data_in[63]' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:173)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[5] (bit 5 of bus comms/addr), driver: comms/mux_11/i6, type PRIM_MUX
2. comms/n422, driver: comms/i241, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[4] (bit 4 of bus comms/addr), driver: comms/mux_11/i5, type PRIM_MUX
2. comms/n417, driver: comms/i236, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[3] (bit 3 of bus comms/addr), driver: comms/mux_11/i4, type PRIM_MUX
2. comms/n412, driver: comms/i231, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[2] (bit 2 of bus comms/addr), driver: comms/mux_11/i3, type PRIM_MUX
2. comms/n407, driver: comms/i226, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[1] (bit 1 of bus comms/addr), driver: comms/mux_11/i2, type PRIM_MUX
2. comms/n402, driver: comms/i221, type PRIM_XOR 
[EFX-0654 WARNING] *** COMBINATIONAL LOOP detected! Signals contributing to the loop are: 
1. comms/addr[0] (bit 0 of bus comms/addr), driver: comms/mux_17/i1, type PRIM_MUX
2. comms/n402, driver: comms/i221, type PRIM_XOR
3. comms/next_addr[0] (bit 0 of bus comms/next_addr), driver: comms/mux_11/i1, type PRIM_MUX
4. comms/n575, driver: comms/i394, type PRIM_INV 
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 61 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 22 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 42, ed: 133, lv: 4, pw: 161.89
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 51 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Input/inout port SPI_CLK is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 2 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	43
[EFX-0000 INFO] EFX_FF          : 	52
[EFX-0000 INFO] EFX_GBUFCE      : 	3
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 18:20:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 22 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 35, ed: 112, lv: 3, pw: 157.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 6 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 12s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	35
[EFX-0000 INFO] EFX_FF          : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 27, 2025 22:12:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:62)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:94)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:71)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:39)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:53)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:57)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : load. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:98)
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:121)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 22 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 35, ed: 112, lv: 3, pw: 157.52
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SPI_CLK~SPI_CLK' with 6 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 13s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	35
[EFX-0000 INFO] EFX_FF          : 	55
[EFX-0000 INFO] EFX_GBUFCE      : 	4
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 18:59:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] 'load' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:21)
[EFX-0010 VERI-ERROR] module 'top_level' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0010 VERI-ERROR] module 'debounce' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:79)
[EFX-0010 VERI-ERROR] module 'pwm' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:101)
[EFX-0011 VERI-WARNING] data object 'data_ready' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:143)
[EFX-0012 VERI-INFO] previous declaration of 'data_ready' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:105)
[EFX-0011 VERI-WARNING] second declaration of 'data_ready' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:143)
[EFX-0010 VERI-ERROR] 'new_data' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:133)
[EFX-0010 VERI-ERROR] 'new_data' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:150)
[EFX-0010 VERI-ERROR] 'new_data' is not declared (VERI-1128) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:153)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:161)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:00:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0011 VERI-WARNING] data object 'data_ready' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)
[EFX-0012 VERI-INFO] previous declaration of 'data_ready' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] second declaration of 'data_ready' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)
[EFX-0010 VERI-ERROR] 'load' is not found for implicit .name port connection (VERI-2367) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:44)
[EFX-0021 ERROR] Elaboration of module 'top_level' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:01:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0011 VERI-WARNING] data object 'data_ready' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)
[EFX-0012 VERI-INFO] previous declaration of 'data_ready' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] second declaration of 'data_ready' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:142)
[EFX-0010 VERI-ERROR] port 'load' is not defined (VERI-1171) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:106)
[EFX-0010 VERI-ERROR] module 'SPI' is ignored due to previous errors (VERI-1072) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:160)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:02:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:102)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:65)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0673 INFO] Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 43, ed: 142, lv: 3, pw: 167.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'comms/gen_clk' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	44
[EFX-0000 INFO] EFX_FF          : 	59
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:29:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:70)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:102)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:111)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:79)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:48)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:61)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:65)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:127)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0673 INFO] Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 43, ed: 142, lv: 3, pw: 167.70
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'comms/gen_clk' with 9 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:25)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	44
[EFX-0000 INFO] EFX_FF          : 	59
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:34:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'deb1', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] undeclared symbol 'deb2', assumed default net type 'wire' (VERI-2561) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:9)
[EFX-0010 VERI-ERROR] syntax error near '#' (VERI-1137) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:103)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 19:35:38
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb1' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb2' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:72)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0673 INFO] Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network comms/gen_clk
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 36, ed: 120, lv: 4, pw: 161.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'comms/gen_clk' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	38
[EFX-0000 INFO] EFX_FF          : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:00:06
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb1' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb2' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:72)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0673 INFO] Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network comms/gen_clk
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 42, ed: 132, lv: 4, pw: 167.68
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'comms/gen_clk' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	44
[EFX-0000 INFO] EFX_FF          : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:02:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb1' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb2' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:72)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0012 VERI-INFO] compiling module 'SPI' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" begin
[EFX-0673 INFO] Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network comms/gen_clk
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 37, ed: 122, lv: 4, pw: 162.32
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'comms/gen_clk' with 10 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	41
[EFX-0000 INFO] EFX_LUT4        : 	39
[EFX-0000 INFO] EFX_FF          : 	60
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:04:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb1' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb2' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:72)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0011 VERI-WARNING] expression size 44 truncated to fit in target size 32 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:33)
[EFX-0012 VERI-INFO] compiling module 'SPI(data_length=32)' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI(data_length=32)" begin
[EFX-0673 INFO] Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI(data_length=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 58 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network comms/gen_clk
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 21 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 74, ed: 226, lv: 4, pw: 217.38
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 48 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'comms/gen_clk' with 23 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 9s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	75
[EFX-0000 INFO] EFX_FF          : 	73
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 28, 2025 20:07:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] data object 'deb1' is already declared (VERI-2170) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb1' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] second declaration of 'deb1' is ignored (VERI-1329) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:11)
[EFX-0012 VERI-INFO] previous declaration of 'deb2' is from here (VERI-1967) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:8)
[EFX-0011 VERI-WARNING] illegal multiple concatenation without { (VERI-2281) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:33)
[EFX-0012 VERI-INFO] compiling module 'top_level' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:1)
[EFX-0012 VERI-INFO] compiling module 'debounce' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:72)
[EFX-0012 VERI-INFO] compiling module 'button_press' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:1)
[EFX-0011 VERI-WARNING] latch inferred for net 'next_out' (VERI-2580) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] 'next_out' inside always_comb block does not represent combinational logic (VERI-1899) (C:\Users\caleb\.efinity\project\test_project\button_press.sv:28)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:12)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:13)
[EFX-0012 VERI-INFO] compiling module 'SPI(data_length=32)' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:104)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:112)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:113)
[EFX-0011 VERI-WARNING] actual bit length 32 differs from formal bit length 1 for port 'reset' (VERI-1330) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0012 VERI-INFO] compiling module 'pwm' (VERI-1018) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:81)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 2 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:50)
[EFX-0011 VERI-WARNING] expression size 12 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:63)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 11 (VERI-1209) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:67)
[EFX-0011 VERI-WARNING] net 'period[1]' does not have a driver (VDB-1002) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0266 INFO] Module Instance 'pos_clk' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'pos_cs' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'neg_cs' input pin 'reset' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : i[31]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[30]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[29]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[28]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[27]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[26]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[25]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[24]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[23]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[22]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[21]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[20]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[19]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[18]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[17]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[16]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[15]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[14]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[13]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0200 WARNING] Removing redundant signal : i[12]. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:128)
[EFX-0266 INFO] Module Instance 'b1_cont' input pin 'reset' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'b2_cont' input pin 'reset' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debounce" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "button_press" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI(data_length=32)" begin
[EFX-0673 INFO] Instance 'neg_cs' is equivalent to 'pos_cs', it will be optimized. (C:\Users\caleb\.efinity\project\test_project\top_level.sv:114)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI(data_length=32)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "pwm" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 13 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 60 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... No sequential optimization performed on Clock Network comms/gen_clk
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 25 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 60, ed: 188, lv: 4, pw: 194.11
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 49 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'comms/gen_clk' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'clk_div[4]' with 14 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'led_sig/div[8]' with 11 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 10s)
[EFX-0011 VERI-WARNING] Input/inout port SPI_incoming is unconnected and will be removed. (VDB-8003) (C:\Users\caleb\.efinity\project\test_project\top_level.sv:26)
[EFX-0011 VERI-WARNING] Found 1 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	36
[EFX-0000 INFO] EFX_LUT4        : 	61
[EFX-0000 INFO] EFX_FF          : 	65
[EFX-0000 INFO] EFX_GBUFCE      : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)
