head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.20
	binutils-2_24-branchpoint:1.1
	binutils-2_21_1:1.1
	binutils-2_23_2:1.1
	binutils-2_23_1:1.1
	binutils-2_23:1.1
	binutils-2_23-branch:1.1.0.18
	binutils-2_23-branchpoint:1.1
	binutils-2_22_branch:1.1.0.16
	binutils-2_22:1.1
	binutils-2_22-branch:1.1.0.14
	binutils-2_22-branchpoint:1.1
	binutils-2_21:1.1
	binutils-2_21-branch:1.1.0.12
	binutils-2_21-branchpoint:1.1
	binutils-2_20_1:1.1
	binutils-2_20:1.1
	binutils-arc-20081103-branch:1.1.0.10
	binutils-arc-20081103-branchpoint:1.1
	binutils-2_20-branch:1.1.0.8
	binutils-2_20-branchpoint:1.1
	dje-cgen-play1-branch:1.1.0.6
	dje-cgen-play1-branchpoint:1.1
	arc-20081103-branch:1.1.0.4
	arc-20081103-branchpoint:1.1
	binutils-2_19_1:1.1
	binutils-2_19:1.1
	binutils-2_19-branch:1.1.0.2
	binutils-2_19-branchpoint:1.1
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2008.08.26.10.03.24;	author jiez;	state Exp;
branches;
next	;


desc
@@


1.1
log
@	* config/bfin-parse.y (check_macfunc_option): Fix instruction
	mode checking.
	(asm_1): Check mode for 16-bit multiply instructions.

	testsuite/
	* gas/bfin/arith_mode.d: New test.
	* gas/bfin/arith_mode.s: New test.
	* gas/bfin/invalid_arith_mode.l: New test.
	* gas/bfin/invalid_arith_mode.s: New test.
	* gas/bfin/bfin.exp: Add arith_mode and invalid_arith_mode.
@
text
@#objdump: -dr
#name: arith_mode
.*: +file format .*


Disassembly of section .text:

00000000 <.text>:
   0:	03 c0 00 38 	R0.L = A0;
   4:	83 c0 00 38 	R0.L = A0 \(FU\);
   8:	03 c1 00 38 	R0.L = A0 \(IS\);
   c:	83 c1 00 38 	R0.L = A0 \(IU\);
  10:	43 c0 00 38 	R0.L = A0 \(T\);
  14:	c3 c0 00 38 	R0.L = A0 \(TFU\);
  18:	23 c0 00 38 	R0.L = A0 \(S2RND\);
  1c:	23 c1 00 38 	R0.L = A0 \(ISS2\);
  20:	63 c1 00 38 	R0.L = A0 \(IH\);
  24:	0b c0 00 38 	R0 = A0;
  28:	8b c0 00 38 	R0 = A0 \(FU\);
  2c:	0b c1 00 38 	R0 = A0 \(IS\);
  30:	8b c1 00 38 	R0 = A0 \(IU\);
  34:	2b c0 00 38 	R0 = A0 \(S2RND\);
  38:	2b c1 00 38 	R0 = A0 \(ISS2\);
  3c:	04 c2 0a 40 	R0.H = R1.L \* R2.H;
  40:	84 c2 0a 40 	R0.H = R1.L \* R2.H \(FU\);
  44:	04 c3 0a 40 	R0.H = R1.L \* R2.H \(IS\);
  48:	84 c3 0a 40 	R0.H = R1.L \* R2.H \(IU\);
  4c:	44 c2 0a 40 	R0.H = R1.L \* R2.H \(T\);
  50:	c4 c2 0a 40 	R0.H = R1.L \* R2.H \(TFU\);
  54:	24 c2 0a 40 	R0.H = R1.L \* R2.H \(S2RND\);
  58:	24 c3 0a 40 	R0.H = R1.L \* R2.H \(ISS2\);
  5c:	64 c3 0a 40 	R0.H = R1.L \* R2.H \(IH\);
  60:	08 c2 0a 22 	R0 = R1.L \* R2.H;
  64:	88 c2 0a 22 	R0 = R1.L \* R2.H \(FU\);
  68:	08 c3 0a 22 	R0 = R1.L \* R2.H \(IS\);
  6c:	28 c2 0a 22 	R0 = R1.L \* R2.H \(S2RND\);
  70:	28 c3 0a 22 	R0 = R1.L \* R2.H \(ISS2\);
  74:	03 c0 0a 02 	A0 = R1.L \* R2.H;
  78:	83 c0 0a 02 	A0 = R1.L \* R2.H \(FU\);
  7c:	03 c1 0a 02 	A0 = R1.L \* R2.H \(IS\);
  80:	63 c0 0a 02 	A0 = R1.L \* R2.H \(W32\);
  84:	03 c0 0a 22 	R0.L = \(A0 = R1.L \* R2.H\);
  88:	83 c0 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(FU\);
  8c:	03 c1 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(IS\);
  90:	83 c1 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(IU\);
  94:	43 c0 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(T\);
  98:	c3 c0 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(TFU\);
  9c:	23 c0 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(S2RND\);
  a0:	23 c1 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(ISS2\);
  a4:	63 c1 0a 22 	R0.L = \(A0 = R1.L \* R2.H\) \(IH\);
  a8:	0b c0 0a 22 	R0 = \(A0 = R1.L \* R2.H\);
  ac:	8b c0 0a 22 	R0 = \(A0 = R1.L \* R2.H\) \(FU\);
  b0:	0b c1 0a 22 	R0 = \(A0 = R1.L \* R2.H\) \(IS\);
  b4:	8b c1 0a 22 	R0 = \(A0 = R1.L \* R2.H\) \(IU\);
  b8:	2b c0 0a 22 	R0 = \(A0 = R1.L \* R2.H\) \(S2RND\);
  bc:	2b c1 0a 22 	R0 = \(A0 = R1.L \* R2.H\) \(ISS2\);
@
