

================================================================
== Vivado HLS Report for 'conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s'
================================================================
* Date:           Thu Aug 11 23:25:00 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.299 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   859487|   989248| 4.297 ms | 4.946 ms |  859487|  989248|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                 |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s  |     2937|     2937| 14.685 us | 14.685 us |  2937|  2937|   none  |
        +-----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- Conv2dWHLoop     |   859486|   989247| 2974 ~ 3423 |          -|          -|   289|    no    |
        | + Conv2dChanLoop  |       32|       32|            1|          -|          -|    32|    no    |
        | + Conv2dWHLoop.2  |      288|      288|            2|          1|          1|   288|    yes   |
        | + Con2dCastLoop   |      128|      128|            2|          -|          -|    64|    no    |
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     63|        -|        -|     -|
|Expression           |        -|      1|        0|     1442|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |       18|      -|      287|      595|     0|
|Memory               |       13|      -|       32|        8|     0|
|Multiplexer          |        -|      -|        -|     1549|     -|
|Register             |        -|      -|     1409|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |       31|     64|     1728|     3594|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        2|      2|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |                             Instance                            |                        Module                       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038  |cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s  |       18|      0|  287|  595|    0|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                                            |                                                     |       18|      0|  287|  595|    0|
    +-----------------------------------------------------------------+-----------------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------------------+---------------------------------+-----------+
    |               Instance               |              Module             | Expression|
    +--------------------------------------+---------------------------------+-----------+
    |myproject_mul_mul_6s_16s_21_1_1_U97   |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U98   |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U99   |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U100  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U101  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U102  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U103  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U104  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U105  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U106  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U107  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U108  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U109  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U110  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U111  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U112  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U113  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U114  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U115  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U116  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U117  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U118  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U119  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U120  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U121  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U122  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U123  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U124  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U125  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U126  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U127  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U128  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U129  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U130  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U131  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U132  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U133  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U134  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U135  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U136  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U137  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U138  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U139  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U140  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U141  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U142  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U143  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U144  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U145  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U146  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U147  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U148  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U149  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U150  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U151  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U152  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U153  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U154  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U155  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U156  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U157  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U158  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    |myproject_mul_mul_6s_16s_21_1_1_U159  |myproject_mul_mul_6s_16s_21_1_1  |  i0 * i1  |
    +--------------------------------------+---------------------------------+-----------+

    * Memory: 
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                            Module                            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer_in_V_3_U  |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebkl  |        1|   0|   0|    0|   288|   16|     1|         4608|
    |tmpdata_V_U     |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbll  |        0|  32|   8|    0|    32|   16|     1|          512|
    |layer_out_i_U   |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layebKp  |        1|   0|   0|    0|    64|   16|     1|         1024|
    |w9_V_U          |conv_2d_cl_ss_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_w9_V     |       11|   0|   0|    0|   288|  383|     1|       110304|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                              |       13|  32|   8|    0|   672|  431|     4|       116448|
    +----------------+--------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_67_fu_3665_p2  |     *    |      1|  0|   5|           5|          16|
    |acc_0_V_fu_3681_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_10_V_fu_3741_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_11_V_fu_3747_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_12_V_fu_3753_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_13_V_fu_3759_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_14_V_fu_3765_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_15_V_fu_3771_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_16_V_fu_3777_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_17_V_fu_3783_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_18_V_fu_3789_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_19_V_fu_3795_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_1_V_fu_3687_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_20_V_fu_3801_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_21_V_fu_3807_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_22_V_fu_3813_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_23_V_fu_3819_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_24_V_fu_3825_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_25_V_fu_3831_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_26_V_fu_3837_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_27_V_fu_3843_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_28_V_fu_3849_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_29_V_fu_3855_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_3693_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_30_V_fu_3861_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_31_V_fu_3867_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_32_V_fu_3873_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_33_V_fu_3879_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_34_V_fu_3885_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_35_V_fu_3891_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_36_V_fu_3897_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_37_V_fu_3903_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_38_V_fu_3909_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_39_V_fu_3915_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_3_V_fu_3699_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_40_V_fu_3921_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_41_V_fu_3927_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_42_V_fu_3933_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_43_V_fu_3939_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_44_V_fu_3945_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_45_V_fu_3951_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_46_V_fu_3957_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_47_V_fu_3963_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_48_V_fu_3969_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_49_V_fu_3975_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_4_V_fu_3705_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_50_V_fu_3981_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_51_V_fu_3987_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_52_V_fu_3993_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_53_V_fu_3999_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_54_V_fu_4005_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_55_V_fu_4011_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_56_V_fu_4017_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_57_V_fu_4023_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_58_V_fu_4029_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_59_V_fu_4035_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_5_V_fu_3711_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_60_V_fu_4041_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_61_V_fu_4047_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_62_V_fu_4053_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_63_V_fu_4059_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_6_V_fu_3717_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_7_V_fu_3723_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_8_V_fu_3729_p2        |     +    |      0|  0|  16|          16|          16|
    |acc_9_V_fu_3735_p2        |     +    |      0|  0|  16|          16|          16|
    |add_ln355_fu_4133_p2      |     +    |      0|  0|  32|          32|           1|
    |add_ln357_fu_4144_p2      |     +    |      0|  0|  32|          32|           1|
    |add_ln360_fu_4087_p2      |     +    |      0|  0|  32|          32|           1|
    |add_ln362_fu_4098_p2      |     +    |      0|  0|  32|          32|           1|
    |i1_fu_2097_p2             |     +    |      0|  0|   6|           6|           1|
    |i_fu_2085_p2              |     +    |      0|  0|   9|           9|           1|
    |i_ic_fu_4071_p2           |     +    |      0|  0|   7|           7|           1|
    |ir_fu_2192_p2             |     +    |      0|  0|   9|           9|           1|
    |and_ln327_1_fu_2174_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln327_2_fu_2180_p2    |    and   |      0|  0|   2|           1|           1|
    |and_ln327_fu_2168_p2      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3           |    and   |      0|  0|   2|           1|           1|
    |icmp_ln313_fu_2079_p2     |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln316_fu_2091_p2     |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln324_fu_2186_p2     |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln327_1_fu_2122_p2   |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln327_2_fu_2142_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_3_fu_2162_p2   |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln327_fu_2112_p2     |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln339_fu_4065_p2     |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln347_fu_4082_p2     |   icmp   |      0|  0|  20|          32|           5|
    |icmp_ln351_fu_4128_p2     |   icmp   |      0|  0|  20|          32|           5|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1079         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_1081         |    or    |      0|  0|   2|           1|           1|
    |ap_condition_613          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_777          |    or    |      0|  0|   2|           1|           1|
    |select_ln357_fu_4149_p3   |  select  |      0|  0|  32|           1|           2|
    |select_ln362_fu_4103_p3   |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      1|  0|1442|        1423|        1113|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |acc_V_0_0_reg_1992       |    9|          2|   16|         32|
    |acc_V_10_0_reg_1862      |    9|          2|   16|         32|
    |acc_V_11_0_reg_1849      |    9|          2|   16|         32|
    |acc_V_12_0_reg_1836      |    9|          2|   16|         32|
    |acc_V_13_0_reg_1823      |    9|          2|   16|         32|
    |acc_V_14_0_reg_1810      |    9|          2|   16|         32|
    |acc_V_15_0_reg_1797      |    9|          2|   16|         32|
    |acc_V_16_0_reg_1784      |    9|          2|   16|         32|
    |acc_V_17_0_reg_1771      |    9|          2|   16|         32|
    |acc_V_18_0_reg_1758      |    9|          2|   16|         32|
    |acc_V_19_0_reg_1745      |    9|          2|   16|         32|
    |acc_V_1_0_reg_1979       |    9|          2|   16|         32|
    |acc_V_20_0_reg_1732      |    9|          2|   16|         32|
    |acc_V_21_0_reg_1719      |    9|          2|   16|         32|
    |acc_V_22_0_reg_1706      |    9|          2|   16|         32|
    |acc_V_23_0_reg_1693      |    9|          2|   16|         32|
    |acc_V_24_0_reg_1680      |    9|          2|   16|         32|
    |acc_V_25_0_reg_1667      |    9|          2|   16|         32|
    |acc_V_26_0_reg_1654      |    9|          2|   16|         32|
    |acc_V_27_0_reg_1641      |    9|          2|   16|         32|
    |acc_V_28_0_reg_1628      |    9|          2|   16|         32|
    |acc_V_29_0_reg_1615      |    9|          2|   16|         32|
    |acc_V_2_0_reg_1966       |    9|          2|   16|         32|
    |acc_V_30_0_reg_1602      |    9|          2|   16|         32|
    |acc_V_31_0_reg_1589      |    9|          2|   16|         32|
    |acc_V_32_0_reg_1576      |    9|          2|   16|         32|
    |acc_V_33_0_reg_1563      |    9|          2|   16|         32|
    |acc_V_34_0_reg_1550      |    9|          2|   16|         32|
    |acc_V_35_0_reg_1537      |    9|          2|   16|         32|
    |acc_V_36_0_reg_1524      |    9|          2|   16|         32|
    |acc_V_37_0_reg_1511      |    9|          2|   16|         32|
    |acc_V_38_0_reg_1498      |    9|          2|   16|         32|
    |acc_V_39_0_reg_1485      |    9|          2|   16|         32|
    |acc_V_3_0_reg_1953       |    9|          2|   16|         32|
    |acc_V_40_0_reg_1472      |    9|          2|   16|         32|
    |acc_V_41_0_reg_1459      |    9|          2|   16|         32|
    |acc_V_42_0_reg_1446      |    9|          2|   16|         32|
    |acc_V_43_0_reg_1433      |    9|          2|   16|         32|
    |acc_V_44_0_reg_1420      |    9|          2|   16|         32|
    |acc_V_45_0_reg_1407      |    9|          2|   16|         32|
    |acc_V_46_0_reg_1394      |    9|          2|   16|         32|
    |acc_V_47_0_reg_1381      |    9|          2|   16|         32|
    |acc_V_48_0_reg_1368      |    9|          2|   16|         32|
    |acc_V_49_0_reg_1355      |    9|          2|   16|         32|
    |acc_V_4_0_reg_1940       |    9|          2|   16|         32|
    |acc_V_50_0_reg_1342      |    9|          2|   16|         32|
    |acc_V_51_0_reg_1329      |    9|          2|   16|         32|
    |acc_V_52_0_reg_1316      |    9|          2|   16|         32|
    |acc_V_53_0_reg_1303      |    9|          2|   16|         32|
    |acc_V_54_0_reg_1290      |    9|          2|   16|         32|
    |acc_V_55_0_reg_1277      |    9|          2|   16|         32|
    |acc_V_56_0_reg_1264      |    9|          2|   16|         32|
    |acc_V_57_0_reg_1251      |    9|          2|   16|         32|
    |acc_V_58_0_reg_1238      |    9|          2|   16|         32|
    |acc_V_59_0_reg_1225      |    9|          2|   16|         32|
    |acc_V_5_0_reg_1927       |    9|          2|   16|         32|
    |acc_V_60_0_reg_1212      |    9|          2|   16|         32|
    |acc_V_61_0_reg_1199      |    9|          2|   16|         32|
    |acc_V_62_0_reg_1186      |    9|          2|   16|         32|
    |acc_V_63_0_reg_1173      |    9|          2|   16|         32|
    |acc_V_6_0_reg_1914       |    9|          2|   16|         32|
    |acc_V_7_0_reg_1901       |    9|          2|   16|         32|
    |acc_V_8_0_reg_1888       |    9|          2|   16|         32|
    |acc_V_9_0_reg_1875       |    9|          2|   16|         32|
    |ap_NS_fsm                |  181|         41|    1|         41|
    |ap_done                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   15|          3|    1|          3|
    |data_V_V_blk_n           |    9|          2|    1|          2|
    |i1_0_i_reg_1162          |    9|          2|    6|         12|
    |i_0_i_reg_1151           |    9|          2|    9|         18|
    |i_ic_0_i_reg_2016        |    9|          2|    7|         14|
    |in_index_reg_2005        |    9|          2|    9|         18|
    |layer_in_V_3_address0    |   15|          3|    9|         27|
    |layer_in_V_3_ce0         |   15|          3|    1|          3|
    |layer_in_V_3_we0         |    9|          2|    1|          2|
    |layer_out_i_address0     |  153|         34|    6|        204|
    |layer_out_i_address1     |  149|         33|    6|        198|
    |layer_out_i_d0           |  149|         33|   16|        528|
    |layer_out_i_d1           |  149|         33|   16|        528|
    |pX                       |    9|          2|   32|         64|
    |pY                       |    9|          2|   32|         64|
    |real_start               |    9|          2|    1|          2|
    |res_V_V_blk_n            |    9|          2|    1|          2|
    |sX                       |    9|          2|   32|         64|
    |storemerge_i_reg_2027    |    9|          2|   32|         64|
    |tmpdata_V_address0       |   15|          3|    5|         15|
    |tmpdata_V_ce0            |   15|          3|    1|          3|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    | 1549|        343| 1250|       3926|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                     | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |acc_V_0_0_reg_1992                                                            |  16|   0|   16|          0|
    |acc_V_10_0_reg_1862                                                           |  16|   0|   16|          0|
    |acc_V_11_0_reg_1849                                                           |  16|   0|   16|          0|
    |acc_V_12_0_reg_1836                                                           |  16|   0|   16|          0|
    |acc_V_13_0_reg_1823                                                           |  16|   0|   16|          0|
    |acc_V_14_0_reg_1810                                                           |  16|   0|   16|          0|
    |acc_V_15_0_reg_1797                                                           |  16|   0|   16|          0|
    |acc_V_16_0_reg_1784                                                           |  16|   0|   16|          0|
    |acc_V_17_0_reg_1771                                                           |  16|   0|   16|          0|
    |acc_V_18_0_reg_1758                                                           |  16|   0|   16|          0|
    |acc_V_19_0_reg_1745                                                           |  16|   0|   16|          0|
    |acc_V_1_0_reg_1979                                                            |  16|   0|   16|          0|
    |acc_V_20_0_reg_1732                                                           |  16|   0|   16|          0|
    |acc_V_21_0_reg_1719                                                           |  16|   0|   16|          0|
    |acc_V_22_0_reg_1706                                                           |  16|   0|   16|          0|
    |acc_V_23_0_reg_1693                                                           |  16|   0|   16|          0|
    |acc_V_24_0_reg_1680                                                           |  16|   0|   16|          0|
    |acc_V_25_0_reg_1667                                                           |  16|   0|   16|          0|
    |acc_V_26_0_reg_1654                                                           |  16|   0|   16|          0|
    |acc_V_27_0_reg_1641                                                           |  16|   0|   16|          0|
    |acc_V_28_0_reg_1628                                                           |  16|   0|   16|          0|
    |acc_V_29_0_reg_1615                                                           |  16|   0|   16|          0|
    |acc_V_2_0_reg_1966                                                            |  16|   0|   16|          0|
    |acc_V_30_0_reg_1602                                                           |  16|   0|   16|          0|
    |acc_V_31_0_reg_1589                                                           |  16|   0|   16|          0|
    |acc_V_32_0_reg_1576                                                           |  16|   0|   16|          0|
    |acc_V_33_0_reg_1563                                                           |  16|   0|   16|          0|
    |acc_V_34_0_reg_1550                                                           |  16|   0|   16|          0|
    |acc_V_35_0_reg_1537                                                           |  16|   0|   16|          0|
    |acc_V_36_0_reg_1524                                                           |  16|   0|   16|          0|
    |acc_V_37_0_reg_1511                                                           |  16|   0|   16|          0|
    |acc_V_38_0_reg_1498                                                           |  16|   0|   16|          0|
    |acc_V_39_0_reg_1485                                                           |  16|   0|   16|          0|
    |acc_V_3_0_reg_1953                                                            |  16|   0|   16|          0|
    |acc_V_40_0_reg_1472                                                           |  16|   0|   16|          0|
    |acc_V_41_0_reg_1459                                                           |  16|   0|   16|          0|
    |acc_V_42_0_reg_1446                                                           |  16|   0|   16|          0|
    |acc_V_43_0_reg_1433                                                           |  16|   0|   16|          0|
    |acc_V_44_0_reg_1420                                                           |  16|   0|   16|          0|
    |acc_V_45_0_reg_1407                                                           |  16|   0|   16|          0|
    |acc_V_46_0_reg_1394                                                           |  16|   0|   16|          0|
    |acc_V_47_0_reg_1381                                                           |  16|   0|   16|          0|
    |acc_V_48_0_reg_1368                                                           |  16|   0|   16|          0|
    |acc_V_49_0_reg_1355                                                           |  16|   0|   16|          0|
    |acc_V_4_0_reg_1940                                                            |  16|   0|   16|          0|
    |acc_V_50_0_reg_1342                                                           |  16|   0|   16|          0|
    |acc_V_51_0_reg_1329                                                           |  16|   0|   16|          0|
    |acc_V_52_0_reg_1316                                                           |  16|   0|   16|          0|
    |acc_V_53_0_reg_1303                                                           |  16|   0|   16|          0|
    |acc_V_54_0_reg_1290                                                           |  16|   0|   16|          0|
    |acc_V_55_0_reg_1277                                                           |  16|   0|   16|          0|
    |acc_V_56_0_reg_1264                                                           |  16|   0|   16|          0|
    |acc_V_57_0_reg_1251                                                           |  16|   0|   16|          0|
    |acc_V_58_0_reg_1238                                                           |  16|   0|   16|          0|
    |acc_V_59_0_reg_1225                                                           |  16|   0|   16|          0|
    |acc_V_5_0_reg_1927                                                            |  16|   0|   16|          0|
    |acc_V_60_0_reg_1212                                                           |  16|   0|   16|          0|
    |acc_V_61_0_reg_1199                                                           |  16|   0|   16|          0|
    |acc_V_62_0_reg_1186                                                           |  16|   0|   16|          0|
    |acc_V_63_0_reg_1173                                                           |  16|   0|   16|          0|
    |acc_V_6_0_reg_1914                                                            |  16|   0|   16|          0|
    |acc_V_7_0_reg_1901                                                            |  16|   0|   16|          0|
    |acc_V_8_0_reg_1888                                                            |  16|   0|   16|          0|
    |acc_V_9_0_reg_1875                                                            |  16|   0|   16|          0|
    |and_ln327_2_reg_4977                                                          |   1|   0|    1|          0|
    |ap_CS_fsm                                                                     |  40|   0|   40|          0|
    |ap_done_reg                                                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                       |   1|   0|    1|          0|
    |grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_fu_2038_ap_start_reg  |   1|   0|    1|          0|
    |i1_0_i_reg_1162                                                               |   6|   0|    6|          0|
    |i_0_i_reg_1151                                                                |   9|   0|    9|          0|
    |i_ic_0_i_reg_2016                                                             |   7|   0|    7|          0|
    |i_ic_reg_5323                                                                 |   7|   0|    7|          0|
    |i_reg_4932                                                                    |   9|   0|    9|          0|
    |icmp_ln324_reg_4981                                                           |   1|   0|    1|          0|
    |icmp_ln327_1_reg_4960                                                         |   1|   0|    1|          0|
    |icmp_ln327_reg_4950                                                           |   1|   0|    1|          0|
    |icmp_ln347_reg_5333                                                           |   1|   0|    1|          0|
    |in_index_reg_2005                                                             |   9|   0|    9|          0|
    |pX                                                                            |  32|   0|   32|          0|
    |pX_load_reg_4971                                                              |  32|   0|   32|          0|
    |pY                                                                            |  32|   0|   32|          0|
    |pY_load_reg_4965                                                              |  32|   0|   32|          0|
    |sX                                                                            |  32|   0|   32|          0|
    |sX_load_reg_4945                                                              |  32|   0|   32|          0|
    |sY                                                                            |  32|   0|   32|          0|
    |sY_load_reg_4955                                                              |  32|   0|   32|          0|
    |start_once_reg                                                                |   1|   0|    1|          0|
    |storemerge_i_reg_2027                                                         |  32|   0|   32|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                         |1409|   0| 1409|          0|
    +------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_start          |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|start_full_n      |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_done           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_continue       |  in |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_idle           | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|ap_ready          | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|start_out         | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|start_write       | out |    1| ap_ctrl_hs | conv_2d_cl_ss<ap_fixed,ap_fixed<16,4,5,3,0>,config9> | return value |
|data_V_V_dout     |  in |   16|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_empty_n  |  in |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|data_V_V_read     | out |    1|   ap_fifo  |                       data_V_V                       |    pointer   |
|res_V_V_din       | out |   16|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_full_n    |  in |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
|res_V_V_write     | out |    1|   ap_fifo  |                        res_V_V                       |    pointer   |
+------------------+-----+-----+------------+------------------------------------------------------+--------------+

