
byggern24_6_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000001c0  00800100  000013aa  0000143e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000013aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000000e  008002c0  008002c0  000015fe  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015fe  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  0000165a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000034b3  00000000  00000000  00001932  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000011a0  00000000  00000000  00004de5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001068  00000000  00000000  00005f85  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000884  00000000  00000000  00006ff0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000008e4  00000000  00000000  00007874  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000022ff  00000000  00000000  00008158  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000310  00000000  00000000  0000a457  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 38 00 	jmp	0x70	; 0x70 <__ctors_end>
       4:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
       8:	0c 94 4f 01 	jmp	0x29e	; 0x29e <__vector_2>
       c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      10:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      14:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      18:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      1c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      20:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      24:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      28:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      2c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      30:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      34:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      38:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      3c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      40:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      44:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      48:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      4c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      50:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      54:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      58:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      5c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      60:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      64:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      68:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>
      6c:	0c 94 55 00 	jmp	0xaa	; 0xaa <__bad_interrupt>

00000070 <__ctors_end>:
      70:	11 24       	eor	r1, r1
      72:	1f be       	out	0x3f, r1	; 63
      74:	cf ef       	ldi	r28, 0xFF	; 255
      76:	d4 e0       	ldi	r29, 0x04	; 4
      78:	de bf       	out	0x3e, r29	; 62
      7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
      7c:	12 e0       	ldi	r17, 0x02	; 2
      7e:	a0 e0       	ldi	r26, 0x00	; 0
      80:	b1 e0       	ldi	r27, 0x01	; 1
      82:	ea ea       	ldi	r30, 0xAA	; 170
      84:	f3 e1       	ldi	r31, 0x13	; 19
      86:	02 c0       	rjmp	.+4      	; 0x8c <__do_copy_data+0x10>
      88:	05 90       	lpm	r0, Z+
      8a:	0d 92       	st	X+, r0
      8c:	a0 3c       	cpi	r26, 0xC0	; 192
      8e:	b1 07       	cpc	r27, r17
      90:	d9 f7       	brne	.-10     	; 0x88 <__do_copy_data+0xc>

00000092 <__do_clear_bss>:
      92:	22 e0       	ldi	r18, 0x02	; 2
      94:	a0 ec       	ldi	r26, 0xC0	; 192
      96:	b2 e0       	ldi	r27, 0x02	; 2
      98:	01 c0       	rjmp	.+2      	; 0x9c <.do_clear_bss_start>

0000009a <.do_clear_bss_loop>:
      9a:	1d 92       	st	X+, r1

0000009c <.do_clear_bss_start>:
      9c:	ae 3c       	cpi	r26, 0xCE	; 206
      9e:	b2 07       	cpc	r27, r18
      a0:	e1 f7       	brne	.-8      	; 0x9a <.do_clear_bss_loop>
      a2:	0e 94 60 03 	call	0x6c0	; 0x6c0 <main>
      a6:	0c 94 d3 09 	jmp	0x13a6	; 0x13a6 <_exit>

000000aa <__bad_interrupt>:
      aa:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ae <ADC_read>:
      ae:	8d 5f       	subi	r24, 0xFD	; 253
      b0:	80 93 00 14 	sts	0x1400, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      b4:	82 e4       	ldi	r24, 0x42	; 66
      b6:	8a 95       	dec	r24
      b8:	f1 f7       	brne	.-4      	; 0xb6 <ADC_read+0x8>
      ba:	00 c0       	rjmp	.+0      	; 0xbc <ADC_read+0xe>
      bc:	80 91 00 14 	lds	r24, 0x1400
      c0:	90 e0       	ldi	r25, 0x00	; 0
      c2:	08 95       	ret

000000c4 <can_controller_reset>:

#define CAN_CS PB4

void can_controller_reset()
{
	PORTB &= ~(1<<CAN_CS); // Select CAN-controller
      c4:	c4 98       	cbi	0x18, 4	; 24
	spi_send(MCP_RESET);
      c6:	80 ec       	ldi	r24, 0xC0	; 192
      c8:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
	PORTB |= (1<<CAN_CS); // Deselect CAN-controller
      cc:	c4 9a       	sbi	0x18, 4	; 24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ce:	83 ec       	ldi	r24, 0xC3	; 195
      d0:	99 e0       	ldi	r25, 0x09	; 9
      d2:	01 97       	sbiw	r24, 0x01	; 1
      d4:	f1 f7       	brne	.-4      	; 0xd2 <can_controller_reset+0xe>
      d6:	00 c0       	rjmp	.+0      	; 0xd8 <can_controller_reset+0x14>
      d8:	00 00       	nop
      da:	08 95       	ret

000000dc <can_controller_read>:
	can_controller_write(MCP_TXB0SIDL, 0x00);	
    return 0;
}

uint8_t can_controller_read(uint8_t address)
{
      dc:	cf 93       	push	r28
      de:	c8 2f       	mov	r28, r24
	uint8_t result;

	PORTB &= ~(1<<CAN_CS); // Select CAN-controller
      e0:	c4 98       	cbi	0x18, 4	; 24

	spi_send(MCP_READ); // Send read instruction
      e2:	83 e0       	ldi	r24, 0x03	; 3
      e4:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
	spi_send(address); // Send address
      e8:	8c 2f       	mov	r24, r28
      ea:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
	result = spi_read(); // Read result
      ee:	0e 94 ce 03 	call	0x79c	; 0x79c <spi_read>

	PORTB |= (1<<CAN_CS); // Deselect CAN-controller
      f2:	c4 9a       	sbi	0x18, 4	; 24

	return result;
}
      f4:	cf 91       	pop	r28
      f6:	08 95       	ret

000000f8 <can_controller_request_to_send>:
	return (modestat & MODE_MASK);
}

void can_controller_request_to_send()
{
		PORTB &= ~(1<<CAN_CS);
      f8:	c4 98       	cbi	0x18, 4	; 24
		
		// The buffer types are MCP_RTS_TX0, MCP_RTS_TX1, MCP_RTS_TX2 and MCP_RTS_ALL
		spi_send(MCP_RTS_TX0);
      fa:	81 e8       	ldi	r24, 0x81	; 129
      fc:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>

		PORTB |= ~(1<<CAN_CS);
     100:	88 b3       	in	r24, 0x18	; 24
     102:	8f 6e       	ori	r24, 0xEF	; 239
     104:	88 bb       	out	0x18, r24	; 24
     106:	08 95       	ret

00000108 <can_controller_bit_modify>:
}

void can_controller_bit_modify(uint8_t address, uint8_t mask, uint8_t data)
{
     108:	1f 93       	push	r17
     10a:	cf 93       	push	r28
     10c:	df 93       	push	r29
     10e:	18 2f       	mov	r17, r24
     110:	d6 2f       	mov	r29, r22
     112:	c4 2f       	mov	r28, r20
		PORTB &= ~(1<<CAN_CS); // Select CAN-controller
     114:	c4 98       	cbi	0x18, 4	; 24

		spi_send(MCP_BITMOD); // Send read instruction
     116:	85 e0       	ldi	r24, 0x05	; 5
     118:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
		spi_send(address); // Send address
     11c:	81 2f       	mov	r24, r17
     11e:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
		spi_send(mask); // Send mask,
     122:	8d 2f       	mov	r24, r29
     124:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
		spi_send(data); // Send data
     128:	8c 2f       	mov	r24, r28
     12a:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>

		PORTB |= (1<<CAN_CS); // Deselect CAN-controller
     12e:	c4 9a       	sbi	0x18, 4	; 24
}
     130:	df 91       	pop	r29
     132:	cf 91       	pop	r28
     134:	1f 91       	pop	r17
     136:	08 95       	ret

00000138 <can_controller_set_mode>:
}

uint8_t can_controller_set_mode(uint8_t mode)
{
	uint8_t modestat;
	can_controller_bit_modify(MCP_CANCTRL, MODE_MASK, mode);
     138:	48 2f       	mov	r20, r24
     13a:	60 ee       	ldi	r22, 0xE0	; 224
     13c:	8f e0       	ldi	r24, 0x0F	; 15
     13e:	0e 94 84 00 	call	0x108	; 0x108 <can_controller_bit_modify>
	modestat = can_controller_read(MCP_CANSTAT);
     142:	8e e0       	ldi	r24, 0x0E	; 14
     144:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
	return (modestat & MODE_MASK);
}
     148:	80 7e       	andi	r24, 0xE0	; 224
     14a:	08 95       	ret

0000014c <can_controller_write>:

	return status;
}

void can_controller_write(uint8_t address, uint8_t data)
{
     14c:	cf 93       	push	r28
     14e:	df 93       	push	r29
     150:	d8 2f       	mov	r29, r24
     152:	c6 2f       	mov	r28, r22
	PORTB &= ~(1<<CAN_CS); // Select CAN-controller
     154:	c4 98       	cbi	0x18, 4	; 24
	
	spi_send(MCP_WRITE);
     156:	82 e0       	ldi	r24, 0x02	; 2
     158:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
	spi_send(address);
     15c:	8d 2f       	mov	r24, r29
     15e:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>
	spi_send(data);
     162:	8c 2f       	mov	r24, r28
     164:	0e 94 cb 03 	call	0x796	; 0x796 <spi_send>

	PORTB |= (1<<CAN_CS); // Deselect CAN-controller
     168:	c4 9a       	sbi	0x18, 4	; 24
}
     16a:	df 91       	pop	r29
     16c:	cf 91       	pop	r28
     16e:	08 95       	ret

00000170 <can_controller_init>:
uint8_t can_controller_init()
{
    uint8_t value;

    //spi_init(); // Initialize SPI
    can_controller_reset(); // Send reset-command
     170:	0e 94 62 00 	call	0xc4	; 0xc4 <can_controller_reset>
	

    // Self-test
    value = can_controller_read(MCP_CANSTAT);
     174:	8e e0       	ldi	r24, 0x0E	; 14
     176:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
    if ((value & MODE_MASK)  != MODE_CONFIG) 
     17a:	98 2f       	mov	r25, r24
     17c:	90 7e       	andi	r25, 0xE0	; 224
     17e:	90 38       	cpi	r25, 0x80	; 128
     180:	71 f0       	breq	.+28     	; 0x19e <can_controller_init+0x2e>
    {
        printf("%d can_controller is NOT in configuration mode after reset!\n\r", value);
     182:	1f 92       	push	r1
     184:	8f 93       	push	r24
     186:	86 e0       	ldi	r24, 0x06	; 6
     188:	91 e0       	ldi	r25, 0x01	; 1
     18a:	9f 93       	push	r25
     18c:	8f 93       	push	r24
     18e:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
        return 1;
     192:	0f 90       	pop	r0
     194:	0f 90       	pop	r0
     196:	0f 90       	pop	r0
     198:	0f 90       	pop	r0
     19a:	81 e0       	ldi	r24, 0x01	; 1
     19c:	08 95       	ret
    }
	
	//printf("mode value: %d\n\r", (value & MODE_MASK));
	
	//turn RXM1 and RXM0 to 11 to turn off filters and receive any messages
	can_controller_bit_modify(MCP_CANINTE, 0b11111111, 0b00000011);
     19e:	43 e0       	ldi	r20, 0x03	; 3
     1a0:	6f ef       	ldi	r22, 0xFF	; 255
     1a2:	8b e2       	ldi	r24, 0x2B	; 43
     1a4:	0e 94 84 00 	call	0x108	; 0x108 <can_controller_bit_modify>
	can_controller_bit_modify(MCP_RXB0CTRL, 0b01100100, 0b01100100);
     1a8:	44 e6       	ldi	r20, 0x64	; 100
     1aa:	64 e6       	ldi	r22, 0x64	; 100
     1ac:	80 e6       	ldi	r24, 0x60	; 96
     1ae:	0e 94 84 00 	call	0x108	; 0x108 <can_controller_bit_modify>
	//printf("RBX0CTRL: %02x\n\r", can_controller_read(MCP_RXB0CTRL));
	can_controller_bit_modify(MCP_RXB1CTRL, 0b01100000, 0b01100000);
     1b2:	40 e6       	ldi	r20, 0x60	; 96
     1b4:	60 e6       	ldi	r22, 0x60	; 96
     1b6:	80 e7       	ldi	r24, 0x70	; 112
     1b8:	0e 94 84 00 	call	0x108	; 0x108 <can_controller_bit_modify>
	//printf("RBX1CTRL: %02x\n\r", can_controller_read(MCP_RXB1CTRL));

    
	//Set lower ID reg to zero
	can_controller_write(MCP_TXB0SIDL, 0x00);	
     1bc:	60 e0       	ldi	r22, 0x00	; 0
     1be:	82 e3       	ldi	r24, 0x32	; 50
     1c0:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
    return 0;
     1c4:	80 e0       	ldi	r24, 0x00	; 0
}
     1c6:	08 95       	ret

000001c8 <can_init>:
}

void can_init ()
{
	//set loopback mode
	uint8_t mode = can_controller_set_mode(MODE_NORMAL);
     1c8:	80 e0       	ldi	r24, 0x00	; 0
     1ca:	0e 94 9c 00 	call	0x138	; 0x138 <can_controller_set_mode>
	if (mode != MODE_NORMAL)
     1ce:	88 23       	and	r24, r24
     1d0:	41 f0       	breq	.+16     	; 0x1e2 <can_init+0x1a>
	{
		printf("Could not set normal mode! I am sorry!\n\r");
     1d2:	83 e5       	ldi	r24, 0x53	; 83
     1d4:	91 e0       	ldi	r25, 0x01	; 1
     1d6:	9f 93       	push	r25
     1d8:	8f 93       	push	r24
     1da:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
     1de:	0f 90       	pop	r0
     1e0:	0f 90       	pop	r0
	//can_controller_bit_modify(MCP_CANINTE, MCP_RX_INT, MCP_RX_INT);
	//can_controller_write(MCP_CANINTE, MCP_RX_INT);
	
	// SET UP INTERRUPTION TO RECIEVE MESSAGE
	//DDRD &= ~(1<<PD3);
	cli();
     1e2:	f8 94       	cli
	MCUCR |= (1 << ISC11);
     1e4:	85 b7       	in	r24, 0x35	; 53
     1e6:	88 60       	ori	r24, 0x08	; 8
     1e8:	85 bf       	out	0x35, r24	; 53
	MCUCR &= ~(1 << ISC10);	//interrupt on the falling edge
     1ea:	85 b7       	in	r24, 0x35	; 53
     1ec:	8b 7f       	andi	r24, 0xFB	; 251
     1ee:	85 bf       	out	0x35, r24	; 53
	can_controller_write(MCP_CANINTF, 0x00);
     1f0:	60 e0       	ldi	r22, 0x00	; 0
     1f2:	8c e2       	ldi	r24, 0x2C	; 44
     1f4:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
	can_controller_write(MCP_EFLG, 0x00);
     1f8:	60 e0       	ldi	r22, 0x00	; 0
     1fa:	8d e2       	ldi	r24, 0x2D	; 45
     1fc:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
	GICR |= (1 << INT1);						//enable external interrupt INT1
     200:	8b b7       	in	r24, 0x3b	; 59
     202:	80 68       	ori	r24, 0x80	; 128
     204:	8b bf       	out	0x3b, r24	; 59
	sei();									//enable Global Interrupt
     206:	78 94       	sei
     208:	08 95       	ret

0000020a <can_send_msg>:
}

uint8_t can_send_msg(can_message* msg)
{
     20a:	0f 93       	push	r16
     20c:	1f 93       	push	r17
     20e:	cf 93       	push	r28
     210:	df 93       	push	r29
     212:	ec 01       	movw	r28, r24
	//writhe higher id
	can_controller_write(MCP_TXB0SIDH, msg->id);
     214:	68 81       	ld	r22, Y
     216:	81 e3       	ldi	r24, 0x31	; 49
     218:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
	
	// Define data length of message
	uint8_t data_length = msg->length;
     21c:	09 81       	ldd	r16, Y+1	; 0x01
	can_controller_write(MCP_TXB0DLC, msg->length);
     21e:	60 2f       	mov	r22, r16
     220:	85 e3       	ldi	r24, 0x35	; 53
     222:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
	
	// Write data bytes to transmit buffer
	uint8_t* data_bytes = msg->data;
     226:	22 96       	adiw	r28, 0x02	; 2
	for (uint8_t byte = 0; byte < data_length; byte++) {
     228:	00 23       	and	r16, r16
     22a:	49 f0       	breq	.+18     	; 0x23e <can_send_msg+0x34>
     22c:	0a 5c       	subi	r16, 0xCA	; 202
     22e:	16 e3       	ldi	r17, 0x36	; 54
		can_controller_write(MCP_TXB0Dm + byte, data_bytes[byte]);
     230:	69 91       	ld	r22, Y+
     232:	81 2f       	mov	r24, r17
     234:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
     238:	1f 5f       	subi	r17, 0xFF	; 255
	uint8_t data_length = msg->length;
	can_controller_write(MCP_TXB0DLC, msg->length);
	
	// Write data bytes to transmit buffer
	uint8_t* data_bytes = msg->data;
	for (uint8_t byte = 0; byte < data_length; byte++) {
     23a:	10 13       	cpse	r17, r16
     23c:	f9 cf       	rjmp	.-14     	; 0x230 <can_send_msg+0x26>
		can_controller_write(MCP_TXB0Dm + byte, data_bytes[byte]);
	}

	// Request to send message, send if successful
	can_controller_request_to_send();
     23e:	0e 94 7c 00 	call	0xf8	; 0xf8 <can_controller_request_to_send>
     242:	80 e0       	ldi	r24, 0x00	; 0
     244:	90 ef       	ldi	r25, 0xF0	; 240
     246:	01 97       	sbiw	r24, 0x01	; 1
     248:	f1 f7       	brne	.-4      	; 0x246 <can_send_msg+0x3c>
	// 	printf("MCP_CANINTE %02x\n\r", can_controller_read(MCP_CANINTE));
	// 	printf("CANINTF %02x\n\r", can_controller_read(MCP_CANINTF));
	// 	printf("EFLG %02x\n\r", can_controller_read(MCP_EFLG));
	// 	printf("MCP_RXB0CTRL %02x\n\r", can_controller_read(MCP_RXB0CTRL));
	
}
     24a:	df 91       	pop	r29
     24c:	cf 91       	pop	r28
     24e:	1f 91       	pop	r17
     250:	0f 91       	pop	r16
     252:	08 95       	ret

00000254 <can_recieve_msg>:

// CALLED WHEN  AN INTERRUPTION OCCURS
void can_recieve_msg(uint8_t buffer, can_message* msg)
{
     254:	0f 93       	push	r16
     256:	1f 93       	push	r17
     258:	cf 93       	push	r28
     25a:	df 93       	push	r29
     25c:	eb 01       	movw	r28, r22

	//READ RX BUFFER - save ID on RXBnSIDH to Message.id (2 TIMES)
	uint8_t id_high = can_controller_read(MCP_RXB0SIDH + buffer*16);
     25e:	18 2f       	mov	r17, r24
     260:	12 95       	swap	r17
     262:	10 7f       	andi	r17, 0xF0	; 240
     264:	81 e6       	ldi	r24, 0x61	; 97
     266:	81 0f       	add	r24, r17
     268:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
	uint8_t mask;


	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
     26c:	85 e6       	ldi	r24, 0x65	; 101
     26e:	81 0f       	add	r24, r17
     270:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
	mask = 0x0F;
	msg->length = (data_length & mask);
     274:	98 2f       	mov	r25, r24
     276:	9f 70       	andi	r25, 0x0F	; 15
     278:	99 83       	std	Y+1, r25	; 0x01

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
     27a:	88 23       	and	r24, r24
     27c:	59 f0       	breq	.+22     	; 0x294 <can_recieve_msg+0x40>
     27e:	1a 59       	subi	r17, 0x9A	; 154
     280:	22 96       	adiw	r28, 0x02	; 2
     282:	08 2f       	mov	r16, r24
     284:	01 0f       	add	r16, r17
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
     286:	81 2f       	mov	r24, r17
     288:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
     28c:	89 93       	st	Y+, r24
     28e:	1f 5f       	subi	r17, 0xFF	; 255
	uint8_t data_length = can_controller_read(MCP_RXB0DLC + buffer*16);
	mask = 0x0F;
	msg->length = (data_length & mask);

	//READ RX BUFFER - save DATA RXBnDm to Message.data (8 TIMES)
	for (uint8_t byte = 0; byte < data_length; byte++) {
     290:	10 13       	cpse	r17, r16
     292:	f9 cf       	rjmp	.-14     	; 0x286 <can_recieve_msg+0x32>
		msg->data[byte] = can_controller_read(MCP_RXB0Dm + buffer*16 + byte);
	}
	//can_controller_bit_modify(MCP_CANINTF, MCP_RX0IF, 0);
	// 	can_controller_write(MCP_CANINTF, 0x00);
	// 	can_controller_write(MCP_EFLG, 0x00);
}
     294:	df 91       	pop	r29
     296:	cf 91       	pop	r28
     298:	1f 91       	pop	r17
     29a:	0f 91       	pop	r16
     29c:	08 95       	ret

0000029e <__vector_2>:
#include "util.h"
#include "can_controller_driver.h"


ISR(INT1_vect)
{
     29e:	1f 92       	push	r1
     2a0:	0f 92       	push	r0
     2a2:	0f b6       	in	r0, 0x3f	; 63
     2a4:	0f 92       	push	r0
     2a6:	11 24       	eor	r1, r1
     2a8:	ff 92       	push	r15
     2aa:	0f 93       	push	r16
     2ac:	1f 93       	push	r17
     2ae:	2f 93       	push	r18
     2b0:	3f 93       	push	r19
     2b2:	4f 93       	push	r20
     2b4:	5f 93       	push	r21
     2b6:	6f 93       	push	r22
     2b8:	7f 93       	push	r23
     2ba:	8f 93       	push	r24
     2bc:	9f 93       	push	r25
     2be:	af 93       	push	r26
     2c0:	bf 93       	push	r27
     2c2:	cf 93       	push	r28
     2c4:	df 93       	push	r29
     2c6:	ef 93       	push	r30
     2c8:	ff 93       	push	r31
	cli();
     2ca:	f8 94       	cli
	can_message* msg = (can_message *) malloc(1*sizeof(can_message));
     2cc:	8a e0       	ldi	r24, 0x0A	; 10
     2ce:	90 e0       	ldi	r25, 0x00	; 0
     2d0:	0e 94 7b 05 	call	0xaf6	; 0xaf6 <malloc>
     2d4:	ec 01       	movw	r28, r24
	//CHECK WHICH BUFFER RECIEVED MESSAGE
	//printf("message INTERRUPTION recieved\n\r");
	//print(my_buf);
	uint8_t canInt = can_controller_read(MCP_CANINTF);
     2d6:	8c e2       	ldi	r24, 0x2C	; 44
     2d8:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
	if ((canInt & MCP_RX0IF) == MCP_RX0IF)
     2dc:	80 ff       	sbrs	r24, 0
     2de:	26 c0       	rjmp	.+76     	; 0x32c <__vector_2+0x8e>
	{
		can_recieve_msg(0, msg);
     2e0:	be 01       	movw	r22, r28
     2e2:	80 e0       	ldi	r24, 0x00	; 0
     2e4:	0e 94 2a 01 	call	0x254	; 0x254 <can_recieve_msg>
		
		printf("DATA ON RX0:\n\r");
     2e8:	8c e7       	ldi	r24, 0x7C	; 124
     2ea:	91 e0       	ldi	r25, 0x01	; 1
     2ec:	9f 93       	push	r25
     2ee:	8f 93       	push	r24
     2f0:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
		for (uint8_t byte = 0; byte < msg->length; byte++) {
     2f4:	0f 90       	pop	r0
     2f6:	0f 90       	pop	r0
     2f8:	89 81       	ldd	r24, Y+1	; 0x01
     2fa:	88 23       	and	r24, r24
     2fc:	09 f4       	brne	.+2      	; 0x300 <__vector_2+0x62>
     2fe:	4a c0       	rjmp	.+148    	; 0x394 <__vector_2+0xf6>
     300:	f1 2c       	mov	r15, r1
			printf("%d \n\r", msg->data[byte]);
     302:	0b e8       	ldi	r16, 0x8B	; 139
     304:	11 e0       	ldi	r17, 0x01	; 1
     306:	fe 01       	movw	r30, r28
     308:	ef 0d       	add	r30, r15
     30a:	f1 1d       	adc	r31, r1
     30c:	82 81       	ldd	r24, Z+2	; 0x02
     30e:	1f 92       	push	r1
     310:	8f 93       	push	r24
     312:	1f 93       	push	r17
     314:	0f 93       	push	r16
     316:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
	if ((canInt & MCP_RX0IF) == MCP_RX0IF)
	{
		can_recieve_msg(0, msg);
		
		printf("DATA ON RX0:\n\r");
		for (uint8_t byte = 0; byte < msg->length; byte++) {
     31a:	f3 94       	inc	r15
     31c:	0f 90       	pop	r0
     31e:	0f 90       	pop	r0
     320:	0f 90       	pop	r0
     322:	0f 90       	pop	r0
     324:	89 81       	ldd	r24, Y+1	; 0x01
     326:	f8 16       	cp	r15, r24
     328:	70 f3       	brcs	.-36     	; 0x306 <__vector_2+0x68>
     32a:	34 c0       	rjmp	.+104    	; 0x394 <__vector_2+0xf6>
			printf("%d \n\r", msg->data[byte]);
		}
		
	}else if ((canInt & MCP_RX1IF) == MCP_RX1IF)
     32c:	81 ff       	sbrs	r24, 1
     32e:	25 c0       	rjmp	.+74     	; 0x37a <__vector_2+0xdc>
	{
		can_recieve_msg(1, msg);
     330:	be 01       	movw	r22, r28
     332:	81 e0       	ldi	r24, 0x01	; 1
     334:	0e 94 2a 01 	call	0x254	; 0x254 <can_recieve_msg>

		printf("DATA ON RX1\n\r");
     338:	81 e9       	ldi	r24, 0x91	; 145
     33a:	91 e0       	ldi	r25, 0x01	; 1
     33c:	9f 93       	push	r25
     33e:	8f 93       	push	r24
     340:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
		for (uint8_t byte = 0; byte < msg->length; byte++) {
     344:	0f 90       	pop	r0
     346:	0f 90       	pop	r0
     348:	89 81       	ldd	r24, Y+1	; 0x01
     34a:	88 23       	and	r24, r24
     34c:	19 f1       	breq	.+70     	; 0x394 <__vector_2+0xf6>
     34e:	f1 2c       	mov	r15, r1
			printf("%d \n\r", msg->data[byte]);
     350:	0b e8       	ldi	r16, 0x8B	; 139
     352:	11 e0       	ldi	r17, 0x01	; 1
     354:	fe 01       	movw	r30, r28
     356:	ef 0d       	add	r30, r15
     358:	f1 1d       	adc	r31, r1
     35a:	82 81       	ldd	r24, Z+2	; 0x02
     35c:	1f 92       	push	r1
     35e:	8f 93       	push	r24
     360:	1f 93       	push	r17
     362:	0f 93       	push	r16
     364:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
	}else if ((canInt & MCP_RX1IF) == MCP_RX1IF)
	{
		can_recieve_msg(1, msg);

		printf("DATA ON RX1\n\r");
		for (uint8_t byte = 0; byte < msg->length; byte++) {
     368:	f3 94       	inc	r15
     36a:	0f 90       	pop	r0
     36c:	0f 90       	pop	r0
     36e:	0f 90       	pop	r0
     370:	0f 90       	pop	r0
     372:	89 81       	ldd	r24, Y+1	; 0x01
     374:	f8 16       	cp	r15, r24
     376:	70 f3       	brcs	.-36     	; 0x354 <__vector_2+0xb6>
     378:	0d c0       	rjmp	.+26     	; 0x394 <__vector_2+0xf6>
			printf("%d \n\r", msg->data[byte]);
		}
	}
	else
	{
		can_controller_write(MCP_CANINTF, 0x00);
     37a:	60 e0       	ldi	r22, 0x00	; 0
     37c:	8c e2       	ldi	r24, 0x2C	; 44
     37e:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
		//can_controller_write(MCP_EFLG, 0x00);
		free(msg);
     382:	ce 01       	movw	r24, r28
     384:	0e 94 13 06 	call	0xc26	; 0xc26 <free>
		can_controller_write(MCP_CANINTF, 0x00);
     388:	60 e0       	ldi	r22, 0x00	; 0
     38a:	8c e2       	ldi	r24, 0x2C	; 44
     38c:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
		sei();
     390:	78 94       	sei
		return;
     392:	3c c0       	rjmp	.+120    	; 0x40c <__vector_2+0x16e>
	}
	printf("before:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
     394:	8c e2       	ldi	r24, 0x2C	; 44
     396:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
     39a:	18 2f       	mov	r17, r24
     39c:	8d e2       	ldi	r24, 0x2D	; 45
     39e:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
     3a2:	1f 92       	push	r1
     3a4:	1f 93       	push	r17
     3a6:	1f 92       	push	r1
     3a8:	8f 93       	push	r24
     3aa:	8f e9       	ldi	r24, 0x9F	; 159
     3ac:	91 e0       	ldi	r25, 0x01	; 1
     3ae:	9f 93       	push	r25
     3b0:	8f 93       	push	r24
     3b2:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
	can_controller_write(MCP_CANINTF, 0x00);
     3b6:	60 e0       	ldi	r22, 0x00	; 0
     3b8:	8c e2       	ldi	r24, 0x2C	; 44
     3ba:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
	//can_controller_write(MCP_EFLG, 0x00);
	printf("aftah:MCP_EFLG=%2x\tMCPEFLG\tMCP_CANINTF=%2x\t\n\r",can_controller_read(MCP_EFLG), can_controller_read(MCP_CANINTF));
     3be:	8c e2       	ldi	r24, 0x2C	; 44
     3c0:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
     3c4:	18 2f       	mov	r17, r24
     3c6:	8d e2       	ldi	r24, 0x2D	; 45
     3c8:	0e 94 6e 00 	call	0xdc	; 0xdc <can_controller_read>
     3cc:	1f 92       	push	r1
     3ce:	1f 93       	push	r17
     3d0:	1f 92       	push	r1
     3d2:	8f 93       	push	r24
     3d4:	8e ec       	ldi	r24, 0xCE	; 206
     3d6:	91 e0       	ldi	r25, 0x01	; 1
     3d8:	9f 93       	push	r25
     3da:	8f 93       	push	r24
     3dc:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
	printf("===========================================\n\r");
     3e0:	8c ef       	ldi	r24, 0xFC	; 252
     3e2:	91 e0       	ldi	r25, 0x01	; 1
     3e4:	9f 93       	push	r25
     3e6:	8f 93       	push	r24
     3e8:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
	free(msg);
     3ec:	ce 01       	movw	r24, r28
     3ee:	0e 94 13 06 	call	0xc26	; 0xc26 <free>
	can_controller_write(MCP_CANINTF, 0x00);
     3f2:	60 e0       	ldi	r22, 0x00	; 0
     3f4:	8c e2       	ldi	r24, 0x2C	; 44
     3f6:	0e 94 a6 00 	call	0x14c	; 0x14c <can_controller_write>
	sei();
     3fa:	78 94       	sei
     3fc:	8d b7       	in	r24, 0x3d	; 61
     3fe:	9e b7       	in	r25, 0x3e	; 62
     400:	0e 96       	adiw	r24, 0x0e	; 14
     402:	0f b6       	in	r0, 0x3f	; 63
     404:	f8 94       	cli
     406:	9e bf       	out	0x3e, r25	; 62
     408:	0f be       	out	0x3f, r0	; 63
     40a:	8d bf       	out	0x3d, r24	; 61
}
     40c:	ff 91       	pop	r31
     40e:	ef 91       	pop	r30
     410:	df 91       	pop	r29
     412:	cf 91       	pop	r28
     414:	bf 91       	pop	r27
     416:	af 91       	pop	r26
     418:	9f 91       	pop	r25
     41a:	8f 91       	pop	r24
     41c:	7f 91       	pop	r23
     41e:	6f 91       	pop	r22
     420:	5f 91       	pop	r21
     422:	4f 91       	pop	r20
     424:	3f 91       	pop	r19
     426:	2f 91       	pop	r18
     428:	1f 91       	pop	r17
     42a:	0f 91       	pop	r16
     42c:	ff 90       	pop	r15
     42e:	0f 90       	pop	r0
     430:	0f be       	out	0x3f, r0	; 63
     432:	0f 90       	pop	r0
     434:	1f 90       	pop	r1
     436:	18 95       	reti

00000438 <joystick_init>:
static int x_middle_pos;
static int y_middle_pos;

void joystick_init()
{
	x_middle_pos = ADC_read(2);
     438:	82 e0       	ldi	r24, 0x02	; 2
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	0e 94 57 00 	call	0xae	; 0xae <ADC_read>
     440:	90 93 c3 02 	sts	0x02C3, r25
     444:	80 93 c2 02 	sts	0x02C2, r24
	y_middle_pos = ADC_read(1);
     448:	81 e0       	ldi	r24, 0x01	; 1
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	0e 94 57 00 	call	0xae	; 0xae <ADC_read>
     450:	90 93 c1 02 	sts	0x02C1, r25
     454:	80 93 c0 02 	sts	0x02C0, r24
     458:	08 95       	ret

0000045a <get_joystick_position>:
}

struct Position get_joystick_position()
{
     45a:	8f 92       	push	r8
     45c:	9f 92       	push	r9
     45e:	af 92       	push	r10
     460:	bf 92       	push	r11
     462:	cf 92       	push	r12
     464:	df 92       	push	r13
     466:	ef 92       	push	r14
     468:	ff 92       	push	r15
     46a:	cf 93       	push	r28
     46c:	df 93       	push	r29
	struct Position j_position;
	
	float x_step = (255.0 - x_middle_pos)/100.0;
     46e:	60 91 c2 02 	lds	r22, 0x02C2
     472:	70 91 c3 02 	lds	r23, 0x02C3
     476:	88 27       	eor	r24, r24
     478:	77 fd       	sbrc	r23, 7
     47a:	80 95       	com	r24
     47c:	98 2f       	mov	r25, r24
     47e:	0e 94 ef 04 	call	0x9de	; 0x9de <__floatsisf>
     482:	9b 01       	movw	r18, r22
     484:	ac 01       	movw	r20, r24
     486:	60 e0       	ldi	r22, 0x00	; 0
     488:	70 e0       	ldi	r23, 0x00	; 0
     48a:	8f e7       	ldi	r24, 0x7F	; 127
     48c:	93 e4       	ldi	r25, 0x43	; 67
     48e:	0e 94 ef 03 	call	0x7de	; 0x7de <__subsf3>
     492:	20 e0       	ldi	r18, 0x00	; 0
     494:	30 e0       	ldi	r19, 0x00	; 0
     496:	48 ec       	ldi	r20, 0xC8	; 200
     498:	52 e4       	ldi	r21, 0x42	; 66
     49a:	0e 94 54 04 	call	0x8a8	; 0x8a8 <__divsf3>
     49e:	4b 01       	movw	r8, r22
     4a0:	5c 01       	movw	r10, r24
	float y_step = (255.0 - y_middle_pos)/100.0;
     4a2:	60 91 c0 02 	lds	r22, 0x02C0
     4a6:	70 91 c1 02 	lds	r23, 0x02C1
     4aa:	88 27       	eor	r24, r24
     4ac:	77 fd       	sbrc	r23, 7
     4ae:	80 95       	com	r24
     4b0:	98 2f       	mov	r25, r24
     4b2:	0e 94 ef 04 	call	0x9de	; 0x9de <__floatsisf>
     4b6:	9b 01       	movw	r18, r22
     4b8:	ac 01       	movw	r20, r24
     4ba:	60 e0       	ldi	r22, 0x00	; 0
     4bc:	70 e0       	ldi	r23, 0x00	; 0
     4be:	8f e7       	ldi	r24, 0x7F	; 127
     4c0:	93 e4       	ldi	r25, 0x43	; 67
     4c2:	0e 94 ef 03 	call	0x7de	; 0x7de <__subsf3>
     4c6:	20 e0       	ldi	r18, 0x00	; 0
     4c8:	30 e0       	ldi	r19, 0x00	; 0
     4ca:	48 ec       	ldi	r20, 0xC8	; 200
     4cc:	52 e4       	ldi	r21, 0x42	; 66
     4ce:	0e 94 54 04 	call	0x8a8	; 0x8a8 <__divsf3>
     4d2:	6b 01       	movw	r12, r22
     4d4:	7c 01       	movw	r14, r24
	
	int x_range = ADC_read(2);
     4d6:	82 e0       	ldi	r24, 0x02	; 2
     4d8:	90 e0       	ldi	r25, 0x00	; 0
     4da:	0e 94 57 00 	call	0xae	; 0xae <ADC_read>
     4de:	ec 01       	movw	r28, r24
	int y_range = ADC_read(1);
     4e0:	81 e0       	ldi	r24, 0x01	; 1
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	0e 94 57 00 	call	0xae	; 0xae <ADC_read>

	j_position.x = (int) ((x_range - x_middle_pos)/x_step);
	j_position.y = (int) ((y_range - y_middle_pos)/y_step);
     4e8:	20 91 c0 02 	lds	r18, 0x02C0
     4ec:	30 91 c1 02 	lds	r19, 0x02C1
     4f0:	82 1b       	sub	r24, r18
     4f2:	93 0b       	sbc	r25, r19
     4f4:	bc 01       	movw	r22, r24
     4f6:	88 27       	eor	r24, r24
     4f8:	77 fd       	sbrc	r23, 7
     4fa:	80 95       	com	r24
     4fc:	98 2f       	mov	r25, r24
     4fe:	0e 94 ef 04 	call	0x9de	; 0x9de <__floatsisf>
     502:	a7 01       	movw	r20, r14
     504:	96 01       	movw	r18, r12
     506:	0e 94 54 04 	call	0x8a8	; 0x8a8 <__divsf3>
     50a:	0e 94 bc 04 	call	0x978	; 0x978 <__fixsfsi>
     50e:	6b 01       	movw	r12, r22
     510:	7c 01       	movw	r14, r24
	float y_step = (255.0 - y_middle_pos)/100.0;
	
	int x_range = ADC_read(2);
	int y_range = ADC_read(1);

	j_position.x = (int) ((x_range - x_middle_pos)/x_step);
     512:	80 91 c2 02 	lds	r24, 0x02C2
     516:	90 91 c3 02 	lds	r25, 0x02C3
     51a:	be 01       	movw	r22, r28
     51c:	68 1b       	sub	r22, r24
     51e:	79 0b       	sbc	r23, r25
     520:	88 27       	eor	r24, r24
     522:	77 fd       	sbrc	r23, 7
     524:	80 95       	com	r24
     526:	98 2f       	mov	r25, r24
     528:	0e 94 ef 04 	call	0x9de	; 0x9de <__floatsisf>
     52c:	a5 01       	movw	r20, r10
     52e:	94 01       	movw	r18, r8
     530:	0e 94 54 04 	call	0x8a8	; 0x8a8 <__divsf3>
     534:	0e 94 bc 04 	call	0x978	; 0x978 <__fixsfsi>
     538:	4b 01       	movw	r8, r22
     53a:	5c 01       	movw	r10, r24
	j_position.y = (int) ((y_range - y_middle_pos)/y_step);
	
	return j_position;
     53c:	b4 01       	movw	r22, r8
     53e:	c6 01       	movw	r24, r12
}
     540:	df 91       	pop	r29
     542:	cf 91       	pop	r28
     544:	ff 90       	pop	r15
     546:	ef 90       	pop	r14
     548:	df 90       	pop	r13
     54a:	cf 90       	pop	r12
     54c:	bf 90       	pop	r11
     54e:	af 90       	pop	r10
     550:	9f 90       	pop	r9
     552:	8f 90       	pop	r8
     554:	08 95       	ret

00000556 <get_joystick_direction>:

int get_joystick_direction(){
	struct Position j_pos;
	
	j_pos = get_joystick_position();
     556:	0e 94 2d 02 	call	0x45a	; 0x45a <get_joystick_position>
     55a:	9b 01       	movw	r18, r22
     55c:	ac 01       	movw	r20, r24
	
	if (j_pos.x >= -10 && j_pos.x <= 10 && j_pos.y >= -10 && j_pos.y <= 10)
     55e:	fb 01       	movw	r30, r22
     560:	3a 96       	adiw	r30, 0x0a	; 10
     562:	75 97       	sbiw	r30, 0x15	; 21
     564:	20 f4       	brcc	.+8      	; 0x56e <get_joystick_direction+0x18>
     566:	fc 01       	movw	r30, r24
     568:	3a 96       	adiw	r30, 0x0a	; 10
     56a:	75 97       	sbiw	r30, 0x15	; 21
     56c:	c8 f1       	brcs	.+114    	; 0x5e0 <get_joystick_direction+0x8a>
	{
		return NEUTRAL;
	} else if (j_pos.x < -10 && abs(j_pos.x) >= abs(j_pos.y))
     56e:	26 3f       	cpi	r18, 0xF6	; 246
     570:	ef ef       	ldi	r30, 0xFF	; 255
     572:	3e 07       	cpc	r19, r30
     574:	8c f4       	brge	.+34     	; 0x598 <get_joystick_direction+0x42>
     576:	db 01       	movw	r26, r22
     578:	33 23       	and	r19, r19
     57a:	24 f4       	brge	.+8      	; 0x584 <get_joystick_direction+0x2e>
     57c:	aa 27       	eor	r26, r26
     57e:	bb 27       	eor	r27, r27
     580:	a6 1b       	sub	r26, r22
     582:	b7 0b       	sbc	r27, r23
     584:	fc 01       	movw	r30, r24
     586:	55 23       	and	r21, r21
     588:	24 f4       	brge	.+8      	; 0x592 <get_joystick_direction+0x3c>
     58a:	ee 27       	eor	r30, r30
     58c:	ff 27       	eor	r31, r31
     58e:	e8 1b       	sub	r30, r24
     590:	f9 0b       	sbc	r31, r25
     592:	ae 17       	cp	r26, r30
     594:	bf 07       	cpc	r27, r31
     596:	3c f5       	brge	.+78     	; 0x5e6 <get_joystick_direction+0x90>
	{
		return LEFT;
	} else if (j_pos.x > 10 && j_pos.x >= abs(j_pos.y))
     598:	2b 30       	cpi	r18, 0x0B	; 11
     59a:	31 05       	cpc	r19, r1
     59c:	54 f0       	brlt	.+20     	; 0x5b2 <get_joystick_direction+0x5c>
     59e:	fc 01       	movw	r30, r24
     5a0:	55 23       	and	r21, r21
     5a2:	24 f4       	brge	.+8      	; 0x5ac <get_joystick_direction+0x56>
     5a4:	ee 27       	eor	r30, r30
     5a6:	ff 27       	eor	r31, r31
     5a8:	e8 1b       	sub	r30, r24
     5aa:	f9 0b       	sbc	r31, r25
     5ac:	2e 17       	cp	r18, r30
     5ae:	3f 07       	cpc	r19, r31
     5b0:	ec f4       	brge	.+58     	; 0x5ec <get_joystick_direction+0x96>
	{
		return RIGHT;
	} else if (j_pos.y < -10 && abs(j_pos.y) > abs(j_pos.x))
     5b2:	46 3f       	cpi	r20, 0xF6	; 246
     5b4:	5f 4f       	sbci	r21, 0xFF	; 255
     5b6:	ec f4       	brge	.+58     	; 0x5f2 <get_joystick_direction+0x9c>
     5b8:	ac 01       	movw	r20, r24
     5ba:	99 23       	and	r25, r25
     5bc:	24 f4       	brge	.+8      	; 0x5c6 <get_joystick_direction+0x70>
     5be:	44 27       	eor	r20, r20
     5c0:	55 27       	eor	r21, r21
     5c2:	48 1b       	sub	r20, r24
     5c4:	59 0b       	sbc	r21, r25
     5c6:	9b 01       	movw	r18, r22
     5c8:	77 23       	and	r23, r23
     5ca:	24 f4       	brge	.+8      	; 0x5d4 <get_joystick_direction+0x7e>
     5cc:	22 27       	eor	r18, r18
     5ce:	33 27       	eor	r19, r19
     5d0:	26 1b       	sub	r18, r22
     5d2:	37 0b       	sbc	r19, r23
     5d4:	24 17       	cp	r18, r20
     5d6:	35 07       	cpc	r19, r21
     5d8:	7c f0       	brlt	.+30     	; 0x5f8 <get_joystick_direction+0xa2>
	{
		return DOWN;
	}else 
	{
		return UP;
     5da:	83 e0       	ldi	r24, 0x03	; 3
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	08 95       	ret
	
	j_pos = get_joystick_position();
	
	if (j_pos.x >= -10 && j_pos.x <= 10 && j_pos.y >= -10 && j_pos.y <= 10)
	{
		return NEUTRAL;
     5e0:	80 e0       	ldi	r24, 0x00	; 0
     5e2:	90 e0       	ldi	r25, 0x00	; 0
     5e4:	08 95       	ret
	} else if (j_pos.x < -10 && abs(j_pos.x) >= abs(j_pos.y))
	{
		return LEFT;
     5e6:	81 e0       	ldi	r24, 0x01	; 1
     5e8:	90 e0       	ldi	r25, 0x00	; 0
     5ea:	08 95       	ret
	} else if (j_pos.x > 10 && j_pos.x >= abs(j_pos.y))
	{
		return RIGHT;
     5ec:	82 e0       	ldi	r24, 0x02	; 2
     5ee:	90 e0       	ldi	r25, 0x00	; 0
     5f0:	08 95       	ret
	} else if (j_pos.y < -10 && abs(j_pos.y) > abs(j_pos.x))
	{
		return DOWN;
	}else 
	{
		return UP;
     5f2:	83 e0       	ldi	r24, 0x03	; 3
     5f4:	90 e0       	ldi	r25, 0x00	; 0
     5f6:	08 95       	ret
	} else if (j_pos.x > 10 && j_pos.x >= abs(j_pos.y))
	{
		return RIGHT;
	} else if (j_pos.y < -10 && abs(j_pos.y) > abs(j_pos.x))
	{
		return DOWN;
     5f8:	84 e0       	ldi	r24, 0x04	; 4
     5fa:	90 e0       	ldi	r25, 0x00	; 0
	}else 
	{
		return UP;
	}
}
     5fc:	08 95       	ret

000005fe <get_left_slider>:

int get_left_slider()
{
	int range = ADC_read(3);
     5fe:	83 e0       	ldi	r24, 0x03	; 3
     600:	90 e0       	ldi	r25, 0x00	; 0
     602:	0e 94 57 00 	call	0xae	; 0xae <ADC_read>
	
	return (int) ((255 - range)/2.55);
     606:	6f ef       	ldi	r22, 0xFF	; 255
     608:	70 e0       	ldi	r23, 0x00	; 0
     60a:	68 1b       	sub	r22, r24
     60c:	79 0b       	sbc	r23, r25
     60e:	88 27       	eor	r24, r24
     610:	77 fd       	sbrc	r23, 7
     612:	80 95       	com	r24
     614:	98 2f       	mov	r25, r24
     616:	0e 94 ef 04 	call	0x9de	; 0x9de <__floatsisf>
     61a:	23 e3       	ldi	r18, 0x33	; 51
     61c:	33 e3       	ldi	r19, 0x33	; 51
     61e:	43 e2       	ldi	r20, 0x23	; 35
     620:	50 e4       	ldi	r21, 0x40	; 64
     622:	0e 94 54 04 	call	0x8a8	; 0x8a8 <__divsf3>
     626:	0e 94 bc 04 	call	0x978	; 0x978 <__fixsfsi>
}
     62a:	cb 01       	movw	r24, r22
     62c:	08 95       	ret

0000062e <get_right_slider>:

int get_right_slider()
{
	int range = ADC_read(4);
     62e:	84 e0       	ldi	r24, 0x04	; 4
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	0e 94 57 00 	call	0xae	; 0xae <ADC_read>
	
	return (int) (range/2.55);
     636:	bc 01       	movw	r22, r24
     638:	88 27       	eor	r24, r24
     63a:	77 fd       	sbrc	r23, 7
     63c:	80 95       	com	r24
     63e:	98 2f       	mov	r25, r24
     640:	0e 94 ef 04 	call	0x9de	; 0x9de <__floatsisf>
     644:	23 e3       	ldi	r18, 0x33	; 51
     646:	33 e3       	ldi	r19, 0x33	; 51
     648:	43 e2       	ldi	r20, 0x23	; 35
     64a:	50 e4       	ldi	r21, 0x40	; 64
     64c:	0e 94 54 04 	call	0x8a8	; 0x8a8 <__divsf3>
     650:	0e 94 bc 04 	call	0x978	; 0x978 <__fixsfsi>
}
     654:	cb 01       	movw	r24, r22
     656:	08 95       	ret

00000658 <test_send_joystick>:
		current_state = move_arrow(dir, current_state, &arrow_max, &arrow_pos);
	}
}

void test_send_joystick()
{
     658:	ef 92       	push	r14
     65a:	ff 92       	push	r15
     65c:	0f 93       	push	r16
     65e:	1f 93       	push	r17
     660:	cf 93       	push	r28
     662:	df 93       	push	r29
     664:	cd b7       	in	r28, 0x3d	; 61
     666:	de b7       	in	r29, 0x3e	; 62
     668:	2a 97       	sbiw	r28, 0x0a	; 10
     66a:	0f b6       	in	r0, 0x3f	; 63
     66c:	f8 94       	cli
     66e:	de bf       	out	0x3e, r29	; 62
     670:	0f be       	out	0x3f, r0	; 63
     672:	cd bf       	out	0x3d, r28	; 61
	struct Position j_pos;
	uint8_t sliderL;
	uint8_t sliderR = 0;
	
	j_pos = get_joystick_position();
     674:	0e 94 2d 02 	call	0x45a	; 0x45a <get_joystick_position>
     678:	e6 2e       	mov	r14, r22
     67a:	f8 2e       	mov	r15, r24
	sliderL = get_left_slider();
     67c:	0e 94 ff 02 	call	0x5fe	; 0x5fe <get_left_slider>
     680:	08 2f       	mov	r16, r24
	sliderR = get_right_slider();
     682:	0e 94 17 03 	call	0x62e	; 0x62e <get_right_slider>
     686:	18 2f       	mov	r17, r24
	enum direction dir = get_joystick_direction();
     688:	0e 94 ab 02 	call	0x556	; 0x556 <get_joystick_direction>
	
	can_message msg;
	msg.id = 1;
     68c:	91 e0       	ldi	r25, 0x01	; 1
     68e:	99 83       	std	Y+1, r25	; 0x01
	msg.data[0] = j_pos.x;
     690:	eb 82       	std	Y+3, r14	; 0x03
	msg.data[1] = j_pos.y;
     692:	fc 82       	std	Y+4, r15	; 0x04
	struct Position j_pos;
	uint8_t sliderL;
	uint8_t sliderR = 0;
	
	j_pos = get_joystick_position();
	sliderL = get_left_slider();
     694:	0d 83       	std	Y+5, r16	; 0x05
	sliderR = get_right_slider();
     696:	1e 83       	std	Y+6, r17	; 0x06
	enum direction dir = get_joystick_direction();
     698:	8f 83       	std	Y+7, r24	; 0x07
	msg.data[0] = j_pos.x;
	msg.data[1] = j_pos.y;
	msg.data[2] = sliderL;
	msg.data[3] = sliderR;
	msg.data[4] = dir;
	msg.length = 5;
     69a:	85 e0       	ldi	r24, 0x05	; 5
     69c:	8a 83       	std	Y+2, r24	; 0x02
	
	can_send_msg(&msg);
     69e:	ce 01       	movw	r24, r28
     6a0:	01 96       	adiw	r24, 0x01	; 1
     6a2:	0e 94 05 01 	call	0x20a	; 0x20a <can_send_msg>
}
     6a6:	2a 96       	adiw	r28, 0x0a	; 10
     6a8:	0f b6       	in	r0, 0x3f	; 63
     6aa:	f8 94       	cli
     6ac:	de bf       	out	0x3e, r29	; 62
     6ae:	0f be       	out	0x3f, r0	; 63
     6b0:	cd bf       	out	0x3d, r28	; 61
     6b2:	df 91       	pop	r29
     6b4:	cf 91       	pop	r28
     6b6:	1f 91       	pop	r17
     6b8:	0f 91       	pop	r16
     6ba:	ff 90       	pop	r15
     6bc:	ef 90       	pop	r14
     6be:	08 95       	ret

000006c0 <main>:

int main(void)
{
	// Initializations
	USART_Init(MYUBRR);
     6c0:	8f e1       	ldi	r24, 0x1F	; 31
     6c2:	90 e0       	ldi	r25, 0x00	; 0
     6c4:	0e 94 e2 03 	call	0x7c4	; 0x7c4 <USART_Init>
	SRAM_init();
     6c8:	0e 94 d3 03 	call	0x7a6	; 0x7a6 <SRAM_init>
	joystick_init();
     6cc:	0e 94 1c 02 	call	0x438	; 0x438 <joystick_init>
	oled_init();
     6d0:	0e 94 91 03 	call	0x722	; 0x722 <oled_init>
	spi_init();
     6d4:	0e 94 c8 03 	call	0x790	; 0x790 <spi_init>
	can_controller_init();
     6d8:	0e 94 b8 00 	call	0x170	; 0x170 <can_controller_init>
	can_init();
     6dc:	0e 94 e4 00 	call	0x1c8	; 0x1c8 <can_init>
	
	printf("START============================\n\r");
     6e0:	8f e8       	ldi	r24, 0x8F	; 143
     6e2:	92 e0       	ldi	r25, 0x02	; 2
     6e4:	9f 93       	push	r25
     6e6:	8f 93       	push	r24
     6e8:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
	
	//can_driver_test();
	
	
	uint8_t test = -100;
	printf("TESTE: %d\n\r",test);
     6ec:	1f 92       	push	r1
     6ee:	8c e9       	ldi	r24, 0x9C	; 156
     6f0:	8f 93       	push	r24
     6f2:	83 eb       	ldi	r24, 0xB3	; 179
     6f4:	92 e0       	ldi	r25, 0x02	; 2
     6f6:	9f 93       	push	r25
     6f8:	8f 93       	push	r24
     6fa:	0e 94 ed 06 	call	0xdda	; 0xdda <printf>
     6fe:	0f 90       	pop	r0
     700:	0f 90       	pop	r0
     702:	0f 90       	pop	r0
     704:	0f 90       	pop	r0
     706:	0f 90       	pop	r0
     708:	0f 90       	pop	r0
	
	while (1)
	{
		test_send_joystick();
     70a:	0e 94 2c 03 	call	0x658	; 0x658 <test_send_joystick>
     70e:	2f ef       	ldi	r18, 0xFF	; 255
     710:	8f ef       	ldi	r24, 0xFF	; 255
     712:	92 e0       	ldi	r25, 0x02	; 2
     714:	21 50       	subi	r18, 0x01	; 1
     716:	80 40       	sbci	r24, 0x00	; 0
     718:	90 40       	sbci	r25, 0x00	; 0
     71a:	e1 f7       	brne	.-8      	; 0x714 <main+0x54>
     71c:	00 c0       	rjmp	.+0      	; 0x71e <main+0x5e>
     71e:	00 c0       	rjmp	.+0      	; 0x720 <main+0x60>
     720:	f4 cf       	rjmp	.-24     	; 0x70a <main+0x4a>

00000722 <oled_init>:


void oled_write_cmd(unsigned char ins_c)
{
	volatile char *ext_oled = (char *) OLED_COMMAND_MEM; // OLED Command
	ext_oled[0] = ins_c;
     722:	e0 e0       	ldi	r30, 0x00	; 0
     724:	f0 e1       	ldi	r31, 0x10	; 16
     726:	8e ea       	ldi	r24, 0xAE	; 174
     728:	80 83       	st	Z, r24
     72a:	81 ea       	ldi	r24, 0xA1	; 161
     72c:	80 83       	st	Z, r24
     72e:	8a ed       	ldi	r24, 0xDA	; 218
     730:	80 83       	st	Z, r24
     732:	82 e1       	ldi	r24, 0x12	; 18
     734:	80 83       	st	Z, r24
     736:	88 ec       	ldi	r24, 0xC8	; 200
     738:	80 83       	st	Z, r24
     73a:	88 ea       	ldi	r24, 0xA8	; 168
     73c:	80 83       	st	Z, r24
     73e:	8f e3       	ldi	r24, 0x3F	; 63
     740:	80 83       	st	Z, r24
     742:	85 ed       	ldi	r24, 0xD5	; 213
     744:	80 83       	st	Z, r24
     746:	80 e8       	ldi	r24, 0x80	; 128
     748:	80 83       	st	Z, r24
     74a:	81 e8       	ldi	r24, 0x81	; 129
     74c:	80 83       	st	Z, r24
     74e:	80 e5       	ldi	r24, 0x50	; 80
     750:	80 83       	st	Z, r24
     752:	89 ed       	ldi	r24, 0xD9	; 217
     754:	80 83       	st	Z, r24
     756:	81 e2       	ldi	r24, 0x21	; 33
     758:	80 83       	st	Z, r24
     75a:	80 e2       	ldi	r24, 0x20	; 32
     75c:	80 83       	st	Z, r24
     75e:	10 82       	st	Z, r1
     760:	8b ed       	ldi	r24, 0xDB	; 219
     762:	80 83       	st	Z, r24
     764:	80 e3       	ldi	r24, 0x30	; 48
     766:	80 83       	st	Z, r24
     768:	8d ea       	ldi	r24, 0xAD	; 173
     76a:	80 83       	st	Z, r24
     76c:	10 82       	st	Z, r1
     76e:	84 ea       	ldi	r24, 0xA4	; 164
     770:	80 83       	st	Z, r24
     772:	86 ea       	ldi	r24, 0xA6	; 166
     774:	80 83       	st	Z, r24
     776:	8f ea       	ldi	r24, 0xAF	; 175
     778:	80 83       	st	Z, r24
     77a:	08 95       	ret

0000077c <SPI_MasterInit>:
//TODO - define for register bit (reusable code)

void SPI_MasterInit(void)
{
    /* Set MOSI, SCK output and SS all others input */
    DDRB = (1<<DDB5)|(1<<DDB7)|(1<<DDB4);
     77c:	80 eb       	ldi	r24, 0xB0	; 176
     77e:	87 bb       	out	0x17, r24	; 23
	
	//Set MISO as input 
	DDRB &= ~(1<<DDB6);
     780:	be 98       	cbi	0x17, 6	; 23
	
    /* Enable SPI, Master, set clock rate fck/16 */
    SPCR = (1<<SPE)|(1<<MSTR)|(1<<SPR0);
     782:	81 e5       	ldi	r24, 0x51	; 81
     784:	8d b9       	out	0x0d, r24	; 13
     786:	08 95       	ret

00000788 <SPI_MasterTransmit>:
}

void SPI_MasterTransmit(char cData)
{
    /* Start transmission */
    SPDR = cData;
     788:	8f b9       	out	0x0f, r24	; 15
    /* Wait for transmission complete */
    while(!(SPSR & (1<<SPIF)));
     78a:	77 9b       	sbis	0x0e, 7	; 14
     78c:	fe cf       	rjmp	.-4      	; 0x78a <SPI_MasterTransmit+0x2>
}
     78e:	08 95       	ret

00000790 <spi_init>:
// }


void spi_init()
{
	SPI_MasterInit();
     790:	0e 94 be 03 	call	0x77c	; 0x77c <SPI_MasterInit>
     794:	08 95       	ret

00000796 <spi_send>:
}

void spi_send(char data)
{
	SPI_MasterTransmit(data);	
     796:	0e 94 c4 03 	call	0x788	; 0x788 <SPI_MasterTransmit>
     79a:	08 95       	ret

0000079c <spi_read>:
	
}

char spi_read()
{
	SPI_MasterTransmit(0x00);
     79c:	80 e0       	ldi	r24, 0x00	; 0
     79e:	0e 94 c4 03 	call	0x788	; 0x788 <SPI_MasterTransmit>
	return SPDR;
     7a2:	8f b1       	in	r24, 0x0f	; 15
}
     7a4:	08 95       	ret

000007a6 <SRAM_init>:
     7a6:	85 b7       	in	r24, 0x35	; 53
     7a8:	80 68       	ori	r24, 0x80	; 128
     7aa:	85 bf       	out	0x35, r24	; 53
     7ac:	80 b7       	in	r24, 0x30	; 48
     7ae:	80 62       	ori	r24, 0x20	; 32
     7b0:	80 bf       	out	0x30, r24	; 48
     7b2:	08 95       	ret

000007b4 <USART_Transmit>:
}

void USART_Transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while ( !( UCSR0A & (1<<UDRE0)) );
     7b4:	5d 9b       	sbis	0x0b, 5	; 11
     7b6:	fe cf       	rjmp	.-4      	; 0x7b4 <USART_Transmit>
	/* Put data into buffer, sends the data */
	UDR0 = data;
     7b8:	8c b9       	out	0x0c, r24	; 12
     7ba:	08 95       	ret

000007bc <USART_Receive>:
}

unsigned char USART_Receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & (1<<RXC0)) )
     7bc:	5f 9b       	sbis	0x0b, 7	; 11
     7be:	fe cf       	rjmp	.-4      	; 0x7bc <USART_Receive>
	;
	/* Get and return received data from buffer */
	return UDR0;
     7c0:	8c b1       	in	r24, 0x0c	; 12
}
     7c2:	08 95       	ret

000007c4 <USART_Init>:
#include "avr/io.h"

void USART_Init(unsigned int ubrr)
{
	/* Set baud rate */
	UBRR0H = (unsigned char) (ubrr >> 8);
     7c4:	90 bd       	out	0x20, r25	; 32
	UBRR0L = (unsigned char) ubrr;
     7c6:	89 b9       	out	0x09, r24	; 9
	
	/* Enable receiver and transmitter */
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
     7c8:	88 e1       	ldi	r24, 0x18	; 24
     7ca:	8a b9       	out	0x0a, r24	; 10
	
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << URSEL0) | (1 << USBS0)|(3 << UCSZ00);
     7cc:	8e e8       	ldi	r24, 0x8E	; 142
     7ce:	80 bd       	out	0x20, r24	; 32
	
	fdevopen(USART_Transmit, USART_Receive);
     7d0:	6e ed       	ldi	r22, 0xDE	; 222
     7d2:	73 e0       	ldi	r23, 0x03	; 3
     7d4:	8a ed       	ldi	r24, 0xDA	; 218
     7d6:	93 e0       	ldi	r25, 0x03	; 3
     7d8:	0e 94 a2 06 	call	0xd44	; 0xd44 <fdevopen>
     7dc:	08 95       	ret

000007de <__subsf3>:
     7de:	50 58       	subi	r21, 0x80	; 128

000007e0 <__addsf3>:
     7e0:	bb 27       	eor	r27, r27
     7e2:	aa 27       	eor	r26, r26
     7e4:	0e d0       	rcall	.+28     	; 0x802 <__addsf3x>
     7e6:	4d c1       	rjmp	.+666    	; 0xa82 <__fp_round>
     7e8:	3e d1       	rcall	.+636    	; 0xa66 <__fp_pscA>
     7ea:	30 f0       	brcs	.+12     	; 0x7f8 <__addsf3+0x18>
     7ec:	43 d1       	rcall	.+646    	; 0xa74 <__fp_pscB>
     7ee:	20 f0       	brcs	.+8      	; 0x7f8 <__addsf3+0x18>
     7f0:	31 f4       	brne	.+12     	; 0x7fe <__addsf3+0x1e>
     7f2:	9f 3f       	cpi	r25, 0xFF	; 255
     7f4:	11 f4       	brne	.+4      	; 0x7fa <__addsf3+0x1a>
     7f6:	1e f4       	brtc	.+6      	; 0x7fe <__addsf3+0x1e>
     7f8:	33 c1       	rjmp	.+614    	; 0xa60 <__fp_nan>
     7fa:	0e f4       	brtc	.+2      	; 0x7fe <__addsf3+0x1e>
     7fc:	e0 95       	com	r30
     7fe:	e7 fb       	bst	r30, 7
     800:	29 c1       	rjmp	.+594    	; 0xa54 <__fp_inf>

00000802 <__addsf3x>:
     802:	e9 2f       	mov	r30, r25
     804:	4f d1       	rcall	.+670    	; 0xaa4 <__fp_split3>
     806:	80 f3       	brcs	.-32     	; 0x7e8 <__addsf3+0x8>
     808:	ba 17       	cp	r27, r26
     80a:	62 07       	cpc	r22, r18
     80c:	73 07       	cpc	r23, r19
     80e:	84 07       	cpc	r24, r20
     810:	95 07       	cpc	r25, r21
     812:	18 f0       	brcs	.+6      	; 0x81a <__addsf3x+0x18>
     814:	71 f4       	brne	.+28     	; 0x832 <__addsf3x+0x30>
     816:	9e f5       	brtc	.+102    	; 0x87e <__addsf3x+0x7c>
     818:	67 c1       	rjmp	.+718    	; 0xae8 <__fp_zero>
     81a:	0e f4       	brtc	.+2      	; 0x81e <__addsf3x+0x1c>
     81c:	e0 95       	com	r30
     81e:	0b 2e       	mov	r0, r27
     820:	ba 2f       	mov	r27, r26
     822:	a0 2d       	mov	r26, r0
     824:	0b 01       	movw	r0, r22
     826:	b9 01       	movw	r22, r18
     828:	90 01       	movw	r18, r0
     82a:	0c 01       	movw	r0, r24
     82c:	ca 01       	movw	r24, r20
     82e:	a0 01       	movw	r20, r0
     830:	11 24       	eor	r1, r1
     832:	ff 27       	eor	r31, r31
     834:	59 1b       	sub	r21, r25
     836:	99 f0       	breq	.+38     	; 0x85e <__addsf3x+0x5c>
     838:	59 3f       	cpi	r21, 0xF9	; 249
     83a:	50 f4       	brcc	.+20     	; 0x850 <__addsf3x+0x4e>
     83c:	50 3e       	cpi	r21, 0xE0	; 224
     83e:	68 f1       	brcs	.+90     	; 0x89a <__addsf3x+0x98>
     840:	1a 16       	cp	r1, r26
     842:	f0 40       	sbci	r31, 0x00	; 0
     844:	a2 2f       	mov	r26, r18
     846:	23 2f       	mov	r18, r19
     848:	34 2f       	mov	r19, r20
     84a:	44 27       	eor	r20, r20
     84c:	58 5f       	subi	r21, 0xF8	; 248
     84e:	f3 cf       	rjmp	.-26     	; 0x836 <__addsf3x+0x34>
     850:	46 95       	lsr	r20
     852:	37 95       	ror	r19
     854:	27 95       	ror	r18
     856:	a7 95       	ror	r26
     858:	f0 40       	sbci	r31, 0x00	; 0
     85a:	53 95       	inc	r21
     85c:	c9 f7       	brne	.-14     	; 0x850 <__addsf3x+0x4e>
     85e:	7e f4       	brtc	.+30     	; 0x87e <__addsf3x+0x7c>
     860:	1f 16       	cp	r1, r31
     862:	ba 0b       	sbc	r27, r26
     864:	62 0b       	sbc	r22, r18
     866:	73 0b       	sbc	r23, r19
     868:	84 0b       	sbc	r24, r20
     86a:	ba f0       	brmi	.+46     	; 0x89a <__addsf3x+0x98>
     86c:	91 50       	subi	r25, 0x01	; 1
     86e:	a1 f0       	breq	.+40     	; 0x898 <__addsf3x+0x96>
     870:	ff 0f       	add	r31, r31
     872:	bb 1f       	adc	r27, r27
     874:	66 1f       	adc	r22, r22
     876:	77 1f       	adc	r23, r23
     878:	88 1f       	adc	r24, r24
     87a:	c2 f7       	brpl	.-16     	; 0x86c <__addsf3x+0x6a>
     87c:	0e c0       	rjmp	.+28     	; 0x89a <__addsf3x+0x98>
     87e:	ba 0f       	add	r27, r26
     880:	62 1f       	adc	r22, r18
     882:	73 1f       	adc	r23, r19
     884:	84 1f       	adc	r24, r20
     886:	48 f4       	brcc	.+18     	; 0x89a <__addsf3x+0x98>
     888:	87 95       	ror	r24
     88a:	77 95       	ror	r23
     88c:	67 95       	ror	r22
     88e:	b7 95       	ror	r27
     890:	f7 95       	ror	r31
     892:	9e 3f       	cpi	r25, 0xFE	; 254
     894:	08 f0       	brcs	.+2      	; 0x898 <__addsf3x+0x96>
     896:	b3 cf       	rjmp	.-154    	; 0x7fe <__addsf3+0x1e>
     898:	93 95       	inc	r25
     89a:	88 0f       	add	r24, r24
     89c:	08 f0       	brcs	.+2      	; 0x8a0 <__addsf3x+0x9e>
     89e:	99 27       	eor	r25, r25
     8a0:	ee 0f       	add	r30, r30
     8a2:	97 95       	ror	r25
     8a4:	87 95       	ror	r24
     8a6:	08 95       	ret

000008a8 <__divsf3>:
     8a8:	0c d0       	rcall	.+24     	; 0x8c2 <__divsf3x>
     8aa:	eb c0       	rjmp	.+470    	; 0xa82 <__fp_round>
     8ac:	e3 d0       	rcall	.+454    	; 0xa74 <__fp_pscB>
     8ae:	40 f0       	brcs	.+16     	; 0x8c0 <__divsf3+0x18>
     8b0:	da d0       	rcall	.+436    	; 0xa66 <__fp_pscA>
     8b2:	30 f0       	brcs	.+12     	; 0x8c0 <__divsf3+0x18>
     8b4:	21 f4       	brne	.+8      	; 0x8be <__divsf3+0x16>
     8b6:	5f 3f       	cpi	r21, 0xFF	; 255
     8b8:	19 f0       	breq	.+6      	; 0x8c0 <__divsf3+0x18>
     8ba:	cc c0       	rjmp	.+408    	; 0xa54 <__fp_inf>
     8bc:	51 11       	cpse	r21, r1
     8be:	15 c1       	rjmp	.+554    	; 0xaea <__fp_szero>
     8c0:	cf c0       	rjmp	.+414    	; 0xa60 <__fp_nan>

000008c2 <__divsf3x>:
     8c2:	f0 d0       	rcall	.+480    	; 0xaa4 <__fp_split3>
     8c4:	98 f3       	brcs	.-26     	; 0x8ac <__divsf3+0x4>

000008c6 <__divsf3_pse>:
     8c6:	99 23       	and	r25, r25
     8c8:	c9 f3       	breq	.-14     	; 0x8bc <__divsf3+0x14>
     8ca:	55 23       	and	r21, r21
     8cc:	b1 f3       	breq	.-20     	; 0x8ba <__divsf3+0x12>
     8ce:	95 1b       	sub	r25, r21
     8d0:	55 0b       	sbc	r21, r21
     8d2:	bb 27       	eor	r27, r27
     8d4:	aa 27       	eor	r26, r26
     8d6:	62 17       	cp	r22, r18
     8d8:	73 07       	cpc	r23, r19
     8da:	84 07       	cpc	r24, r20
     8dc:	38 f0       	brcs	.+14     	; 0x8ec <__divsf3_pse+0x26>
     8de:	9f 5f       	subi	r25, 0xFF	; 255
     8e0:	5f 4f       	sbci	r21, 0xFF	; 255
     8e2:	22 0f       	add	r18, r18
     8e4:	33 1f       	adc	r19, r19
     8e6:	44 1f       	adc	r20, r20
     8e8:	aa 1f       	adc	r26, r26
     8ea:	a9 f3       	breq	.-22     	; 0x8d6 <__divsf3_pse+0x10>
     8ec:	33 d0       	rcall	.+102    	; 0x954 <__divsf3_pse+0x8e>
     8ee:	0e 2e       	mov	r0, r30
     8f0:	3a f0       	brmi	.+14     	; 0x900 <__divsf3_pse+0x3a>
     8f2:	e0 e8       	ldi	r30, 0x80	; 128
     8f4:	30 d0       	rcall	.+96     	; 0x956 <__divsf3_pse+0x90>
     8f6:	91 50       	subi	r25, 0x01	; 1
     8f8:	50 40       	sbci	r21, 0x00	; 0
     8fa:	e6 95       	lsr	r30
     8fc:	00 1c       	adc	r0, r0
     8fe:	ca f7       	brpl	.-14     	; 0x8f2 <__divsf3_pse+0x2c>
     900:	29 d0       	rcall	.+82     	; 0x954 <__divsf3_pse+0x8e>
     902:	fe 2f       	mov	r31, r30
     904:	27 d0       	rcall	.+78     	; 0x954 <__divsf3_pse+0x8e>
     906:	66 0f       	add	r22, r22
     908:	77 1f       	adc	r23, r23
     90a:	88 1f       	adc	r24, r24
     90c:	bb 1f       	adc	r27, r27
     90e:	26 17       	cp	r18, r22
     910:	37 07       	cpc	r19, r23
     912:	48 07       	cpc	r20, r24
     914:	ab 07       	cpc	r26, r27
     916:	b0 e8       	ldi	r27, 0x80	; 128
     918:	09 f0       	breq	.+2      	; 0x91c <__divsf3_pse+0x56>
     91a:	bb 0b       	sbc	r27, r27
     91c:	80 2d       	mov	r24, r0
     91e:	bf 01       	movw	r22, r30
     920:	ff 27       	eor	r31, r31
     922:	93 58       	subi	r25, 0x83	; 131
     924:	5f 4f       	sbci	r21, 0xFF	; 255
     926:	2a f0       	brmi	.+10     	; 0x932 <__divsf3_pse+0x6c>
     928:	9e 3f       	cpi	r25, 0xFE	; 254
     92a:	51 05       	cpc	r21, r1
     92c:	68 f0       	brcs	.+26     	; 0x948 <__divsf3_pse+0x82>
     92e:	92 c0       	rjmp	.+292    	; 0xa54 <__fp_inf>
     930:	dc c0       	rjmp	.+440    	; 0xaea <__fp_szero>
     932:	5f 3f       	cpi	r21, 0xFF	; 255
     934:	ec f3       	brlt	.-6      	; 0x930 <__divsf3_pse+0x6a>
     936:	98 3e       	cpi	r25, 0xE8	; 232
     938:	dc f3       	brlt	.-10     	; 0x930 <__divsf3_pse+0x6a>
     93a:	86 95       	lsr	r24
     93c:	77 95       	ror	r23
     93e:	67 95       	ror	r22
     940:	b7 95       	ror	r27
     942:	f7 95       	ror	r31
     944:	9f 5f       	subi	r25, 0xFF	; 255
     946:	c9 f7       	brne	.-14     	; 0x93a <__divsf3_pse+0x74>
     948:	88 0f       	add	r24, r24
     94a:	91 1d       	adc	r25, r1
     94c:	96 95       	lsr	r25
     94e:	87 95       	ror	r24
     950:	97 f9       	bld	r25, 7
     952:	08 95       	ret
     954:	e1 e0       	ldi	r30, 0x01	; 1
     956:	66 0f       	add	r22, r22
     958:	77 1f       	adc	r23, r23
     95a:	88 1f       	adc	r24, r24
     95c:	bb 1f       	adc	r27, r27
     95e:	62 17       	cp	r22, r18
     960:	73 07       	cpc	r23, r19
     962:	84 07       	cpc	r24, r20
     964:	ba 07       	cpc	r27, r26
     966:	20 f0       	brcs	.+8      	; 0x970 <__divsf3_pse+0xaa>
     968:	62 1b       	sub	r22, r18
     96a:	73 0b       	sbc	r23, r19
     96c:	84 0b       	sbc	r24, r20
     96e:	ba 0b       	sbc	r27, r26
     970:	ee 1f       	adc	r30, r30
     972:	88 f7       	brcc	.-30     	; 0x956 <__divsf3_pse+0x90>
     974:	e0 95       	com	r30
     976:	08 95       	ret

00000978 <__fixsfsi>:
     978:	04 d0       	rcall	.+8      	; 0x982 <__fixunssfsi>
     97a:	68 94       	set
     97c:	b1 11       	cpse	r27, r1
     97e:	b5 c0       	rjmp	.+362    	; 0xaea <__fp_szero>
     980:	08 95       	ret

00000982 <__fixunssfsi>:
     982:	98 d0       	rcall	.+304    	; 0xab4 <__fp_splitA>
     984:	88 f0       	brcs	.+34     	; 0x9a8 <__fixunssfsi+0x26>
     986:	9f 57       	subi	r25, 0x7F	; 127
     988:	90 f0       	brcs	.+36     	; 0x9ae <__fixunssfsi+0x2c>
     98a:	b9 2f       	mov	r27, r25
     98c:	99 27       	eor	r25, r25
     98e:	b7 51       	subi	r27, 0x17	; 23
     990:	a0 f0       	brcs	.+40     	; 0x9ba <__fixunssfsi+0x38>
     992:	d1 f0       	breq	.+52     	; 0x9c8 <__fixunssfsi+0x46>
     994:	66 0f       	add	r22, r22
     996:	77 1f       	adc	r23, r23
     998:	88 1f       	adc	r24, r24
     99a:	99 1f       	adc	r25, r25
     99c:	1a f0       	brmi	.+6      	; 0x9a4 <__fixunssfsi+0x22>
     99e:	ba 95       	dec	r27
     9a0:	c9 f7       	brne	.-14     	; 0x994 <__fixunssfsi+0x12>
     9a2:	12 c0       	rjmp	.+36     	; 0x9c8 <__fixunssfsi+0x46>
     9a4:	b1 30       	cpi	r27, 0x01	; 1
     9a6:	81 f0       	breq	.+32     	; 0x9c8 <__fixunssfsi+0x46>
     9a8:	9f d0       	rcall	.+318    	; 0xae8 <__fp_zero>
     9aa:	b1 e0       	ldi	r27, 0x01	; 1
     9ac:	08 95       	ret
     9ae:	9c c0       	rjmp	.+312    	; 0xae8 <__fp_zero>
     9b0:	67 2f       	mov	r22, r23
     9b2:	78 2f       	mov	r23, r24
     9b4:	88 27       	eor	r24, r24
     9b6:	b8 5f       	subi	r27, 0xF8	; 248
     9b8:	39 f0       	breq	.+14     	; 0x9c8 <__fixunssfsi+0x46>
     9ba:	b9 3f       	cpi	r27, 0xF9	; 249
     9bc:	cc f3       	brlt	.-14     	; 0x9b0 <__fixunssfsi+0x2e>
     9be:	86 95       	lsr	r24
     9c0:	77 95       	ror	r23
     9c2:	67 95       	ror	r22
     9c4:	b3 95       	inc	r27
     9c6:	d9 f7       	brne	.-10     	; 0x9be <__fixunssfsi+0x3c>
     9c8:	3e f4       	brtc	.+14     	; 0x9d8 <__fixunssfsi+0x56>
     9ca:	90 95       	com	r25
     9cc:	80 95       	com	r24
     9ce:	70 95       	com	r23
     9d0:	61 95       	neg	r22
     9d2:	7f 4f       	sbci	r23, 0xFF	; 255
     9d4:	8f 4f       	sbci	r24, 0xFF	; 255
     9d6:	9f 4f       	sbci	r25, 0xFF	; 255
     9d8:	08 95       	ret

000009da <__floatunsisf>:
     9da:	e8 94       	clt
     9dc:	09 c0       	rjmp	.+18     	; 0x9f0 <__floatsisf+0x12>

000009de <__floatsisf>:
     9de:	97 fb       	bst	r25, 7
     9e0:	3e f4       	brtc	.+14     	; 0x9f0 <__floatsisf+0x12>
     9e2:	90 95       	com	r25
     9e4:	80 95       	com	r24
     9e6:	70 95       	com	r23
     9e8:	61 95       	neg	r22
     9ea:	7f 4f       	sbci	r23, 0xFF	; 255
     9ec:	8f 4f       	sbci	r24, 0xFF	; 255
     9ee:	9f 4f       	sbci	r25, 0xFF	; 255
     9f0:	99 23       	and	r25, r25
     9f2:	a9 f0       	breq	.+42     	; 0xa1e <__floatsisf+0x40>
     9f4:	f9 2f       	mov	r31, r25
     9f6:	96 e9       	ldi	r25, 0x96	; 150
     9f8:	bb 27       	eor	r27, r27
     9fa:	93 95       	inc	r25
     9fc:	f6 95       	lsr	r31
     9fe:	87 95       	ror	r24
     a00:	77 95       	ror	r23
     a02:	67 95       	ror	r22
     a04:	b7 95       	ror	r27
     a06:	f1 11       	cpse	r31, r1
     a08:	f8 cf       	rjmp	.-16     	; 0x9fa <__floatsisf+0x1c>
     a0a:	fa f4       	brpl	.+62     	; 0xa4a <__floatsisf+0x6c>
     a0c:	bb 0f       	add	r27, r27
     a0e:	11 f4       	brne	.+4      	; 0xa14 <__floatsisf+0x36>
     a10:	60 ff       	sbrs	r22, 0
     a12:	1b c0       	rjmp	.+54     	; 0xa4a <__floatsisf+0x6c>
     a14:	6f 5f       	subi	r22, 0xFF	; 255
     a16:	7f 4f       	sbci	r23, 0xFF	; 255
     a18:	8f 4f       	sbci	r24, 0xFF	; 255
     a1a:	9f 4f       	sbci	r25, 0xFF	; 255
     a1c:	16 c0       	rjmp	.+44     	; 0xa4a <__floatsisf+0x6c>
     a1e:	88 23       	and	r24, r24
     a20:	11 f0       	breq	.+4      	; 0xa26 <__floatsisf+0x48>
     a22:	96 e9       	ldi	r25, 0x96	; 150
     a24:	11 c0       	rjmp	.+34     	; 0xa48 <__floatsisf+0x6a>
     a26:	77 23       	and	r23, r23
     a28:	21 f0       	breq	.+8      	; 0xa32 <__floatsisf+0x54>
     a2a:	9e e8       	ldi	r25, 0x8E	; 142
     a2c:	87 2f       	mov	r24, r23
     a2e:	76 2f       	mov	r23, r22
     a30:	05 c0       	rjmp	.+10     	; 0xa3c <__floatsisf+0x5e>
     a32:	66 23       	and	r22, r22
     a34:	71 f0       	breq	.+28     	; 0xa52 <__floatsisf+0x74>
     a36:	96 e8       	ldi	r25, 0x86	; 134
     a38:	86 2f       	mov	r24, r22
     a3a:	70 e0       	ldi	r23, 0x00	; 0
     a3c:	60 e0       	ldi	r22, 0x00	; 0
     a3e:	2a f0       	brmi	.+10     	; 0xa4a <__floatsisf+0x6c>
     a40:	9a 95       	dec	r25
     a42:	66 0f       	add	r22, r22
     a44:	77 1f       	adc	r23, r23
     a46:	88 1f       	adc	r24, r24
     a48:	da f7       	brpl	.-10     	; 0xa40 <__floatsisf+0x62>
     a4a:	88 0f       	add	r24, r24
     a4c:	96 95       	lsr	r25
     a4e:	87 95       	ror	r24
     a50:	97 f9       	bld	r25, 7
     a52:	08 95       	ret

00000a54 <__fp_inf>:
     a54:	97 f9       	bld	r25, 7
     a56:	9f 67       	ori	r25, 0x7F	; 127
     a58:	80 e8       	ldi	r24, 0x80	; 128
     a5a:	70 e0       	ldi	r23, 0x00	; 0
     a5c:	60 e0       	ldi	r22, 0x00	; 0
     a5e:	08 95       	ret

00000a60 <__fp_nan>:
     a60:	9f ef       	ldi	r25, 0xFF	; 255
     a62:	80 ec       	ldi	r24, 0xC0	; 192
     a64:	08 95       	ret

00000a66 <__fp_pscA>:
     a66:	00 24       	eor	r0, r0
     a68:	0a 94       	dec	r0
     a6a:	16 16       	cp	r1, r22
     a6c:	17 06       	cpc	r1, r23
     a6e:	18 06       	cpc	r1, r24
     a70:	09 06       	cpc	r0, r25
     a72:	08 95       	ret

00000a74 <__fp_pscB>:
     a74:	00 24       	eor	r0, r0
     a76:	0a 94       	dec	r0
     a78:	12 16       	cp	r1, r18
     a7a:	13 06       	cpc	r1, r19
     a7c:	14 06       	cpc	r1, r20
     a7e:	05 06       	cpc	r0, r21
     a80:	08 95       	ret

00000a82 <__fp_round>:
     a82:	09 2e       	mov	r0, r25
     a84:	03 94       	inc	r0
     a86:	00 0c       	add	r0, r0
     a88:	11 f4       	brne	.+4      	; 0xa8e <__fp_round+0xc>
     a8a:	88 23       	and	r24, r24
     a8c:	52 f0       	brmi	.+20     	; 0xaa2 <__fp_round+0x20>
     a8e:	bb 0f       	add	r27, r27
     a90:	40 f4       	brcc	.+16     	; 0xaa2 <__fp_round+0x20>
     a92:	bf 2b       	or	r27, r31
     a94:	11 f4       	brne	.+4      	; 0xa9a <__fp_round+0x18>
     a96:	60 ff       	sbrs	r22, 0
     a98:	04 c0       	rjmp	.+8      	; 0xaa2 <__fp_round+0x20>
     a9a:	6f 5f       	subi	r22, 0xFF	; 255
     a9c:	7f 4f       	sbci	r23, 0xFF	; 255
     a9e:	8f 4f       	sbci	r24, 0xFF	; 255
     aa0:	9f 4f       	sbci	r25, 0xFF	; 255
     aa2:	08 95       	ret

00000aa4 <__fp_split3>:
     aa4:	57 fd       	sbrc	r21, 7
     aa6:	90 58       	subi	r25, 0x80	; 128
     aa8:	44 0f       	add	r20, r20
     aaa:	55 1f       	adc	r21, r21
     aac:	59 f0       	breq	.+22     	; 0xac4 <__fp_splitA+0x10>
     aae:	5f 3f       	cpi	r21, 0xFF	; 255
     ab0:	71 f0       	breq	.+28     	; 0xace <__fp_splitA+0x1a>
     ab2:	47 95       	ror	r20

00000ab4 <__fp_splitA>:
     ab4:	88 0f       	add	r24, r24
     ab6:	97 fb       	bst	r25, 7
     ab8:	99 1f       	adc	r25, r25
     aba:	61 f0       	breq	.+24     	; 0xad4 <__fp_splitA+0x20>
     abc:	9f 3f       	cpi	r25, 0xFF	; 255
     abe:	79 f0       	breq	.+30     	; 0xade <__fp_splitA+0x2a>
     ac0:	87 95       	ror	r24
     ac2:	08 95       	ret
     ac4:	12 16       	cp	r1, r18
     ac6:	13 06       	cpc	r1, r19
     ac8:	14 06       	cpc	r1, r20
     aca:	55 1f       	adc	r21, r21
     acc:	f2 cf       	rjmp	.-28     	; 0xab2 <__fp_split3+0xe>
     ace:	46 95       	lsr	r20
     ad0:	f1 df       	rcall	.-30     	; 0xab4 <__fp_splitA>
     ad2:	08 c0       	rjmp	.+16     	; 0xae4 <__fp_splitA+0x30>
     ad4:	16 16       	cp	r1, r22
     ad6:	17 06       	cpc	r1, r23
     ad8:	18 06       	cpc	r1, r24
     ada:	99 1f       	adc	r25, r25
     adc:	f1 cf       	rjmp	.-30     	; 0xac0 <__fp_splitA+0xc>
     ade:	86 95       	lsr	r24
     ae0:	71 05       	cpc	r23, r1
     ae2:	61 05       	cpc	r22, r1
     ae4:	08 94       	sec
     ae6:	08 95       	ret

00000ae8 <__fp_zero>:
     ae8:	e8 94       	clt

00000aea <__fp_szero>:
     aea:	bb 27       	eor	r27, r27
     aec:	66 27       	eor	r22, r22
     aee:	77 27       	eor	r23, r23
     af0:	cb 01       	movw	r24, r22
     af2:	97 f9       	bld	r25, 7
     af4:	08 95       	ret

00000af6 <malloc>:
     af6:	cf 93       	push	r28
     af8:	df 93       	push	r29
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	91 05       	cpc	r25, r1
     afe:	10 f4       	brcc	.+4      	; 0xb04 <malloc+0xe>
     b00:	82 e0       	ldi	r24, 0x02	; 2
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	e0 91 c6 02 	lds	r30, 0x02C6
     b08:	f0 91 c7 02 	lds	r31, 0x02C7
     b0c:	20 e0       	ldi	r18, 0x00	; 0
     b0e:	30 e0       	ldi	r19, 0x00	; 0
     b10:	a0 e0       	ldi	r26, 0x00	; 0
     b12:	b0 e0       	ldi	r27, 0x00	; 0
     b14:	30 97       	sbiw	r30, 0x00	; 0
     b16:	39 f1       	breq	.+78     	; 0xb66 <malloc+0x70>
     b18:	40 81       	ld	r20, Z
     b1a:	51 81       	ldd	r21, Z+1	; 0x01
     b1c:	48 17       	cp	r20, r24
     b1e:	59 07       	cpc	r21, r25
     b20:	b8 f0       	brcs	.+46     	; 0xb50 <malloc+0x5a>
     b22:	48 17       	cp	r20, r24
     b24:	59 07       	cpc	r21, r25
     b26:	71 f4       	brne	.+28     	; 0xb44 <malloc+0x4e>
     b28:	82 81       	ldd	r24, Z+2	; 0x02
     b2a:	93 81       	ldd	r25, Z+3	; 0x03
     b2c:	10 97       	sbiw	r26, 0x00	; 0
     b2e:	29 f0       	breq	.+10     	; 0xb3a <malloc+0x44>
     b30:	13 96       	adiw	r26, 0x03	; 3
     b32:	9c 93       	st	X, r25
     b34:	8e 93       	st	-X, r24
     b36:	12 97       	sbiw	r26, 0x02	; 2
     b38:	2c c0       	rjmp	.+88     	; 0xb92 <malloc+0x9c>
     b3a:	90 93 c7 02 	sts	0x02C7, r25
     b3e:	80 93 c6 02 	sts	0x02C6, r24
     b42:	27 c0       	rjmp	.+78     	; 0xb92 <malloc+0x9c>
     b44:	21 15       	cp	r18, r1
     b46:	31 05       	cpc	r19, r1
     b48:	31 f0       	breq	.+12     	; 0xb56 <malloc+0x60>
     b4a:	42 17       	cp	r20, r18
     b4c:	53 07       	cpc	r21, r19
     b4e:	18 f0       	brcs	.+6      	; 0xb56 <malloc+0x60>
     b50:	a9 01       	movw	r20, r18
     b52:	db 01       	movw	r26, r22
     b54:	01 c0       	rjmp	.+2      	; 0xb58 <malloc+0x62>
     b56:	ef 01       	movw	r28, r30
     b58:	9a 01       	movw	r18, r20
     b5a:	bd 01       	movw	r22, r26
     b5c:	df 01       	movw	r26, r30
     b5e:	02 80       	ldd	r0, Z+2	; 0x02
     b60:	f3 81       	ldd	r31, Z+3	; 0x03
     b62:	e0 2d       	mov	r30, r0
     b64:	d7 cf       	rjmp	.-82     	; 0xb14 <malloc+0x1e>
     b66:	21 15       	cp	r18, r1
     b68:	31 05       	cpc	r19, r1
     b6a:	f9 f0       	breq	.+62     	; 0xbaa <malloc+0xb4>
     b6c:	28 1b       	sub	r18, r24
     b6e:	39 0b       	sbc	r19, r25
     b70:	24 30       	cpi	r18, 0x04	; 4
     b72:	31 05       	cpc	r19, r1
     b74:	80 f4       	brcc	.+32     	; 0xb96 <malloc+0xa0>
     b76:	8a 81       	ldd	r24, Y+2	; 0x02
     b78:	9b 81       	ldd	r25, Y+3	; 0x03
     b7a:	61 15       	cp	r22, r1
     b7c:	71 05       	cpc	r23, r1
     b7e:	21 f0       	breq	.+8      	; 0xb88 <malloc+0x92>
     b80:	fb 01       	movw	r30, r22
     b82:	93 83       	std	Z+3, r25	; 0x03
     b84:	82 83       	std	Z+2, r24	; 0x02
     b86:	04 c0       	rjmp	.+8      	; 0xb90 <malloc+0x9a>
     b88:	90 93 c7 02 	sts	0x02C7, r25
     b8c:	80 93 c6 02 	sts	0x02C6, r24
     b90:	fe 01       	movw	r30, r28
     b92:	32 96       	adiw	r30, 0x02	; 2
     b94:	44 c0       	rjmp	.+136    	; 0xc1e <malloc+0x128>
     b96:	fe 01       	movw	r30, r28
     b98:	e2 0f       	add	r30, r18
     b9a:	f3 1f       	adc	r31, r19
     b9c:	81 93       	st	Z+, r24
     b9e:	91 93       	st	Z+, r25
     ba0:	22 50       	subi	r18, 0x02	; 2
     ba2:	31 09       	sbc	r19, r1
     ba4:	39 83       	std	Y+1, r19	; 0x01
     ba6:	28 83       	st	Y, r18
     ba8:	3a c0       	rjmp	.+116    	; 0xc1e <malloc+0x128>
     baa:	20 91 c4 02 	lds	r18, 0x02C4
     bae:	30 91 c5 02 	lds	r19, 0x02C5
     bb2:	23 2b       	or	r18, r19
     bb4:	41 f4       	brne	.+16     	; 0xbc6 <malloc+0xd0>
     bb6:	20 91 02 01 	lds	r18, 0x0102
     bba:	30 91 03 01 	lds	r19, 0x0103
     bbe:	30 93 c5 02 	sts	0x02C5, r19
     bc2:	20 93 c4 02 	sts	0x02C4, r18
     bc6:	20 91 00 01 	lds	r18, 0x0100
     bca:	30 91 01 01 	lds	r19, 0x0101
     bce:	21 15       	cp	r18, r1
     bd0:	31 05       	cpc	r19, r1
     bd2:	41 f4       	brne	.+16     	; 0xbe4 <malloc+0xee>
     bd4:	2d b7       	in	r18, 0x3d	; 61
     bd6:	3e b7       	in	r19, 0x3e	; 62
     bd8:	40 91 04 01 	lds	r20, 0x0104
     bdc:	50 91 05 01 	lds	r21, 0x0105
     be0:	24 1b       	sub	r18, r20
     be2:	35 0b       	sbc	r19, r21
     be4:	e0 91 c4 02 	lds	r30, 0x02C4
     be8:	f0 91 c5 02 	lds	r31, 0x02C5
     bec:	e2 17       	cp	r30, r18
     bee:	f3 07       	cpc	r31, r19
     bf0:	a0 f4       	brcc	.+40     	; 0xc1a <malloc+0x124>
     bf2:	2e 1b       	sub	r18, r30
     bf4:	3f 0b       	sbc	r19, r31
     bf6:	28 17       	cp	r18, r24
     bf8:	39 07       	cpc	r19, r25
     bfa:	78 f0       	brcs	.+30     	; 0xc1a <malloc+0x124>
     bfc:	ac 01       	movw	r20, r24
     bfe:	4e 5f       	subi	r20, 0xFE	; 254
     c00:	5f 4f       	sbci	r21, 0xFF	; 255
     c02:	24 17       	cp	r18, r20
     c04:	35 07       	cpc	r19, r21
     c06:	48 f0       	brcs	.+18     	; 0xc1a <malloc+0x124>
     c08:	4e 0f       	add	r20, r30
     c0a:	5f 1f       	adc	r21, r31
     c0c:	50 93 c5 02 	sts	0x02C5, r21
     c10:	40 93 c4 02 	sts	0x02C4, r20
     c14:	81 93       	st	Z+, r24
     c16:	91 93       	st	Z+, r25
     c18:	02 c0       	rjmp	.+4      	; 0xc1e <malloc+0x128>
     c1a:	e0 e0       	ldi	r30, 0x00	; 0
     c1c:	f0 e0       	ldi	r31, 0x00	; 0
     c1e:	cf 01       	movw	r24, r30
     c20:	df 91       	pop	r29
     c22:	cf 91       	pop	r28
     c24:	08 95       	ret

00000c26 <free>:
     c26:	cf 93       	push	r28
     c28:	df 93       	push	r29
     c2a:	00 97       	sbiw	r24, 0x00	; 0
     c2c:	09 f4       	brne	.+2      	; 0xc30 <free+0xa>
     c2e:	87 c0       	rjmp	.+270    	; 0xd3e <free+0x118>
     c30:	fc 01       	movw	r30, r24
     c32:	32 97       	sbiw	r30, 0x02	; 2
     c34:	13 82       	std	Z+3, r1	; 0x03
     c36:	12 82       	std	Z+2, r1	; 0x02
     c38:	c0 91 c6 02 	lds	r28, 0x02C6
     c3c:	d0 91 c7 02 	lds	r29, 0x02C7
     c40:	20 97       	sbiw	r28, 0x00	; 0
     c42:	81 f4       	brne	.+32     	; 0xc64 <free+0x3e>
     c44:	20 81       	ld	r18, Z
     c46:	31 81       	ldd	r19, Z+1	; 0x01
     c48:	28 0f       	add	r18, r24
     c4a:	39 1f       	adc	r19, r25
     c4c:	80 91 c4 02 	lds	r24, 0x02C4
     c50:	90 91 c5 02 	lds	r25, 0x02C5
     c54:	82 17       	cp	r24, r18
     c56:	93 07       	cpc	r25, r19
     c58:	79 f5       	brne	.+94     	; 0xcb8 <free+0x92>
     c5a:	f0 93 c5 02 	sts	0x02C5, r31
     c5e:	e0 93 c4 02 	sts	0x02C4, r30
     c62:	6d c0       	rjmp	.+218    	; 0xd3e <free+0x118>
     c64:	de 01       	movw	r26, r28
     c66:	20 e0       	ldi	r18, 0x00	; 0
     c68:	30 e0       	ldi	r19, 0x00	; 0
     c6a:	ae 17       	cp	r26, r30
     c6c:	bf 07       	cpc	r27, r31
     c6e:	50 f4       	brcc	.+20     	; 0xc84 <free+0x5e>
     c70:	12 96       	adiw	r26, 0x02	; 2
     c72:	4d 91       	ld	r20, X+
     c74:	5c 91       	ld	r21, X
     c76:	13 97       	sbiw	r26, 0x03	; 3
     c78:	9d 01       	movw	r18, r26
     c7a:	41 15       	cp	r20, r1
     c7c:	51 05       	cpc	r21, r1
     c7e:	09 f1       	breq	.+66     	; 0xcc2 <free+0x9c>
     c80:	da 01       	movw	r26, r20
     c82:	f3 cf       	rjmp	.-26     	; 0xc6a <free+0x44>
     c84:	b3 83       	std	Z+3, r27	; 0x03
     c86:	a2 83       	std	Z+2, r26	; 0x02
     c88:	40 81       	ld	r20, Z
     c8a:	51 81       	ldd	r21, Z+1	; 0x01
     c8c:	84 0f       	add	r24, r20
     c8e:	95 1f       	adc	r25, r21
     c90:	8a 17       	cp	r24, r26
     c92:	9b 07       	cpc	r25, r27
     c94:	71 f4       	brne	.+28     	; 0xcb2 <free+0x8c>
     c96:	8d 91       	ld	r24, X+
     c98:	9c 91       	ld	r25, X
     c9a:	11 97       	sbiw	r26, 0x01	; 1
     c9c:	84 0f       	add	r24, r20
     c9e:	95 1f       	adc	r25, r21
     ca0:	02 96       	adiw	r24, 0x02	; 2
     ca2:	91 83       	std	Z+1, r25	; 0x01
     ca4:	80 83       	st	Z, r24
     ca6:	12 96       	adiw	r26, 0x02	; 2
     ca8:	8d 91       	ld	r24, X+
     caa:	9c 91       	ld	r25, X
     cac:	13 97       	sbiw	r26, 0x03	; 3
     cae:	93 83       	std	Z+3, r25	; 0x03
     cb0:	82 83       	std	Z+2, r24	; 0x02
     cb2:	21 15       	cp	r18, r1
     cb4:	31 05       	cpc	r19, r1
     cb6:	29 f4       	brne	.+10     	; 0xcc2 <free+0x9c>
     cb8:	f0 93 c7 02 	sts	0x02C7, r31
     cbc:	e0 93 c6 02 	sts	0x02C6, r30
     cc0:	3e c0       	rjmp	.+124    	; 0xd3e <free+0x118>
     cc2:	d9 01       	movw	r26, r18
     cc4:	13 96       	adiw	r26, 0x03	; 3
     cc6:	fc 93       	st	X, r31
     cc8:	ee 93       	st	-X, r30
     cca:	12 97       	sbiw	r26, 0x02	; 2
     ccc:	4d 91       	ld	r20, X+
     cce:	5d 91       	ld	r21, X+
     cd0:	a4 0f       	add	r26, r20
     cd2:	b5 1f       	adc	r27, r21
     cd4:	ea 17       	cp	r30, r26
     cd6:	fb 07       	cpc	r31, r27
     cd8:	79 f4       	brne	.+30     	; 0xcf8 <free+0xd2>
     cda:	80 81       	ld	r24, Z
     cdc:	91 81       	ldd	r25, Z+1	; 0x01
     cde:	84 0f       	add	r24, r20
     ce0:	95 1f       	adc	r25, r21
     ce2:	02 96       	adiw	r24, 0x02	; 2
     ce4:	d9 01       	movw	r26, r18
     ce6:	11 96       	adiw	r26, 0x01	; 1
     ce8:	9c 93       	st	X, r25
     cea:	8e 93       	st	-X, r24
     cec:	82 81       	ldd	r24, Z+2	; 0x02
     cee:	93 81       	ldd	r25, Z+3	; 0x03
     cf0:	13 96       	adiw	r26, 0x03	; 3
     cf2:	9c 93       	st	X, r25
     cf4:	8e 93       	st	-X, r24
     cf6:	12 97       	sbiw	r26, 0x02	; 2
     cf8:	e0 e0       	ldi	r30, 0x00	; 0
     cfa:	f0 e0       	ldi	r31, 0x00	; 0
     cfc:	8a 81       	ldd	r24, Y+2	; 0x02
     cfe:	9b 81       	ldd	r25, Y+3	; 0x03
     d00:	00 97       	sbiw	r24, 0x00	; 0
     d02:	19 f0       	breq	.+6      	; 0xd0a <free+0xe4>
     d04:	fe 01       	movw	r30, r28
     d06:	ec 01       	movw	r28, r24
     d08:	f9 cf       	rjmp	.-14     	; 0xcfc <free+0xd6>
     d0a:	ce 01       	movw	r24, r28
     d0c:	02 96       	adiw	r24, 0x02	; 2
     d0e:	28 81       	ld	r18, Y
     d10:	39 81       	ldd	r19, Y+1	; 0x01
     d12:	82 0f       	add	r24, r18
     d14:	93 1f       	adc	r25, r19
     d16:	20 91 c4 02 	lds	r18, 0x02C4
     d1a:	30 91 c5 02 	lds	r19, 0x02C5
     d1e:	28 17       	cp	r18, r24
     d20:	39 07       	cpc	r19, r25
     d22:	69 f4       	brne	.+26     	; 0xd3e <free+0x118>
     d24:	30 97       	sbiw	r30, 0x00	; 0
     d26:	29 f4       	brne	.+10     	; 0xd32 <free+0x10c>
     d28:	10 92 c7 02 	sts	0x02C7, r1
     d2c:	10 92 c6 02 	sts	0x02C6, r1
     d30:	02 c0       	rjmp	.+4      	; 0xd36 <free+0x110>
     d32:	13 82       	std	Z+3, r1	; 0x03
     d34:	12 82       	std	Z+2, r1	; 0x02
     d36:	d0 93 c5 02 	sts	0x02C5, r29
     d3a:	c0 93 c4 02 	sts	0x02C4, r28
     d3e:	df 91       	pop	r29
     d40:	cf 91       	pop	r28
     d42:	08 95       	ret

00000d44 <fdevopen>:
     d44:	0f 93       	push	r16
     d46:	1f 93       	push	r17
     d48:	cf 93       	push	r28
     d4a:	df 93       	push	r29
     d4c:	ec 01       	movw	r28, r24
     d4e:	8b 01       	movw	r16, r22
     d50:	00 97       	sbiw	r24, 0x00	; 0
     d52:	31 f4       	brne	.+12     	; 0xd60 <fdevopen+0x1c>
     d54:	61 15       	cp	r22, r1
     d56:	71 05       	cpc	r23, r1
     d58:	19 f4       	brne	.+6      	; 0xd60 <fdevopen+0x1c>
     d5a:	80 e0       	ldi	r24, 0x00	; 0
     d5c:	90 e0       	ldi	r25, 0x00	; 0
     d5e:	38 c0       	rjmp	.+112    	; 0xdd0 <fdevopen+0x8c>
     d60:	6e e0       	ldi	r22, 0x0E	; 14
     d62:	70 e0       	ldi	r23, 0x00	; 0
     d64:	81 e0       	ldi	r24, 0x01	; 1
     d66:	90 e0       	ldi	r25, 0x00	; 0
     d68:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <calloc>
     d6c:	fc 01       	movw	r30, r24
     d6e:	00 97       	sbiw	r24, 0x00	; 0
     d70:	a1 f3       	breq	.-24     	; 0xd5a <fdevopen+0x16>
     d72:	80 e8       	ldi	r24, 0x80	; 128
     d74:	83 83       	std	Z+3, r24	; 0x03
     d76:	01 15       	cp	r16, r1
     d78:	11 05       	cpc	r17, r1
     d7a:	71 f0       	breq	.+28     	; 0xd98 <fdevopen+0x54>
     d7c:	13 87       	std	Z+11, r17	; 0x0b
     d7e:	02 87       	std	Z+10, r16	; 0x0a
     d80:	81 e8       	ldi	r24, 0x81	; 129
     d82:	83 83       	std	Z+3, r24	; 0x03
     d84:	80 91 c8 02 	lds	r24, 0x02C8
     d88:	90 91 c9 02 	lds	r25, 0x02C9
     d8c:	89 2b       	or	r24, r25
     d8e:	21 f4       	brne	.+8      	; 0xd98 <fdevopen+0x54>
     d90:	f0 93 c9 02 	sts	0x02C9, r31
     d94:	e0 93 c8 02 	sts	0x02C8, r30
     d98:	20 97       	sbiw	r28, 0x00	; 0
     d9a:	c9 f0       	breq	.+50     	; 0xdce <fdevopen+0x8a>
     d9c:	d1 87       	std	Z+9, r29	; 0x09
     d9e:	c0 87       	std	Z+8, r28	; 0x08
     da0:	83 81       	ldd	r24, Z+3	; 0x03
     da2:	82 60       	ori	r24, 0x02	; 2
     da4:	83 83       	std	Z+3, r24	; 0x03
     da6:	80 91 ca 02 	lds	r24, 0x02CA
     daa:	90 91 cb 02 	lds	r25, 0x02CB
     dae:	89 2b       	or	r24, r25
     db0:	71 f4       	brne	.+28     	; 0xdce <fdevopen+0x8a>
     db2:	f0 93 cb 02 	sts	0x02CB, r31
     db6:	e0 93 ca 02 	sts	0x02CA, r30
     dba:	80 91 cc 02 	lds	r24, 0x02CC
     dbe:	90 91 cd 02 	lds	r25, 0x02CD
     dc2:	89 2b       	or	r24, r25
     dc4:	21 f4       	brne	.+8      	; 0xdce <fdevopen+0x8a>
     dc6:	f0 93 cd 02 	sts	0x02CD, r31
     dca:	e0 93 cc 02 	sts	0x02CC, r30
     dce:	cf 01       	movw	r24, r30
     dd0:	df 91       	pop	r29
     dd2:	cf 91       	pop	r28
     dd4:	1f 91       	pop	r17
     dd6:	0f 91       	pop	r16
     dd8:	08 95       	ret

00000dda <printf>:
     dda:	a0 e0       	ldi	r26, 0x00	; 0
     ddc:	b0 e0       	ldi	r27, 0x00	; 0
     dde:	e3 ef       	ldi	r30, 0xF3	; 243
     de0:	f6 e0       	ldi	r31, 0x06	; 6
     de2:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <__prologue_saves__+0x20>
     de6:	fe 01       	movw	r30, r28
     de8:	35 96       	adiw	r30, 0x05	; 5
     dea:	61 91       	ld	r22, Z+
     dec:	71 91       	ld	r23, Z+
     dee:	af 01       	movw	r20, r30
     df0:	80 91 ca 02 	lds	r24, 0x02CA
     df4:	90 91 cb 02 	lds	r25, 0x02CB
     df8:	0e 94 01 07 	call	0xe02	; 0xe02 <vfprintf>
     dfc:	e2 e0       	ldi	r30, 0x02	; 2
     dfe:	0c 94 c8 09 	jmp	0x1390	; 0x1390 <__epilogue_restores__+0x20>

00000e02 <vfprintf>:
     e02:	ac e0       	ldi	r26, 0x0C	; 12
     e04:	b0 e0       	ldi	r27, 0x00	; 0
     e06:	e7 e0       	ldi	r30, 0x07	; 7
     e08:	f7 e0       	ldi	r31, 0x07	; 7
     e0a:	0c 94 9c 09 	jmp	0x1338	; 0x1338 <__prologue_saves__>
     e0e:	7c 01       	movw	r14, r24
     e10:	6b 01       	movw	r12, r22
     e12:	8a 01       	movw	r16, r20
     e14:	fc 01       	movw	r30, r24
     e16:	17 82       	std	Z+7, r1	; 0x07
     e18:	16 82       	std	Z+6, r1	; 0x06
     e1a:	83 81       	ldd	r24, Z+3	; 0x03
     e1c:	81 ff       	sbrs	r24, 1
     e1e:	bd c1       	rjmp	.+890    	; 0x119a <vfprintf+0x398>
     e20:	ce 01       	movw	r24, r28
     e22:	01 96       	adiw	r24, 0x01	; 1
     e24:	4c 01       	movw	r8, r24
     e26:	f7 01       	movw	r30, r14
     e28:	93 81       	ldd	r25, Z+3	; 0x03
     e2a:	f6 01       	movw	r30, r12
     e2c:	93 fd       	sbrc	r25, 3
     e2e:	85 91       	lpm	r24, Z+
     e30:	93 ff       	sbrs	r25, 3
     e32:	81 91       	ld	r24, Z+
     e34:	6f 01       	movw	r12, r30
     e36:	88 23       	and	r24, r24
     e38:	09 f4       	brne	.+2      	; 0xe3c <vfprintf+0x3a>
     e3a:	ab c1       	rjmp	.+854    	; 0x1192 <vfprintf+0x390>
     e3c:	85 32       	cpi	r24, 0x25	; 37
     e3e:	39 f4       	brne	.+14     	; 0xe4e <vfprintf+0x4c>
     e40:	93 fd       	sbrc	r25, 3
     e42:	85 91       	lpm	r24, Z+
     e44:	93 ff       	sbrs	r25, 3
     e46:	81 91       	ld	r24, Z+
     e48:	6f 01       	movw	r12, r30
     e4a:	85 32       	cpi	r24, 0x25	; 37
     e4c:	29 f4       	brne	.+10     	; 0xe58 <vfprintf+0x56>
     e4e:	b7 01       	movw	r22, r14
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
     e56:	e7 cf       	rjmp	.-50     	; 0xe26 <vfprintf+0x24>
     e58:	51 2c       	mov	r5, r1
     e5a:	31 2c       	mov	r3, r1
     e5c:	20 e0       	ldi	r18, 0x00	; 0
     e5e:	20 32       	cpi	r18, 0x20	; 32
     e60:	a0 f4       	brcc	.+40     	; 0xe8a <vfprintf+0x88>
     e62:	8b 32       	cpi	r24, 0x2B	; 43
     e64:	69 f0       	breq	.+26     	; 0xe80 <vfprintf+0x7e>
     e66:	30 f4       	brcc	.+12     	; 0xe74 <vfprintf+0x72>
     e68:	80 32       	cpi	r24, 0x20	; 32
     e6a:	59 f0       	breq	.+22     	; 0xe82 <vfprintf+0x80>
     e6c:	83 32       	cpi	r24, 0x23	; 35
     e6e:	69 f4       	brne	.+26     	; 0xe8a <vfprintf+0x88>
     e70:	20 61       	ori	r18, 0x10	; 16
     e72:	2c c0       	rjmp	.+88     	; 0xecc <vfprintf+0xca>
     e74:	8d 32       	cpi	r24, 0x2D	; 45
     e76:	39 f0       	breq	.+14     	; 0xe86 <vfprintf+0x84>
     e78:	80 33       	cpi	r24, 0x30	; 48
     e7a:	39 f4       	brne	.+14     	; 0xe8a <vfprintf+0x88>
     e7c:	21 60       	ori	r18, 0x01	; 1
     e7e:	26 c0       	rjmp	.+76     	; 0xecc <vfprintf+0xca>
     e80:	22 60       	ori	r18, 0x02	; 2
     e82:	24 60       	ori	r18, 0x04	; 4
     e84:	23 c0       	rjmp	.+70     	; 0xecc <vfprintf+0xca>
     e86:	28 60       	ori	r18, 0x08	; 8
     e88:	21 c0       	rjmp	.+66     	; 0xecc <vfprintf+0xca>
     e8a:	27 fd       	sbrc	r18, 7
     e8c:	27 c0       	rjmp	.+78     	; 0xedc <vfprintf+0xda>
     e8e:	30 ed       	ldi	r19, 0xD0	; 208
     e90:	38 0f       	add	r19, r24
     e92:	3a 30       	cpi	r19, 0x0A	; 10
     e94:	78 f4       	brcc	.+30     	; 0xeb4 <vfprintf+0xb2>
     e96:	26 ff       	sbrs	r18, 6
     e98:	06 c0       	rjmp	.+12     	; 0xea6 <vfprintf+0xa4>
     e9a:	fa e0       	ldi	r31, 0x0A	; 10
     e9c:	5f 9e       	mul	r5, r31
     e9e:	30 0d       	add	r19, r0
     ea0:	11 24       	eor	r1, r1
     ea2:	53 2e       	mov	r5, r19
     ea4:	13 c0       	rjmp	.+38     	; 0xecc <vfprintf+0xca>
     ea6:	8a e0       	ldi	r24, 0x0A	; 10
     ea8:	38 9e       	mul	r3, r24
     eaa:	30 0d       	add	r19, r0
     eac:	11 24       	eor	r1, r1
     eae:	33 2e       	mov	r3, r19
     eb0:	20 62       	ori	r18, 0x20	; 32
     eb2:	0c c0       	rjmp	.+24     	; 0xecc <vfprintf+0xca>
     eb4:	8e 32       	cpi	r24, 0x2E	; 46
     eb6:	21 f4       	brne	.+8      	; 0xec0 <vfprintf+0xbe>
     eb8:	26 fd       	sbrc	r18, 6
     eba:	6b c1       	rjmp	.+726    	; 0x1192 <vfprintf+0x390>
     ebc:	20 64       	ori	r18, 0x40	; 64
     ebe:	06 c0       	rjmp	.+12     	; 0xecc <vfprintf+0xca>
     ec0:	8c 36       	cpi	r24, 0x6C	; 108
     ec2:	11 f4       	brne	.+4      	; 0xec8 <vfprintf+0xc6>
     ec4:	20 68       	ori	r18, 0x80	; 128
     ec6:	02 c0       	rjmp	.+4      	; 0xecc <vfprintf+0xca>
     ec8:	88 36       	cpi	r24, 0x68	; 104
     eca:	41 f4       	brne	.+16     	; 0xedc <vfprintf+0xda>
     ecc:	f6 01       	movw	r30, r12
     ece:	93 fd       	sbrc	r25, 3
     ed0:	85 91       	lpm	r24, Z+
     ed2:	93 ff       	sbrs	r25, 3
     ed4:	81 91       	ld	r24, Z+
     ed6:	6f 01       	movw	r12, r30
     ed8:	81 11       	cpse	r24, r1
     eda:	c1 cf       	rjmp	.-126    	; 0xe5e <vfprintf+0x5c>
     edc:	98 2f       	mov	r25, r24
     ede:	9f 7d       	andi	r25, 0xDF	; 223
     ee0:	95 54       	subi	r25, 0x45	; 69
     ee2:	93 30       	cpi	r25, 0x03	; 3
     ee4:	28 f4       	brcc	.+10     	; 0xef0 <vfprintf+0xee>
     ee6:	0c 5f       	subi	r16, 0xFC	; 252
     ee8:	1f 4f       	sbci	r17, 0xFF	; 255
     eea:	ff e3       	ldi	r31, 0x3F	; 63
     eec:	f9 83       	std	Y+1, r31	; 0x01
     eee:	0d c0       	rjmp	.+26     	; 0xf0a <vfprintf+0x108>
     ef0:	83 36       	cpi	r24, 0x63	; 99
     ef2:	31 f0       	breq	.+12     	; 0xf00 <vfprintf+0xfe>
     ef4:	83 37       	cpi	r24, 0x73	; 115
     ef6:	71 f0       	breq	.+28     	; 0xf14 <vfprintf+0x112>
     ef8:	83 35       	cpi	r24, 0x53	; 83
     efa:	09 f0       	breq	.+2      	; 0xefe <vfprintf+0xfc>
     efc:	5b c0       	rjmp	.+182    	; 0xfb4 <vfprintf+0x1b2>
     efe:	22 c0       	rjmp	.+68     	; 0xf44 <vfprintf+0x142>
     f00:	f8 01       	movw	r30, r16
     f02:	80 81       	ld	r24, Z
     f04:	89 83       	std	Y+1, r24	; 0x01
     f06:	0e 5f       	subi	r16, 0xFE	; 254
     f08:	1f 4f       	sbci	r17, 0xFF	; 255
     f0a:	44 24       	eor	r4, r4
     f0c:	43 94       	inc	r4
     f0e:	51 2c       	mov	r5, r1
     f10:	54 01       	movw	r10, r8
     f12:	15 c0       	rjmp	.+42     	; 0xf3e <vfprintf+0x13c>
     f14:	38 01       	movw	r6, r16
     f16:	f2 e0       	ldi	r31, 0x02	; 2
     f18:	6f 0e       	add	r6, r31
     f1a:	71 1c       	adc	r7, r1
     f1c:	f8 01       	movw	r30, r16
     f1e:	a0 80       	ld	r10, Z
     f20:	b1 80       	ldd	r11, Z+1	; 0x01
     f22:	26 ff       	sbrs	r18, 6
     f24:	03 c0       	rjmp	.+6      	; 0xf2c <vfprintf+0x12a>
     f26:	65 2d       	mov	r22, r5
     f28:	70 e0       	ldi	r23, 0x00	; 0
     f2a:	02 c0       	rjmp	.+4      	; 0xf30 <vfprintf+0x12e>
     f2c:	6f ef       	ldi	r22, 0xFF	; 255
     f2e:	7f ef       	ldi	r23, 0xFF	; 255
     f30:	c5 01       	movw	r24, r10
     f32:	2c 87       	std	Y+12, r18	; 0x0c
     f34:	0e 94 01 09 	call	0x1202	; 0x1202 <strnlen>
     f38:	2c 01       	movw	r4, r24
     f3a:	83 01       	movw	r16, r6
     f3c:	2c 85       	ldd	r18, Y+12	; 0x0c
     f3e:	2f 77       	andi	r18, 0x7F	; 127
     f40:	22 2e       	mov	r2, r18
     f42:	17 c0       	rjmp	.+46     	; 0xf72 <vfprintf+0x170>
     f44:	38 01       	movw	r6, r16
     f46:	f2 e0       	ldi	r31, 0x02	; 2
     f48:	6f 0e       	add	r6, r31
     f4a:	71 1c       	adc	r7, r1
     f4c:	f8 01       	movw	r30, r16
     f4e:	a0 80       	ld	r10, Z
     f50:	b1 80       	ldd	r11, Z+1	; 0x01
     f52:	26 ff       	sbrs	r18, 6
     f54:	03 c0       	rjmp	.+6      	; 0xf5c <vfprintf+0x15a>
     f56:	65 2d       	mov	r22, r5
     f58:	70 e0       	ldi	r23, 0x00	; 0
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <vfprintf+0x15e>
     f5c:	6f ef       	ldi	r22, 0xFF	; 255
     f5e:	7f ef       	ldi	r23, 0xFF	; 255
     f60:	c5 01       	movw	r24, r10
     f62:	2c 87       	std	Y+12, r18	; 0x0c
     f64:	0e 94 ef 08 	call	0x11de	; 0x11de <strnlen_P>
     f68:	2c 01       	movw	r4, r24
     f6a:	2c 85       	ldd	r18, Y+12	; 0x0c
     f6c:	20 68       	ori	r18, 0x80	; 128
     f6e:	22 2e       	mov	r2, r18
     f70:	83 01       	movw	r16, r6
     f72:	23 fc       	sbrc	r2, 3
     f74:	1b c0       	rjmp	.+54     	; 0xfac <vfprintf+0x1aa>
     f76:	83 2d       	mov	r24, r3
     f78:	90 e0       	ldi	r25, 0x00	; 0
     f7a:	48 16       	cp	r4, r24
     f7c:	59 06       	cpc	r5, r25
     f7e:	b0 f4       	brcc	.+44     	; 0xfac <vfprintf+0x1aa>
     f80:	b7 01       	movw	r22, r14
     f82:	80 e2       	ldi	r24, 0x20	; 32
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
     f8a:	3a 94       	dec	r3
     f8c:	f4 cf       	rjmp	.-24     	; 0xf76 <vfprintf+0x174>
     f8e:	f5 01       	movw	r30, r10
     f90:	27 fc       	sbrc	r2, 7
     f92:	85 91       	lpm	r24, Z+
     f94:	27 fe       	sbrs	r2, 7
     f96:	81 91       	ld	r24, Z+
     f98:	5f 01       	movw	r10, r30
     f9a:	b7 01       	movw	r22, r14
     f9c:	90 e0       	ldi	r25, 0x00	; 0
     f9e:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
     fa2:	31 10       	cpse	r3, r1
     fa4:	3a 94       	dec	r3
     fa6:	f1 e0       	ldi	r31, 0x01	; 1
     fa8:	4f 1a       	sub	r4, r31
     faa:	51 08       	sbc	r5, r1
     fac:	41 14       	cp	r4, r1
     fae:	51 04       	cpc	r5, r1
     fb0:	71 f7       	brne	.-36     	; 0xf8e <vfprintf+0x18c>
     fb2:	e5 c0       	rjmp	.+458    	; 0x117e <vfprintf+0x37c>
     fb4:	84 36       	cpi	r24, 0x64	; 100
     fb6:	11 f0       	breq	.+4      	; 0xfbc <vfprintf+0x1ba>
     fb8:	89 36       	cpi	r24, 0x69	; 105
     fba:	39 f5       	brne	.+78     	; 0x100a <vfprintf+0x208>
     fbc:	f8 01       	movw	r30, r16
     fbe:	27 ff       	sbrs	r18, 7
     fc0:	07 c0       	rjmp	.+14     	; 0xfd0 <vfprintf+0x1ce>
     fc2:	60 81       	ld	r22, Z
     fc4:	71 81       	ldd	r23, Z+1	; 0x01
     fc6:	82 81       	ldd	r24, Z+2	; 0x02
     fc8:	93 81       	ldd	r25, Z+3	; 0x03
     fca:	0c 5f       	subi	r16, 0xFC	; 252
     fcc:	1f 4f       	sbci	r17, 0xFF	; 255
     fce:	08 c0       	rjmp	.+16     	; 0xfe0 <vfprintf+0x1de>
     fd0:	60 81       	ld	r22, Z
     fd2:	71 81       	ldd	r23, Z+1	; 0x01
     fd4:	88 27       	eor	r24, r24
     fd6:	77 fd       	sbrc	r23, 7
     fd8:	80 95       	com	r24
     fda:	98 2f       	mov	r25, r24
     fdc:	0e 5f       	subi	r16, 0xFE	; 254
     fde:	1f 4f       	sbci	r17, 0xFF	; 255
     fe0:	2f 76       	andi	r18, 0x6F	; 111
     fe2:	b2 2e       	mov	r11, r18
     fe4:	97 ff       	sbrs	r25, 7
     fe6:	09 c0       	rjmp	.+18     	; 0xffa <vfprintf+0x1f8>
     fe8:	90 95       	com	r25
     fea:	80 95       	com	r24
     fec:	70 95       	com	r23
     fee:	61 95       	neg	r22
     ff0:	7f 4f       	sbci	r23, 0xFF	; 255
     ff2:	8f 4f       	sbci	r24, 0xFF	; 255
     ff4:	9f 4f       	sbci	r25, 0xFF	; 255
     ff6:	20 68       	ori	r18, 0x80	; 128
     ff8:	b2 2e       	mov	r11, r18
     ffa:	2a e0       	ldi	r18, 0x0A	; 10
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	a4 01       	movw	r20, r8
    1000:	0e 94 3e 09 	call	0x127c	; 0x127c <__ultoa_invert>
    1004:	a8 2e       	mov	r10, r24
    1006:	a8 18       	sub	r10, r8
    1008:	44 c0       	rjmp	.+136    	; 0x1092 <vfprintf+0x290>
    100a:	85 37       	cpi	r24, 0x75	; 117
    100c:	29 f4       	brne	.+10     	; 0x1018 <vfprintf+0x216>
    100e:	2f 7e       	andi	r18, 0xEF	; 239
    1010:	b2 2e       	mov	r11, r18
    1012:	2a e0       	ldi	r18, 0x0A	; 10
    1014:	30 e0       	ldi	r19, 0x00	; 0
    1016:	25 c0       	rjmp	.+74     	; 0x1062 <vfprintf+0x260>
    1018:	f2 2f       	mov	r31, r18
    101a:	f9 7f       	andi	r31, 0xF9	; 249
    101c:	bf 2e       	mov	r11, r31
    101e:	8f 36       	cpi	r24, 0x6F	; 111
    1020:	c1 f0       	breq	.+48     	; 0x1052 <vfprintf+0x250>
    1022:	18 f4       	brcc	.+6      	; 0x102a <vfprintf+0x228>
    1024:	88 35       	cpi	r24, 0x58	; 88
    1026:	79 f0       	breq	.+30     	; 0x1046 <vfprintf+0x244>
    1028:	b4 c0       	rjmp	.+360    	; 0x1192 <vfprintf+0x390>
    102a:	80 37       	cpi	r24, 0x70	; 112
    102c:	19 f0       	breq	.+6      	; 0x1034 <vfprintf+0x232>
    102e:	88 37       	cpi	r24, 0x78	; 120
    1030:	21 f0       	breq	.+8      	; 0x103a <vfprintf+0x238>
    1032:	af c0       	rjmp	.+350    	; 0x1192 <vfprintf+0x390>
    1034:	2f 2f       	mov	r18, r31
    1036:	20 61       	ori	r18, 0x10	; 16
    1038:	b2 2e       	mov	r11, r18
    103a:	b4 fe       	sbrs	r11, 4
    103c:	0d c0       	rjmp	.+26     	; 0x1058 <vfprintf+0x256>
    103e:	8b 2d       	mov	r24, r11
    1040:	84 60       	ori	r24, 0x04	; 4
    1042:	b8 2e       	mov	r11, r24
    1044:	09 c0       	rjmp	.+18     	; 0x1058 <vfprintf+0x256>
    1046:	24 ff       	sbrs	r18, 4
    1048:	0a c0       	rjmp	.+20     	; 0x105e <vfprintf+0x25c>
    104a:	9f 2f       	mov	r25, r31
    104c:	96 60       	ori	r25, 0x06	; 6
    104e:	b9 2e       	mov	r11, r25
    1050:	06 c0       	rjmp	.+12     	; 0x105e <vfprintf+0x25c>
    1052:	28 e0       	ldi	r18, 0x08	; 8
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	05 c0       	rjmp	.+10     	; 0x1062 <vfprintf+0x260>
    1058:	20 e1       	ldi	r18, 0x10	; 16
    105a:	30 e0       	ldi	r19, 0x00	; 0
    105c:	02 c0       	rjmp	.+4      	; 0x1062 <vfprintf+0x260>
    105e:	20 e1       	ldi	r18, 0x10	; 16
    1060:	32 e0       	ldi	r19, 0x02	; 2
    1062:	f8 01       	movw	r30, r16
    1064:	b7 fe       	sbrs	r11, 7
    1066:	07 c0       	rjmp	.+14     	; 0x1076 <vfprintf+0x274>
    1068:	60 81       	ld	r22, Z
    106a:	71 81       	ldd	r23, Z+1	; 0x01
    106c:	82 81       	ldd	r24, Z+2	; 0x02
    106e:	93 81       	ldd	r25, Z+3	; 0x03
    1070:	0c 5f       	subi	r16, 0xFC	; 252
    1072:	1f 4f       	sbci	r17, 0xFF	; 255
    1074:	06 c0       	rjmp	.+12     	; 0x1082 <vfprintf+0x280>
    1076:	60 81       	ld	r22, Z
    1078:	71 81       	ldd	r23, Z+1	; 0x01
    107a:	80 e0       	ldi	r24, 0x00	; 0
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	0e 5f       	subi	r16, 0xFE	; 254
    1080:	1f 4f       	sbci	r17, 0xFF	; 255
    1082:	a4 01       	movw	r20, r8
    1084:	0e 94 3e 09 	call	0x127c	; 0x127c <__ultoa_invert>
    1088:	a8 2e       	mov	r10, r24
    108a:	a8 18       	sub	r10, r8
    108c:	fb 2d       	mov	r31, r11
    108e:	ff 77       	andi	r31, 0x7F	; 127
    1090:	bf 2e       	mov	r11, r31
    1092:	b6 fe       	sbrs	r11, 6
    1094:	0b c0       	rjmp	.+22     	; 0x10ac <vfprintf+0x2aa>
    1096:	2b 2d       	mov	r18, r11
    1098:	2e 7f       	andi	r18, 0xFE	; 254
    109a:	a5 14       	cp	r10, r5
    109c:	50 f4       	brcc	.+20     	; 0x10b2 <vfprintf+0x2b0>
    109e:	b4 fe       	sbrs	r11, 4
    10a0:	0a c0       	rjmp	.+20     	; 0x10b6 <vfprintf+0x2b4>
    10a2:	b2 fc       	sbrc	r11, 2
    10a4:	08 c0       	rjmp	.+16     	; 0x10b6 <vfprintf+0x2b4>
    10a6:	2b 2d       	mov	r18, r11
    10a8:	2e 7e       	andi	r18, 0xEE	; 238
    10aa:	05 c0       	rjmp	.+10     	; 0x10b6 <vfprintf+0x2b4>
    10ac:	7a 2c       	mov	r7, r10
    10ae:	2b 2d       	mov	r18, r11
    10b0:	03 c0       	rjmp	.+6      	; 0x10b8 <vfprintf+0x2b6>
    10b2:	7a 2c       	mov	r7, r10
    10b4:	01 c0       	rjmp	.+2      	; 0x10b8 <vfprintf+0x2b6>
    10b6:	75 2c       	mov	r7, r5
    10b8:	24 ff       	sbrs	r18, 4
    10ba:	0d c0       	rjmp	.+26     	; 0x10d6 <vfprintf+0x2d4>
    10bc:	fe 01       	movw	r30, r28
    10be:	ea 0d       	add	r30, r10
    10c0:	f1 1d       	adc	r31, r1
    10c2:	80 81       	ld	r24, Z
    10c4:	80 33       	cpi	r24, 0x30	; 48
    10c6:	11 f4       	brne	.+4      	; 0x10cc <vfprintf+0x2ca>
    10c8:	29 7e       	andi	r18, 0xE9	; 233
    10ca:	09 c0       	rjmp	.+18     	; 0x10de <vfprintf+0x2dc>
    10cc:	22 ff       	sbrs	r18, 2
    10ce:	06 c0       	rjmp	.+12     	; 0x10dc <vfprintf+0x2da>
    10d0:	73 94       	inc	r7
    10d2:	73 94       	inc	r7
    10d4:	04 c0       	rjmp	.+8      	; 0x10de <vfprintf+0x2dc>
    10d6:	82 2f       	mov	r24, r18
    10d8:	86 78       	andi	r24, 0x86	; 134
    10da:	09 f0       	breq	.+2      	; 0x10de <vfprintf+0x2dc>
    10dc:	73 94       	inc	r7
    10de:	23 fd       	sbrc	r18, 3
    10e0:	13 c0       	rjmp	.+38     	; 0x1108 <vfprintf+0x306>
    10e2:	20 ff       	sbrs	r18, 0
    10e4:	06 c0       	rjmp	.+12     	; 0x10f2 <vfprintf+0x2f0>
    10e6:	5a 2c       	mov	r5, r10
    10e8:	73 14       	cp	r7, r3
    10ea:	18 f4       	brcc	.+6      	; 0x10f2 <vfprintf+0x2f0>
    10ec:	53 0c       	add	r5, r3
    10ee:	57 18       	sub	r5, r7
    10f0:	73 2c       	mov	r7, r3
    10f2:	73 14       	cp	r7, r3
    10f4:	68 f4       	brcc	.+26     	; 0x1110 <vfprintf+0x30e>
    10f6:	b7 01       	movw	r22, r14
    10f8:	80 e2       	ldi	r24, 0x20	; 32
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	2c 87       	std	Y+12, r18	; 0x0c
    10fe:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
    1102:	73 94       	inc	r7
    1104:	2c 85       	ldd	r18, Y+12	; 0x0c
    1106:	f5 cf       	rjmp	.-22     	; 0x10f2 <vfprintf+0x2f0>
    1108:	73 14       	cp	r7, r3
    110a:	10 f4       	brcc	.+4      	; 0x1110 <vfprintf+0x30e>
    110c:	37 18       	sub	r3, r7
    110e:	01 c0       	rjmp	.+2      	; 0x1112 <vfprintf+0x310>
    1110:	31 2c       	mov	r3, r1
    1112:	24 ff       	sbrs	r18, 4
    1114:	12 c0       	rjmp	.+36     	; 0x113a <vfprintf+0x338>
    1116:	b7 01       	movw	r22, r14
    1118:	80 e3       	ldi	r24, 0x30	; 48
    111a:	90 e0       	ldi	r25, 0x00	; 0
    111c:	2c 87       	std	Y+12, r18	; 0x0c
    111e:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
    1122:	2c 85       	ldd	r18, Y+12	; 0x0c
    1124:	22 ff       	sbrs	r18, 2
    1126:	17 c0       	rjmp	.+46     	; 0x1156 <vfprintf+0x354>
    1128:	21 ff       	sbrs	r18, 1
    112a:	03 c0       	rjmp	.+6      	; 0x1132 <vfprintf+0x330>
    112c:	88 e5       	ldi	r24, 0x58	; 88
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	02 c0       	rjmp	.+4      	; 0x1136 <vfprintf+0x334>
    1132:	88 e7       	ldi	r24, 0x78	; 120
    1134:	90 e0       	ldi	r25, 0x00	; 0
    1136:	b7 01       	movw	r22, r14
    1138:	0c c0       	rjmp	.+24     	; 0x1152 <vfprintf+0x350>
    113a:	82 2f       	mov	r24, r18
    113c:	86 78       	andi	r24, 0x86	; 134
    113e:	59 f0       	breq	.+22     	; 0x1156 <vfprintf+0x354>
    1140:	21 fd       	sbrc	r18, 1
    1142:	02 c0       	rjmp	.+4      	; 0x1148 <vfprintf+0x346>
    1144:	80 e2       	ldi	r24, 0x20	; 32
    1146:	01 c0       	rjmp	.+2      	; 0x114a <vfprintf+0x348>
    1148:	8b e2       	ldi	r24, 0x2B	; 43
    114a:	27 fd       	sbrc	r18, 7
    114c:	8d e2       	ldi	r24, 0x2D	; 45
    114e:	b7 01       	movw	r22, r14
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
    1156:	a5 14       	cp	r10, r5
    1158:	38 f4       	brcc	.+14     	; 0x1168 <vfprintf+0x366>
    115a:	b7 01       	movw	r22, r14
    115c:	80 e3       	ldi	r24, 0x30	; 48
    115e:	90 e0       	ldi	r25, 0x00	; 0
    1160:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
    1164:	5a 94       	dec	r5
    1166:	f7 cf       	rjmp	.-18     	; 0x1156 <vfprintf+0x354>
    1168:	aa 94       	dec	r10
    116a:	f4 01       	movw	r30, r8
    116c:	ea 0d       	add	r30, r10
    116e:	f1 1d       	adc	r31, r1
    1170:	80 81       	ld	r24, Z
    1172:	b7 01       	movw	r22, r14
    1174:	90 e0       	ldi	r25, 0x00	; 0
    1176:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
    117a:	a1 10       	cpse	r10, r1
    117c:	f5 cf       	rjmp	.-22     	; 0x1168 <vfprintf+0x366>
    117e:	33 20       	and	r3, r3
    1180:	09 f4       	brne	.+2      	; 0x1184 <vfprintf+0x382>
    1182:	51 ce       	rjmp	.-862    	; 0xe26 <vfprintf+0x24>
    1184:	b7 01       	movw	r22, r14
    1186:	80 e2       	ldi	r24, 0x20	; 32
    1188:	90 e0       	ldi	r25, 0x00	; 0
    118a:	0e 94 0c 09 	call	0x1218	; 0x1218 <fputc>
    118e:	3a 94       	dec	r3
    1190:	f6 cf       	rjmp	.-20     	; 0x117e <vfprintf+0x37c>
    1192:	f7 01       	movw	r30, r14
    1194:	86 81       	ldd	r24, Z+6	; 0x06
    1196:	97 81       	ldd	r25, Z+7	; 0x07
    1198:	02 c0       	rjmp	.+4      	; 0x119e <vfprintf+0x39c>
    119a:	8f ef       	ldi	r24, 0xFF	; 255
    119c:	9f ef       	ldi	r25, 0xFF	; 255
    119e:	2c 96       	adiw	r28, 0x0c	; 12
    11a0:	e2 e1       	ldi	r30, 0x12	; 18
    11a2:	0c 94 b8 09 	jmp	0x1370	; 0x1370 <__epilogue_restores__>

000011a6 <calloc>:
    11a6:	0f 93       	push	r16
    11a8:	1f 93       	push	r17
    11aa:	cf 93       	push	r28
    11ac:	df 93       	push	r29
    11ae:	86 9f       	mul	r24, r22
    11b0:	80 01       	movw	r16, r0
    11b2:	87 9f       	mul	r24, r23
    11b4:	10 0d       	add	r17, r0
    11b6:	96 9f       	mul	r25, r22
    11b8:	10 0d       	add	r17, r0
    11ba:	11 24       	eor	r1, r1
    11bc:	c8 01       	movw	r24, r16
    11be:	0e 94 7b 05 	call	0xaf6	; 0xaf6 <malloc>
    11c2:	ec 01       	movw	r28, r24
    11c4:	00 97       	sbiw	r24, 0x00	; 0
    11c6:	29 f0       	breq	.+10     	; 0x11d2 <calloc+0x2c>
    11c8:	a8 01       	movw	r20, r16
    11ca:	60 e0       	ldi	r22, 0x00	; 0
    11cc:	70 e0       	ldi	r23, 0x00	; 0
    11ce:	0e 94 fa 08 	call	0x11f4	; 0x11f4 <memset>
    11d2:	ce 01       	movw	r24, r28
    11d4:	df 91       	pop	r29
    11d6:	cf 91       	pop	r28
    11d8:	1f 91       	pop	r17
    11da:	0f 91       	pop	r16
    11dc:	08 95       	ret

000011de <strnlen_P>:
    11de:	fc 01       	movw	r30, r24
    11e0:	05 90       	lpm	r0, Z+
    11e2:	61 50       	subi	r22, 0x01	; 1
    11e4:	70 40       	sbci	r23, 0x00	; 0
    11e6:	01 10       	cpse	r0, r1
    11e8:	d8 f7       	brcc	.-10     	; 0x11e0 <strnlen_P+0x2>
    11ea:	80 95       	com	r24
    11ec:	90 95       	com	r25
    11ee:	8e 0f       	add	r24, r30
    11f0:	9f 1f       	adc	r25, r31
    11f2:	08 95       	ret

000011f4 <memset>:
    11f4:	dc 01       	movw	r26, r24
    11f6:	01 c0       	rjmp	.+2      	; 0x11fa <memset+0x6>
    11f8:	6d 93       	st	X+, r22
    11fa:	41 50       	subi	r20, 0x01	; 1
    11fc:	50 40       	sbci	r21, 0x00	; 0
    11fe:	e0 f7       	brcc	.-8      	; 0x11f8 <memset+0x4>
    1200:	08 95       	ret

00001202 <strnlen>:
    1202:	fc 01       	movw	r30, r24
    1204:	61 50       	subi	r22, 0x01	; 1
    1206:	70 40       	sbci	r23, 0x00	; 0
    1208:	01 90       	ld	r0, Z+
    120a:	01 10       	cpse	r0, r1
    120c:	d8 f7       	brcc	.-10     	; 0x1204 <strnlen+0x2>
    120e:	80 95       	com	r24
    1210:	90 95       	com	r25
    1212:	8e 0f       	add	r24, r30
    1214:	9f 1f       	adc	r25, r31
    1216:	08 95       	ret

00001218 <fputc>:
    1218:	0f 93       	push	r16
    121a:	1f 93       	push	r17
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29
    1220:	18 2f       	mov	r17, r24
    1222:	09 2f       	mov	r16, r25
    1224:	eb 01       	movw	r28, r22
    1226:	8b 81       	ldd	r24, Y+3	; 0x03
    1228:	81 fd       	sbrc	r24, 1
    122a:	03 c0       	rjmp	.+6      	; 0x1232 <fputc+0x1a>
    122c:	8f ef       	ldi	r24, 0xFF	; 255
    122e:	9f ef       	ldi	r25, 0xFF	; 255
    1230:	20 c0       	rjmp	.+64     	; 0x1272 <fputc+0x5a>
    1232:	82 ff       	sbrs	r24, 2
    1234:	10 c0       	rjmp	.+32     	; 0x1256 <fputc+0x3e>
    1236:	4e 81       	ldd	r20, Y+6	; 0x06
    1238:	5f 81       	ldd	r21, Y+7	; 0x07
    123a:	2c 81       	ldd	r18, Y+4	; 0x04
    123c:	3d 81       	ldd	r19, Y+5	; 0x05
    123e:	42 17       	cp	r20, r18
    1240:	53 07       	cpc	r21, r19
    1242:	7c f4       	brge	.+30     	; 0x1262 <fputc+0x4a>
    1244:	e8 81       	ld	r30, Y
    1246:	f9 81       	ldd	r31, Y+1	; 0x01
    1248:	9f 01       	movw	r18, r30
    124a:	2f 5f       	subi	r18, 0xFF	; 255
    124c:	3f 4f       	sbci	r19, 0xFF	; 255
    124e:	39 83       	std	Y+1, r19	; 0x01
    1250:	28 83       	st	Y, r18
    1252:	10 83       	st	Z, r17
    1254:	06 c0       	rjmp	.+12     	; 0x1262 <fputc+0x4a>
    1256:	e8 85       	ldd	r30, Y+8	; 0x08
    1258:	f9 85       	ldd	r31, Y+9	; 0x09
    125a:	81 2f       	mov	r24, r17
    125c:	09 95       	icall
    125e:	89 2b       	or	r24, r25
    1260:	29 f7       	brne	.-54     	; 0x122c <fputc+0x14>
    1262:	2e 81       	ldd	r18, Y+6	; 0x06
    1264:	3f 81       	ldd	r19, Y+7	; 0x07
    1266:	2f 5f       	subi	r18, 0xFF	; 255
    1268:	3f 4f       	sbci	r19, 0xFF	; 255
    126a:	3f 83       	std	Y+7, r19	; 0x07
    126c:	2e 83       	std	Y+6, r18	; 0x06
    126e:	81 2f       	mov	r24, r17
    1270:	90 2f       	mov	r25, r16
    1272:	df 91       	pop	r29
    1274:	cf 91       	pop	r28
    1276:	1f 91       	pop	r17
    1278:	0f 91       	pop	r16
    127a:	08 95       	ret

0000127c <__ultoa_invert>:
    127c:	fa 01       	movw	r30, r20
    127e:	aa 27       	eor	r26, r26
    1280:	28 30       	cpi	r18, 0x08	; 8
    1282:	51 f1       	breq	.+84     	; 0x12d8 <__ultoa_invert+0x5c>
    1284:	20 31       	cpi	r18, 0x10	; 16
    1286:	81 f1       	breq	.+96     	; 0x12e8 <__ultoa_invert+0x6c>
    1288:	e8 94       	clt
    128a:	6f 93       	push	r22
    128c:	6e 7f       	andi	r22, 0xFE	; 254
    128e:	6e 5f       	subi	r22, 0xFE	; 254
    1290:	7f 4f       	sbci	r23, 0xFF	; 255
    1292:	8f 4f       	sbci	r24, 0xFF	; 255
    1294:	9f 4f       	sbci	r25, 0xFF	; 255
    1296:	af 4f       	sbci	r26, 0xFF	; 255
    1298:	b1 e0       	ldi	r27, 0x01	; 1
    129a:	3e d0       	rcall	.+124    	; 0x1318 <__ultoa_invert+0x9c>
    129c:	b4 e0       	ldi	r27, 0x04	; 4
    129e:	3c d0       	rcall	.+120    	; 0x1318 <__ultoa_invert+0x9c>
    12a0:	67 0f       	add	r22, r23
    12a2:	78 1f       	adc	r23, r24
    12a4:	89 1f       	adc	r24, r25
    12a6:	9a 1f       	adc	r25, r26
    12a8:	a1 1d       	adc	r26, r1
    12aa:	68 0f       	add	r22, r24
    12ac:	79 1f       	adc	r23, r25
    12ae:	8a 1f       	adc	r24, r26
    12b0:	91 1d       	adc	r25, r1
    12b2:	a1 1d       	adc	r26, r1
    12b4:	6a 0f       	add	r22, r26
    12b6:	71 1d       	adc	r23, r1
    12b8:	81 1d       	adc	r24, r1
    12ba:	91 1d       	adc	r25, r1
    12bc:	a1 1d       	adc	r26, r1
    12be:	20 d0       	rcall	.+64     	; 0x1300 <__ultoa_invert+0x84>
    12c0:	09 f4       	brne	.+2      	; 0x12c4 <__ultoa_invert+0x48>
    12c2:	68 94       	set
    12c4:	3f 91       	pop	r19
    12c6:	2a e0       	ldi	r18, 0x0A	; 10
    12c8:	26 9f       	mul	r18, r22
    12ca:	11 24       	eor	r1, r1
    12cc:	30 19       	sub	r19, r0
    12ce:	30 5d       	subi	r19, 0xD0	; 208
    12d0:	31 93       	st	Z+, r19
    12d2:	de f6       	brtc	.-74     	; 0x128a <__ultoa_invert+0xe>
    12d4:	cf 01       	movw	r24, r30
    12d6:	08 95       	ret
    12d8:	46 2f       	mov	r20, r22
    12da:	47 70       	andi	r20, 0x07	; 7
    12dc:	40 5d       	subi	r20, 0xD0	; 208
    12de:	41 93       	st	Z+, r20
    12e0:	b3 e0       	ldi	r27, 0x03	; 3
    12e2:	0f d0       	rcall	.+30     	; 0x1302 <__ultoa_invert+0x86>
    12e4:	c9 f7       	brne	.-14     	; 0x12d8 <__ultoa_invert+0x5c>
    12e6:	f6 cf       	rjmp	.-20     	; 0x12d4 <__ultoa_invert+0x58>
    12e8:	46 2f       	mov	r20, r22
    12ea:	4f 70       	andi	r20, 0x0F	; 15
    12ec:	40 5d       	subi	r20, 0xD0	; 208
    12ee:	4a 33       	cpi	r20, 0x3A	; 58
    12f0:	18 f0       	brcs	.+6      	; 0x12f8 <__ultoa_invert+0x7c>
    12f2:	49 5d       	subi	r20, 0xD9	; 217
    12f4:	31 fd       	sbrc	r19, 1
    12f6:	40 52       	subi	r20, 0x20	; 32
    12f8:	41 93       	st	Z+, r20
    12fa:	02 d0       	rcall	.+4      	; 0x1300 <__ultoa_invert+0x84>
    12fc:	a9 f7       	brne	.-22     	; 0x12e8 <__ultoa_invert+0x6c>
    12fe:	ea cf       	rjmp	.-44     	; 0x12d4 <__ultoa_invert+0x58>
    1300:	b4 e0       	ldi	r27, 0x04	; 4
    1302:	a6 95       	lsr	r26
    1304:	97 95       	ror	r25
    1306:	87 95       	ror	r24
    1308:	77 95       	ror	r23
    130a:	67 95       	ror	r22
    130c:	ba 95       	dec	r27
    130e:	c9 f7       	brne	.-14     	; 0x1302 <__ultoa_invert+0x86>
    1310:	00 97       	sbiw	r24, 0x00	; 0
    1312:	61 05       	cpc	r22, r1
    1314:	71 05       	cpc	r23, r1
    1316:	08 95       	ret
    1318:	9b 01       	movw	r18, r22
    131a:	ac 01       	movw	r20, r24
    131c:	0a 2e       	mov	r0, r26
    131e:	06 94       	lsr	r0
    1320:	57 95       	ror	r21
    1322:	47 95       	ror	r20
    1324:	37 95       	ror	r19
    1326:	27 95       	ror	r18
    1328:	ba 95       	dec	r27
    132a:	c9 f7       	brne	.-14     	; 0x131e <__ultoa_invert+0xa2>
    132c:	62 0f       	add	r22, r18
    132e:	73 1f       	adc	r23, r19
    1330:	84 1f       	adc	r24, r20
    1332:	95 1f       	adc	r25, r21
    1334:	a0 1d       	adc	r26, r0
    1336:	08 95       	ret

00001338 <__prologue_saves__>:
    1338:	2f 92       	push	r2
    133a:	3f 92       	push	r3
    133c:	4f 92       	push	r4
    133e:	5f 92       	push	r5
    1340:	6f 92       	push	r6
    1342:	7f 92       	push	r7
    1344:	8f 92       	push	r8
    1346:	9f 92       	push	r9
    1348:	af 92       	push	r10
    134a:	bf 92       	push	r11
    134c:	cf 92       	push	r12
    134e:	df 92       	push	r13
    1350:	ef 92       	push	r14
    1352:	ff 92       	push	r15
    1354:	0f 93       	push	r16
    1356:	1f 93       	push	r17
    1358:	cf 93       	push	r28
    135a:	df 93       	push	r29
    135c:	cd b7       	in	r28, 0x3d	; 61
    135e:	de b7       	in	r29, 0x3e	; 62
    1360:	ca 1b       	sub	r28, r26
    1362:	db 0b       	sbc	r29, r27
    1364:	0f b6       	in	r0, 0x3f	; 63
    1366:	f8 94       	cli
    1368:	de bf       	out	0x3e, r29	; 62
    136a:	0f be       	out	0x3f, r0	; 63
    136c:	cd bf       	out	0x3d, r28	; 61
    136e:	09 94       	ijmp

00001370 <__epilogue_restores__>:
    1370:	2a 88       	ldd	r2, Y+18	; 0x12
    1372:	39 88       	ldd	r3, Y+17	; 0x11
    1374:	48 88       	ldd	r4, Y+16	; 0x10
    1376:	5f 84       	ldd	r5, Y+15	; 0x0f
    1378:	6e 84       	ldd	r6, Y+14	; 0x0e
    137a:	7d 84       	ldd	r7, Y+13	; 0x0d
    137c:	8c 84       	ldd	r8, Y+12	; 0x0c
    137e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1380:	aa 84       	ldd	r10, Y+10	; 0x0a
    1382:	b9 84       	ldd	r11, Y+9	; 0x09
    1384:	c8 84       	ldd	r12, Y+8	; 0x08
    1386:	df 80       	ldd	r13, Y+7	; 0x07
    1388:	ee 80       	ldd	r14, Y+6	; 0x06
    138a:	fd 80       	ldd	r15, Y+5	; 0x05
    138c:	0c 81       	ldd	r16, Y+4	; 0x04
    138e:	1b 81       	ldd	r17, Y+3	; 0x03
    1390:	aa 81       	ldd	r26, Y+2	; 0x02
    1392:	b9 81       	ldd	r27, Y+1	; 0x01
    1394:	ce 0f       	add	r28, r30
    1396:	d1 1d       	adc	r29, r1
    1398:	0f b6       	in	r0, 0x3f	; 63
    139a:	f8 94       	cli
    139c:	de bf       	out	0x3e, r29	; 62
    139e:	0f be       	out	0x3f, r0	; 63
    13a0:	cd bf       	out	0x3d, r28	; 61
    13a2:	ed 01       	movw	r28, r26
    13a4:	08 95       	ret

000013a6 <_exit>:
    13a6:	f8 94       	cli

000013a8 <__stop_program>:
    13a8:	ff cf       	rjmp	.-2      	; 0x13a8 <__stop_program>
