read -sv run_verilog_mid/adder_32b_10_94_1b6c508ffe97e756abbbe456471aa3c3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_94_1b6c508ffe97e756abbbe456471aa3c3_yosys.v
