# Pipeline-CPU-verilog-
Using verilog and ModelSim to build a pipeline CPU
# # PipeRegs.v defines the regs between each stage of the pipeline CPU
