Fitter report for z80_top_direct_n
Fri Oct 25 17:41:46 2024
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Oct 25 17:41:46 2024       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; z80_top_direct_n                            ;
; Top-level Entity Name              ; z80_top_direct_n                            ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M02SCU169C8G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 1,841 / 2,304 ( 80 % )                      ;
;     Total combinational functions  ; 1,753 / 2,304 ( 76 % )                      ;
;     Dedicated logic registers      ; 365 / 2,304 ( 16 % )                        ;
; Total registers                    ; 365                                         ;
; Total pins                         ; 38 / 130 ( 29 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 110,592 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 32 ( 0 % )                              ;
; Total PLLs                         ; 0 / 1 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; 10M02SCU169C8G      ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                    ; On                  ; On                                    ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.9%      ;
;     Processor 3            ;   5.6%      ;
;     Processor 4            ;   5.6%      ;
;     Processor 5            ;   5.5%      ;
;     Processor 6            ;   5.5%      ;
;     Processor 7            ;   5.5%      ;
;     Processor 8            ;   5.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2216 ) ; 0.00 % ( 0 / 2216 )        ; 0.00 % ( 0 / 2216 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2216 ) ; 0.00 % ( 0 / 2216 )        ; 0.00 % ( 0 / 2216 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2202 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in K:/Documents/Design1/Z80_Quartus/output_files/z80_top_direct_n.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,841 / 2,304 ( 80 % ) ;
;     -- Combinational with no register       ; 1476                   ;
;     -- Register only                        ; 88                     ;
;     -- Combinational with a register        ; 277                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 1385                   ;
;     -- 3 input functions                    ; 267                    ;
;     -- <=2 input functions                  ; 101                    ;
;     -- Register only                        ; 88                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 1753                   ;
;     -- arithmetic mode                      ; 0                      ;
;                                             ;                        ;
; Total registers*                            ; 365 / 2,927 ( 12 % )   ;
;     -- Dedicated logic registers            ; 365 / 2,304 ( 16 % )   ;
;     -- I/O registers                        ; 0 / 623 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 130 / 144 ( 90 % )     ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 38 / 130 ( 29 % )      ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )         ;
;     -- Dedicated input pins                 ; 1 / 1 ( 100 % )        ;
;                                             ;                        ;
; M9Ks                                        ; 0 / 12 ( 0 % )         ;
; UFM blocks                                  ; 0 / 1 ( 0 % )          ;
; Total block memory bits                     ; 0 / 110,592 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 110,592 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 32 ( 0 % )         ;
; PLLs                                        ; 0 / 1 ( 0 % )          ;
; Global signals                              ; 1                      ;
;     -- Global clocks                        ; 1 / 10 ( 10 % )        ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Remote update blocks                        ; 0 / 1 ( 0 % )          ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 40.7% / 39.3% / 42.7%  ;
; Peak interconnect usage (total/H/V)         ; 64.9% / 61.9% / 69.4%  ;
; Maximum fan-out                             ; 364                    ;
; Highest non-global fan-out                  ; 81                     ;
; Total fan-out                               ; 7879                   ;
; Average fan-out                             ; 3.47                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 1841 / 2304 ( 80 % ) ; 0 / 2304 ( 0 % )               ;
;     -- Combinational with no register       ; 1476                 ; 0                              ;
;     -- Register only                        ; 88                   ; 0                              ;
;     -- Combinational with a register        ; 277                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 1385                 ; 0                              ;
;     -- 3 input functions                    ; 267                  ; 0                              ;
;     -- <=2 input functions                  ; 101                  ; 0                              ;
;     -- Register only                        ; 88                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1753                 ; 0                              ;
;     -- arithmetic mode                      ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 365                  ; 0                              ;
;     -- Dedicated logic registers            ; 365 / 2304 ( 16 % )  ; 0 / 2304 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 130 / 144 ( 90 % )   ; 0 / 144 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 38                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 32 ( 0 % )       ; 0 / 32 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                              ;
; Clock control block                         ; 1 / 12 ( 8 % )       ; 0 / 12 ( 0 % )                 ;
; User Flash Memory                           ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )                  ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 8                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 8                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 7872                 ; 7                              ;
;     -- Registered Connections               ; 1554                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 16                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 6                    ; 0                              ;
;     -- Output Ports                         ; 24                   ; 0                              ;
;     -- Bidir Ports                          ; 8                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                              ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; CLK    ; F13   ; 6        ; 18           ; 8            ; 21           ; 364                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; nBUSRQ ; F12   ; 6        ; 18           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; nINT   ; E4    ; 1A       ; 10           ; 15           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; nNMI   ; H3    ; 1B       ; 10           ; 10           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; nRESET ; K5    ; 3        ; 3            ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
; nWAIT  ; K2    ; 2        ; 0            ; 2            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; 0         ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; A[0]    ; N12   ; 3        ; 9            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[10]   ; K12   ; 5        ; 18           ; 2            ; 21           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[11]   ; M9    ; 3        ; 6            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[12]   ; M10   ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[13]   ; M11   ; 3        ; 14           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[14]   ; M12   ; 3        ; 11           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[15]   ; D11   ; 6        ; 18           ; 14           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[1]    ; M13   ; 3        ; 11           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[2]    ; L13   ; 5        ; 18           ; 2            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[3]    ; J13   ; 5        ; 18           ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[4]    ; H13   ; 5        ; 18           ; 3            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[5]    ; G13   ; 5        ; 18           ; 4            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[6]    ; K7    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[7]    ; H8    ; 5        ; 18           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[8]    ; J8    ; 3        ; 14           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; A[9]    ; K8    ; 3        ; 16           ; 0            ; 28           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nBUSACK ; N10   ; 3        ; 11           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nHALT   ; E3    ; 1A       ; 10           ; 15           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nIORQ   ; F4    ; 1B       ; 10           ; 11           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nM1     ; G4    ; 1B       ; 10           ; 11           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nMREQ   ; J7    ; 3        ; 9            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nRD     ; H2    ; 1B       ; 10           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nRFSH   ; J2    ; 2        ; 0            ; 5            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; nWR     ; L2    ; 2        ; 0            ; 3            ; 7            ; no              ; no                     ; no            ; 2         ; yes             ; no         ; yes           ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                 ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------+
; D[0] ; G12   ; 5        ; 18           ; 4            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
; D[1] ; K13   ; 5        ; 18           ; 2            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
; D[2] ; H9    ; 5        ; 18           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
; D[3] ; H10   ; 5        ; 18           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
; D[4] ; J12   ; 5        ; 18           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
; D[5] ; G9    ; 6        ; 18           ; 6            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
; D[6] ; G10   ; 6        ; 18           ; 6            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
; D[7] ; J9    ; 5        ; 18           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; Fitter               ; 0 pF                 ; pin_control:pin_control_|bus_db_pin_oe~1 (inverted) ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                        ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; Location ; Pin Name                                           ; Reserved As                    ; User Signal Name   ; Pin Type         ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+
; G1       ; DIFFIO_RX_L7n, DIFFOUT_L7n, TMS, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TMS~       ; Dual Purpose Pin ;
; G2       ; DIFFIO_RX_L7p, DIFFOUT_L7p, TCK, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TCK~       ; Dual Purpose Pin ;
; F5       ; DIFFIO_RX_L8n, DIFFOUT_L8n, TDI, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TDI~       ; Dual Purpose Pin ;
; F6       ; DIFFIO_RX_L8p, DIFFOUT_L8p, TDO, Low_Speed         ; Reserved as secondary function ; ~ALTERA_TDO~       ; Dual Purpose Pin ;
; E7       ; nCONFIG, Low_Speed                                 ; Reserved as secondary function ; ~ALTERA_nCONFIG~   ; Dual Purpose Pin ;
; C4       ; DIFFIO_RX_T11p, DIFFOUT_T11p, nSTATUS, Low_Speed   ; Reserved as secondary function ; ~ALTERA_nSTATUS~   ; Dual Purpose Pin ;
; C5       ; DIFFIO_RX_T11n, DIFFOUT_T11n, CONF_DONE, Low_Speed ; Reserved as secondary function ; ~ALTERA_CONF_DONE~ ; Dual Purpose Pin ;
+----------+----------------------------------------------------+--------------------------------+--------------------+------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1A       ; 2 / 8 ( 25 % )   ; 2.5V          ; --           ;
; 1B       ; 8 / 10 ( 80 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 16 ( 19 % )  ; 2.5V          ; --           ;
; 3        ; 12 / 30 ( 40 % ) ; 2.5V          ; --           ;
; 5        ; 12 / 16 ( 75 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 22 ( 23 % )  ; 2.5V          ; --           ;
; 8        ; 3 / 28 ( 11 % )  ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                 ; Dir.   ; I/O Standard          ; Voltage   ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; A2       ; 158        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 149        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 147        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 155        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 145        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 143        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 131        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 133        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 135        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 137        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 121        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; A13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1A       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; B2       ; 160        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; B3       ; 151        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 153        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 148        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 146        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 141        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; B8       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; B9       ; 136        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 134        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 117        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; B12      ; 115        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; B13      ; 119        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; C1       ; 1          ; 1A       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 2          ; 1A       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; C3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; C4       ; 154        ; 8        ; ~ALTERA_nSTATUS~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C5       ; 156        ; 8        ; ~ALTERA_CONF_DONE~ / RESERVED_INPUT            ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; C6       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C8       ;            ; 8        ; VCCIO8                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; C9       ; 132        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 130        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 120        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; C12      ; 118        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; C13      ; 113        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 0          ; 1A       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; D2       ;            ;          ; NC                                             ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D3       ;            ;          ; NC                                             ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; D4       ;            ; --       ; VCCA3                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; D6       ; 152        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 142        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 138        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 124        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; D10      ;            ; --       ; VCCA2                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; D11      ; 128        ; 6        ; A[15]                                          ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; D12      ; 126        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; D13      ; 111        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; E1       ; 7          ; 1A       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; E2       ;            ;          ; NC                                             ;        ;                       ;           ; --         ;                 ; --       ; --           ;
; E3       ; 4          ; 1A       ; nHALT                                          ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 6          ; 1A       ; nINT                                           ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ; 10         ; 1B       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 150        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 144        ; 8        ; ~ALTERA_nCONFIG~ / RESERVED_INPUT              ; input  ; 2.5 V Schmitt Trigger ;           ; Column I/O ; N               ; no       ; Off          ;
; E8       ; 140        ; 8        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 116        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; E10      ; 122        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; E11      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; E12      ; 108        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; E13      ; 104        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 5          ; 1A       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; F2       ;            ; 1A, 1B   ; VCCIO1                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; F3       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; F4       ; 20         ; 1B       ; nIORQ                                          ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ; 16         ; 1B       ; ~ALTERA_TDI~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; F6       ; 18         ; 1B       ; ~ALTERA_TDO~                                   ; output ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; F7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; F8       ; 114        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; F9       ; 110        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; F10      ; 112        ; 6        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; F11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; F12      ; 106        ; 6        ; nBUSRQ                                         ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; F13      ; 102        ; 6        ; CLK                                            ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 12         ; 1B       ; ~ALTERA_TMS~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; On           ;
; G2       ; 14         ; 1B       ; ~ALTERA_TCK~ / RESERVED_INPUT                  ; input  ; 2.5 V Schmitt Trigger ;           ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1A, 1B   ; VCCIO1                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G4       ; 22         ; 1B       ; nM1                                            ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 28         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; G8       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; G9       ; 98         ; 6        ; D[5]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; G10      ; 100        ; 6        ; D[6]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; G11      ;            ; 6        ; VCCIO6                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; G12      ; 93         ; 5        ; D[0]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; G13      ; 91         ; 5        ; A[5]                                           ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 13         ; 1B       ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 24         ; 1B       ; nRD                                            ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 26         ; 1B       ; nNMI                                           ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 34         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 32         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 30         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ; --       ; VCC_ONE                                        ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; H8       ; 92         ; 5        ; A[7]                                           ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; H9       ; 90         ; 5        ; D[2]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H10      ; 88         ; 5        ; D[3]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; H11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; H13      ; 89         ; 5        ; A[4]                                           ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 29         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 31         ; 2        ; nRFSH                                          ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; J5       ; 50         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; J6       ; 56         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; J7       ; 60         ; 3        ; nMREQ                                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; J8       ; 72         ; 3        ; A[8]                                           ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; J9       ; 86         ; 5        ; D[7]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; J10      ; 80         ; 5        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; J11      ;            ; 5        ; VCCIO5                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; J12      ; 84         ; 5        ; D[4]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 87         ; 5        ; A[3]                                           ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 41         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 2        ; nWAIT                                          ; input  ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; K4       ;            ; --       ; VCCA1                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K5       ; 48         ; 3        ; nRESET                                         ; input  ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; K6       ; 58         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; K7       ; 62         ; 3        ; A[6]                                           ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; K8       ; 73         ; 3        ; A[9]                                           ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; K9       ;            ; --       ; VCCA4                                          ; power  ;                       ; 3.0V/3.3V ; --         ;                 ; --       ; --           ;
; K10      ; 78         ; 5        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; K11      ; 79         ; 5        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; K12      ; 82         ; 5        ; A[10]                                          ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ; 85         ; 5        ; D[1]                                           ; bidir  ; 2.5 V                 ;           ; Row I/O    ; N               ; no       ; Off          ;
; L1       ; 37         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 39         ; 2        ; nWR                                            ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 42         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 46         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; L5       ; 44         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; L6       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L7       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L8       ;            ; 3        ; VCCIO3                                         ; power  ;                       ; 2.5V      ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; L10      ; 76         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 70         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; L12      ; 81         ; 5        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; L13      ; 83         ; 5        ; A[2]                                           ; output ; 2.5 V                 ;           ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 33         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 35         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 40         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 45         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; M5       ; 47         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; M6       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; M7       ; 54         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 57         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 59         ; 3        ; A[11]                                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 74         ; 3        ; A[12]                                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 68         ; 3        ; A[13]                                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 66         ; 3        ; A[14]                                          ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; M13      ; 64         ; 3        ; A[1]                                           ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
; N2       ; 36         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 38         ; 2        ; RESERVED_INPUT                                 ;        ;                       ;           ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 49         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; N5       ; 51         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 52         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; N7       ; 53         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; N8       ; 55         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 67         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; no       ; Off          ;
; N10      ; 65         ; 3        ; nBUSACK                                        ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N11      ; 61         ; 3        ; RESERVED_INPUT                                 ;        ;                       ;           ; Column I/O ;                 ; --       ; --           ;
; N12      ; 63         ; 3        ; A[0]                                           ; output ; 2.5 V                 ;           ; Column I/O ; Y               ; no       ; Off          ;
; N13      ;            ;          ; GND                                            ; gnd    ;                       ;           ; --         ;                 ; --       ; --           ;
+----------+------------+----------+------------------------------------------------+--------+-----------------------+-----------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; nM1      ; Incomplete set of assignments ;
; nMREQ    ; Incomplete set of assignments ;
; nIORQ    ; Incomplete set of assignments ;
; nRD      ; Incomplete set of assignments ;
; nWR      ; Incomplete set of assignments ;
; nRFSH    ; Incomplete set of assignments ;
; nHALT    ; Incomplete set of assignments ;
; nBUSACK  ; Incomplete set of assignments ;
; A[0]     ; Incomplete set of assignments ;
; A[1]     ; Incomplete set of assignments ;
; A[2]     ; Incomplete set of assignments ;
; A[3]     ; Incomplete set of assignments ;
; A[4]     ; Incomplete set of assignments ;
; A[5]     ; Incomplete set of assignments ;
; A[6]     ; Incomplete set of assignments ;
; A[7]     ; Incomplete set of assignments ;
; A[8]     ; Incomplete set of assignments ;
; A[9]     ; Incomplete set of assignments ;
; A[10]    ; Incomplete set of assignments ;
; A[11]    ; Incomplete set of assignments ;
; A[12]    ; Incomplete set of assignments ;
; A[13]    ; Incomplete set of assignments ;
; A[14]    ; Incomplete set of assignments ;
; A[15]    ; Incomplete set of assignments ;
; D[0]     ; Incomplete set of assignments ;
; D[1]     ; Incomplete set of assignments ;
; D[2]     ; Incomplete set of assignments ;
; D[3]     ; Incomplete set of assignments ;
; D[4]     ; Incomplete set of assignments ;
; D[5]     ; Incomplete set of assignments ;
; D[6]     ; Incomplete set of assignments ;
; D[7]     ; Incomplete set of assignments ;
; CLK      ; Incomplete set of assignments ;
; nBUSRQ   ; Incomplete set of assignments ;
; nWAIT    ; Incomplete set of assignments ;
; nRESET   ; Incomplete set of assignments ;
; nNMI     ; Incomplete set of assignments ;
; nINT     ; Incomplete set of assignments ;
; D[0]     ; Missing location assignment   ;
; D[1]     ; Missing location assignment   ;
; D[2]     ; Missing location assignment   ;
; D[3]     ; Missing location assignment   ;
; D[4]     ; Missing location assignment   ;
; D[5]     ; Missing location assignment   ;
; D[6]     ; Missing location assignment   ;
; D[7]     ; Missing location assignment   ;
+----------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; ADC blocks ; Full Hierarchy Name                                                                                    ; Entity Name      ; Library Name ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------+------------------+--------------+
; |z80_top_direct_n                           ; 1841 (3)    ; 365 (1)                   ; 0 (0)         ; 0           ; 0    ; 1          ; 0            ; 0       ; 0         ; 38   ; 0            ; 1476 (2)     ; 88 (0)            ; 277 (2)          ; 0          ; |z80_top_direct_n                                                                                      ; z80_top_direct_n ; work         ;
;    |address_latch:address_latch_|           ; 62 (29)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (13)      ; 0 (0)             ; 16 (16)          ; 0          ; |z80_top_direct_n|address_latch:address_latch_                                                         ; address_latch    ; work         ;
;       |inc_dec:b2v_inst_inc_dec|            ; 33 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (16)      ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec                                ; inc_dec          ; work         ;
;          |inc_dec_2bit:b2v_dual_adder_0|    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_0  ; inc_dec_2bit     ; work         ;
;          |inc_dec_2bit:b2v_dual_adder_10|   ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_10 ; inc_dec_2bit     ; work         ;
;          |inc_dec_2bit:b2v_dual_adder_2|    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_2  ; inc_dec_2bit     ; work         ;
;          |inc_dec_2bit:b2v_dual_adder_4|    ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_4  ; inc_dec_2bit     ; work         ;
;          |inc_dec_2bit:b2v_dual_adder_7|    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_7  ; inc_dec_2bit     ; work         ;
;          |inc_dec_2bit:b2v_dual_adder_9|    ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|address_latch:address_latch_|inc_dec:b2v_inst_inc_dec|inc_dec_2bit:b2v_dual_adder_9  ; inc_dec_2bit     ; work         ;
;    |address_pins:address_pins_|             ; 18 (18)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 14 (14)          ; 0          ; |z80_top_direct_n|address_pins:address_pins_                                                           ; address_pins     ; work         ;
;    |alu:alu_|                               ; 135 (96)    ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (75)     ; 1 (1)             ; 22 (1)           ; 0          ; |z80_top_direct_n|alu:alu_                                                                             ; alu              ; work         ;
;       |alu_bit_select:b2v_input_bit_select| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_bit_select:b2v_input_bit_select                                         ; alu_bit_select   ; work         ;
;       |alu_core:b2v_core|                   ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 0 (0)             ; 3 (0)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_core:b2v_core                                                           ; alu_core         ; work         ;
;          |alu_slice:b2v_alu_slice_bit_0|    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_0                             ; alu_slice        ; work         ;
;          |alu_slice:b2v_alu_slice_bit_1|    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_1                             ; alu_slice        ; work         ;
;          |alu_slice:b2v_alu_slice_bit_2|    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_2                             ; alu_slice        ; work         ;
;          |alu_slice:b2v_alu_slice_bit_3|    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 1 (1)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_core:b2v_core|alu_slice:b2v_alu_slice_bit_3                             ; alu_slice        ; work         ;
;       |alu_mux_2z:b2v_op1_latch_mux_high|   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_mux_2z:b2v_op1_latch_mux_high                                           ; alu_mux_2z       ; work         ;
;       |alu_mux_3z:b2v_op1_latch_mux_low|    ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low                                            ; alu_mux_3z       ; work         ;
;       |alu_mux_3z:b2v_op2_latch_mux_high|   ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_mux_3z:b2v_op2_latch_mux_high                                           ; alu_mux_3z       ; work         ;
;       |alu_mux_3z:b2v_op2_latch_mux_low|    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; 0          ; |z80_top_direct_n|alu:alu_|alu_mux_3z:b2v_op2_latch_mux_low                                            ; alu_mux_3z       ; work         ;
;    |alu_control:alu_control_|               ; 44 (39)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (37)      ; 1 (1)             ; 1 (1)            ; 0          ; |z80_top_direct_n|alu_control:alu_control_                                                             ; alu_control      ; work         ;
;       |alu_mux_4:b2v_inst_cond_mux|         ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|alu_control:alu_control_|alu_mux_4:b2v_inst_cond_mux                                 ; alu_mux_4        ; work         ;
;       |alu_mux_8:b2v_inst_shift_mux|        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|alu_control:alu_control_|alu_mux_8:b2v_inst_shift_mux                                ; alu_mux_8        ; work         ;
;    |alu_flags:alu_flags_|                   ; 61 (61)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 0 (0)             ; 10 (10)          ; 0          ; |z80_top_direct_n|alu_flags:alu_flags_                                                                 ; alu_flags        ; work         ;
;    |bus_control:bus_control_|               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 3 (3)            ; 0          ; |z80_top_direct_n|bus_control:bus_control_                                                             ; bus_control      ; work         ;
;    |clk_delay:clk_delay_|                   ; 8 (8)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; 0          ; |z80_top_direct_n|clk_delay:clk_delay_                                                                 ; clk_delay        ; work         ;
;    |data_pins:data_pins_|                   ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|data_pins:data_pins_                                                                 ; data_pins        ; work         ;
;    |data_switch_mask:sw1_|                  ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|data_switch_mask:sw1_                                                                ; data_switch_mask ; work         ;
;    |decode_state:decode_state_|             ; 15 (15)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 6 (6)            ; 0          ; |z80_top_direct_n|decode_state:decode_state_                                                           ; decode_state     ; work         ;
;    |execute:execute_|                       ; 941 (941)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 928 (928)    ; 0 (0)             ; 13 (13)          ; 0          ; |z80_top_direct_n|execute:execute_                                                                     ; execute          ; work         ;
;    |interrupts:interrupts_|                 ; 15 (15)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 9 (9)            ; 0          ; |z80_top_direct_n|interrupts:interrupts_                                                               ; interrupts       ; work         ;
;    |ir:ir_|                                 ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|ir:ir_                                                                               ; ir               ; work         ;
;    |memory_ifc:memory_ifc_|                 ; 23 (23)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 15 (15)          ; 0          ; |z80_top_direct_n|memory_ifc:memory_ifc_                                                               ; memory_ifc       ; work         ;
;    |pin_control:pin_control_|               ; 18 (18)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 0 (0)            ; 0          ; |z80_top_direct_n|pin_control:pin_control_                                                             ; pin_control      ; work         ;
;    |pla_decode:pla_decode_|                 ; 73 (73)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 7 (7)            ; 0          ; |z80_top_direct_n|pla_decode:pla_decode_                                                               ; pla_decode       ; work         ;
;    |reg_control:reg_control_|               ; 29 (29)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 4 (4)            ; 0          ; |z80_top_direct_n|reg_control:reg_control_                                                             ; reg_control      ; work         ;
;    |reg_file:reg_file_|                     ; 364 (140)   ; 224 (0)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 140 (139)    ; 78 (0)            ; 146 (137)        ; 0          ; |z80_top_direct_n|reg_file:reg_file_                                                                   ; reg_file         ; work         ;
;       |reg_latch:b2v_latch_af2_hi|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af2_hi                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_af2_lo|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af2_lo                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_af_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_af_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_af_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_bc2_hi|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 3 (3)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc2_hi                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_bc2_lo|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc2_lo                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_bc_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_bc_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_bc_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_de2_hi|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de2_hi                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_de2_lo|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de2_lo                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_de_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_de_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_de_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_hl2_hi|          ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl2_hi                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_hl2_lo|          ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 5 (5)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl2_lo                                        ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_hl_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_hl_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_hl_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_ir_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ir_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_ir_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ir_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_ix_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ix_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_ix_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_ix_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_iy_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_iy_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_iy_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_iy_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_pc_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_pc_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_pc_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_pc_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_sp_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 6 (6)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_sp_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_sp_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_sp_lo                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_wz_hi|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 5 (5)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_wz_hi                                         ; reg_latch        ; work         ;
;       |reg_latch:b2v_latch_wz_lo|           ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0          ; |z80_top_direct_n|reg_file:reg_file_|reg_latch:b2v_latch_wz_lo                                         ; reg_latch        ; work         ;
;    |resets:resets_|                         ; 7 (7)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 5 (5)            ; 0          ; |z80_top_direct_n|resets:resets_                                                                       ; resets           ; work         ;
;    |sequencer:sequencer_|                   ; 15 (15)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 12 (12)          ; 0          ; |z80_top_direct_n|sequencer:sequencer_                                                                 ; sequencer        ; work         ;
+---------------------------------------------+-------------+---------------------------+---------------+-------------+------+------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------+--------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                     ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------+----------+---------------+---------------+-----------------------+-----+------+
; nM1     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nMREQ   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nIORQ   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nRD     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nWR     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nRFSH   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nHALT   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; nBUSACK ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; A[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; D[0]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; D[1]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; D[2]    ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; D[3]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; D[4]    ; Bidir    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
; D[5]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; D[6]    ; Bidir    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; D[7]    ; Bidir    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; CLK     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nBUSRQ  ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; nWAIT   ; Input    ; --            ; (6) 873 ps    ; --                    ; --  ; --   ;
; nRESET  ; Input    ; (6) 868 ps    ; --            ; --                    ; --  ; --   ;
; nNMI    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; nINT    ; Input    ; (6) 873 ps    ; --            ; --                    ; --  ; --   ;
+---------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                  ;
+---------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------+-------------------+---------+
; D[0]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[0] ; 0                 ; 6       ;
; D[1]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[1] ; 0                 ; 6       ;
; D[2]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[2] ; 1                 ; 6       ;
; D[3]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[3] ; 0                 ; 6       ;
; D[4]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[4] ; 0                 ; 6       ;
; D[5]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[5] ; 0                 ; 0       ;
; D[6]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[6] ; 0                 ; 0       ;
; D[7]                                              ;                   ;         ;
;      - data_pins:data_pins_|SYNTHESIZED_WIRE_0[7] ; 1                 ; 6       ;
; CLK                                               ;                   ;         ;
; nBUSRQ                                            ;                   ;         ;
;      - clk_delay:clk_delay_|SYNTHESIZED_WIRE_8~0  ; 1                 ; 6       ;
; nWAIT                                             ;                   ;         ;
;      - clk_delay:clk_delay_|SYNTHESIZED_WIRE_9~1  ; 1                 ; 6       ;
; nRESET                                            ;                   ;         ;
;      - resets:resets_|x1                          ; 0                 ; 6       ;
; nNMI                                              ;                   ;         ;
;      - interrupts:interrupts_|nmi_armed           ; 0                 ; 0       ;
; nINT                                              ;                   ;         ;
;      - interrupts:interrupts_|SYNTHESIZED_WIRE_13 ; 0                 ; 6       ;
+---------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                ;
+--------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                             ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; CLK                                              ; PIN_F13            ; 364     ; Clock         ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; alu:alu_|alu_mux_2z:b2v_op1_latch_mux_high|ena~0 ; LCCOMB_X14_Y11_N30 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; alu:alu_|alu_mux_3z:b2v_op1_latch_mux_low|ena    ; LCCOMB_X15_Y15_N12 ; 4       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; alu:alu_|alu_mux_3z:b2v_op2_latch_mux_high|ena   ; LCCOMB_X16_Y11_N22 ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; clk_delay:clk_delay_|SYNTHESIZED_WIRE_9          ; FF_X14_Y2_N5       ; 13      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; clk_delay:clk_delay_|pin_control_oe              ; LCCOMB_X14_Y2_N12  ; 20      ; Output enable ; no     ; --                   ; --               ; --                        ;
; data_pins:data_pins_|SYNTHESIZED_WIRE_2          ; LCCOMB_X17_Y7_N22  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; decode_state:decode_state_|SYNTHESIZED_WIRE_4~0  ; LCCOMB_X14_Y2_N14  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; execute:execute_|ctl_al_we~17                    ; LCCOMB_X7_Y5_N26   ; 16      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; execute:execute_|ctl_alu_op_low                  ; LCCOMB_X14_Y16_N8  ; 14      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; execute:execute_|ctl_apin_mux2~0                 ; LCCOMB_X2_Y5_N30   ; 16      ; Sync. load    ; no     ; --                   ; --               ; --                        ;
; execute:execute_|ctl_flags_sz_we~7               ; LCCOMB_X14_Y9_N28  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; execute:execute_|ctl_flags_xy_we~10              ; LCCOMB_X17_Y12_N16 ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; execute:execute_|ctl_im_we                       ; LCCOMB_X14_Y10_N30 ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; execute:execute_|ctl_state_ixiy_we~0             ; LCCOMB_X14_Y7_N26  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; fpga_reset                                       ; FF_X15_Y1_N21      ; 2       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; interrupts:interrupts_|SYNTHESIZED_WIRE_12       ; LCCOMB_X14_Y2_N0   ; 2       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; interrupts:interrupts_|SYNTHESIZED_WIRE_15       ; LCCOMB_X11_Y11_N14 ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; interrupts:interrupts_|SYNTHESIZED_WIRE_9        ; LCCOMB_X14_Y2_N28  ; 1       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; interrupts:interrupts_|test1~4                   ; LCCOMB_X17_Y2_N0   ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; ir:ir_|SYNTHESIZED_WIRE_0~3                      ; LCCOMB_X14_Y2_N20  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; nNMI                                             ; PIN_H3             ; 1       ; Clock         ; no     ; --                   ; --               ; --                        ;
; pin_control:pin_control_|bus_ab_pin_we~15        ; LCCOMB_X2_Y5_N20   ; 16      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; pin_control:pin_control_|bus_db_pin_oe~1         ; LCCOMB_X3_Y5_N28   ; 8       ; Output enable ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_29           ; LCCOMB_X11_Y5_N18  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_31           ; LCCOMB_X10_Y5_N24  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_33           ; LCCOMB_X7_Y4_N20   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_35           ; LCCOMB_X7_Y4_N18   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_37~0         ; LCCOMB_X11_Y1_N4   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_39~0         ; LCCOMB_X11_Y1_N30  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_41~0         ; LCCOMB_X11_Y1_N2   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_43~0         ; LCCOMB_X10_Y1_N24  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_45           ; LCCOMB_X10_Y4_N26  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_47           ; LCCOMB_X10_Y2_N6   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_49           ; LCCOMB_X7_Y2_N12   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_51           ; LCCOMB_X7_Y2_N14   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_53           ; LCCOMB_X10_Y4_N22  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_55           ; LCCOMB_X10_Y2_N4   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_57           ; LCCOMB_X11_Y1_N6   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_59           ; LCCOMB_X11_Y1_N16  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_61           ; LCCOMB_X6_Y2_N28   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_63           ; LCCOMB_X7_Y3_N2    ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_65~0         ; LCCOMB_X12_Y2_N12  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_67~1         ; LCCOMB_X10_Y1_N30  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_69           ; LCCOMB_X12_Y2_N22  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_71           ; LCCOMB_X10_Y2_N22  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_73           ; LCCOMB_X6_Y2_N2    ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_75           ; LCCOMB_X9_Y3_N16   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_77~0         ; LCCOMB_X12_Y4_N22  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_79~0         ; LCCOMB_X11_Y1_N24  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_81           ; LCCOMB_X11_Y3_N18  ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; reg_file:reg_file_|SYNTHESIZED_WIRE_83           ; LCCOMB_X9_Y3_N22   ; 8       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; resets:resets_|SYNTHESIZED_WIRE_12               ; FF_X14_Y2_N31      ; 81      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; sequencer:sequencer_|ena_T~0                     ; LCCOMB_X14_Y2_N26  ; 24      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK  ; PIN_F13  ; 364     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 4,060 / 9,335 ( 43 % )  ;
; C16 interconnects     ; 78 / 576 ( 14 % )       ;
; C4 interconnects      ; 3,570 / 8,640 ( 41 % )  ;
; Direct links          ; 268 / 9,335 ( 3 % )     ;
; Global clocks         ; 1 / 10 ( 10 % )         ;
; Local interconnects   ; 986 / 2,304 ( 43 % )    ;
; R24 interconnects     ; 73 / 672 ( 11 % )       ;
; R4 interconnects      ; 4,755 / 11,968 ( 40 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.16) ; Number of LABs  (Total = 130) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 3                             ;
; 2                                           ; 1                             ;
; 3                                           ; 1                             ;
; 4                                           ; 0                             ;
; 5                                           ; 3                             ;
; 6                                           ; 0                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 4                             ;
; 11                                          ; 5                             ;
; 12                                          ; 7                             ;
; 13                                          ; 5                             ;
; 14                                          ; 7                             ;
; 15                                          ; 14                            ;
; 16                                          ; 78                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.24) ; Number of LABs  (Total = 130) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 24                            ;
; 1 Clock                            ; 70                            ;
; 1 Clock enable                     ; 35                            ;
; 1 Sync. load                       ; 5                             ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 25                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.71) ; Number of LABs  (Total = 130) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 1                             ;
; 4                                            ; 0                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 2                             ;
; 11                                           ; 3                             ;
; 12                                           ; 3                             ;
; 13                                           ; 5                             ;
; 14                                           ; 8                             ;
; 15                                           ; 8                             ;
; 16                                           ; 39                            ;
; 17                                           ; 10                            ;
; 18                                           ; 5                             ;
; 19                                           ; 6                             ;
; 20                                           ; 5                             ;
; 21                                           ; 3                             ;
; 22                                           ; 2                             ;
; 23                                           ; 9                             ;
; 24                                           ; 5                             ;
; 25                                           ; 3                             ;
; 26                                           ; 2                             ;
; 27                                           ; 0                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.71) ; Number of LABs  (Total = 130) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 3                             ;
; 2                                                ; 3                             ;
; 3                                                ; 2                             ;
; 4                                                ; 2                             ;
; 5                                                ; 3                             ;
; 6                                                ; 4                             ;
; 7                                                ; 6                             ;
; 8                                                ; 11                            ;
; 9                                                ; 9                             ;
; 10                                               ; 13                            ;
; 11                                               ; 19                            ;
; 12                                               ; 17                            ;
; 13                                               ; 11                            ;
; 14                                               ; 10                            ;
; 15                                               ; 5                             ;
; 16                                               ; 3                             ;
; 17                                               ; 2                             ;
; 18                                               ; 3                             ;
; 19                                               ; 2                             ;
; 20                                               ; 0                             ;
; 21                                               ; 1                             ;
; 22                                               ; 0                             ;
; 23                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 29.64) ; Number of LABs  (Total = 130) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 0                             ;
; 3                                            ; 0                             ;
; 4                                            ; 0                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 1                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 3                             ;
; 12                                           ; 0                             ;
; 13                                           ; 3                             ;
; 14                                           ; 0                             ;
; 15                                           ; 0                             ;
; 16                                           ; 0                             ;
; 17                                           ; 1                             ;
; 18                                           ; 1                             ;
; 19                                           ; 1                             ;
; 20                                           ; 1                             ;
; 21                                           ; 0                             ;
; 22                                           ; 2                             ;
; 23                                           ; 3                             ;
; 24                                           ; 1                             ;
; 25                                           ; 7                             ;
; 26                                           ; 2                             ;
; 27                                           ; 4                             ;
; 28                                           ; 5                             ;
; 29                                           ; 4                             ;
; 30                                           ; 7                             ;
; 31                                           ; 9                             ;
; 32                                           ; 7                             ;
; 33                                           ; 13                            ;
; 34                                           ; 12                            ;
; 35                                           ; 9                             ;
; 36                                           ; 21                            ;
; 37                                           ; 9                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 160mA for row I/Os and 160mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 30           ; 0            ; 30           ; 0            ; 0            ; 38        ; 30           ; 0            ; 38        ; 38        ; 0            ; 32           ; 0            ; 0            ; 34           ; 0            ; 32           ; 34           ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 38        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 8            ; 38           ; 8            ; 38           ; 38           ; 0         ; 8            ; 38           ; 0         ; 0         ; 38           ; 6            ; 38           ; 38           ; 4            ; 38           ; 6            ; 4            ; 38           ; 38           ; 38           ; 6            ; 38           ; 38           ; 38           ; 38           ; 38           ; 0         ; 38           ; 38           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; nM1                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nMREQ              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nIORQ              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nRD                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nWR                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nRFSH              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nHALT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nBUSACK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[10]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[11]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[12]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[13]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[14]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; A[15]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; D[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nBUSRQ             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nWAIT              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nRESET             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nNMI               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; nINT               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                     ;
+------------------------------------------------------------------+------------------------+
; Option                                                           ; Setting                ;
+------------------------------------------------------------------+------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                    ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                    ;
; Enable device-wide output enable (DEV_OE)                        ; Off                    ;
; Enable INIT_DONE output                                          ; Off                    ;
; Configuration scheme                                             ; Internal Configuration ;
; Enable Error Detection CRC_ERROR pin                             ; Off                    ;
; Enable open drain on CRC_ERROR pin                               ; Off                    ;
; Enable nCONFIG, nSTATUS, and CONF_DONE pins                      ; On                     ;
; Enable JTAG pin sharing                                          ; Off                    ;
; Enable nCE pin                                                   ; Off                    ;
; Enable CONFIG_SEL pin                                            ; Off                    ;
; Enable input tri-state on active configuration pins in user mode ; Off                    ;
; Configuration Voltage Level                                      ; Auto                   ;
; Force Configuration Voltage Level                                ; Off                    ;
; Data[0]                                                          ; Unreserved             ;
; Data[1]/ASDO                                                     ; Unreserved             ;
; FLASH_nCE/nCSO                                                   ; Unreserved             ;
; DCLK                                                             ; Unreserved             ;
+------------------------------------------------------------------+------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10M02SCU169C8G for design "z80_top_direct_n"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (16562): Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10M08SCU169C8G is compatible
    Info (176445): Device 10M04SCU169C8G is compatible
    Info (176445): Device 10M16SCU169C8G is compatible
Info (169124): Fitter converted 7 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_TMS~ is reserved at location G1
    Info (169125): Pin ~ALTERA_TCK~ is reserved at location G2
    Info (169125): Pin ~ALTERA_TDI~ is reserved at location F5
    Info (169125): Pin ~ALTERA_TDO~ is reserved at location F6
    Info (169125): Pin ~ALTERA_nCONFIG~ is reserved at location E7
    Info (169125): Pin ~ALTERA_nSTATUS~ is reserved at location C4
    Info (169125): Pin ~ALTERA_CONF_DONE~ is reserved at location C5
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 8 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'z80_top_direct_n.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Warning (332125): Found combinational loop of 513 nodes File: K:/Documents/Design1/Z80_Quartus/reg_file.v Line: 100
    Warning (332126): Node "reg_file_|db_lo_as[0]~1|combout"
    Warning (332126): Node "reg_file_|db_lo_as[0]~19|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[0]~19|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[0]~21|datab"
    Warning (332126): Node "reg_file_|gdfx_temp0[0]~21|combout"
    Warning (332126): Node "alu_control_|db[0]~26|datac"
    Warning (332126): Node "alu_control_|db[0]~26|combout"
    Warning (332126): Node "alu_control_|db[0]~27|dataa"
    Warning (332126): Node "alu_control_|db[0]~27|combout"
    Warning (332126): Node "alu_|db[0]~18|datab"
    Warning (332126): Node "alu_|db[0]~18|combout"
    Warning (332126): Node "alu_control_|db[0]~25|datab"
    Warning (332126): Node "alu_control_|db[0]~25|combout"
    Warning (332126): Node "alu_control_|db[0]~26|datab"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~12|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~12|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~14|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~14|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~15|datad"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~15|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~21|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~21|combout"
    Warning (332126): Node "reg_file_|db_hi_as[0]~0|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[0]~0|combout"
    Warning (332126): Node "reg_file_|db_hi_as[0]~1|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[0]~1|combout"
    Warning (332126): Node "reg_file_|db_hi_as[0]~18|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[0]~18|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[0]~21|datab"
    Warning (332126): Node "alu_|db[0]~17|datab"
    Warning (332126): Node "alu_|db[0]~17|combout"
    Warning (332126): Node "alu_|db[0]~18|dataa"
    Warning (332126): Node "alu_control_|b2v_inst_shift_mux|out~1|datac"
    Warning (332126): Node "alu_control_|b2v_inst_shift_mux|out~1|combout"
    Warning (332126): Node "alu_control_|b2v_inst_shift_mux|out~2|datab"
    Warning (332126): Node "alu_control_|b2v_inst_shift_mux|out~2|combout"
    Warning (332126): Node "alu_|db_high[3]~20|dataa"
    Warning (332126): Node "alu_|db_high[3]~20|combout"
    Warning (332126): Node "alu_|db_high[3]~21|dataa"
    Warning (332126): Node "alu_|db_high[3]~21|combout"
    Warning (332126): Node "alu_|db_high[3]~24|dataa"
    Warning (332126): Node "alu_|db_high[3]~24|combout"
    Warning (332126): Node "alu_|db_high[3]~25|dataa"
    Warning (332126): Node "alu_|db_high[3]~25|combout"
    Warning (332126): Node "alu_|db[7]~20|datab"
    Warning (332126): Node "alu_|db[7]~20|combout"
    Warning (332126): Node "alu_|db_high[3]~21|datab"
    Warning (332126): Node "alu_|db_high[2]~2|dataa"
    Warning (332126): Node "alu_|db_high[2]~2|combout"
    Warning (332126): Node "alu_|db_high[2]~3|dataa"
    Warning (332126): Node "alu_|db_high[2]~3|combout"
    Warning (332126): Node "alu_|db_high[2]~6|dataa"
    Warning (332126): Node "alu_|db_high[2]~6|combout"
    Warning (332126): Node "alu_|db_high[2]~7|dataa"
    Warning (332126): Node "alu_|db_high[2]~7|combout"
    Warning (332126): Node "alu_|db[6]~24|datab"
    Warning (332126): Node "alu_|db[6]~24|combout"
    Warning (332126): Node "alu_|db_high[3]~20|datab"
    Warning (332126): Node "alu_|db_high[2]~3|datab"
    Warning (332126): Node "alu_|db_high[1]~8|dataa"
    Warning (332126): Node "alu_|db_high[1]~8|combout"
    Warning (332126): Node "alu_|db_high[1]~9|dataa"
    Warning (332126): Node "alu_|db_high[1]~9|combout"
    Warning (332126): Node "alu_|db_high[1]~12|dataa"
    Warning (332126): Node "alu_|db_high[1]~12|combout"
    Warning (332126): Node "alu_|db_high[1]~13|dataa"
    Warning (332126): Node "alu_|db_high[1]~13|combout"
    Warning (332126): Node "alu_|db[5]~22|datab"
    Warning (332126): Node "alu_|db[5]~22|combout"
    Warning (332126): Node "alu_|db_high[2]~2|datab"
    Warning (332126): Node "alu_|db_high[1]~9|datab"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~63|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~63|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~65|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~65|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~66|datad"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~66|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~67|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~67|combout"
    Warning (332126): Node "alu_|db[5]~21|dataa"
    Warning (332126): Node "alu_|db[5]~21|combout"
    Warning (332126): Node "alu_|db[5]~22|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[5]~11|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[5]~11|combout"
    Warning (332126): Node "reg_file_|db_hi_as[5]~12|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[5]~12|combout"
    Warning (332126): Node "reg_file_|db_hi_as[5]~13|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[5]~13|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[5]~67|datab"
    Warning (332126): Node "alu_|db_high[0]~16|dataa"
    Warning (332126): Node "alu_|db_high[0]~16|combout"
    Warning (332126): Node "alu_|db_high[0]~17|dataa"
    Warning (332126): Node "alu_|db_high[0]~17|combout"
    Warning (332126): Node "alu_|db_high[0]~18|datac"
    Warning (332126): Node "alu_|db_high[0]~18|combout"
    Warning (332126): Node "alu_|db_high[0]~19|dataa"
    Warning (332126): Node "alu_|db_high[0]~19|combout"
    Warning (332126): Node "alu_|db[4]~10|datab"
    Warning (332126): Node "alu_|db[4]~10|combout"
    Warning (332126): Node "alu_control_|db[4]~32|datab"
    Warning (332126): Node "alu_control_|db[4]~32|combout"
    Warning (332126): Node "alu_control_|db[4]~33|datab"
    Warning (332126): Node "alu_control_|db[4]~33|combout"
    Warning (332126): Node "alu_control_|db[4]~34|dataa"
    Warning (332126): Node "alu_control_|db[4]~34|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[4]~53|datab"
    Warning (332126): Node "reg_file_|gdfx_temp0[4]~53|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[4]~60|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[4]~60|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[4]~61|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[4]~61|combout"
    Warning (332126): Node "alu_control_|db[4]~33|datac"
    Warning (332126): Node "reg_file_|db_lo_as[4]~9|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[4]~9|combout"
    Warning (332126): Node "reg_file_|db_lo_as[4]~10|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[4]~10|combout"
    Warning (332126): Node "reg_file_|db_lo_as[4]~11|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[4]~11|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[4]~61|datab"
    Warning (332126): Node "alu_|db[4]~8|datab"
    Warning (332126): Node "alu_|db[4]~8|combout"
    Warning (332126): Node "alu_|db[4]~10|dataa"
    Warning (332126): Node "bus_control_|db[4]~19|datab"
    Warning (332126): Node "bus_control_|db[4]~19|combout"
    Warning (332126): Node "sw1_|db_down[4]~1|dataa"
    Warning (332126): Node "sw1_|db_down[4]~1|combout"
    Warning (332126): Node "alu_control_|db[4]~33|dataa"
    Warning (332126): Node "alu_|db_high[3]~23|datab"
    Warning (332126): Node "alu_|db_high[3]~23|combout"
    Warning (332126): Node "alu_|db_high[3]~24|datac"
    Warning (332126): Node "alu_|db_high[2]~5|datab"
    Warning (332126): Node "alu_|db_high[2]~5|combout"
    Warning (332126): Node "alu_|db_high[2]~6|datac"
    Warning (332126): Node "alu_|db_low[2]~6|dataa"
    Warning (332126): Node "alu_|db_low[2]~6|combout"
    Warning (332126): Node "alu_|db_low[2]~8|dataa"
    Warning (332126): Node "alu_|db_low[2]~8|combout"
    Warning (332126): Node "alu_|db_low[2]~11|dataa"
    Warning (332126): Node "alu_|db_low[2]~11|combout"
    Warning (332126): Node "alu_|db[2]~12|datab"
    Warning (332126): Node "alu_|db[2]~12|combout"
    Warning (332126): Node "alu_|db_low[1]~15|dataa"
    Warning (332126): Node "alu_|db_low[1]~15|combout"
    Warning (332126): Node "alu_|db_low[1]~16|dataa"
    Warning (332126): Node "alu_|db_low[1]~16|combout"
    Warning (332126): Node "alu_|db_low[1]~17|datab"
    Warning (332126): Node "alu_|db_low[1]~17|combout"
    Warning (332126): Node "alu_|db[1]~16|datab"
    Warning (332126): Node "alu_|db[1]~16|combout"
    Warning (332126): Node "alu_|db_low[0]~21|dataa"
    Warning (332126): Node "alu_|db_low[0]~21|combout"
    Warning (332126): Node "alu_|db_low[0]~22|dataa"
    Warning (332126): Node "alu_|db_low[0]~22|combout"
    Warning (332126): Node "alu_|db_low[0]~23|datab"
    Warning (332126): Node "alu_|db_low[0]~23|combout"
    Warning (332126): Node "alu_|db[0]~17|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~27|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~27|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~29|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~29|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~30|datab"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~30|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~31|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~31|combout"
    Warning (332126): Node "alu_|db[1]~15|datab"
    Warning (332126): Node "alu_|db[1]~15|combout"
    Warning (332126): Node "alu_|db[1]~16|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[1]~3|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[1]~3|combout"
    Warning (332126): Node "reg_file_|db_hi_as[1]~4|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[1]~4|combout"
    Warning (332126): Node "reg_file_|db_hi_as[1]~19|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[1]~19|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[1]~31|datab"
    Warning (332126): Node "alu_|db_low[2]~9|datab"
    Warning (332126): Node "alu_|db_low[2]~9|combout"
    Warning (332126): Node "alu_|db_low[2]~10|dataa"
    Warning (332126): Node "alu_|db_low[2]~10|combout"
    Warning (332126): Node "alu_|db_low[2]~11|datab"
    Warning (332126): Node "alu_|db_low[1]~16|datab"
    Warning (332126): Node "alu_control_|db[1]~22|datac"
    Warning (332126): Node "alu_control_|db[1]~22|combout"
    Warning (332126): Node "alu_control_|db[1]~24|datac"
    Warning (332126): Node "alu_control_|db[1]~24|combout"
    Warning (332126): Node "bus_control_|db[1]~12|datab"
    Warning (332126): Node "bus_control_|db[1]~12|combout"
    Warning (332126): Node "bus_control_|db[1]~13|dataa"
    Warning (332126): Node "bus_control_|db[1]~13|combout"
    Warning (332126): Node "alu_control_|db[1]~23|dataa"
    Warning (332126): Node "alu_control_|db[1]~23|combout"
    Warning (332126): Node "alu_control_|db[1]~24|datad"
    Warning (332126): Node "alu_|db[1]~15|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~28|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~28|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~29|datad"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~29|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~30|datac"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~30|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~31|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~31|combout"
    Warning (332126): Node "reg_file_|db_lo_as[1]~3|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[1]~3|combout"
    Warning (332126): Node "reg_file_|db_lo_as[1]~4|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[1]~4|combout"
    Warning (332126): Node "reg_file_|db_lo_as[1]~20|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[1]~20|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[1]~31|datab"
    Warning (332126): Node "reg_file_|db_lo_ds[1]~2|dataa"
    Warning (332126): Node "reg_file_|db_lo_ds[1]~2|combout"
    Warning (332126): Node "alu_control_|db[1]~23|datad"
    Warning (332126): Node "alu_|db_low[3]~3|datab"
    Warning (332126): Node "alu_|db_low[3]~3|combout"
    Warning (332126): Node "alu_|db_low[3]~4|dataa"
    Warning (332126): Node "alu_|db_low[3]~4|combout"
    Warning (332126): Node "alu_|db_low[3]~5|datab"
    Warning (332126): Node "alu_|db_low[3]~5|combout"
    Warning (332126): Node "alu_|db[3]~13|dataa"
    Warning (332126): Node "alu_|db[3]~13|combout"
    Warning (332126): Node "alu_|db[3]~14|dataa"
    Warning (332126): Node "alu_|db[3]~14|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~45|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~45|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~47|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~47|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~48|datad"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~48|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~49|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~49|combout"
    Warning (332126): Node "reg_file_|db_hi_as[3]~7|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[3]~7|combout"
    Warning (332126): Node "reg_file_|db_hi_as[3]~8|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[3]~8|combout"
    Warning (332126): Node "reg_file_|db_hi_as[3]~21|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[3]~21|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[3]~49|datab"
    Warning (332126): Node "alu_|db[3]~13|datab"
    Warning (332126): Node "alu_|db_high[0]~16|datab"
    Warning (332126): Node "alu_|db_low[3]~4|datab"
    Warning (332126): Node "alu_|db_low[2]~9|dataa"
    Warning (332126): Node "alu_control_|db[3]~35|datac"
    Warning (332126): Node "alu_control_|db[3]~35|combout"
    Warning (332126): Node "alu_control_|db[3]~36|datad"
    Warning (332126): Node "alu_control_|db[3]~36|combout"
    Warning (332126): Node "alu_control_|db[3]~37|datad"
    Warning (332126): Node "alu_control_|db[3]~37|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~45|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~45|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~46|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~46|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~49|datab"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~49|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~50|datac"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~50|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~51|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~51|combout"
    Warning (332126): Node "alu_control_|db[3]~37|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[3]~7|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[3]~7|combout"
    Warning (332126): Node "reg_file_|db_lo_as[3]~8|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[3]~8|combout"
    Warning (332126): Node "reg_file_|db_lo_as[3]~22|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[3]~22|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[3]~51|datab"
    Warning (332126): Node "alu_|db[3]~14|datab"
    Warning (332126): Node "bus_control_|db[3]~21|datab"
    Warning (332126): Node "bus_control_|db[3]~21|combout"
    Warning (332126): Node "alu_control_|db[3]~36|datab"
    Warning (332126): Node "alu_|db_high[3]~23|datac"
    Warning (332126): Node "alu_|db_high[2]~5|datad"
    Warning (332126): Node "alu_|db_high[1]~11|datab"
    Warning (332126): Node "alu_|db_high[1]~11|combout"
    Warning (332126): Node "alu_|db_high[1]~12|datac"
    Warning (332126): Node "alu_|db_high[0]~14|datac"
    Warning (332126): Node "alu_|db_high[0]~14|combout"
    Warning (332126): Node "alu_|db_high[0]~18|dataa"
    Warning (332126): Node "alu_|db_low[1]~12|dataa"
    Warning (332126): Node "alu_|db_low[1]~12|combout"
    Warning (332126): Node "alu_|db_low[1]~14|dataa"
    Warning (332126): Node "alu_|db_low[1]~14|combout"
    Warning (332126): Node "alu_|db_low[1]~17|dataa"
    Warning (332126): Node "alu_|db_low[0]~18|datac"
    Warning (332126): Node "alu_|db_low[0]~18|combout"
    Warning (332126): Node "alu_|db_low[0]~20|dataa"
    Warning (332126): Node "alu_|db_low[0]~20|combout"
    Warning (332126): Node "alu_|db_low[0]~23|dataa"
    Warning (332126): Node "alu_|db_low[2]~6|datac"
    Warning (332126): Node "alu_|b2v_input_bit_select|bs_out_high_ALTERA_SYNTHESIZED~2|datab"
    Warning (332126): Node "alu_|b2v_input_bit_select|bs_out_high_ALTERA_SYNTHESIZED~2|combout"
    Warning (332126): Node "alu_|db_low[3]~1|datab"
    Warning (332126): Node "alu_|db_low[3]~1|combout"
    Warning (332126): Node "alu_|db_low[3]~2|dataa"
    Warning (332126): Node "alu_|db_low[3]~2|combout"
    Warning (332126): Node "alu_|db_low[3]~5|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~36|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~36|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~38|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~38|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~39|datad"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~39|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~40|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~40|combout"
    Warning (332126): Node "alu_|db[2]~11|datab"
    Warning (332126): Node "alu_|db[2]~11|combout"
    Warning (332126): Node "alu_|db[2]~12|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[2]~5|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[2]~5|combout"
    Warning (332126): Node "reg_file_|db_hi_as[2]~6|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[2]~6|combout"
    Warning (332126): Node "reg_file_|db_hi_as[2]~20|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[2]~20|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[2]~40|datab"
    Warning (332126): Node "alu_|db_low[2]~10|datab"
    Warning (332126): Node "alu_control_|db[2]~19|datac"
    Warning (332126): Node "alu_control_|db[2]~19|combout"
    Warning (332126): Node "alu_control_|db[2]~21|datac"
    Warning (332126): Node "alu_control_|db[2]~21|combout"
    Warning (332126): Node "bus_control_|db[2]~10|datab"
    Warning (332126): Node "bus_control_|db[2]~10|combout"
    Warning (332126): Node "bus_control_|db[2]~11|dataa"
    Warning (332126): Node "bus_control_|db[2]~11|combout"
    Warning (332126): Node "alu_control_|db[2]~20|dataa"
    Warning (332126): Node "alu_control_|db[2]~20|combout"
    Warning (332126): Node "alu_control_|db[2]~21|datad"
    Warning (332126): Node "alu_|db[2]~11|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~38|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~38|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~39|datad"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~39|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~40|datac"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~40|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~41|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~41|combout"
    Warning (332126): Node "reg_file_|db_lo_ds[2]~1|dataa"
    Warning (332126): Node "reg_file_|db_lo_ds[2]~1|combout"
    Warning (332126): Node "alu_control_|db[2]~20|datad"
    Warning (332126): Node "reg_file_|db_lo_as[2]~5|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[2]~5|combout"
    Warning (332126): Node "reg_file_|db_lo_as[2]~6|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[2]~6|combout"
    Warning (332126): Node "reg_file_|db_lo_as[2]~21|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[2]~21|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[2]~41|datab"
    Warning (332126): Node "alu_|db_high[1]~11|datad"
    Warning (332126): Node "alu_|db_high[0]~14|datab"
    Warning (332126): Node "alu_|db_low[1]~12|datac"
    Warning (332126): Node "alu_|db_low[0]~18|datab"
    Warning (332126): Node "alu_|b2v_input_bit_select|bs_out_high_ALTERA_SYNTHESIZED~2|dataa"
    Warning (332126): Node "alu_|db_high[1]~8|datab"
    Warning (332126): Node "alu_|db_high[0]~17|datab"
    Warning (332126): Node "alu_|db_low[3]~3|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~54|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~54|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~56|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~56|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~57|datad"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~57|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~58|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~58|combout"
    Warning (332126): Node "alu_|db[4]~8|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[4]~9|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[4]~9|combout"
    Warning (332126): Node "reg_file_|db_hi_as[4]~10|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[4]~10|combout"
    Warning (332126): Node "reg_file_|db_hi_as[4]~22|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[4]~22|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[4]~58|datab"
    Warning (332126): Node "alu_control_|db[5]~29|datab"
    Warning (332126): Node "alu_control_|db[5]~29|combout"
    Warning (332126): Node "alu_control_|db[5]~30|dataa"
    Warning (332126): Node "alu_control_|db[5]~30|combout"
    Warning (332126): Node "alu_control_|db[5]~31|dataa"
    Warning (332126): Node "alu_control_|db[5]~31|combout"
    Warning (332126): Node "alu_|db[5]~21|datab"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~65|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~65|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~66|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~66|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~69|datab"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~69|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~70|datac"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~70|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~71|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~71|combout"
    Warning (332126): Node "reg_file_|db_lo_as[5]~12|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[5]~12|combout"
    Warning (332126): Node "reg_file_|db_lo_as[5]~13|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[5]~13|combout"
    Warning (332126): Node "reg_file_|db_lo_as[5]~23|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[5]~23|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[5]~71|datab"
    Warning (332126): Node "alu_control_|db[5]~30|datab"
    Warning (332126): Node "bus_control_|db[5]~17|datab"
    Warning (332126): Node "bus_control_|db[5]~17|combout"
    Warning (332126): Node "alu_|db_high[3]~23|dataa"
    Warning (332126): Node "alu_|db_high[2]~5|dataa"
    Warning (332126): Node "alu_|db_high[1]~11|dataa"
    Warning (332126): Node "alu_|db_high[0]~14|dataa"
    Warning (332126): Node "alu_|db_low[1]~12|datab"
    Warning (332126): Node "alu_|db_low[3]~1|datac"
    Warning (332126): Node "alu_|db_low[0]~18|dataa"
    Warning (332126): Node "alu_control_|db[5]~31|datab"
    Warning (332126): Node "alu_|db_low[2]~6|datab"
    Warning (332126): Node "alu_control_|db[6]~15|datab"
    Warning (332126): Node "alu_control_|db[6]~15|combout"
    Warning (332126): Node "alu_control_|db[6]~16|datad"
    Warning (332126): Node "alu_control_|db[6]~16|combout"
    Warning (332126): Node "alu_control_|db[6]~17|datad"
    Warning (332126): Node "alu_control_|db[6]~17|combout"
    Warning (332126): Node "bus_control_|db[6]~8|datab"
    Warning (332126): Node "bus_control_|db[6]~8|combout"
    Warning (332126): Node "bus_control_|db[6]~9|dataa"
    Warning (332126): Node "bus_control_|db[6]~9|combout"
    Warning (332126): Node "alu_control_|db[6]~16|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~78|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~78|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~79|datad"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~79|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~80|datac"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~80|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~81|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~81|combout"
    Warning (332126): Node "reg_file_|db_lo_as[6]~14|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[6]~14|combout"
    Warning (332126): Node "reg_file_|db_lo_as[6]~15|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[6]~15|combout"
    Warning (332126): Node "reg_file_|db_lo_as[6]~24|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[6]~24|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[6]~81|datab"
    Warning (332126): Node "alu_control_|db[6]~17|dataa"
    Warning (332126): Node "alu_|db[6]~23|dataa"
    Warning (332126): Node "alu_|db[6]~23|combout"
    Warning (332126): Node "alu_|db[6]~24|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~72|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~72|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~74|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~74|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~75|datad"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~75|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~76|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~76|combout"
    Warning (332126): Node "alu_|db[6]~23|datab"
    Warning (332126): Node "reg_file_|db_hi_as[6]~14|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[6]~14|combout"
    Warning (332126): Node "reg_file_|db_hi_as[6]~15|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[6]~15|combout"
    Warning (332126): Node "reg_file_|db_hi_as[6]~23|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[6]~23|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[6]~76|datab"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~82|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~82|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~84|datac"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~84|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~85|datab"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~85|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~86|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~86|combout"
    Warning (332126): Node "reg_file_|db_hi_as[7]~16|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[7]~16|combout"
    Warning (332126): Node "reg_file_|db_hi_as[7]~17|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[7]~17|combout"
    Warning (332126): Node "reg_file_|db_hi_as[7]~24|dataa"
    Warning (332126): Node "reg_file_|db_hi_as[7]~24|combout"
    Warning (332126): Node "reg_file_|gdfx_temp1[7]~86|datab"
    Warning (332126): Node "alu_|db[7]~19|datab"
    Warning (332126): Node "alu_|db[7]~19|combout"
    Warning (332126): Node "alu_|db[7]~20|dataa"
    Warning (332126): Node "alu_control_|db[7]~11|datac"
    Warning (332126): Node "alu_control_|db[7]~11|combout"
    Warning (332126): Node "alu_control_|db[7]~13|datac"
    Warning (332126): Node "alu_control_|db[7]~13|combout"
    Warning (332126): Node "bus_control_|db[7]~5|datab"
    Warning (332126): Node "bus_control_|db[7]~5|combout"
    Warning (332126): Node "bus_control_|db[7]~7|dataa"
    Warning (332126): Node "bus_control_|db[7]~7|combout"
    Warning (332126): Node "alu_control_|db[7]~12|dataa"
    Warning (332126): Node "alu_control_|db[7]~12|combout"
    Warning (332126): Node "alu_control_|db[7]~13|datad"
    Warning (332126): Node "alu_|db[7]~19|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~87|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~87|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~88|datad"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~88|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~89|datad"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~89|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~90|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~90|combout"
    Warning (332126): Node "reg_file_|db_lo_ds[7]~0|dataa"
    Warning (332126): Node "reg_file_|db_lo_ds[7]~0|combout"
    Warning (332126): Node "alu_control_|db[7]~12|datad"
    Warning (332126): Node "reg_file_|db_lo_as[7]~16|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[7]~16|combout"
    Warning (332126): Node "reg_file_|db_lo_as[7]~17|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[7]~17|combout"
    Warning (332126): Node "reg_file_|db_lo_as[7]~18|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[7]~18|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[7]~90|datab"
    Warning (332126): Node "alu_control_|b2v_inst_shift_mux|out~1|dataa"
    Warning (332126): Node "alu_|db_low[0]~21|datab"
    Warning (332126): Node "alu_|db_low[0]~22|datab"
    Warning (332126): Node "alu_|db_low[1]~15|datab"
    Warning (332126): Node "reg_file_|gdfx_temp0[0]~10|dataa"
    Warning (332126): Node "reg_file_|gdfx_temp0[0]~10|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[0]~15|datab"
    Warning (332126): Node "reg_file_|gdfx_temp0[0]~15|combout"
    Warning (332126): Node "reg_file_|gdfx_temp0[0]~21|dataa"
    Warning (332126): Node "bus_control_|db[0]~15|datab"
    Warning (332126): Node "bus_control_|db[0]~15|combout"
    Warning (332126): Node "sw1_|db_down[0]~0|dataa"
    Warning (332126): Node "sw1_|db_down[0]~0|combout"
    Warning (332126): Node "alu_control_|db[0]~26|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[0]~0|dataa"
    Warning (332126): Node "reg_file_|db_lo_as[0]~0|combout"
    Warning (332126): Node "reg_file_|db_lo_as[0]~1|dataa"
Critical Warning (332081): Design contains combinational loop of 513 nodes. Estimating the delays through the loop.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLK~input (placed in PIN F13 (CLK3p, DIFFIO_RX_R12p, DIFFOUT_R12p, High_Speed)) File: K:/Documents/Design1/Z80_Quartus/z80_top_direct_n.v Line: 35
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 0 output, 8 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1A does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 1B does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  25 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 24% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X9_Y0 to location X18_Y8
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:19
Info (11888): Total time spent on timing analysis during the Fitter is 3.36 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Info (144001): Generated suppressed messages file K:/Documents/Design1/Z80_Quartus/output_files/z80_top_direct_n.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 521 warnings
    Info: Peak virtual memory: 5920 megabytes
    Info: Processing ended: Fri Oct 25 17:41:47 2024
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:46


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in K:/Documents/Design1/Z80_Quartus/output_files/z80_top_direct_n.fit.smsg.


