Command: report datapath > reports3/INTER_2_datapath_map.log
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Jan 28 2020  11:06:38 am
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Inferred components

                      Operator   Signedness  Inputs  Outputs CellArea Line Col   Filename  
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_216
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_207
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[0].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_264
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_214
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_205
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_215
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_206
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_1
   very_fast       csa_and_adder            14x12x16 16        431.60                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[1].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_1
   very_fast       csa_and_adder            14x12x16 16        428.48                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_263
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_212
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_203
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_213
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_204
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_2
   very_fast       csa_and_adder            14x12x16 16        428.48                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[2].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_2
   very_fast       csa_and_adder            14x12x16 16        428.48                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_262
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_210
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_201
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_211
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_202
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_3
   very_fast       csa_and_adder            14x12x16 16        428.48                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[3].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_3
   very_fast       csa_and_adder            14x12x16 16        428.48                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  U_S10
   addinc_add_41_28
   module:add_unsigned_carry_261
    slow                 +       unsigned   8x8x1    9          23.92                      
-------------------------------------------------------------------------------------------
    add_41_28            +       unsigned   9x1      9                  41  28 INTER_2.vhd 
    add_41_16            +       unsigned   8x8      9                  41  16 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S0_add_18_16
  module:add_signed_carry_208
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_0_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_0_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_0_U_S1_add_18_16
  module:add_signed_carry_24_199
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_0_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_0_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S0_add_18_16
  module:add_signed_carry_209
   very_fast             +       signed     12x12x1  12        343.20                      
-------------------------------------------------------------------------------------------
   U_1_U_S0_add_18_16
                         +       signed     12x2     12                 18  16 INTER_2.vhd 
   U_1_U_S0_add_18_10
                         +       signed     12x12    12                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  addinc_U_1_U_S1_add_18_16
  module:add_signed_carry_24_200
   very_fast             +       signed     14x14x1  14        281.32                      
-------------------------------------------------------------------------------------------
   U_1_U_S1_add_18_16
                         +       signed     14x2     14                 18  16 INTER_2.vhd 
   U_1_U_S1_add_18_10
                         +       signed     14x14    14                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S1_add_18_10_groupi
  module:csa_tree_U_S1_add_18_10_group_14_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S1_add_18_10        +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S0_add_18_10        +       signed     16x14    16                 18  10 INTER_2.vhd 
   U_0_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================
INTER_2
 gen_filter[4].U_S0
  csa_tree_U_S21_add_18_10_groupi
  module:csa_tree_U_S21_add_18_10_group_12_4
   very_fast       csa_and_adder            14x12x16 16        427.44                      
-------------------------------------------------------------------------------------------
   U_S21_add_18_10       +       signed     16x7     16                 18  10 INTER_2.vhd 
   U_S20_add_18_10       +       signed     14x16    16                 18  10 INTER_2.vhd 
   U_1_U_S2_add_18_10
                         +       signed     12x16    16                 18  10 INTER_2.vhd 
===========================================================================================

      Type       CellArea Percentage 
-------------------------------------
datapath modules 10648.56      80.58 
external muxes       0.00       0.00 
others            2566.20      19.42 
-------------------------------------
total            13214.76     100.00 

