INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question1/Question1.srcs/sources_1/new/FA_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_1bit
INFO: [VRFC 10-311] analyzing module FA_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Academic stuff/MSIS Github/Assignments/ACA/Verilog programs/Lab assignment/Assignment 2/Question1/Question1.srcs/sources_1/new/FA_4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_4bit_tb
