

================================================================
== Vitis HLS Report for 'store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2'
================================================================
* Date:           Sun Feb 22 21:56:55 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.455 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_1_VITIS_LOOP_69_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     455|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       0|      17|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       0|      54|    -|
|Register         |        -|    -|     185|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     185|     526|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_32_1_1_U135  |sparsemux_9_2_32_1_1  |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   0|  0|  17|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_186_p2     |         +|   0|  0|  69|          62|           1|
    |add_ln68_fu_212_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln69_fu_276_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln71_1_fu_246_p2     |         +|   0|  0|  38|          31|          31|
    |add_ln71_fu_270_p2       |         +|   0|  0|  22|          15|          15|
    |cmp4123_fu_157_p2        |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln68_fu_181_p2      |      icmp|   0|  0|  69|          62|          62|
    |icmp_ln69_1_fu_302_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln69_fu_204_p2      |      icmp|   0|  0|  39|          32|          32|
    |select_ln68_1_fu_226_p3  |    select|   0|  0|  31|           1|          31|
    |select_ln68_fu_218_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 455|         331|         240|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |c_fu_74                  |   9|          2|   31|         62|
    |indvar_flatten_fu_82     |   9|          2|   62|        124|
    |r_fu_78                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  127|        254|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln69_reg_381                  |  31|   0|   31|          0|
    |add_ln71_reg_376                  |  15|   0|   15|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_fu_74                           |  31|   0|   31|          0|
    |cmp4123_reg_363                   |   1|   0|    1|          0|
    |icmp_ln68_reg_367                 |   1|   0|    1|          0|
    |icmp_ln69_1_reg_406               |   1|   0|    1|          0|
    |indvar_flatten_fu_82              |  62|   0|   62|          0|
    |r_fu_78                           |  31|   0|   31|          0|
    |trunc_ln69_reg_371                |   2|   0|    2|          0|
    |trunc_ln69_reg_371_pp0_iter3_reg  |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 185|   0|  185|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2|  return value|
|cols            |   in|   32|     ap_none|                                                           cols|        scalar|
|bound           |   in|   62|     ap_none|                                                          bound|        scalar|
|A_dram          |  out|   32|      ap_vld|                                                         A_dram|       pointer|
|A_dram_ap_vld   |  out|    1|      ap_vld|                                                         A_dram|       pointer|
|M_e_0_address0  |  out|   15|   ap_memory|                                                          M_e_0|         array|
|M_e_0_ce0       |  out|    1|   ap_memory|                                                          M_e_0|         array|
|M_e_0_q0        |   in|   32|   ap_memory|                                                          M_e_0|         array|
|M_e_1_address0  |  out|   15|   ap_memory|                                                          M_e_1|         array|
|M_e_1_ce0       |  out|    1|   ap_memory|                                                          M_e_1|         array|
|M_e_1_q0        |   in|   32|   ap_memory|                                                          M_e_1|         array|
|M_e_2_address0  |  out|   15|   ap_memory|                                                          M_e_2|         array|
|M_e_2_ce0       |  out|    1|   ap_memory|                                                          M_e_2|         array|
|M_e_2_q0        |   in|   32|   ap_memory|                                                          M_e_2|         array|
|M_e_3_address0  |  out|   15|   ap_memory|                                                          M_e_3|         array|
|M_e_3_ce0       |  out|    1|   ap_memory|                                                          M_e_3|         array|
|M_e_3_q0        |   in|   32|   ap_memory|                                                          M_e_3|         array|
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.70>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [gp.cpp:69]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [gp.cpp:68]   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bound_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %bound"   --->   Operation 14 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.70ns)   --->   "%cmp4123 = icmp_sgt  i32 %cols_read, i32 0"   --->   Operation 16 'icmp' 'cmp4123' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln68 = store i31 0, i31 %r" [gp.cpp:68]   --->   Operation 18 'store' 'store_ln68' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln69 = store i31 0, i31 %c" [gp.cpp:69]   --->   Operation 19 'store' 'store_ln69' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [gp.cpp:68]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.50ns)   --->   "%icmp_ln68 = icmp_eq  i62 %indvar_flatten_load, i62 %bound_read" [gp.cpp:68]   --->   Operation 22 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 3.50> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (3.50ns)   --->   "%add_ln68_1 = add i62 %indvar_flatten_load, i62 1" [gp.cpp:68]   --->   Operation 23 'add' 'add_ln68_1' <Predicate = true> <Delay = 3.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.inc11.loopexit, void %for.end13.exitStub" [gp.cpp:68]   --->   Operation 24 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln68 = store i62 %add_ln68_1, i62 %indvar_flatten" [gp.cpp:68]   --->   Operation 25 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>

State 3 <SV = 2> <Delay = 8.45>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%c_1 = load i31 %c" [gp.cpp:69]   --->   Operation 26 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i31 %c_1" [gp.cpp:69]   --->   Operation 27 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (2.70ns)   --->   "%icmp_ln69 = icmp_slt  i32 %zext_ln69, i32 %cols_read" [gp.cpp:69]   --->   Operation 28 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [gp.cpp:68]   --->   Operation 29 'load' 'r_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.66ns)   --->   "%add_ln68 = add i31 %r_load, i31 1" [gp.cpp:68]   --->   Operation 30 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.94ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i31 %c_1, i31 0" [gp.cpp:68]   --->   Operation 31 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.94ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i31 %r_load, i31 %add_ln68" [gp.cpp:68]   --->   Operation 32 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln71_1)   --->   "%shl_ln71 = shl i31 %select_ln68_1, i31 6" [gp.cpp:71]   --->   Operation 33 'shl' 'shl_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln71_1)   --->   "%shl_ln71_1 = shl i31 %select_ln68_1, i31 4" [gp.cpp:71]   --->   Operation 34 'shl' 'shl_ln71_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.66ns) (out node of the LUT)   --->   "%add_ln71_1 = add i31 %shl_ln71, i31 %shl_ln71_1" [gp.cpp:71]   --->   Operation 35 'add' 'add_ln71_1' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i31 %add_ln71_1" [gp.cpp:71]   --->   Operation 36 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i31 %select_ln68" [gp.cpp:69]   --->   Operation 37 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i31.i32.i32, i31 %select_ln68, i32 2, i32 16" [gp.cpp:69]   --->   Operation 38 'partselect' 'lshr_ln' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.14ns)   --->   "%add_ln71 = add i15 %trunc_ln71, i15 %lshr_ln" [gp.cpp:71]   --->   Operation 39 'add' 'add_ln71' <Predicate = (!icmp_ln68)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.66ns)   --->   "%add_ln69 = add i31 %select_ln68, i31 1" [gp.cpp:69]   --->   Operation 40 'add' 'add_ln69' <Predicate = (!icmp_ln68)> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.61ns)   --->   "%store_ln68 = store i31 %select_ln68_1, i31 %r" [gp.cpp:68]   --->   Operation 41 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.61>
ST_3 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln69 = store i31 %add_ln69, i31 %c" [gp.cpp:69]   --->   Operation 42 'store' 'store_ln69' <Predicate = (!icmp_ln68)> <Delay = 1.61>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.inc" [gp.cpp:69]   --->   Operation 43 'br' 'br_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.70>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i15 %add_ln71" [gp.cpp:71]   --->   Operation 44 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%M_e_0_addr = getelementptr i32 %M_e_0, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 45 'getelementptr' 'M_e_0_addr' <Predicate = (trunc_ln69 == 0)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%M_e_1_addr = getelementptr i32 %M_e_1, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 46 'getelementptr' 'M_e_1_addr' <Predicate = (trunc_ln69 == 1)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%M_e_2_addr = getelementptr i32 %M_e_2, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 47 'getelementptr' 'M_e_2_addr' <Predicate = (trunc_ln69 == 2)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%M_e_3_addr = getelementptr i32 %M_e_3, i64 0, i64 %zext_ln71" [gp.cpp:71]   --->   Operation 48 'getelementptr' 'M_e_3_addr' <Predicate = (trunc_ln69 == 3)> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (2.15ns)   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:71]   --->   Operation 49 'load' 'M_e_0_load' <Predicate = (trunc_ln69 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 50 [2/2] (2.15ns)   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:71]   --->   Operation 50 'load' 'M_e_1_load' <Predicate = (trunc_ln69 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 51 [2/2] (2.15ns)   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:71]   --->   Operation 51 'load' 'M_e_2_load' <Predicate = (trunc_ln69 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 52 [2/2] (2.15ns)   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:71]   --->   Operation 52 'load' 'M_e_3_load' <Predicate = (trunc_ln69 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln69_1 = zext i31 %add_ln69" [gp.cpp:69]   --->   Operation 53 'zext' 'zext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (2.70ns)   --->   "%icmp_ln69_1 = icmp_slt  i32 %zext_ln69_1, i32 %cols_read" [gp.cpp:69]   --->   Operation 54 'icmp' 'icmp_ln69_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69_1, void %last.iter.for.inc.split, void %new.latch.for.inc.split" [gp.cpp:69]   --->   Operation 55 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %cmp4123, void %for.inc11, void %for.inc11.loopexit.split" [gp.cpp:69]   --->   Operation 56 'br' 'br_ln69' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln69 = br void %new.latch.for.inc.split" [gp.cpp:69]   --->   Operation 57 'br' 'br_ln69' <Predicate = (!icmp_ln69_1)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 3.82>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_1_VITIS_LOOP_69_2_str"   --->   Operation 58 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [gp.cpp:69]   --->   Operation 59 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_0_load = load i15 %M_e_0_addr" [gp.cpp:71]   --->   Operation 60 'load' 'M_e_0_load' <Predicate = (trunc_ln69 == 0)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 61 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_1_load = load i15 %M_e_1_addr" [gp.cpp:71]   --->   Operation 61 'load' 'M_e_1_load' <Predicate = (trunc_ln69 == 1)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 62 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_2_load = load i15 %M_e_2_addr" [gp.cpp:71]   --->   Operation 62 'load' 'M_e_2_load' <Predicate = (trunc_ln69 == 2)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 63 [1/2] ( I:2.15ns O:2.15ns )   --->   "%M_e_3_load = load i15 %M_e_3_addr" [gp.cpp:71]   --->   Operation 63 'load' 'M_e_3_load' <Predicate = (trunc_ln69 == 3)> <Delay = 2.15> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 86 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 25600> <RAM>
ST_5 : Operation 64 [1/1] (1.67ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %M_e_0_load, i2 1, i32 %M_e_1_load, i2 2, i32 %M_e_2_load, i2 3, i32 %M_e_3_load, i32 0, i2 %trunc_ln69" [gp.cpp:71]   --->   Operation 64 'sparsemux' 'tmp' <Predicate = true> <Delay = 1.67> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln71 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %A_dram, i32 %tmp" [gp.cpp:71]   --->   Operation 65 'write' 'write_ln71' <Predicate = (!icmp_ln69_1 & cmp4123)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc11" [gp.cpp:68]   --->   Operation 66 'br' 'br_ln68' <Predicate = (!icmp_ln69_1 & cmp4123)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_dram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ M_e_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ M_e_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                   (alloca       ) [ 011100]
r                   (alloca       ) [ 011100]
indvar_flatten      (alloca       ) [ 011000]
specmemcore_ln0     (specmemcore  ) [ 000000]
specmemcore_ln0     (specmemcore  ) [ 000000]
specmemcore_ln0     (specmemcore  ) [ 000000]
specmemcore_ln0     (specmemcore  ) [ 000000]
bound_read          (read         ) [ 011000]
cols_read           (read         ) [ 011110]
cmp4123             (icmp         ) [ 011111]
store_ln0           (store        ) [ 000000]
store_ln68          (store        ) [ 000000]
store_ln69          (store        ) [ 000000]
br_ln0              (br           ) [ 000000]
indvar_flatten_load (load         ) [ 000000]
icmp_ln68           (icmp         ) [ 011110]
add_ln68_1          (add          ) [ 000000]
br_ln68             (br           ) [ 000000]
store_ln68          (store        ) [ 000000]
c_1                 (load         ) [ 000000]
zext_ln69           (zext         ) [ 000000]
icmp_ln69           (icmp         ) [ 000000]
r_load              (load         ) [ 000000]
add_ln68            (add          ) [ 000000]
select_ln68         (select       ) [ 000000]
select_ln68_1       (select       ) [ 000000]
shl_ln71            (shl          ) [ 000000]
shl_ln71_1          (shl          ) [ 000000]
add_ln71_1          (add          ) [ 000000]
trunc_ln71          (trunc        ) [ 000000]
trunc_ln69          (trunc        ) [ 010011]
lshr_ln             (partselect   ) [ 000000]
add_ln71            (add          ) [ 010010]
add_ln69            (add          ) [ 010010]
store_ln68          (store        ) [ 000000]
store_ln69          (store        ) [ 000000]
br_ln69             (br           ) [ 000000]
zext_ln71           (zext         ) [ 000000]
M_e_0_addr          (getelementptr) [ 010001]
M_e_1_addr          (getelementptr) [ 010001]
M_e_2_addr          (getelementptr) [ 010001]
M_e_3_addr          (getelementptr) [ 010001]
zext_ln69_1         (zext         ) [ 000000]
icmp_ln69_1         (icmp         ) [ 010011]
br_ln69             (br           ) [ 000000]
br_ln69             (br           ) [ 000000]
br_ln69             (br           ) [ 000000]
specloopname_ln0    (specloopname ) [ 000000]
specpipeline_ln69   (specpipeline ) [ 000000]
M_e_0_load          (load         ) [ 000000]
M_e_1_load          (load         ) [ 000000]
M_e_2_load          (load         ) [ 000000]
M_e_3_load          (load         ) [ 000000]
tmp                 (sparsemux    ) [ 000000]
write_ln71          (write        ) [ 000000]
br_ln68             (br           ) [ 000000]
ret_ln0             (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_dram">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_dram"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="M_e_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_e_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_e_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_e_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_e_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_68_1_VITIS_LOOP_69_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="r_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="bound_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="62" slack="0"/>
<pin id="88" dir="0" index="1" bw="62" slack="0"/>
<pin id="89" dir="1" index="2" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cols_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln71_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln71/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="M_e_0_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="15" slack="0"/>
<pin id="109" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_0_addr/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="M_e_1_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="15" slack="0"/>
<pin id="116" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_1_addr/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="M_e_2_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="15" slack="0"/>
<pin id="123" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_2_addr/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="M_e_3_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="15" slack="0"/>
<pin id="130" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="M_e_3_addr/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="15" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_0_load/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="15" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_1_load/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_2_load/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="15" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="M_e_3_load/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="cmp4123_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp4123/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="62" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln68_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="31" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln69_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="31" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="indvar_flatten_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="62" slack="1"/>
<pin id="180" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln68_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="62" slack="0"/>
<pin id="183" dir="0" index="1" bw="62" slack="1"/>
<pin id="184" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln68_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="62" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln68_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="62" slack="0"/>
<pin id="194" dir="0" index="1" bw="62" slack="1"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="c_1_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="31" slack="2"/>
<pin id="199" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln69_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln69_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="2"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="r_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="2"/>
<pin id="211" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln68_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="31" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="select_ln68_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="31" slack="0"/>
<pin id="221" dir="0" index="2" bw="31" slack="0"/>
<pin id="222" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="select_ln68_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="0" index="1" bw="31" slack="0"/>
<pin id="229" dir="0" index="2" bw="31" slack="0"/>
<pin id="230" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="shl_ln71_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="31" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="shl_ln71_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="31" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln71_1/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln71_1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="31" slack="0"/>
<pin id="248" dir="0" index="1" bw="31" slack="0"/>
<pin id="249" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln71_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="31" slack="0"/>
<pin id="254" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln69_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="31" slack="0"/>
<pin id="258" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln69/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="lshr_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="15" slack="0"/>
<pin id="262" dir="0" index="1" bw="31" slack="0"/>
<pin id="263" dir="0" index="2" bw="3" slack="0"/>
<pin id="264" dir="0" index="3" bw="6" slack="0"/>
<pin id="265" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln71_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="15" slack="0"/>
<pin id="272" dir="0" index="1" bw="15" slack="0"/>
<pin id="273" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln69_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="31" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln68_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="31" slack="0"/>
<pin id="284" dir="0" index="1" bw="31" slack="2"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln69_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="31" slack="0"/>
<pin id="289" dir="0" index="1" bw="31" slack="2"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln71_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="15" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln69_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="31" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69_1/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln69_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="3"/>
<pin id="305" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69_1/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="0" index="3" bw="2" slack="0"/>
<pin id="312" dir="0" index="4" bw="32" slack="0"/>
<pin id="313" dir="0" index="5" bw="2" slack="0"/>
<pin id="314" dir="0" index="6" bw="32" slack="0"/>
<pin id="315" dir="0" index="7" bw="2" slack="0"/>
<pin id="316" dir="0" index="8" bw="32" slack="0"/>
<pin id="317" dir="0" index="9" bw="32" slack="0"/>
<pin id="318" dir="0" index="10" bw="2" slack="2"/>
<pin id="319" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="331" class="1005" name="c_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="338" class="1005" name="r_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="31" slack="0"/>
<pin id="340" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="345" class="1005" name="indvar_flatten_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="62" slack="0"/>
<pin id="347" dir="1" index="1" bw="62" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="352" class="1005" name="bound_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="62" slack="1"/>
<pin id="354" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="cols_read_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2"/>
<pin id="359" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="363" class="1005" name="cmp4123_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="3"/>
<pin id="365" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp4123 "/>
</bind>
</comp>

<comp id="367" class="1005" name="icmp_ln68_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="371" class="1005" name="trunc_ln69_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="2" slack="1"/>
<pin id="373" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln69 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln71_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="15" slack="1"/>
<pin id="378" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="381" class="1005" name="add_ln69_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="31" slack="1"/>
<pin id="383" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="386" class="1005" name="M_e_0_addr_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="15" slack="1"/>
<pin id="388" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_0_addr "/>
</bind>
</comp>

<comp id="391" class="1005" name="M_e_1_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="1"/>
<pin id="393" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_1_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="M_e_2_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="1"/>
<pin id="398" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_2_addr "/>
</bind>
</comp>

<comp id="401" class="1005" name="M_e_3_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="15" slack="1"/>
<pin id="403" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="M_e_3_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="icmp_ln69_1_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="14" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="72" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="48" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="48" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="48" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="105" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="112" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="119" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="126" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="92" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="28" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="30" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="178" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="34" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="204" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="197" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="231"><net_src comp="204" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="209" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="212" pin="2"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="226" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="234" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="240" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="218" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="218" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="274"><net_src comp="252" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="260" pin="4"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="218" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="36" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="226" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="276" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="320"><net_src comp="60" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="321"><net_src comp="62" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="322"><net_src comp="133" pin="3"/><net_sink comp="307" pin=2"/></net>

<net id="323"><net_src comp="64" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="324"><net_src comp="139" pin="3"/><net_sink comp="307" pin=4"/></net>

<net id="325"><net_src comp="66" pin="0"/><net_sink comp="307" pin=5"/></net>

<net id="326"><net_src comp="145" pin="3"/><net_sink comp="307" pin=6"/></net>

<net id="327"><net_src comp="68" pin="0"/><net_sink comp="307" pin=7"/></net>

<net id="328"><net_src comp="151" pin="3"/><net_sink comp="307" pin=8"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="307" pin=9"/></net>

<net id="330"><net_src comp="307" pin="11"/><net_sink comp="98" pin=2"/></net>

<net id="334"><net_src comp="74" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="341"><net_src comp="78" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="344"><net_src comp="338" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="348"><net_src comp="82" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="350"><net_src comp="345" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="351"><net_src comp="345" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="355"><net_src comp="86" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="360"><net_src comp="92" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="362"><net_src comp="357" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="366"><net_src comp="157" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="181" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="256" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="307" pin=10"/></net>

<net id="379"><net_src comp="270" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="384"><net_src comp="276" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="389"><net_src comp="105" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="394"><net_src comp="112" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="399"><net_src comp="119" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="404"><net_src comp="126" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="409"><net_src comp="302" pin="2"/><net_sink comp="406" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_dram | {5 }
	Port: M_e_0 | {}
	Port: M_e_1 | {}
	Port: M_e_2 | {}
	Port: M_e_3 | {}
 - Input state : 
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : cols | {1 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : bound | {1 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : A_dram | {}
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_0 | {4 5 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_1 | {4 5 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_2 | {4 5 }
	Port: store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2 : M_e_3 | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln68 : 1
		store_ln69 : 1
	State 2
		icmp_ln68 : 1
		add_ln68_1 : 1
		br_ln68 : 2
		store_ln68 : 2
	State 3
		zext_ln69 : 1
		icmp_ln69 : 2
		add_ln68 : 1
		select_ln68 : 3
		select_ln68_1 : 3
		shl_ln71 : 4
		shl_ln71_1 : 4
		add_ln71_1 : 4
		trunc_ln71 : 5
		trunc_ln69 : 4
		lshr_ln : 4
		add_ln71 : 6
		add_ln69 : 4
		store_ln68 : 4
		store_ln69 : 5
	State 4
		M_e_0_addr : 1
		M_e_1_addr : 1
		M_e_2_addr : 1
		M_e_3_addr : 1
		M_e_0_load : 2
		M_e_1_load : 2
		M_e_2_load : 2
		M_e_3_load : 2
		icmp_ln69_1 : 1
		br_ln69 : 2
	State 5
		tmp : 1
		write_ln71 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    add_ln68_1_fu_186   |    0    |    69   |
|          |     add_ln68_fu_212    |    0    |    38   |
|    add   |    add_ln71_1_fu_246   |    0    |    38   |
|          |     add_ln71_fu_270    |    0    |    22   |
|          |     add_ln69_fu_276    |    0    |    38   |
|----------|------------------------|---------|---------|
|          |     cmp4123_fu_157     |    0    |    39   |
|   icmp   |    icmp_ln68_fu_181    |    0    |    69   |
|          |    icmp_ln69_fu_204    |    0    |    39   |
|          |   icmp_ln69_1_fu_302   |    0    |    39   |
|----------|------------------------|---------|---------|
|  select  |   select_ln68_fu_218   |    0    |    31   |
|          |  select_ln68_1_fu_226  |    0    |    31   |
|----------|------------------------|---------|---------|
| sparsemux|       tmp_fu_307       |    0    |    17   |
|----------|------------------------|---------|---------|
|   read   |  bound_read_read_fu_86 |    0    |    0    |
|          |  cols_read_read_fu_92  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln71_write_fu_98 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln69_fu_200    |    0    |    0    |
|   zext   |    zext_ln71_fu_292    |    0    |    0    |
|          |   zext_ln69_1_fu_299   |    0    |    0    |
|----------|------------------------|---------|---------|
|    shl   |     shl_ln71_fu_234    |    0    |    0    |
|          |    shl_ln71_1_fu_240   |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |    trunc_ln71_fu_252   |    0    |    0    |
|          |    trunc_ln69_fu_256   |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|     lshr_ln_fu_260     |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   470   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  M_e_0_addr_reg_386  |   15   |
|  M_e_1_addr_reg_391  |   15   |
|  M_e_2_addr_reg_396  |   15   |
|  M_e_3_addr_reg_401  |   15   |
|   add_ln69_reg_381   |   31   |
|   add_ln71_reg_376   |   15   |
|  bound_read_reg_352  |   62   |
|       c_reg_331      |   31   |
|    cmp4123_reg_363   |    1   |
|   cols_read_reg_357  |   32   |
|   icmp_ln68_reg_367  |    1   |
|  icmp_ln69_1_reg_406 |    1   |
|indvar_flatten_reg_345|   62   |
|       r_reg_338      |   31   |
|  trunc_ln69_reg_371  |    2   |
+----------------------+--------+
|         Total        |   329  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_133 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_139 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_145 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
| grp_access_fu_151 |  p0  |   2  |  15  |   30   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   120  ||   6.44  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   470  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    0   |   36   |
|  Register |    -   |   329  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   329  |   506  |
+-----------+--------+--------+--------+
