{
  "Top": "Kernel_Connector",
  "RtlTop": "Kernel_Connector",
  "RtlPrefix": "",
  "RtlSubPrefix": "Kernel_Connector_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "InputStream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "InputStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "OutStream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "OutStream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_export -format=ip_catalog"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "Kernel_Connector"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "Kernel_Connector",
    "Version": "1.0",
    "DisplayName": "Kernel_connector",
    "Revision": "2114124787",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_Kernel_Connector_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/..\/Kernel2_Sum\/Kernel2Sum\/Kernel2Sum.cpp",
      "..\/..\/..\/..\/Kernel2_Sum\/Kernel2Sum\/Kernel2Sum.h",
      "..\/..\/..\/..\/Kernel1_Square\/Kernel1Square.cpp",
      "..\/..\/..\/..\/Kernel1_Square\/Kernel1Square.h",
      "..\/..\/KernelConnector.cpp",
      "..\/..\/KernelConnector.h"
    ],
    "TestBench": ["..\/..\/KernelConnector_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Kernel_Connector_fifo_w32_d3_S.vhd",
      "impl\/vhdl\/Kernel_Connector_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/Kernel_Connector_Kernel_Connector_Pipeline_VITIS_LOOP_6_1.vhd",
      "impl\/vhdl\/Kernel_Connector_Kernel_Connector_Pipeline_VITIS_LOOP_8_1.vhd",
      "impl\/vhdl\/Kernel_Connector_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/Kernel_Connector_regslice_both.vhd",
      "impl\/vhdl\/Kernel_Connector.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Kernel_Connector_fifo_w32_d3_S.v",
      "impl\/verilog\/Kernel_Connector_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/Kernel_Connector_Kernel_Connector_Pipeline_VITIS_LOOP_6_1.v",
      "impl\/verilog\/Kernel_Connector_Kernel_Connector_Pipeline_VITIS_LOOP_8_1.v",
      "impl\/verilog\/Kernel_Connector_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/Kernel_Connector_regslice_both.v",
      "impl\/verilog\/Kernel_Connector.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/Kernel_Connector.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "InputStream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "InputStream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "direction": "in",
      "dataWidth": "32",
      "portPrefix": "InputStream_",
      "ports": [
        "InputStream_TDATA",
        "InputStream_TREADY",
        "InputStream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "1",
          "register_mode": "both",
          "argName": "InputStream"
        }]
    },
    "OutStream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "OutStream_",
      "portMap": {
        "OutStream_din": "WR_DATA",
        "OutStream_full_n": "FULL_N",
        "OutStream_write": "WR_EN"
      },
      "ports": [
        "OutStream_din",
        "OutStream_full_n",
        "OutStream_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "OutStream"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "InputStream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "InputStream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "InputStream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "OutStream_din": {
      "dir": "out",
      "width": "32"
    },
    "OutStream_full_n": {
      "dir": "in",
      "width": "1"
    },
    "OutStream_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "Kernel_Connector",
      "BindInstances": "intermediateStream_fifo_U",
      "Instances": [
        {
          "ModuleName": "Kernel_Connector_Pipeline_VITIS_LOOP_6_1",
          "InstanceName": "grp_Kernel_Connector_Pipeline_VITIS_LOOP_6_1_fu_46",
          "BindInstances": "mul_32s_32s_32_1_1_U1"
        },
        {
          "ModuleName": "Kernel_Connector_Pipeline_VITIS_LOOP_8_1",
          "InstanceName": "grp_Kernel_Connector_Pipeline_VITIS_LOOP_8_1_fu_53",
          "BindInstances": "outVal_fu_61_p2"
        }
      ]
    },
    "Info": {
      "Kernel_Connector_Pipeline_VITIS_LOOP_6_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Kernel_Connector_Pipeline_VITIS_LOOP_8_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Kernel_Connector": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "Kernel_Connector_Pipeline_VITIS_LOOP_6_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.713"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_6_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "3",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "65",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "Kernel_Connector_Pipeline_VITIS_LOOP_8_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.773"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_8_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "35",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "102",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "Kernel_Connector": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.713"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "51",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "266",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-12 16:07:04 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
