EESchema-LIBRARY Version 2.4
#encoding utf-8
#
# STM32F446VE
#
DEF STM32F446VE MCU 0 40 Y Y 7 L N
F0 "MCU" 0 150 50 H V C CNN
F1 "STM32F446VE" 0 50 50 H V C CNN
F2 "Package_QFP:LQFP-100_14x14mm_P0.5mm" 550 350 50 H I C CNN
F3 "" 550 350 50 H I C CNN
F4 "C91929" 0 0 50 H I C CNN "JLCPCB_Part_Number"
F5 "STMicroelectronics" 0 0 50 H I C CNN "MF"
F6 "STM32F446VET6" 0 0 50 H I C CNN "MPN"
F7 "ST MICROELECTRONICS LQFP-100_14X14X05P ROHS" 0 0 50 H I C CNN "Description"
F8 "497-15375-ND" 0 0 50 H V C CNN "DigiKey_Part_Number"
DRAW
T 0 0 -350 50 0 1 1 "Port A" Normal 0 C C
T 0 0 -250 50 0 2 1 "Port B" Normal 0 C C
T 0 0 -100 50 0 3 1 "Port C" Normal 0 C C
T 0 0 -100 50 0 4 1 "Port D" Normal 0 C C
T 0 0 -100 50 0 5 1 "Port E" Normal 0 C C
S -3650 0 3650 -900 1 1 0 f
S -3950 0 3950 -900 2 1 0 f
S -4050 0 4050 -900 3 1 0 f
S 3100 -900 -3100 0 4 1 0 f
S -2250 0 2250 -900 5 1 0 f
S -600 0 600 -200 6 1 0 f
S -400 0 400 -3650 7 1 0 f
X PA0(TIM2_CH1/TIM2_ETR,TIM5_CH1,TIM8_ETR,USART2_CTS,UART4_TX,ADC123_IN0,WKUP0/TAMP_2) 23 -3750 -100 100 R 50 50 1 1 B
X PA1(TIM2_CH2,TIM5_CH2,USART2_RTS,UART4_RX,QUADSPI_BK1_IO3,SAI2_MCLK_B,ADC123_IN1) 24 -3750 -200 100 R 50 50 1 1 B
X PA2(TIM2_CH3,TIM5_CH3,TIM9_CH1,USART2_TX,SAI2_SCK_B,ADC123_IN2) 25 -3750 -300 100 R 50 50 1 1 B
X PA3(TIM2_CH4,TIM5_CH4,TIM9_CH2,SAI1_FS_A,USART2_RX,OTG_HS_ULPI_D0,ADC123_IN3) 26 -3750 -400 100 R 50 50 1 1 B
X PA4(SPI1_NSS/I2S1_WS,SPI3_NSS/I2S3_WS,USART2_CK,OTG_HS_SOF,DCMI_HSYNC,ADC12_IN4,DAC_OUT1) 29 -3750 -500 100 R 50 50 1 1 B
X PA5(TIM2_CH1/TIM2_ETR,TIM8_CH1N,SPI1_SCK/I2S1_CK,OTG_HS_ULPI_CK,ADC12_IN5,DAC_OUT2) 30 -3750 -600 100 R 50 50 1 1 B
X PA6(TIM1_BKIN,TIM3_CH1,TIM8_BKIN,SPI1_MISO,I2S2_MCK,TIM13_CH1,DCMI_PIXCLK,ADC12_IN6) 31 -3750 -700 100 R 50 50 1 1 B
X PA7(TIM1_CH1N,TIM3_CH2,TIM8_CH1N,SPI1_MOSI/I2S1_SD,TIM14_CH1,FMC_SDNWE,ADC12_IN7) 32 -3750 -800 100 R 50 50 1 1 B
X PA8(MCO1,TIM1_CH1,I2C3_SCL,USART1_CK,OTG_FS_SOF) 67 3750 -800 100 L 50 50 1 1 B
X PA9(TIM1_CH2,I2C3_SMBA,SPI2_SCK/I2S2_CK,SAI1_SD_B,USART1_TX,DCMI_D0,OTG_FS_VBUS) 68 3750 -700 100 L 50 50 1 1 B
X PA10(TIM1_CH3,USART1_RX,OTG_FS_ID,DCMI_D1) 69 3750 -600 100 L 50 50 1 1 B
X PA11(TIM1_CH4,USART1_CTS,CAN1_RX,OTG_FS_DM) 70 3750 -500 100 L 50 50 1 1 B
X PA12(TIM1_ETR,USART1_RTS,SAI2_FS_B,CAN1_TX,OTG_FS_DP) 71 3750 -400 100 L 50 50 1 1 B
X PA13(JTMS-SWDIO) 72 3750 -300 100 L 50 50 1 1 B
X PA14(JTCK-SWCLK) 76 3750 -200 100 L 50 50 1 1 B
X PA15(JTDI,TIM2_CH1/TIM2_ETR,HDMI_CEC,SPI1_NSS/I2S1_WS,SPI3_NSS/I2S3_WS,UART4_RTS) 77 3750 -100 100 L 50 50 1 1 B
X PB0(TIM1_CH2N,TIM3_CH3,TIM8_CH2N,SPI3_MOSI/I2S3_SD,UART4_CTS,OTG_HS_ULPI_D1,SDIO_D1,ADC12_IN8) 35 -4050 -100 100 R 50 50 2 1 B
X PB1(TIM1_CH3N,TIM3_CH4,TIM8_CH3N,OTG_HS_ULPI_D2,SDIO_D2,ADC12_IN9) 36 -4050 -200 100 R 50 50 2 1 B
X PB2(TIM2_CH4,SAI1_SD_A,SPI3_MOSI/I2S3_SD,QUADSPI_CLK,OTG_HS_ULPI_D4,SDIO_CK,BOOT1) 37 -4050 -300 100 R 50 50 2 1 B
X PB10(TIM2_CH3,I2C2_SCL,SPI2_SCK/I2S2_CK,SAI1_SCK_A,USART3_TX,OTG_HS_ULPI_D3) 47 4050 -600 100 L 50 50 2 1 B
X PB12(TIM1_BKIN,I2C2_SMBA,SPI2_NSS/I2S2_WS,SAI1_SCK_B,USART3_CK,CAN2_RX,OTG_HS_ULPI_D5,OTG_HS_ID) 51 4050 -500 100 L 50 50 2 1 B
X PB13(TIM1_CH1N,SPI2_SCK/I2S2_CK,USART3_CTS,CAN2_TX,OTG_HS_ULPI_D6,OTG_HS_VBUS) 52 4050 -400 100 L 50 50 2 1 B
X PB14(TIM1_CH2N,TIM8_CH2N,SPI2_MISO,USART3_RTS,TIM12_CH1,OTG_HS_DM) 53 4050 -300 100 L 50 50 2 1 B
X PB15(RTC_REFIN,TIM1_CH3N,TIM8_CH3N,SPI2_MOSI/I2S2_SD,TIM12_CH2,OTG_HS_DP) 54 4050 -200 100 L 50 50 2 1 B
X PB3(JTDO/TRACESWO,TIM2_CH2,I2C2_SDA,SPI1_SCK/I2S1_CK,SPI3_SCK/I2S3_CK) 89 -4050 -400 100 R 50 50 2 1 B
X PB4(NJTRST,TIM3_CH1,I2C3_SDA,SPI1_MISO,SPI3_MISO,SPI2_NSS/I2S2_WS) 90 -4050 -500 100 R 50 50 2 1 B
X PB5(TIM3_CH2,I2C1_SMBA,SPI1_MOSI/I2S1_SD,SPI3_MOSI/I2S3_SD,CAN2_RX,OTG_HS_ULPI_D7,FMC_SDCKE1,DCMI_D10) 91 -4050 -600 100 R 50 50 2 1 B
X PB6(TIM4_CH1,HDMI_CEC,I2C1_SCL,USART1_TX,CAN2_TX,QUADSPI_BK1_NCS,FMC_SDNE1,DCMI_D5) 92 -4050 -700 100 R 50 50 2 1 B
X PB7(TIM4_CH2,I2C1_SDA,USART1_RX,SPDIFRX_IN0,FMC_NL,DCMI_VSYNC) 93 -4050 -800 100 R 50 50 2 1 B
X PB8(TIM2_CH1/TIM2_ETR,TIM4_CH3,TIM10_CH1,I2C1_SCL,CAN1_RX,SDIO_D4,DCMI_D6) 95 4050 -800 100 L 50 50 2 1 B
X PB9(TIM2_CH2,TIM4_CH4,TIM11_CH1,I2C1_SDA,SPI2_NSS/I2S2_WS,SAI1_FS_B,CAN1_TX,SDIO_D5,DCMI_D7) 96 4050 -700 100 L 50 50 2 1 B
X PC0(SAI1_MCLK_B,OTG_HS_ULPI_STP,FMC_SDNWE) 15 -4150 -100 100 R 50 50 3 1 B
X PC1(SPI3_MOSI/I2S3_SD,SAI1_SD_A,SPI2_MOSI/I2S2_SD,ADC123_IN11) 16 -4150 -200 100 R 50 50 3 1 B
X PC2(SPI2_MISO,OTG_HS_ULPI_DIR,FMC_SDNE0,ADC123_IN12) 17 -4150 -300 100 R 50 50 3 1 B
X PC3(SPI2_MOSI/I2S2_SD,OTG_HS_ULPI_NXT,FMC_SDCKE0,ADC123_IN13) 18 -4150 -400 100 R 50 50 3 1 B
X PC4(I2S1_MCK,SPDIFRX_IN2,FMC_SDNE0,ADC12_IN14) 33 -4150 -500 100 R 50 50 3 1 B
X PC5(USART3_RX,SPDIFRX_IN3,FMC_SDCKE0,ADC12_IN15) 34 -4150 -600 100 R 50 50 3 1 B
X PC6(TIM3_CH1,TIM8_CH1,FMPI2C1_SCL,I2S2_MCK,USART6_TX,SDIO_D6,DCMI_D0) 63 -4150 -800 100 R 50 50 3 1 B
X PC7(TIM3_CH2,TIM8_CH2,FMPI2C1_SDA,SPI2_SCK/I2S2_CK,I2S3_MCK,SPDIFRX_IN1,USART6_RX,SDIO_D7,DCMI_D1) 64 -4150 -700 100 R 50 50 3 1 B
X PC8(TRACED0,TIM3_CH3,TIM8_CH3,UART5_RTS,USART6_CK,SDIO_D0,DCMI_D2) 65 4150 -800 100 L 50 50 3 1 B
X PC9(MCO2,TIM3_CH4,TIM8_CH4,I2C3_SDA,I2S_CKIN,UART5_CTS,QUADSPI_BK1_IO0,SDIO_D1,DCMI_D3) 66 4150 -700 100 L 50 50 3 1 B
X PC13(TAMP_1/WKUP1) 7 4150 -300 100 L 50 50 3 1 B
X PC10(SPI3_SCK/I2S3_CK,USART3_TX,UART4_TX,QUADSPI_BK1_IO1,SDIO_D2,DCMI_D8) 78 4150 -600 100 L 50 50 3 1 B
X PC11(SPI3_MISO,USART3_RX,UART4_RX,QUADSPI_BK2_NCS,SDIO_D3,DCMI_D4) 79 4150 -500 100 L 50 50 3 1 B
X PC14(OSC32_IN) 8 4150 -200 100 L 50 50 3 1 B
X PC12(I2C2_SDA,SPI3_MOSI/I2S3_SD,USART3_CK,UART5_TX,SDIO_CK,DCMI_D9) 80 4150 -400 100 L 50 50 3 1 B
X PC15(OSC32_OUT) 9 4150 -100 100 L 50 50 3 1 B
X PD8(USART3_TX,SPDIFRX_IN1,FMC_D13) 55 3200 -800 100 L 50 50 4 1 B
X PD9(USART3_RX,FMC_D14) 56 3200 -700 100 L 50 50 4 1 B
X PD10(USART3_CK,FMC_D15) 57 3200 -600 100 L 50 50 4 1 B
X PD11(FMPI2C1_SMBA,USART3_CTS,QUADSPI_BK1_IO0,SAI2_SD_A,FMC_A16) 58 3200 -500 100 L 50 50 4 1 B
X PD12(TIM4_CH1,FMPI2C1_SCL,USART3_RTS,QUADSPI_BK1_IO1,SAI2_FS_A,FMC_A17) 59 3200 -400 100 L 50 50 4 1 B
X PD13(TIM4_CH2,FMPI2C1_SDA,QUADSPI_BK1_IO3,SAI2_SCK_A,FMC_A18) 60 3200 -300 100 L 50 50 4 1 B
X PD14(TIM4_CH3,FMPI2C1_SCL,SAI2_SCK_A,FMC_D0) 61 3200 -200 100 L 50 50 4 1 B
X PD15(TIM4_CH4,FMPI2C1_SDA,FMC_D1) 62 3200 -100 100 L 50 50 4 1 B
X PD0(SPI4_MISO,SPI3_MOSI/I2S3_SD,CAN1_RX,FMC_D2) 81 -3200 -100 100 R 50 50 4 1 B
X PD1(SPI2_NSS/I2S2_WS,CAN1_TX,FMC_D3) 82 -3200 -200 100 R 50 50 4 1 B
X PD2(TIM3_ETR,UART5_RX,SDIO_CMD,DCMI_D11) 83 -3200 -300 100 R 50 50 4 1 B
X PD3(TRACED1,SPI2_SCK/I2S2_CK,USART2_CTS,QUADSPI_CLK,FMC_CLK,DCMI_D5) 84 -3200 -400 100 R 50 50 4 1 B
X PD4(USART2_RTS,FMC_NOE) 85 -3200 -500 100 R 50 50 4 1 B
X PD5(USART2_TX,FMC_NWE) 86 -3200 -600 100 R 50 50 4 1 B
X PD6(SPI3_MOSI/I2S3_SD,SAI1_SD_A,USART2_RX,FMC_NWAIT,DCMI_D10) 87 -3200 -700 100 R 50 50 4 1 B
X PD7(USART2_CK,SPDIFRX_IN0,FMC_NE1) 88 -3200 -800 100 R 50 50 4 1 B
X PE2(TRACECLK,SPI4_SCK,SAI1_MCLK_A,QUADSPI_BK1_IO2,FMC_A23) 1 -2350 -300 100 R 50 50 5 1 B
X PE3(TRACED0,SAI1_SD_B,FMC_A19) 2 -2350 -400 100 R 50 50 5 1 B
X PE4(TRACED1,SPI4_NSS,SAI1_FS_A,FMC_A20,DCMI_D4) 3 -2350 -500 100 R 50 50 5 1 B
X PE7(TIM1_ETR,UART5_RX,QUADSPI_BK2_IO0,FMC_D4) 38 -2350 -800 100 R 50 50 5 1 B
X PE8(TIM1_CH1N,UART5_TX,QUADSPI_BK2_IO1,FMC_D5) 39 2350 -800 100 L 50 50 5 1 B
X PE5(TRACED2,TIM9_CH1,SPI4_MISO,SAI1_SCK_A,FMC_A21,DCMI_D6) 4 -2350 -600 100 R 50 50 5 1 B
X PE9(TIM1_CH1,QUADSPI_BK2_IO2,FMC_D6) 40 2350 -700 100 L 50 50 5 1 B
X PE10(TIM1_CH2N,QUADSPI_BK2_IO3,FMC_D7) 41 2350 -600 100 L 50 50 5 1 B
X PE11(TIM1_CH2,SPI4_NSS,SAI2_SD_B,FMC_D8) 42 2350 -500 100 L 50 50 5 1 B
X PE12(TIM1_CH3N,SPI4_SCK,SAI2_SCK_B,FMC_D9) 43 2350 -400 100 L 50 50 5 1 B
X PE13(TIM1_CH3,SPI4_MISO,SAI2_FS_B,FMC_D10) 44 2350 -300 100 L 50 50 5 1 B
X PE14(TIM1_CH4,SPI4_MOSI,SAI2_MCLK_B,FMC_D11) 45 2350 -200 100 L 50 50 5 1 B
X PE15(TIM1_BKIN,FMC_D12) 46 2350 -100 100 L 50 50 5 1 B
X PE6(TRACED3,TIM9_CH2,SPI4_MOSI,SAI1_SD_A,FMC_A22,DCMI_D7) 5 -2350 -700 100 R 50 50 5 1 B
X PE0(TIM4_ETR,SAI2_MCLK_A,FMC_NBL0,DCMI_D2) 97 -2350 -100 100 R 50 50 5 1 B
X PE1(FMC_NBL1,DCMI_D3) 98 -2350 -200 100 R 50 50 5 1 B
X PH0(OSC_IN) 12 -700 -100 100 R 50 50 6 1 B
X PH1(OSC_OUT) 13 700 -100 100 L 50 50 6 1 B
X VSS 10 500 -600 100 L 50 50 7 1 W
X VDD 100 500 -3100 100 L 50 50 7 1 W
X VDD 11 500 -100 100 L 50 50 7 1 W
X NRST 14 -500 -100 100 R 50 50 7 1 I
X VDD 19 -500 -900 100 R 50 50 7 1 W
X VSSA 20 -500 -3000 100 R 50 50 7 1 W
X VREF+ 21 -500 -2400 100 R 50 50 7 1 I
X VDDA 22 -500 -2500 100 R 50 50 7 1 W
X VSS 27 500 -1350 100 L 50 50 7 1 W
X VDD 28 500 -850 100 L 50 50 7 1 W
X VCAP_1 48 -500 -600 100 R 50 50 7 1 w
X VSS 49 500 -2100 100 L 50 50 7 1 W
X VDD 50 500 -1600 100 L 50 50 7 1 W
X VBAT 6 -500 -800 100 R 50 50 7 1 W
X VCAP_2 73 -500 -700 100 R 50 50 7 1 w
X VSS 74 500 -2850 100 L 50 50 7 1 W
X VDD 75 500 -2350 100 L 50 50 7 1 W
X BOOT0 94 -500 -350 100 R 50 50 7 1 I
X VSS 99 500 -3600 100 L 50 50 7 1 W
ENDDRAW
ENDDEF
#
#End Library
