<profile>

<section name = "Vitis HLS Report for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'" level="0">
<item name = "Date">Mon Jul 15 19:05:01 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">sobel_resize_xf</item>
<item name = "Solution">sol2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4099, 40.000 ns, 40.990 us, 4, 4099, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MMIterOutLoop2">2, 4097, 3, 1, 1, 1 ~ 4096, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 26, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1379_fu_102_p2">+, 0, 0, 14, 13, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1379_fu_96_p2">icmp, 0, 0, 14, 13, 13</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 13, 26</column>
<column name="gmem2_blk_n_W">9, 2, 1, 2</column>
<column name="i_fu_58">9, 2, 13, 26</column>
<column name="ldata_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_58">13, 0, 13, 0</column>
<column name="ldata_read_reg_135">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, AxiStream2Axi_Pipeline_MMIterOutLoop2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, AxiStream2Axi_Pipeline_MMIterOutLoop2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, AxiStream2Axi_Pipeline_MMIterOutLoop2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, AxiStream2Axi_Pipeline_MMIterOutLoop2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, AxiStream2Axi_Pipeline_MMIterOutLoop2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, AxiStream2Axi_Pipeline_MMIterOutLoop2, return value</column>
<column name="ldata_dout">in, 8, ap_fifo, ldata, pointer</column>
<column name="ldata_num_data_valid">in, 3, ap_fifo, ldata, pointer</column>
<column name="ldata_fifo_cap">in, 3, ap_fifo, ldata, pointer</column>
<column name="ldata_empty_n">in, 1, ap_fifo, ldata, pointer</column>
<column name="ldata_read">out, 1, ap_fifo, ldata, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RFIFONUM">in, 11, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="p_read">in, 13, ap_none, p_read, scalar</column>
<column name="dout_load">in, 64, ap_none, dout_load, scalar</column>
</table>
</item>
</section>
</profile>
