#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 27 17:40:53 2020
# Process ID: 15900
# Current directory: C:/Users/Stones/Desktop/7 minimipsb3/minimips
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10692 C:\Users\Stones\Desktop\7 minimipsb3\minimips\minimips.xpr
# Log file: C:/Users/Stones/Desktop/7 minimipsb3/minimips/vivado.log
# Journal file: C:/Users/Stones/Desktop/7 minimipsb3/minimips\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {C:/Users/Stones/Desktop/7 minimipsb3/romnew.coe}] [get_ips irom]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/Stones/Desktop/7 minimipsb3/romnew.coe' provided. It will be converted relative to IP Instance files '../../../../../romnew.coe'
generate_target all [get_files  {{C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'irom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'irom'...
export_ip_user_files -of_objects [get_files {{C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom.xci}}] -no_script -sync -force -quiet
reset_run irom_synth_1
launch_runs -jobs 4 irom_synth_1
[Mon Apr 27 17:43:44 2020] Launched irom_synth_1...
Run output will be captured here: C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.runs/irom_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/irom.xci}}] -directory {C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.ip_user_files} -ipstatic_source_dir {C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.cache/compile_simlib/modelsim} {questa=C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.cache/compile_simlib/questa} {riviera=C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.cache/compile_simlib/riviera} {activehdl=C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/irom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sim_1/imports/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
"xelab -wto 3fa369ae4a2442b9b7a5595ff6abb10e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3fa369ae4a2442b9b7a5595ff6abb10e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simu_behav -key {Behavioral:sim_1:Functional:simu} -tclbatch {simu.tcl} -view {{C:/Users/Stones/Desktop/7 minimipsb3/simu_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {C:/Users/Stones/Desktop/7 minimipsb3/simu_behav.wcfg}
source simu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.086 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1037.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/irom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/ip/irom/sim/irom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module irom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/Basys3_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Basys3_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM.V" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sources_1/imports/src/miniMIPS_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module miniMIPS_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.srcs/sim_1/imports/new/simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
"xelab -wto 3fa369ae4a2442b9b7a5595ff6abb10e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3fa369ae4a2442b9b7a5595ff6abb10e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.ID
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.WB
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.miniMIPS_Top
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.irom
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.Basys3_Top
Compiling module xil_defaultlib.simu
Compiling module xil_defaultlib.glbl
Built simulation snapshot simu_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.086 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'simu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/irom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim/romnew.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simu_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Stones/Desktop/7 minimipsb3/minimips/minimips.sim/sim_1/behav/xsim'
"xelab -wto 3fa369ae4a2442b9b7a5595ff6abb10e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3fa369ae4a2442b9b7a5595ff6abb10e --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simu_behav xil_defaultlib.simu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1037.086 ; gain = 0.000
save_wave_config {C:/Users/Stones/Desktop/7 minimipsb3/simu_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 27 20:11:14 2020...
