set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow -8L 1.0V 100 Model"} {AND2Gate_8l_1000mv_100c_slow.vho AND2Gate_8l_1000mv_100c_vhd_slow.sdo}}
    {{"Slow -8L 1.0V -40 Model"} {AND2Gate_8l_1000mv_-40c_slow.vho AND2Gate_8l_1000mv_-40c_vhd_slow.sdo}}
    {{"Fast -M 1.0V -40 Model"} {AND2Gate_min_1000mv_-40c_fast.vho AND2Gate_min_1000mv_-40c_vhd_fast.sdo}}
}
