Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: stack_machine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stack_machine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stack_machine"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : stack_machine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/opt/dmlab/home/chriram/Documents/computer_design/ex0/defs.vhd" into library work
Parsing package <defs>.
Parsing VHDL file "/opt/dmlab/home/chriram/Documents/computer_design/ex0/stack.vhd" into library work
Parsing entity <stack>.
Parsing architecture <behavioural> of entity <stack>.
Parsing VHDL file "/opt/dmlab/home/chriram/Documents/computer_design/ex0/control.vhd" into library work
Parsing entity <control>.
Parsing architecture <behavioural> of entity <control>.
Parsing VHDL file "/opt/dmlab/home/chriram/Documents/computer_design/ex0/stack_machine.vhd" into library work
Parsing entity <stack_machine>.
Parsing architecture <behavioural> of entity <stack_machine>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <stack_machine> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <control> (architecture <behavioural>) from library <work>.

Elaborating entity <stack> (architecture <behavioural>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stack_machine>.
    Related source file is "/opt/dmlab/home/chriram/Documents/computer_design/ex0/stack_machine.vhd".
        size = 1024
    Found 8-bit register for signal <operand_b_reg>.
    Found 8-bit register for signal <operand_a_reg>.
    Found 8-bit adder for signal <operand_a_reg[7]_operand_b_reg[7]_add_3_OUT> created at line 55.
    Found 8-bit subtractor for signal <operand_a_reg[7]_operand_b_reg[7]_sub_5_OUT<7:0>> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <stack_machine> synthesized.

Synthesizing Unit <stack>.
    Related source file is "/opt/dmlab/home/chriram/Documents/computer_design/ex0/stack.vhd".
        size = 1024
    Found 1024x8-bit single-port RAM <Mram_stack_mem> for signal <stack_mem>.
    Found 8-bit register for signal <top>.
    Found 32-bit register for signal <stack_ptr>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 32-bit adder for signal <stack_ptr[31]_GND_7_o_add_13_OUT> created at line 68.
    Found 32-bit subtractor for signal <stack_ptr[31]_GND_7_o_sub_3_OUT<31:0>> created at line 45.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <stack> synthesized.
RTL-Simplification CPUSTAT: 0.02 
RTL-BasicInf CPUSTAT: 0.31 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.00 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit addsub                                          : 1
# Registers                                            : 6
 1-bit register                                        : 2
 32-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <stack>.
INFO:Xst:3030 - HDL ADVISOR - Register <top> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_stack_mem> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <stack_ptr<9:0>> |          |
    |     diA            | connected to signal <value_in>      |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_stack_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <stack> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 1024x8-bit single-port distributed RAM                : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 8-bit addsub                                          : 1
# Registers                                            : 58
 Flip-Flops                                            : 58
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    stack_ptr_9 in unit <stack>
    stack_ptr_8 in unit <stack>
    stack_ptr_7 in unit <stack>
    stack_ptr_6 in unit <stack>
    stack_ptr_5 in unit <stack>
    stack_ptr_4 in unit <stack>
    stack_ptr_3 in unit <stack>
    stack_ptr_2 in unit <stack>
    stack_ptr_1 in unit <stack>
    stack_ptr_0 in unit <stack>


Optimizing unit <stack_machine> ...

Optimizing unit <stack> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <read_instruction> driven by black box <control>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stack_machine, actual ratio is 2.
WARNING:Xst:1426 - The value init of the FF/Latch stack/stack_ptr_9_LD hinder the constant cleaning in the block stack_machine.
   You should achieve better results by setting this init to 0.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal clk_BUFGP. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.
WARNING:Xst:2957 - There are clock and non-clock loads on clock signal rst_IBUF_BUFG. This is not a recommended design practice, that may cause excessive delay, skew or unroutable situations.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stack_machine.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 361
#      GND                         : 1
#      INV                         : 22
#      LUT1                        : 32
#      LUT2                        : 1
#      LUT3                        : 47
#      LUT4                        : 40
#      LUT5                        : 8
#      LUT6                        : 66
#      MUXCY                       : 69
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 69
#      FD                          : 10
#      FDC                         : 40
#      FDCE                        : 18
#      LD                          : 1
# RAMS                             : 32
#      RAM256X1S                   : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 18
#      OBUF                        : 9
# Others                           : 1
#      control                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:              69  out of  18224     0%  
 Number of Slice LUTs:                  344  out of   9112     3%  
    Number used as Logic:               216  out of   9112     2%  
    Number used as Memory:              128  out of   2176     5%  
       Number used as RAM:              128

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    365
   Number with an unused Flip Flop:     296  out of    365    81%  
   Number with an unused LUT:            21  out of    365     5%  
   Number of fully used LUT-FF pairs:    48  out of    365    13%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 100   |
rst                                | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 7.547ns (Maximum Frequency: 132.497MHz)
   Minimum input arrival time before clock: 6.617ns
   Maximum output required time after clock: 7.595ns
   Maximum combinational path delay: 6.968ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.547ns (frequency: 132.497MHz)
  Total number of paths / destination ports: 10338 / 390
-------------------------------------------------------------------------
Delay:               7.547ns (Levels of Logic = 4)
  Source:            stack/stack_ptr_22 (FF)
  Destination:       stack/stack_ptr_16 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: stack/stack_ptr_22 to stack/stack_ptr_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.633   1.421  stack/stack_ptr_22 (stack/stack_ptr_22)
     LUT6:I0->O            1   0.373   0.970  stack/GND_7_o_stack_ptr[31]_equal_7_o<31>13 (stack/GND_7_o_stack_ptr[31]_equal_7_o<31>12)
     LUT4:I1->O           13   0.373   1.098  stack/GND_7_o_stack_ptr[31]_equal_7_o<31>15 (stack/N11)
     LUT6:I5->O           31   0.373   1.791  stack/GND_7_o_stack_ptr[31]_equal_7_o<31> (stack/GND_7_o_stack_ptr[31]_equal_7_o)
     LUT6:I3->O            1   0.373   0.000  stack/stack_ptr_13_rstpot (stack/stack_ptr_13_rstpot)
     FDC:D                     0.142          stack/stack_ptr_13
    ----------------------------------------
    Total                      7.547ns (2.267ns logic, 5.280ns route)
                                       (30.0% logic, 70.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 524 / 190
-------------------------------------------------------------------------
Offset:              6.617ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       stack/Mram_stack_mem31 (RAM)
  Destination Clock: clk rising

  Data Path: rst to stack/Mram_stack_mem31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            59   1.328   2.179  rst_IBUF (rst_IBUF)
     LUT3:I0->O            4   0.373   1.421  stack/Mmux_BUS_001711 (stack/BUS_0017)
     LUT6:I0->O            8   0.373   0.943  stack/write_ctrl3 (stack/write_ctrl3)
     RAM256X1S:WE              0.000          stack/Mram_stack_mem4
    ----------------------------------------
    Total                      6.617ns (2.074ns logic, 4.543ns route)
                                       (31.3% logic, 68.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 108 / 8
-------------------------------------------------------------------------
Offset:              7.595ns (Levels of Logic = 11)
  Source:            operand_a_reg_0 (FF)
  Destination:       stack_top<7> (PAD)
  Source Clock:      clk rising

  Data Path: operand_a_reg_0 to stack_top<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.633   0.970  operand_a_reg_0 (operand_a_reg_0)
     LUT3:I0->O            1   0.373   0.000  Maddsub_result_lut<0> (Maddsub_result_lut<0>)
     MUXCY:S->O            1   0.330   0.000  Maddsub_result_cy<0> (Maddsub_result_cy<0>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<1> (Maddsub_result_cy<1>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<2> (Maddsub_result_cy<2>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<3> (Maddsub_result_cy<3>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<4> (Maddsub_result_cy<4>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<5> (Maddsub_result_cy<5>)
     MUXCY:CI->O           0   0.032   0.000  Maddsub_result_cy<6> (Maddsub_result_cy<6>)
     XORCY:CI->O           2   0.269   0.864  Maddsub_result_xor<7> (result<7>)
     LUT5:I3->O            1   0.373   0.681  Mmux_stack_top81 (stack_top_7_OBUF)
     OBUF:I->O                 2.912          stack_top_7_OBUF (stack_top<7>)
    ----------------------------------------
    Total                      7.595ns (5.080ns logic, 2.515ns route)
                                       (66.9% logic, 33.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 86 / 26
-------------------------------------------------------------------------
Delay:               6.968ns (Levels of Logic = 11)
  Source:            control:alu_operation (PAD)
  Destination:       stack_top<7> (PAD)

  Data Path: control:alu_operation to stack_top<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    control:alu_operation    9   0.000   0.976  control (GND_5_o_alu_operation_equal_6_o_inv)
     LUT3:I2->O            1   0.373   0.000  Maddsub_result_lut<0> (Maddsub_result_lut<0>)
     MUXCY:S->O            1   0.330   0.000  Maddsub_result_cy<0> (Maddsub_result_cy<0>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<1> (Maddsub_result_cy<1>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<2> (Maddsub_result_cy<2>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<3> (Maddsub_result_cy<3>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<4> (Maddsub_result_cy<4>)
     MUXCY:CI->O           1   0.032   0.000  Maddsub_result_cy<5> (Maddsub_result_cy<5>)
     MUXCY:CI->O           0   0.032   0.000  Maddsub_result_cy<6> (Maddsub_result_cy<6>)
     XORCY:CI->O           2   0.269   0.864  Maddsub_result_xor<7> (result<7>)
     LUT5:I3->O            1   0.373   0.681  Mmux_stack_top81 (stack_top_7_OBUF)
     OBUF:I->O                 2.912          stack_top_7_OBUF (stack_top<7>)
    ----------------------------------------
    Total                      6.968ns (4.447ns logic, 2.521ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.547|         |         |         |
rst            |         |    8.469|         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.38 secs
 
--> 


Total memory usage is 140728 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

