<profile>

<section name = "Vitis HLS Report for 'detect_eth_protocol_512_s'" level="0">
<item name = "Date">Sat Mar 18 14:33:50 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">ip_handler_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20 ns, 1.737 ns, 0.86 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1073, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 87, -</column>
<column name="Register">-, -, 1386, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_fu_178_p2">+, 0, 0, 23, 16, 1</column>
<column name="and_ln414_3_fu_256_p2">and, 0, 0, 112, 112, 112</column>
<column name="and_ln414_4_fu_262_p2">and, 0, 0, 112, 112, 112</column>
<column name="and_ln414_fu_244_p2">and, 0, 0, 112, 112, 112</column>
<column name="ap_block_state2_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_137">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op66_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="tmp_i_nbreadreq_fu_78_p3">and, 0, 0, 112, 1, 0</column>
<column name="icmp_ln414_fu_185_p2">icmp, 0, 0, 16, 25, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_1_fu_301_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln62_fu_284_p2">or, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_268_p2">or, 0, 0, 112, 112, 112</column>
<column name="select_ln414_4_fu_220_p3">select, 0, 0, 108, 1, 112</column>
<column name="select_ln414_5_fu_228_p3">select, 0, 0, 108, 1, 113</column>
<column name="select_ln414_6_fu_236_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln414_fu_202_p3">select, 0, 0, 108, 1, 112</column>
<column name="select_ln62_fu_294_p3">select, 0, 0, 16, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln414_fu_250_p2">xor, 0, 0, 112, 2, 112</column>
<column name="xor_ln62_fu_289_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_header_idx_1_new_0_i_phi_fu_120_p4">9, 2, 16, 32</column>
<column name="ap_phi_mux_header_ready_1_flag_0_i_phi_fu_109_p4">14, 3, 1, 3</column>
<column name="ap_phi_mux_metaWritten_1_flag_0_i_phi_fu_130_p4">14, 3, 1, 3</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_8_reg_138">14, 3, 112, 336</column>
<column name="ethDataFifo_blk_n">9, 2, 1, 2</column>
<column name="etherTypeFifo_blk_n">9, 2, 1, 2</column>
<column name="s_axis_raw_internal_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_p_Val2_8_reg_138">112, 0, 112, 0</column>
<column name="ap_phi_reg_pp0_iter2_p_Val2_8_reg_138">112, 0, 112, 0</column>
<column name="header_header_V_1">112, 0, 112, 0</column>
<column name="header_idx_1">16, 0, 16, 0</column>
<column name="header_ready_1">1, 0, 1, 0</column>
<column name="metaWritten_1">1, 0, 1, 0</column>
<column name="metaWritten_1_load_reg_385">1, 0, 1, 0</column>
<column name="s_axis_raw_internal_read_reg_357">1024, 0, 1024, 0</column>
<column name="tmp_i_reg_353">1, 0, 1, 0</column>
<column name="tmp_i_reg_353_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_364">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, detect_eth_protocol&lt;512&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, detect_eth_protocol&lt;512&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, detect_eth_protocol&lt;512&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, detect_eth_protocol&lt;512&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, detect_eth_protocol&lt;512&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, detect_eth_protocol&lt;512&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, detect_eth_protocol&lt;512&gt;, return value</column>
<column name="s_axis_raw_internal_dout">in, 1024, ap_fifo, s_axis_raw_internal, pointer</column>
<column name="s_axis_raw_internal_empty_n">in, 1, ap_fifo, s_axis_raw_internal, pointer</column>
<column name="s_axis_raw_internal_read">out, 1, ap_fifo, s_axis_raw_internal, pointer</column>
<column name="ethDataFifo_din">out, 1024, ap_fifo, ethDataFifo, pointer</column>
<column name="ethDataFifo_full_n">in, 1, ap_fifo, ethDataFifo, pointer</column>
<column name="ethDataFifo_write">out, 1, ap_fifo, ethDataFifo, pointer</column>
<column name="etherTypeFifo_din">out, 16, ap_fifo, etherTypeFifo, pointer</column>
<column name="etherTypeFifo_full_n">in, 1, ap_fifo, etherTypeFifo, pointer</column>
<column name="etherTypeFifo_write">out, 1, ap_fifo, etherTypeFifo, pointer</column>
</table>
</item>
</section>
</profile>
