// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXILiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : Data signal of ap_return
//        bit 31~0 - ap_return[31:0] (Read)
// 0x20 ~
// 0x2f : Memory 'in1' (3 * 32b)
//        Word n : bit [31:0] - in1[n]
// 0x30 ~
// 0x3f : Memory 'in2' (3 * 32b)
//        Word n : bit [31:0] - in2[n]
// 0x40 ~
// 0x4f : Memory 'out_r' (3 * 32b)
//        Word n : bit [31:0] - out_r[n]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XTOPSIMPLE_AXILITES_ADDR_AP_CTRL    0x00
#define XTOPSIMPLE_AXILITES_ADDR_GIE        0x04
#define XTOPSIMPLE_AXILITES_ADDR_IER        0x08
#define XTOPSIMPLE_AXILITES_ADDR_ISR        0x0c
#define XTOPSIMPLE_AXILITES_ADDR_AP_RETURN  0x10
#define XTOPSIMPLE_AXILITES_BITS_AP_RETURN  32
#define XTOPSIMPLE_AXILITES_ADDR_IN1_BASE   0x20
#define XTOPSIMPLE_AXILITES_ADDR_IN1_HIGH   0x2f
#define XTOPSIMPLE_AXILITES_WIDTH_IN1       32
#define XTOPSIMPLE_AXILITES_DEPTH_IN1       3
#define XTOPSIMPLE_AXILITES_ADDR_IN2_BASE   0x30
#define XTOPSIMPLE_AXILITES_ADDR_IN2_HIGH   0x3f
#define XTOPSIMPLE_AXILITES_WIDTH_IN2       32
#define XTOPSIMPLE_AXILITES_DEPTH_IN2       3
#define XTOPSIMPLE_AXILITES_ADDR_OUT_R_BASE 0x40
#define XTOPSIMPLE_AXILITES_ADDR_OUT_R_HIGH 0x4f
#define XTOPSIMPLE_AXILITES_WIDTH_OUT_R     32
#define XTOPSIMPLE_AXILITES_DEPTH_OUT_R     3

