// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module LoopConv(
  input         clock,
                reset,
                io_in_valid,
  input  [6:0]  io_in_bits_cmd_inst_funct,
  input  [4:0]  io_in_bits_cmd_inst_rs2,
                io_in_bits_cmd_inst_rs1,
  input         io_in_bits_cmd_inst_xd,
                io_in_bits_cmd_inst_xs1,
                io_in_bits_cmd_inst_xs2,
  input  [4:0]  io_in_bits_cmd_inst_rd,
  input  [6:0]  io_in_bits_cmd_inst_opcode,
  input  [63:0] io_in_bits_cmd_rs1,
                io_in_bits_cmd_rs2,
  input         io_in_bits_cmd_status_debug,
                io_in_bits_cmd_status_cease,
                io_in_bits_cmd_status_wfi,
  input  [31:0] io_in_bits_cmd_status_isa,
  input  [1:0]  io_in_bits_cmd_status_dprv,
  input         io_in_bits_cmd_status_dv,
  input  [1:0]  io_in_bits_cmd_status_prv,
  input         io_in_bits_cmd_status_v,
                io_in_bits_cmd_status_sd,
  input  [22:0] io_in_bits_cmd_status_zero2,
  input         io_in_bits_cmd_status_mpv,
                io_in_bits_cmd_status_gva,
                io_in_bits_cmd_status_mbe,
                io_in_bits_cmd_status_sbe,
  input  [1:0]  io_in_bits_cmd_status_sxl,
                io_in_bits_cmd_status_uxl,
  input         io_in_bits_cmd_status_sd_rv32,
  input  [7:0]  io_in_bits_cmd_status_zero1,
  input         io_in_bits_cmd_status_tsr,
                io_in_bits_cmd_status_tw,
                io_in_bits_cmd_status_tvm,
                io_in_bits_cmd_status_mxr,
                io_in_bits_cmd_status_sum,
                io_in_bits_cmd_status_mprv,
  input  [1:0]  io_in_bits_cmd_status_xs,
                io_in_bits_cmd_status_fs,
                io_in_bits_cmd_status_mpp,
                io_in_bits_cmd_status_vs,
  input         io_in_bits_cmd_status_spp,
                io_in_bits_cmd_status_mpie,
                io_in_bits_cmd_status_ube,
                io_in_bits_cmd_status_spie,
                io_in_bits_cmd_status_upie,
                io_in_bits_cmd_status_mie,
                io_in_bits_cmd_status_hie,
                io_in_bits_cmd_status_sie,
                io_in_bits_cmd_status_uie,
                io_in_bits_rob_id_valid,
  input  [5:0]  io_in_bits_rob_id_bits,
  input         io_in_bits_from_matmul_fsm,
                io_in_bits_from_conv_fsm,
                io_out_ready,
  input  [5:0]  io_ld_completed,
                io_st_completed,
                io_ex_completed,
  output        io_in_ready,
                io_out_valid,
  output [6:0]  io_out_bits_cmd_inst_funct,
  output [4:0]  io_out_bits_cmd_inst_rs2,
                io_out_bits_cmd_inst_rs1,
  output        io_out_bits_cmd_inst_xd,
                io_out_bits_cmd_inst_xs1,
                io_out_bits_cmd_inst_xs2,
  output [4:0]  io_out_bits_cmd_inst_rd,
  output [6:0]  io_out_bits_cmd_inst_opcode,
  output [63:0] io_out_bits_cmd_rs1,
                io_out_bits_cmd_rs2,
  output        io_out_bits_cmd_status_debug,
                io_out_bits_cmd_status_cease,
                io_out_bits_cmd_status_wfi,
  output [31:0] io_out_bits_cmd_status_isa,
  output [1:0]  io_out_bits_cmd_status_dprv,
  output        io_out_bits_cmd_status_dv,
  output [1:0]  io_out_bits_cmd_status_prv,
  output        io_out_bits_cmd_status_v,
                io_out_bits_cmd_status_sd,
  output [22:0] io_out_bits_cmd_status_zero2,
  output        io_out_bits_cmd_status_mpv,
                io_out_bits_cmd_status_gva,
                io_out_bits_cmd_status_mbe,
                io_out_bits_cmd_status_sbe,
  output [1:0]  io_out_bits_cmd_status_sxl,
                io_out_bits_cmd_status_uxl,
  output        io_out_bits_cmd_status_sd_rv32,
  output [7:0]  io_out_bits_cmd_status_zero1,
  output        io_out_bits_cmd_status_tsr,
                io_out_bits_cmd_status_tw,
                io_out_bits_cmd_status_tvm,
                io_out_bits_cmd_status_mxr,
                io_out_bits_cmd_status_sum,
                io_out_bits_cmd_status_mprv,
  output [1:0]  io_out_bits_cmd_status_xs,
                io_out_bits_cmd_status_fs,
                io_out_bits_cmd_status_mpp,
                io_out_bits_cmd_status_vs,
  output        io_out_bits_cmd_status_spp,
                io_out_bits_cmd_status_mpie,
                io_out_bits_cmd_status_ube,
                io_out_bits_cmd_status_spie,
                io_out_bits_cmd_status_upie,
                io_out_bits_cmd_status_mie,
                io_out_bits_cmd_status_hie,
                io_out_bits_cmd_status_sie,
                io_out_bits_cmd_status_uie,
                io_out_bits_from_matmul_fsm,
                io_out_bits_from_conv_fsm,
                io_busy
);

  wire        _arb_io_in_0_ready;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_in_1_ready;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_in_2_ready;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_in_3_ready;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_in_4_ready;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_out_valid;	// @[LoopConv.scala:1217:19]
  wire [6:0]  _arb_io_out_bits_inst_funct;	// @[LoopConv.scala:1217:19]
  wire [4:0]  _arb_io_out_bits_inst_rs2;	// @[LoopConv.scala:1217:19]
  wire [4:0]  _arb_io_out_bits_inst_rs1;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_out_bits_inst_xd;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_out_bits_inst_xs1;	// @[LoopConv.scala:1217:19]
  wire        _arb_io_out_bits_inst_xs2;	// @[LoopConv.scala:1217:19]
  wire [4:0]  _arb_io_out_bits_inst_rd;	// @[LoopConv.scala:1217:19]
  wire [6:0]  _arb_io_out_bits_inst_opcode;	// @[LoopConv.scala:1217:19]
  wire [63:0] _arb_io_out_bits_rs1;	// @[LoopConv.scala:1217:19]
  wire [63:0] _arb_io_out_bits_rs2;	// @[LoopConv.scala:1217:19]
  wire        _cmd_io_deq_valid;	// @[Decoupled.scala:375:21]
  wire [6:0]  _cmd_io_deq_bits_cmd_inst_funct;	// @[Decoupled.scala:375:21]
  wire [4:0]  _cmd_io_deq_bits_cmd_inst_rs2;	// @[Decoupled.scala:375:21]
  wire [4:0]  _cmd_io_deq_bits_cmd_inst_rs1;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_cmd_inst_xd;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_cmd_inst_xs1;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_cmd_inst_xs2;	// @[Decoupled.scala:375:21]
  wire [4:0]  _cmd_io_deq_bits_cmd_inst_rd;	// @[Decoupled.scala:375:21]
  wire [6:0]  _cmd_io_deq_bits_cmd_inst_opcode;	// @[Decoupled.scala:375:21]
  wire [63:0] _cmd_io_deq_bits_cmd_rs1;	// @[Decoupled.scala:375:21]
  wire [63:0] _cmd_io_deq_bits_cmd_rs2;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_rob_id_valid;	// @[Decoupled.scala:375:21]
  wire [5:0]  _cmd_io_deq_bits_rob_id_bits;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_from_matmul_fsm;	// @[Decoupled.scala:375:21]
  wire        _cmd_io_deq_bits_from_conv_fsm;	// @[Decoupled.scala:375:21]
  wire        _st_io_req_ready;	// @[LoopConv.scala:1209:18]
  wire        _st_io_cmd_valid;	// @[LoopConv.scala:1209:18]
  wire [6:0]  _st_io_cmd_bits_inst_funct;	// @[LoopConv.scala:1209:18]
  wire [4:0]  _st_io_cmd_bits_inst_rs2;	// @[LoopConv.scala:1209:18]
  wire [4:0]  _st_io_cmd_bits_inst_rs1;	// @[LoopConv.scala:1209:18]
  wire        _st_io_cmd_bits_inst_xd;	// @[LoopConv.scala:1209:18]
  wire        _st_io_cmd_bits_inst_xs1;	// @[LoopConv.scala:1209:18]
  wire        _st_io_cmd_bits_inst_xs2;	// @[LoopConv.scala:1209:18]
  wire [4:0]  _st_io_cmd_bits_inst_rd;	// @[LoopConv.scala:1209:18]
  wire [6:0]  _st_io_cmd_bits_inst_opcode;	// @[LoopConv.scala:1209:18]
  wire [63:0] _st_io_cmd_bits_rs1;	// @[LoopConv.scala:1209:18]
  wire [63:0] _st_io_cmd_bits_rs2;	// @[LoopConv.scala:1209:18]
  wire        _st_io_idle;	// @[LoopConv.scala:1209:18]
  wire        _st_io_loop_id;	// @[LoopConv.scala:1209:18]
  wire        _ex_io_req_ready;	// @[LoopConv.scala:1208:18]
  wire        _ex_io_cmd_valid;	// @[LoopConv.scala:1208:18]
  wire [6:0]  _ex_io_cmd_bits_inst_funct;	// @[LoopConv.scala:1208:18]
  wire [4:0]  _ex_io_cmd_bits_inst_rs2;	// @[LoopConv.scala:1208:18]
  wire [4:0]  _ex_io_cmd_bits_inst_rs1;	// @[LoopConv.scala:1208:18]
  wire        _ex_io_cmd_bits_inst_xd;	// @[LoopConv.scala:1208:18]
  wire        _ex_io_cmd_bits_inst_xs1;	// @[LoopConv.scala:1208:18]
  wire        _ex_io_cmd_bits_inst_xs2;	// @[LoopConv.scala:1208:18]
  wire [4:0]  _ex_io_cmd_bits_inst_rd;	// @[LoopConv.scala:1208:18]
  wire [6:0]  _ex_io_cmd_bits_inst_opcode;	// @[LoopConv.scala:1208:18]
  wire [63:0] _ex_io_cmd_bits_rs1;	// @[LoopConv.scala:1208:18]
  wire [63:0] _ex_io_cmd_bits_rs2;	// @[LoopConv.scala:1208:18]
  wire        _ex_io_idle;	// @[LoopConv.scala:1208:18]
  wire        _ex_io_loop_id;	// @[LoopConv.scala:1208:18]
  wire        _ld_weights_io_req_ready;	// @[LoopConv.scala:1207:26]
  wire        _ld_weights_io_cmd_valid;	// @[LoopConv.scala:1207:26]
  wire [6:0]  _ld_weights_io_cmd_bits_inst_funct;	// @[LoopConv.scala:1207:26]
  wire [4:0]  _ld_weights_io_cmd_bits_inst_rs2;	// @[LoopConv.scala:1207:26]
  wire [4:0]  _ld_weights_io_cmd_bits_inst_rs1;	// @[LoopConv.scala:1207:26]
  wire        _ld_weights_io_cmd_bits_inst_xd;	// @[LoopConv.scala:1207:26]
  wire        _ld_weights_io_cmd_bits_inst_xs1;	// @[LoopConv.scala:1207:26]
  wire        _ld_weights_io_cmd_bits_inst_xs2;	// @[LoopConv.scala:1207:26]
  wire [4:0]  _ld_weights_io_cmd_bits_inst_rd;	// @[LoopConv.scala:1207:26]
  wire [6:0]  _ld_weights_io_cmd_bits_inst_opcode;	// @[LoopConv.scala:1207:26]
  wire [63:0] _ld_weights_io_cmd_bits_rs1;	// @[LoopConv.scala:1207:26]
  wire [63:0] _ld_weights_io_cmd_bits_rs2;	// @[LoopConv.scala:1207:26]
  wire        _ld_weights_io_idle;	// @[LoopConv.scala:1207:26]
  wire        _ld_weights_io_loop_id;	// @[LoopConv.scala:1207:26]
  wire        _ld_input_io_req_ready;	// @[LoopConv.scala:1206:24]
  wire        _ld_input_io_cmd_valid;	// @[LoopConv.scala:1206:24]
  wire [6:0]  _ld_input_io_cmd_bits_inst_funct;	// @[LoopConv.scala:1206:24]
  wire [4:0]  _ld_input_io_cmd_bits_inst_rs2;	// @[LoopConv.scala:1206:24]
  wire [4:0]  _ld_input_io_cmd_bits_inst_rs1;	// @[LoopConv.scala:1206:24]
  wire        _ld_input_io_cmd_bits_inst_xd;	// @[LoopConv.scala:1206:24]
  wire        _ld_input_io_cmd_bits_inst_xs1;	// @[LoopConv.scala:1206:24]
  wire        _ld_input_io_cmd_bits_inst_xs2;	// @[LoopConv.scala:1206:24]
  wire [4:0]  _ld_input_io_cmd_bits_inst_rd;	// @[LoopConv.scala:1206:24]
  wire [6:0]  _ld_input_io_cmd_bits_inst_opcode;	// @[LoopConv.scala:1206:24]
  wire [63:0] _ld_input_io_cmd_bits_rs1;	// @[LoopConv.scala:1206:24]
  wire [63:0] _ld_input_io_cmd_bits_rs2;	// @[LoopConv.scala:1206:24]
  wire        _ld_input_io_idle;	// @[LoopConv.scala:1206:24]
  wire        _ld_input_io_loop_id;	// @[LoopConv.scala:1206:24]
  wire        _ld_bias_io_req_ready;	// @[LoopConv.scala:1205:23]
  wire        _ld_bias_io_cmd_valid;	// @[LoopConv.scala:1205:23]
  wire [6:0]  _ld_bias_io_cmd_bits_inst_funct;	// @[LoopConv.scala:1205:23]
  wire [4:0]  _ld_bias_io_cmd_bits_inst_rs2;	// @[LoopConv.scala:1205:23]
  wire [4:0]  _ld_bias_io_cmd_bits_inst_rs1;	// @[LoopConv.scala:1205:23]
  wire        _ld_bias_io_cmd_bits_inst_xd;	// @[LoopConv.scala:1205:23]
  wire        _ld_bias_io_cmd_bits_inst_xs1;	// @[LoopConv.scala:1205:23]
  wire        _ld_bias_io_cmd_bits_inst_xs2;	// @[LoopConv.scala:1205:23]
  wire [4:0]  _ld_bias_io_cmd_bits_inst_rd;	// @[LoopConv.scala:1205:23]
  wire [6:0]  _ld_bias_io_cmd_bits_inst_opcode;	// @[LoopConv.scala:1205:23]
  wire [63:0] _ld_bias_io_cmd_bits_rs1;	// @[LoopConv.scala:1205:23]
  wire [63:0] _ld_bias_io_cmd_bits_rs2;	// @[LoopConv.scala:1205:23]
  wire        _ld_bias_io_idle;	// @[LoopConv.scala:1205:23]
  wire        _ld_bias_io_loop_id;	// @[LoopConv.scala:1205:23]
  reg  [15:0] loops_0_outer_bounds_batch_size;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_in_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_in_channels;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_out_channels;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_out_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_out_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_in_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_weight_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_pool_out_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_kernel_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_kernel_dilation;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_pool_size;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_outer_bounds_pool_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_batches;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_porows;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_pocols;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_pochs;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_krows;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_kcols;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_kchs;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_lpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_rpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_upad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_dpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_plpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_pupad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_orows;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_inner_bounds_ocols;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_0_bias_dram_addr;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_0_weights_dram_addr;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_0_input_dram_addr;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_0_output_dram_addr;	// @[LoopConv.scala:1192:18]
  reg         loops_0_no_bias;	// @[LoopConv.scala:1192:18]
  reg         loops_0_wrot180;	// @[LoopConv.scala:1192:18]
  reg         loops_0_no_pool;	// @[LoopConv.scala:1192:18]
  reg         loops_0_downsample;	// @[LoopConv.scala:1192:18]
  reg         loops_0_input_dilated;	// @[LoopConv.scala:1192:18]
  reg  [1:0]  loops_0_activation;	// @[LoopConv.scala:1192:18]
  reg         loops_0_trans_output_1203;	// @[LoopConv.scala:1192:18]
  reg         loops_0_trans_weight_1203;	// @[LoopConv.scala:1192:18]
  reg         loops_0_trans_weight_0132;	// @[LoopConv.scala:1192:18]
  reg         loops_0_trans_input_3120;	// @[LoopConv.scala:1192:18]
  reg         loops_0_dw;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_0_max_pixels_per_row;	// @[LoopConv.scala:1192:18]
  reg  [1:0]  loops_0_a_ex_spad_id;	// @[LoopConv.scala:1192:18]
  reg  [1:0]  loops_0_b_ex_spad_id;	// @[LoopConv.scala:1192:18]
  reg         loops_0_configured;	// @[LoopConv.scala:1192:18]
  reg         loops_0_running;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ld_bias_started;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ld_input_started;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ld_weights_started;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ex_started;	// @[LoopConv.scala:1192:18]
  reg         loops_0_st_started;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ld_bias_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ld_input_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ld_weights_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_0_ex_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_0_st_completed;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_batch_size;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_in_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_in_channels;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_out_channels;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_out_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_out_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_in_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_weight_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_pool_out_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_kernel_dim;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_kernel_dilation;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_pool_size;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_outer_bounds_pool_stride;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_batches;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_porows;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_pocols;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_pochs;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_krows;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_kcols;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_kchs;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_lpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_rpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_upad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_dpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_plpad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_pupad;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_orows;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_inner_bounds_ocols;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_1_bias_dram_addr;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_1_weights_dram_addr;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_1_input_dram_addr;	// @[LoopConv.scala:1192:18]
  reg  [33:0] loops_1_output_dram_addr;	// @[LoopConv.scala:1192:18]
  reg         loops_1_no_bias;	// @[LoopConv.scala:1192:18]
  reg         loops_1_wrot180;	// @[LoopConv.scala:1192:18]
  reg         loops_1_no_pool;	// @[LoopConv.scala:1192:18]
  reg         loops_1_downsample;	// @[LoopConv.scala:1192:18]
  reg         loops_1_input_dilated;	// @[LoopConv.scala:1192:18]
  reg  [1:0]  loops_1_activation;	// @[LoopConv.scala:1192:18]
  reg         loops_1_trans_output_1203;	// @[LoopConv.scala:1192:18]
  reg         loops_1_trans_weight_1203;	// @[LoopConv.scala:1192:18]
  reg         loops_1_trans_weight_0132;	// @[LoopConv.scala:1192:18]
  reg         loops_1_trans_input_3120;	// @[LoopConv.scala:1192:18]
  reg         loops_1_dw;	// @[LoopConv.scala:1192:18]
  reg  [15:0] loops_1_max_pixels_per_row;	// @[LoopConv.scala:1192:18]
  reg  [1:0]  loops_1_a_ex_spad_id;	// @[LoopConv.scala:1192:18]
  reg  [1:0]  loops_1_b_ex_spad_id;	// @[LoopConv.scala:1192:18]
  reg         loops_1_configured;	// @[LoopConv.scala:1192:18]
  reg         loops_1_running;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ld_bias_started;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ld_input_started;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ld_weights_started;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ex_started;	// @[LoopConv.scala:1192:18]
  reg         loops_1_st_started;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ld_bias_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ld_input_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ld_weights_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_1_ex_completed;	// @[LoopConv.scala:1192:18]
  reg         loops_1_st_completed;	// @[LoopConv.scala:1192:18]
  reg         head_loop_id;	// @[LoopConv.scala:1193:29]
  wire        loop_configured = loops_0_configured | loops_1_configured;	// @[LoopConv.scala:1192:18, :1198:58]
  wire        loop_being_configured_id = (head_loop_id ? loops_1_configured : loops_0_configured) ^ head_loop_id;	// @[LoopConv.scala:1192:18, :1193:29, :1200:37]
  reg  [3:0]  ld_utilization;	// @[LoopConv.scala:1226:31]
  reg  [2:0]  st_utilization;	// @[LoopConv.scala:1227:31]
  reg  [4:0]  ex_utilization;	// @[LoopConv.scala:1228:31]
  wire        is_loop_run_cmd = _cmd_io_deq_bits_cmd_inst_funct == 7'hF;	// @[Decoupled.scala:375:21, LoopConv.scala:1239:49]
  wire        is_loop_config_cmd = (|(_cmd_io_deq_bits_cmd_inst_funct[6:4])) & _cmd_io_deq_bits_cmd_inst_funct < 7'h16;	// @[Decoupled.scala:375:21, LoopConv.scala:1240:{52,77,104}]
  wire        is_loop_cmd = is_loop_run_cmd | is_loop_config_cmd;	// @[LoopConv.scala:1239:49, :1240:77, :1241:37]
  wire        _GEN = loop_being_configured_id ? loops_1_configured : loops_0_configured;	// @[LoopConv.scala:1192:18, :1200:37, :1250:33]
  wire        _GEN_0 = _ex_io_loop_id ? loops_1_ex_started : loops_0_ex_started;	// @[LoopConv.scala:1192:18, :1208:18, :1254:68]
  wire        ex_is_waiting_for_loads = _GEN_0 & ~(_ex_io_loop_id ? loops_1_ex_completed : loops_0_ex_completed) & ~((_ex_io_loop_id ? loops_1_ld_input_completed : loops_0_ld_input_completed) & (_ex_io_loop_id ? loops_1_ld_weights_completed : loops_0_ld_weights_completed) & (_ex_io_loop_id ? loops_1_ld_bias_completed : loops_0_ld_bias_completed));	// @[LoopConv.scala:1192:18, :1208:18, :1254:{68,103}, :1255:{5,92}]
  wire        _ex_io_ldd_completed_T = _ld_bias_io_loop_id != _ex_io_loop_id;	// @[LoopConv.scala:1205:23, :1208:18, :1258:82]
  wire        _ex_io_ldb_completed_T = _ld_weights_io_loop_id != _ex_io_loop_id;	// @[LoopConv.scala:1207:26, :1208:18, :1259:88]
  wire        _ex_io_lda_completed_T = _ld_input_io_loop_id != _ex_io_loop_id;	// @[LoopConv.scala:1206:24, :1208:18, :1260:84]
  reg  [8:0]  ld_bias_addr_start;	// @[LoopConv.scala:1374:35]
  reg  [8:0]  ex_c_addr_start;	// @[LoopConv.scala:1375:32]
  reg  [8:0]  st_addr_start;	// @[LoopConv.scala:1376:30]
  wire        loop_requesting_ld_bias_id = (head_loop_id ? loops_1_ld_bias_started : loops_0_ld_bias_started) ^ head_loop_id;	// @[LoopConv.scala:1192:18, :1193:29, :1200:37, :1378:39]
  wire [15:0] _GEN_1 = loop_requesting_ld_bias_id ? loops_1_inner_bounds_batches : loops_0_inner_bounds_batches;	// @[LoopConv.scala:1192:18, :1378:39, :1380:36]
  wire [15:0] _GEN_2 = loop_requesting_ld_bias_id ? loops_1_inner_bounds_orows : loops_0_inner_bounds_orows;	// @[LoopConv.scala:1192:18, :1378:39, :1380:36]
  wire [15:0] _GEN_3 = loop_requesting_ld_bias_id ? loops_1_inner_bounds_ocols : loops_0_inner_bounds_ocols;	// @[LoopConv.scala:1192:18, :1378:39, :1380:36]
  wire        _ld_bias_io_req_valid_T_1 = ~(loop_requesting_ld_bias_id ? loops_1_ld_bias_started : loops_0_ld_bias_started) & (loop_requesting_ld_bias_id ? loops_1_configured : loops_0_configured);	// @[LoopConv.scala:1192:18, :1378:39, :1380:36, :1388:{27,68}]
  wire        loop_requesting_ld_input_id = (head_loop_id ? loops_1_ld_input_started : loops_0_ld_input_started) ^ head_loop_id;	// @[LoopConv.scala:1192:18, :1193:29, :1200:37, :1400:40]
  wire [15:0] _GEN_4 = loop_requesting_ld_input_id ? loops_1_inner_bounds_batches : loops_0_inner_bounds_batches;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [15:0] _GEN_5 = loop_requesting_ld_input_id ? loops_1_inner_bounds_krows : loops_0_inner_bounds_krows;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [15:0] _GEN_6 = loop_requesting_ld_input_id ? loops_1_inner_bounds_kcols : loops_0_inner_bounds_kcols;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [15:0] ld_input_io_req_bits_derived_params_result_ichs = loop_requesting_ld_input_id ? loops_1_inner_bounds_kchs : loops_0_inner_bounds_kchs;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [15:0] _GEN_7 = loop_requesting_ld_input_id ? loops_1_inner_bounds_lpad : loops_0_inner_bounds_lpad;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [15:0] _GEN_8 = loop_requesting_ld_input_id ? loops_1_inner_bounds_rpad : loops_0_inner_bounds_rpad;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [15:0] _GEN_9 = loop_requesting_ld_input_id ? loops_1_inner_bounds_upad : loops_0_inner_bounds_upad;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [15:0] _GEN_10 = loop_requesting_ld_input_id ? loops_1_inner_bounds_dpad : loops_0_inner_bounds_dpad;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire        _GEN_11 = loop_requesting_ld_input_id ? loops_1_downsample : loops_0_downsample;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire        _GEN_12 = loop_requesting_ld_input_id ? loops_1_input_dilated : loops_0_input_dilated;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire        _GEN_13 = loop_requesting_ld_input_id ? loops_1_trans_input_3120 : loops_0_trans_input_3120;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [1:0]  _GEN_14 = loop_requesting_ld_input_id ? loops_1_a_ex_spad_id : loops_0_a_ex_spad_id;	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
  wire [31:0] _GEN_15 = {16'h0, (loop_requesting_ld_input_id ? loops_1_outer_bounds_kernel_dilation : loops_0_outer_bounds_kernel_dilation) - 16'h1};	// @[LoopConv.scala:1112:{50,56}, :1136:40, :1192:18, :1400:40, :1402:37]
  wire [31:0] _GEN_16 = {16'h0, loop_requesting_ld_input_id ? loops_1_outer_bounds_stride : loops_0_outer_bounds_stride};	// @[LoopConv.scala:1115:40, :1136:40, :1192:18, :1400:40, :1402:37]
  wire [33:0] ld_input_io_req_bits_derived_params_irows_without_dilation = {1'h0, {1'h0, {16'h0, loop_requesting_ld_input_id ? loops_1_inner_bounds_orows : loops_0_inner_bounds_orows} * _GEN_16} + {1'h0, {16'h0, _GEN_5} + _GEN_15 * {16'h0, _GEN_5 - 16'h1}}} - 34'h1;	// @[LoopConv.scala:1112:{31,56,64}, :1115:{40,49,66}, :1136:40, :1192:18, :1400:40, :1402:37]
  wire [33:0] ld_input_io_req_bits_derived_params_icols_without_dilation = {1'h0, {1'h0, {16'h0, loop_requesting_ld_input_id ? loops_1_inner_bounds_ocols : loops_0_inner_bounds_ocols} * _GEN_16} + {1'h0, {16'h0, _GEN_6} + _GEN_15 * {16'h0, _GEN_6 - 16'h1}}} - 34'h1;	// @[LoopConv.scala:1112:56, :1113:{31,56,64}, :1115:40, :1116:{40,49,66}, :1136:40, :1192:18, :1400:40, :1402:37]
  wire [36:0] _GEN_17 = {36'h0, _GEN_12};	// @[LoopConv.scala:1120:39, :1402:37]
  wire [36:0] ld_input_io_req_bits_derived_params_irows_unpadded = {1'h0, {1'h0, {1'h0, ld_input_io_req_bits_derived_params_irows_without_dilation} - {19'h0, _GEN_9}} - {20'h0, _GEN_10}} + _GEN_17 >> _GEN_17;	// @[LoopConv.scala:1115:66, :1117:{66,74}, :1120:{39,57}, :1192:18, :1402:37]
  wire [36:0] ld_input_io_req_bits_derived_params_icols_unpadded = {1'h0, {1'h0, {1'h0, ld_input_io_req_bits_derived_params_icols_without_dilation} - {19'h0, _GEN_7}} - {20'h0, _GEN_8}} + _GEN_17 >> _GEN_17;	// @[LoopConv.scala:1116:66, :1117:{66,74}, :1118:{66,74}, :1120:{39,57}, :1192:18, :1402:37]
  wire [16:0] _GEN_18 = {16'h0, _GEN_12};	// @[LoopConv.scala:1120:39, :1136:40, :1402:37]
  wire [16:0] _ld_input_io_req_bits_derived_params_result_irows_T_1 = {1'h0, _GEN_9} + _GEN_18 >> _GEN_18;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1402:37]
  wire [16:0] _ld_input_io_req_bits_derived_params_result_irows_T_4 = {1'h0, _GEN_10} + _GEN_18 >> _GEN_18;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1402:37]
  wire [15:0] ld_input_io_req_bits_derived_params_result_irows = _GEN_12 ? ld_input_io_req_bits_derived_params_irows_unpadded[15:0] + _ld_input_io_req_bits_derived_params_result_irows_T_1[15:0] + _ld_input_io_req_bits_derived_params_result_irows_T_4[15:0] : ld_input_io_req_bits_derived_params_irows_without_dilation[15:0];	// @[LoopConv.scala:1115:66, :1120:57, :1125:{24,55,74}, :1402:37]
  wire [16:0] _ld_input_io_req_bits_derived_params_result_icols_T_1 = {1'h0, _GEN_7} + _GEN_18 >> _GEN_18;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1402:37]
  wire [16:0] _ld_input_io_req_bits_derived_params_result_icols_T_4 = {1'h0, _GEN_8} + _GEN_18 >> _GEN_18;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1402:37]
  wire [15:0] ld_input_io_req_bits_derived_params_result_icols = _GEN_12 ? ld_input_io_req_bits_derived_params_icols_unpadded[15:0] + _ld_input_io_req_bits_derived_params_result_icols_T_1[15:0] + _ld_input_io_req_bits_derived_params_result_icols_T_4[15:0] : ld_input_io_req_bits_derived_params_icols_without_dilation[15:0];	// @[LoopConv.scala:1116:66, :1120:57, :1126:{24,55,74}, :1402:37]
  wire [15:0] _GEN_19 = {15'h0, _GEN_11};	// @[LoopConv.scala:1138:35, :1402:37]
  wire [15:0] _ld_input_io_req_bits_derived_params_result_input_spad_stride_T_4 = ld_input_io_req_bits_derived_params_result_irows >> _GEN_19;	// @[LoopConv.scala:1125:24, :1138:35]
  wire [15:0] _ld_input_io_req_bits_derived_params_result_input_spad_stride_T_6 = ld_input_io_req_bits_derived_params_result_icols >> _GEN_19;	// @[LoopConv.scala:1126:24, :1138:{35,66}]
  wire        _ld_input_io_req_valid_T_1 = ~(loop_requesting_ld_input_id ? loops_1_ld_input_started : loops_0_ld_input_started) & (loop_requesting_ld_input_id ? loops_1_configured : loops_0_configured);	// @[LoopConv.scala:1192:18, :1400:40, :1402:37, :1413:{28,71}]
  wire        loop_requesting_ld_weights_id = (head_loop_id ? loops_1_ld_weights_started : loops_0_ld_weights_started) ^ head_loop_id;	// @[LoopConv.scala:1192:18, :1193:29, :1200:37, :1420:42]
  wire [15:0] ld_weights_io_req_bits_derived_params_result_ochs = loop_requesting_ld_weights_id ? loops_1_inner_bounds_pochs : loops_0_inner_bounds_pochs;	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
  wire [15:0] _GEN_20 = loop_requesting_ld_weights_id ? loops_1_inner_bounds_krows : loops_0_inner_bounds_krows;	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
  wire [15:0] _GEN_21 = loop_requesting_ld_weights_id ? loops_1_inner_bounds_kcols : loops_0_inner_bounds_kcols;	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
  wire [15:0] ld_weights_io_req_bits_derived_params_result_ichs = loop_requesting_ld_weights_id ? loops_1_inner_bounds_kchs : loops_0_inner_bounds_kchs;	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
  wire        _GEN_22 = loop_requesting_ld_weights_id ? loops_1_trans_weight_0132 : loops_0_trans_weight_0132;	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
  wire [1:0]  _GEN_23 = loop_requesting_ld_weights_id ? loops_1_b_ex_spad_id : loops_0_b_ex_spad_id;	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
  wire [15:0] _ld_weights_io_req_bits_derived_params_result_out_channels_per_bank_T_1 = ld_weights_io_req_bits_derived_params_result_ochs % 16'h10;	// @[LoopConv.scala:1133:{49,104}, :1422:39]
  wire [15:0] _ld_weights_io_req_bits_derived_params_result_in_channels_per_bank_T_1 = ld_weights_io_req_bits_derived_params_result_ichs % 16'h10;	// @[LoopConv.scala:1133:49, :1134:103, :1422:39]
  wire [15:0] _GEN_24 = _GEN_20 * _GEN_21;	// @[LoopConv.scala:1140:63, :1422:39]
  wire        _ld_weights_io_req_valid_T_1 = ~(loop_requesting_ld_weights_id ? loops_1_ld_weights_started : loops_0_ld_weights_started) & (loop_requesting_ld_weights_id ? loops_1_configured : loops_0_configured);	// @[LoopConv.scala:1192:18, :1420:42, :1422:39, :1432:{30,77}]
  wire        loop_requesting_ex_id = (head_loop_id ? loops_1_ex_started : loops_0_ex_started) ^ head_loop_id;	// @[LoopConv.scala:1192:18, :1193:29, :1200:37, :1439:34]
  wire [15:0] _GEN_25 = loop_requesting_ex_id ? loops_1_outer_bounds_stride : loops_0_outer_bounds_stride;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_26 = loop_requesting_ex_id ? loops_1_outer_bounds_kernel_dilation : loops_0_outer_bounds_kernel_dilation;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_27 = loop_requesting_ex_id ? loops_1_inner_bounds_batches : loops_0_inner_bounds_batches;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] ex_io_req_bits_derived_params_result_ochs = loop_requesting_ex_id ? loops_1_inner_bounds_pochs : loops_0_inner_bounds_pochs;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_28 = loop_requesting_ex_id ? loops_1_inner_bounds_krows : loops_0_inner_bounds_krows;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_29 = loop_requesting_ex_id ? loops_1_inner_bounds_kcols : loops_0_inner_bounds_kcols;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] ex_io_req_bits_derived_params_result_ichs = loop_requesting_ex_id ? loops_1_inner_bounds_kchs : loops_0_inner_bounds_kchs;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_30 = loop_requesting_ex_id ? loops_1_inner_bounds_lpad : loops_0_inner_bounds_lpad;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_31 = loop_requesting_ex_id ? loops_1_inner_bounds_rpad : loops_0_inner_bounds_rpad;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_32 = loop_requesting_ex_id ? loops_1_inner_bounds_upad : loops_0_inner_bounds_upad;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_33 = loop_requesting_ex_id ? loops_1_inner_bounds_dpad : loops_0_inner_bounds_dpad;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_34 = loop_requesting_ex_id ? loops_1_inner_bounds_orows : loops_0_inner_bounds_orows;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [15:0] _GEN_35 = loop_requesting_ex_id ? loops_1_inner_bounds_ocols : loops_0_inner_bounds_ocols;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire        _GEN_36 = loop_requesting_ex_id ? loops_1_downsample : loops_0_downsample;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire        _GEN_37 = loop_requesting_ex_id ? loops_1_input_dilated : loops_0_input_dilated;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire        _GEN_38 = loop_requesting_ex_id ? loops_1_trans_input_3120 : loops_0_trans_input_3120;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [1:0]  _GEN_39 = loop_requesting_ex_id ? loops_1_a_ex_spad_id : loops_0_a_ex_spad_id;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [1:0]  _GEN_40 = loop_requesting_ex_id ? loops_1_b_ex_spad_id : loops_0_b_ex_spad_id;	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
  wire [31:0] _GEN_41 = {16'h0, _GEN_26 - 16'h1};	// @[LoopConv.scala:1112:{50,56}, :1136:40, :1441:31]
  wire [31:0] _GEN_42 = {16'h0, _GEN_25};	// @[LoopConv.scala:1115:40, :1136:40, :1441:31]
  wire [33:0] ex_io_req_bits_derived_params_irows_without_dilation = {1'h0, {1'h0, {16'h0, _GEN_34} * _GEN_42} + {1'h0, {16'h0, _GEN_28} + _GEN_41 * {16'h0, _GEN_28 - 16'h1}}} - 34'h1;	// @[LoopConv.scala:1112:{31,56,64}, :1115:{40,49,66}, :1136:40, :1192:18, :1441:31]
  wire [33:0] ex_io_req_bits_derived_params_icols_without_dilation = {1'h0, {1'h0, {16'h0, _GEN_35} * _GEN_42} + {1'h0, {16'h0, _GEN_29} + _GEN_41 * {16'h0, _GEN_29 - 16'h1}}} - 34'h1;	// @[LoopConv.scala:1112:56, :1113:{31,56,64}, :1115:40, :1116:{40,49,66}, :1136:40, :1192:18, :1441:31]
  wire [36:0] _GEN_43 = {36'h0, _GEN_37};	// @[LoopConv.scala:1120:39, :1441:31]
  wire [36:0] ex_io_req_bits_derived_params_irows_unpadded = {1'h0, {1'h0, {1'h0, ex_io_req_bits_derived_params_irows_without_dilation} - {19'h0, _GEN_32}} - {20'h0, _GEN_33}} + _GEN_43 >> _GEN_43;	// @[LoopConv.scala:1115:66, :1117:{66,74}, :1120:{39,57}, :1192:18, :1441:31]
  wire [36:0] ex_io_req_bits_derived_params_icols_unpadded = {1'h0, {1'h0, {1'h0, ex_io_req_bits_derived_params_icols_without_dilation} - {19'h0, _GEN_30}} - {20'h0, _GEN_31}} + _GEN_43 >> _GEN_43;	// @[LoopConv.scala:1116:66, :1117:{66,74}, :1118:{66,74}, :1120:{39,57}, :1192:18, :1441:31]
  wire [16:0] _GEN_44 = {16'h0, _GEN_37};	// @[LoopConv.scala:1120:39, :1136:40, :1441:31]
  wire [16:0] _ex_io_req_bits_derived_params_result_irows_T_1 = {1'h0, _GEN_32} + _GEN_44 >> _GEN_44;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1441:31]
  wire [16:0] _ex_io_req_bits_derived_params_result_irows_T_4 = {1'h0, _GEN_33} + _GEN_44 >> _GEN_44;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1441:31]
  wire [15:0] ex_io_req_bits_derived_params_result_irows = _GEN_37 ? ex_io_req_bits_derived_params_irows_unpadded[15:0] + _ex_io_req_bits_derived_params_result_irows_T_1[15:0] + _ex_io_req_bits_derived_params_result_irows_T_4[15:0] : ex_io_req_bits_derived_params_irows_without_dilation[15:0];	// @[LoopConv.scala:1115:66, :1120:57, :1125:{24,55,74}, :1441:31]
  wire [16:0] _ex_io_req_bits_derived_params_result_icols_T_1 = {1'h0, _GEN_30} + _GEN_44 >> _GEN_44;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1441:31]
  wire [16:0] _ex_io_req_bits_derived_params_result_icols_T_4 = {1'h0, _GEN_31} + _GEN_44 >> _GEN_44;	// @[LoopConv.scala:1120:{39,57}, :1192:18, :1441:31]
  wire [15:0] ex_io_req_bits_derived_params_result_icols = _GEN_37 ? ex_io_req_bits_derived_params_icols_unpadded[15:0] + _ex_io_req_bits_derived_params_result_icols_T_1[15:0] + _ex_io_req_bits_derived_params_result_icols_T_4[15:0] : ex_io_req_bits_derived_params_icols_without_dilation[15:0];	// @[LoopConv.scala:1116:66, :1120:57, :1126:{24,55,74}, :1441:31]
  wire [15:0] _ex_io_req_bits_derived_params_result_out_channels_per_bank_T_1 = ex_io_req_bits_derived_params_result_ochs % 16'h10;	// @[LoopConv.scala:1133:{49,104}, :1441:31]
  wire [15:0] _ex_io_req_bits_derived_params_result_in_channels_per_bank_T_1 = ex_io_req_bits_derived_params_result_ichs % 16'h10;	// @[LoopConv.scala:1133:49, :1134:103, :1441:31]
  wire [15:0] _GEN_45 = {15'h0, _GEN_36};	// @[LoopConv.scala:1138:35, :1441:31]
  wire [15:0] _ex_io_req_bits_derived_params_result_input_spad_stride_T_4 = ex_io_req_bits_derived_params_result_irows >> _GEN_45;	// @[LoopConv.scala:1125:24, :1138:35]
  wire [15:0] _ex_io_req_bits_derived_params_result_input_spad_stride_T_6 = ex_io_req_bits_derived_params_result_icols >> _GEN_45;	// @[LoopConv.scala:1126:24, :1138:{35,66}]
  wire        _ex_io_req_valid_T_4 = ~(loop_requesting_ex_id ? loops_1_ex_started : loops_0_ex_started) & (loop_requesting_ex_id ? loops_1_ld_bias_started : loops_0_ld_bias_started) & (loop_requesting_ex_id ? loops_1_ld_input_started : loops_0_ld_input_started) & (loop_requesting_ex_id ? loops_1_ld_weights_started : loops_0_ld_weights_started) & (loop_requesting_ex_id ? loops_1_configured : loops_0_configured);	// @[LoopConv.scala:1192:18, :1439:34, :1441:31, :1455:22, :1456:82]
  wire        loop_requesting_st_id = (head_loop_id ? loops_1_st_started : loops_0_st_started) ^ head_loop_id;	// @[LoopConv.scala:1192:18, :1193:29, :1200:37, :1467:34]
  wire [33:0] _GEN_46 = loop_requesting_st_id ? loops_1_output_dram_addr : loops_0_output_dram_addr;	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
  wire        _st_io_req_valid_T_2 = ~(loop_requesting_st_id ? loops_1_st_started : loops_0_st_started) & (loop_requesting_st_id ? loops_1_ex_started : loops_0_ex_started) & (loop_requesting_st_id ? loops_1_configured : loops_0_configured);	// @[LoopConv.scala:1192:18, :1467:34, :1469:31, :1479:{22,86}]
  wire [9:0]  _ld_bias_addr_start_T_3 = {1'h0, ld_bias_addr_start} + 10'h100;	// @[LoopConv.scala:1192:18, :1374:35, Util.scala:41:15]
  wire [9:0]  _ex_c_addr_start_T_3 = {1'h0, ex_c_addr_start} + 10'h100;	// @[LoopConv.scala:1192:18, :1375:32, Util.scala:41:15]
  wire [9:0]  _st_addr_start_T_3 = {1'h0, st_addr_start} + 10'h100;	// @[LoopConv.scala:1192:18, :1376:30, Util.scala:41:15]
  wire        _T_14 = _cmd_io_deq_valid & is_loop_cmd & ~_GEN;	// @[Decoupled.scala:375:21, LoopConv.scala:1241:37, :1250:33, :1276:33]
  wire        _T_15 = _cmd_io_deq_bits_cmd_inst_funct == 7'h10;	// @[Decoupled.scala:375:21, LoopConv.scala:1240:52, :1278:38]
  wire        _T_16 = _cmd_io_deq_bits_cmd_inst_funct == 7'h11;	// @[Decoupled.scala:375:21, LoopConv.scala:1278:38]
  wire        _T_17 = _cmd_io_deq_bits_cmd_inst_funct == 7'h12;	// @[Decoupled.scala:375:21, LoopConv.scala:1278:38]
  wire        _GEN_47 = _T_15 | _T_16;	// @[LoopConv.scala:1192:18, :1278:38]
  wire        _T_18 = _cmd_io_deq_bits_cmd_inst_funct == 7'h13;	// @[Decoupled.scala:375:21, LoopConv.scala:1278:38]
  wire        _GEN_48 = _T_15 | _T_16 | _T_17;	// @[LoopConv.scala:1192:18, :1278:38]
  wire [15:0] _GEN_49 = {5'h0, _cmd_io_deq_bits_cmd_rs1[31:21]};	// @[Decoupled.scala:375:21, LoopConv.scala:1228:31, :1318:{50,69}]
  wire [15:0] _GEN_50 = {6'h0, _cmd_io_deq_bits_cmd_rs1[9:0]};	// @[Decoupled.scala:375:21, LoopConv.scala:1320:{60,79}]
  wire        _T_19 = _cmd_io_deq_bits_cmd_inst_funct == 7'h14;	// @[Decoupled.scala:375:21, LoopConv.scala:1278:38]
  wire        _GEN_51 = _T_15 | _T_16 | _T_17 | _T_18;	// @[LoopConv.scala:1192:18, :1278:38]
  wire        _T_20 = _cmd_io_deq_bits_cmd_inst_funct == 7'h15;	// @[Decoupled.scala:375:21, LoopConv.scala:1240:104, :1278:38]
  wire        _GEN_52 = _T_15 | _T_16 | _T_17 | _T_18 | _T_19;	// @[LoopConv.scala:1192:18, :1278:38]
  wire        _GEN_53 = is_loop_run_cmd & ~loop_being_configured_id;	// @[LoopConv.scala:1192:18, :1200:37, :1239:49, :1278:38, :1280:57, :1341:39]
  wire        _GEN_54 = _T_15 | _T_16 | _T_17 | _T_18 | _T_19 | _T_20;	// @[LoopConv.scala:1192:18, :1278:38]
  wire        _GEN_55 = ~_T_14 | _GEN_54 | ~_GEN_53;	// @[LoopConv.scala:1192:18, :1276:{33,71}, :1278:38, :1341:39]
  wire        _GEN_56 = is_loop_run_cmd & loop_being_configured_id;	// @[LoopConv.scala:1192:18, :1200:37, :1239:49, :1278:38, :1341:39]
  wire        _GEN_57 = ~_T_14 | _GEN_54 | ~_GEN_56;	// @[LoopConv.scala:1192:18, :1276:{33,71}, :1278:38, :1341:39]
  wire [15:0] _GEN_58 = {8'h0, _cmd_io_deq_bits_cmd_rs1[15:8] == 8'h0 ? 8'h1 : _cmd_io_deq_bits_cmd_rs1[15:8]};	// @[Decoupled.scala:375:21, LoopConv.scala:1344:57, :1345:{50,56}, :1346:73]
  wire        _T_22 = _ld_bias_io_req_ready & _ld_bias_io_req_valid_T_1;	// @[Decoupled.scala:51:35, LoopConv.scala:1205:23, :1388:68]
  wire        _GEN_59 = _T_22 & ~loop_requesting_ld_bias_id;	// @[Decoupled.scala:51:35, LoopConv.scala:1192:18, :1378:39, :1390:30, :1391:37]
  wire        _GEN_60 = _T_22 & loop_requesting_ld_bias_id;	// @[Decoupled.scala:51:35, LoopConv.scala:1192:18, :1378:39, :1390:30, :1391:37]
  wire        _T_24 = _ld_input_io_req_ready & _ld_input_io_req_valid_T_1;	// @[Decoupled.scala:51:35, LoopConv.scala:1206:24, :1413:71]
  wire        _GEN_61 = _T_24 ? ~loop_requesting_ld_input_id | _GEN_59 | loops_0_running : _GEN_59 | loops_0_running;	// @[Decoupled.scala:51:35, LoopConv.scala:1192:18, :1390:30, :1391:37, :1400:40, :1415:31, :1416:38]
  wire        _GEN_62 = _T_24 ? loop_requesting_ld_input_id | _GEN_60 | loops_1_running : _GEN_60 | loops_1_running;	// @[Decoupled.scala:51:35, LoopConv.scala:1192:18, :1390:30, :1391:37, :1400:40, :1415:31, :1416:38]
  wire        _T_25 = _ld_weights_io_req_ready & _ld_weights_io_req_valid_T_1;	// @[Decoupled.scala:51:35, LoopConv.scala:1207:26, :1432:77]
  wire        _GEN_63 = _T_25 & ~loop_requesting_ld_weights_id;	// @[Decoupled.scala:51:35, LoopConv.scala:1415:31, :1420:42, :1434:33, :1435:40]
  wire        _GEN_64 = _T_25 & loop_requesting_ld_weights_id;	// @[Decoupled.scala:51:35, LoopConv.scala:1415:31, :1420:42, :1434:33, :1435:40]
  wire        _T_26 = _ex_io_req_ready & _ex_io_req_valid_T_4;	// @[Decoupled.scala:51:35, LoopConv.scala:1208:18, :1456:82]
  wire        _T_28 = _st_io_req_ready & _st_io_req_valid_T_2;	// @[Decoupled.scala:51:35, LoopConv.scala:1209:18, :1479:86]
  wire        _GEN_65 = _T_28 & ~loop_requesting_st_id;	// @[Decoupled.scala:51:35, LoopConv.scala:1458:25, :1467:34, :1481:25, :1482:32]
  wire        _GEN_66 = _T_28 & loop_requesting_st_id;	// @[Decoupled.scala:51:35, LoopConv.scala:1458:25, :1467:34, :1481:25, :1482:32]
  wire        _T_31 = _ld_bias_io_idle & (_ld_bias_io_loop_id ? loops_1_running : loops_0_running) & (_ld_bias_io_loop_id ? loops_1_ld_bias_started : loops_0_ld_bias_started);	// @[LoopConv.scala:1192:18, :1205:23, :1491:{25,62}]
  wire        _T_33 = _ld_input_io_idle & (_ld_input_io_loop_id ? loops_1_running : loops_0_running) & (_ld_input_io_loop_id ? loops_1_ld_input_started : loops_0_ld_input_started);	// @[LoopConv.scala:1192:18, :1206:24, :1495:{26,64}]
  wire        _T_35 = _ld_weights_io_idle & (_ld_weights_io_loop_id ? loops_1_running : loops_0_running) & (_ld_weights_io_loop_id ? loops_1_ld_weights_started : loops_0_ld_weights_started);	// @[LoopConv.scala:1192:18, :1207:26, :1499:{28,68}]
  wire        _T_37 = _ex_io_idle & (_ex_io_loop_id ? loops_1_running : loops_0_running) & _GEN_0;	// @[LoopConv.scala:1192:18, :1208:18, :1254:68, :1503:52]
  wire        _T_39 = _st_io_idle & (_st_io_loop_id ? loops_1_running : loops_0_running) & (_st_io_loop_id ? loops_1_st_started : loops_0_st_started);	// @[LoopConv.scala:1192:18, :1209:18, :1507:{20,52}]
  wire        _T_44 = (head_loop_id ? loops_1_running : loops_0_running) & (head_loop_id ? loops_1_ld_bias_completed : loops_0_ld_bias_completed) & (head_loop_id ? loops_1_ld_input_completed : loops_0_ld_input_completed) & (head_loop_id ? loops_1_ld_weights_completed : loops_0_ld_weights_completed) & (head_loop_id ? loops_1_ex_completed : loops_0_ex_completed) & (head_loop_id ? loops_1_st_completed : loops_0_st_completed);	// @[LoopConv.scala:1192:18, :1193:29, :1200:37, :1511:27]
  wire        _GEN_67 = reset | _T_44 & ~head_loop_id;	// @[LoopConv.scala:1148:16, :1193:29, :1276:71, :1511:{27,57}, :1517:23]
  wire        _GEN_68 = reset | _T_44 & head_loop_id;	// @[LoopConv.scala:1148:16, :1193:29, :1276:71, :1511:{27,57}, :1517:23]
  always @(posedge clock) begin
    if (_T_14 & _T_15 & ~loop_being_configured_id) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1280:57]
      loops_0_outer_bounds_batch_size <= _cmd_io_deq_bits_cmd_rs1[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1283:74]
      loops_0_outer_bounds_in_dim <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1282:70]
      loops_0_outer_bounds_in_channels <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1281:75]
      loops_0_outer_bounds_out_channels <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1280:76]
      loops_0_outer_bounds_out_dim <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1288:71]
      loops_0_outer_bounds_pool_out_dim <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1287:76]
      loops_0_outer_bounds_stride <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1286:70]
    end
    if (~_T_14 | _GEN_48 | ~(_T_18 & ~loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1280:57, :1316:50]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_0_outer_bounds_out_stride <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1325:74]
      loops_0_outer_bounds_in_stride <= _cmd_io_deq_bits_cmd_rs2[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1323:73]
      loops_0_outer_bounds_weight_stride <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1324:77]
      loops_0_outer_bounds_kernel_dilation <= _GEN_50;	// @[LoopConv.scala:1192:18, :1320:60]
      loops_0_inner_bounds_pupad <= _GEN_49;	// @[LoopConv.scala:1192:18, :1318:50]
      loops_0_inner_bounds_orows <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1316:69]
      loops_0_inner_bounds_ocols <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1322:69]
    end
    if (~_T_14 | _T_15 | ~(_T_16 & ~loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1280:57, :1292:55]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_0_outer_bounds_kernel_dim <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1292:74]
      loops_0_outer_bounds_pool_size <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1293:102]
      loops_0_outer_bounds_pool_stride <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1294:104]
      loops_0_inner_bounds_batches <= _cmd_io_deq_bits_cmd_rs2[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1297:71]
      loops_0_inner_bounds_porows <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1298:70]
      loops_0_inner_bounds_pocols <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1299:70]
      loops_0_inner_bounds_pochs <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1300:69]
    end
    if (~_T_14 | _GEN_47 | ~(_T_17 & ~loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1280:57, :1304:50]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_0_inner_bounds_krows <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1304:69]
      loops_0_inner_bounds_kcols <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1305:69]
      loops_0_inner_bounds_kchs <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1306:68]
      loops_0_inner_bounds_lpad <= _cmd_io_deq_bits_cmd_rs1[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1307:68]
      loops_0_inner_bounds_rpad <= _cmd_io_deq_bits_cmd_rs2[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1309:68]
      loops_0_inner_bounds_upad <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1310:68]
      loops_0_inner_bounds_dpad <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1311:68]
      loops_0_inner_bounds_plpad <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1312:69]
    end
    if (~_T_14 | _GEN_52 | ~(_T_20 & ~loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1280:57, :1335:46]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_0_bias_dram_addr <= _cmd_io_deq_bits_cmd_rs1[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1329:49]
      loops_0_input_dram_addr <= _cmd_io_deq_bits_cmd_rs2[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1331:48]
    end
    if (~_T_14 | _GEN_51 | ~(_T_19 & ~loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1280:57, :1329:49]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_0_weights_dram_addr <= _cmd_io_deq_bits_cmd_rs1[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1329:49]
      loops_0_output_dram_addr <= _cmd_io_deq_bits_cmd_rs2[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1331:48]
    end
    if (_GEN_55) begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_0_no_bias <= _cmd_io_deq_bits_cmd_rs1[0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1341:58]
      loops_0_no_pool <= _cmd_io_deq_bits_cmd_rs2[0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1360:77]
      loops_0_downsample <= _cmd_io_deq_bits_cmd_rs2[1];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1363:61]
      loops_0_activation <= _cmd_io_deq_bits_cmd_rs2[4:3];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1361:61]
      loops_0_dw <= _cmd_io_deq_bits_cmd_rs1[6];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1358:71]
      loops_0_max_pixels_per_row <= _GEN_58;	// @[LoopConv.scala:1192:18, :1345:50]
      loops_0_a_ex_spad_id <= _cmd_io_deq_bits_cmd_rs1[19:18];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1349:63]
      loops_0_b_ex_spad_id <= _cmd_io_deq_bits_cmd_rs1[17:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1350:63]
    end
    loops_0_wrot180 <= _GEN_55 & loops_0_wrot180;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_0_input_dilated <= _GEN_55 & loops_0_input_dilated;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_0_trans_output_1203 <= _GEN_55 & loops_0_trans_output_1203;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_0_trans_weight_1203 <= _GEN_55 & loops_0_trans_weight_1203;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_0_trans_weight_0132 <= _GEN_55 & loops_0_trans_weight_0132;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_0_trans_input_3120 <= _GEN_55 & loops_0_trans_input_3120;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_0_configured <= ~_GEN_67 & (_T_14 & ~_GEN_54 & _GEN_53 | loops_0_configured);	// @[LoopConv.scala:1148:16, :1192:18, :1276:{33,71}, :1278:38, :1341:39, :1511:57, :1517:23]
    loops_0_running <= ~_GEN_67 & (_GEN_65 | (_T_26 ? ~loop_requesting_ex_id | _GEN_63 | _GEN_61 : _GEN_63 | _GEN_61));	// @[Decoupled.scala:51:35, LoopConv.scala:1148:16, :1150:13, :1192:18, :1276:71, :1390:30, :1415:31, :1416:38, :1434:33, :1435:40, :1439:34, :1458:25, :1459:32, :1481:25, :1482:32, :1511:57, :1517:23]
    loops_0_ld_bias_started <= ~_GEN_67 & (_GEN_59 | loops_0_ld_bias_started);	// @[LoopConv.scala:1148:16, :1152:21, :1192:18, :1276:71, :1390:30, :1391:37, :1392:45, :1511:57, :1517:23]
    loops_0_ld_input_started <= ~_GEN_67 & (_T_24 & ~loop_requesting_ld_input_id | loops_0_ld_input_started);	// @[Decoupled.scala:51:35, LoopConv.scala:1148:16, :1153:22, :1192:18, :1276:71, :1400:40, :1415:31, :1416:38, :1417:47, :1511:57, :1517:23]
    loops_0_ld_weights_started <= ~_GEN_67 & (_GEN_63 | loops_0_ld_weights_started);	// @[LoopConv.scala:1148:16, :1154:24, :1192:18, :1276:71, :1415:31, :1434:33, :1435:40, :1436:51, :1511:57, :1517:23]
    loops_0_ex_started <= ~_GEN_67 & (_T_26 & ~loop_requesting_ex_id | loops_0_ex_started);	// @[Decoupled.scala:51:35, LoopConv.scala:1148:16, :1155:16, :1192:18, :1276:71, :1439:34, :1458:25, :1459:32, :1460:35, :1511:57, :1517:23]
    loops_0_st_started <= ~_GEN_67 & (_GEN_65 | loops_0_st_started);	// @[LoopConv.scala:1148:16, :1156:16, :1192:18, :1276:71, :1458:25, :1481:25, :1482:32, :1483:35, :1511:57, :1517:23]
    loops_0_ld_bias_completed <= ~_GEN_67 & (_T_31 & ~_ld_bias_io_loop_id | loops_0_ld_bias_completed);	// @[LoopConv.scala:1148:16, :1158:23, :1192:18, :1205:23, :1276:71, :1491:{62,108}, :1492:49, :1511:57, :1517:23]
    loops_0_ld_input_completed <= ~_GEN_67 & (_T_33 & ~_ld_input_io_loop_id | loops_0_ld_input_completed);	// @[LoopConv.scala:1148:16, :1159:24, :1192:18, :1206:24, :1276:71, :1495:{64,112}, :1496:51, :1511:57, :1517:23]
    loops_0_ld_weights_completed <= ~_GEN_67 & (_T_35 & ~_ld_weights_io_loop_id | loops_0_ld_weights_completed);	// @[LoopConv.scala:1148:16, :1160:26, :1192:18, :1207:26, :1276:71, :1499:{68,120}, :1500:55, :1511:57, :1517:23]
    loops_0_ex_completed <= ~_GEN_67 & (_T_37 & ~_ex_io_loop_id | loops_0_ex_completed);	// @[LoopConv.scala:1148:16, :1161:18, :1192:18, :1208:18, :1276:71, :1503:{52,88}, :1504:39, :1511:57, :1517:23]
    loops_0_st_completed <= ~_GEN_67 & (_T_39 & ~_st_io_loop_id | loops_0_st_completed);	// @[LoopConv.scala:1148:16, :1162:18, :1192:18, :1209:18, :1276:71, :1507:{52,88}, :1508:39, :1511:57, :1517:23]
    if (_T_14 & _T_15 & loop_being_configured_id) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1280:57]
      loops_1_outer_bounds_batch_size <= _cmd_io_deq_bits_cmd_rs1[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1283:74]
      loops_1_outer_bounds_in_dim <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1282:70]
      loops_1_outer_bounds_in_channels <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1281:75]
      loops_1_outer_bounds_out_channels <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1280:76]
      loops_1_outer_bounds_out_dim <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1288:71]
      loops_1_outer_bounds_pool_out_dim <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1287:76]
      loops_1_outer_bounds_stride <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1286:70]
    end
    if (~_T_14 | _GEN_48 | ~(_T_18 & loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1316:50]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_1_outer_bounds_out_stride <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1325:74]
      loops_1_outer_bounds_in_stride <= _cmd_io_deq_bits_cmd_rs2[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1323:73]
      loops_1_outer_bounds_weight_stride <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1324:77]
      loops_1_outer_bounds_kernel_dilation <= _GEN_50;	// @[LoopConv.scala:1192:18, :1320:60]
      loops_1_inner_bounds_pupad <= _GEN_49;	// @[LoopConv.scala:1192:18, :1318:50]
      loops_1_inner_bounds_orows <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1316:69]
      loops_1_inner_bounds_ocols <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1322:69]
    end
    if (~_T_14 | _T_15 | ~(_T_16 & loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1292:55]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_1_outer_bounds_kernel_dim <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1292:74]
      loops_1_outer_bounds_pool_size <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1293:102]
      loops_1_outer_bounds_pool_stride <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1294:104]
      loops_1_inner_bounds_batches <= _cmd_io_deq_bits_cmd_rs2[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1297:71]
      loops_1_inner_bounds_porows <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1298:70]
      loops_1_inner_bounds_pocols <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1299:70]
      loops_1_inner_bounds_pochs <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1300:69]
    end
    if (~_T_14 | _GEN_47 | ~(_T_17 & loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1304:50]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_1_inner_bounds_krows <= _cmd_io_deq_bits_cmd_rs1[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1304:69]
      loops_1_inner_bounds_kcols <= _cmd_io_deq_bits_cmd_rs1[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1305:69]
      loops_1_inner_bounds_kchs <= _cmd_io_deq_bits_cmd_rs1[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1306:68]
      loops_1_inner_bounds_lpad <= _cmd_io_deq_bits_cmd_rs1[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1307:68]
      loops_1_inner_bounds_rpad <= _cmd_io_deq_bits_cmd_rs2[63:48];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1309:68]
      loops_1_inner_bounds_upad <= _cmd_io_deq_bits_cmd_rs2[47:32];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1310:68]
      loops_1_inner_bounds_dpad <= _cmd_io_deq_bits_cmd_rs2[31:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1311:68]
      loops_1_inner_bounds_plpad <= _cmd_io_deq_bits_cmd_rs2[15:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1312:69]
    end
    if (~_T_14 | _GEN_52 | ~(_T_20 & loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1335:46]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_1_bias_dram_addr <= _cmd_io_deq_bits_cmd_rs1[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1329:49]
      loops_1_input_dram_addr <= _cmd_io_deq_bits_cmd_rs2[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1331:48]
    end
    if (~_T_14 | _GEN_51 | ~(_T_19 & loop_being_configured_id)) begin	// @[LoopConv.scala:1192:18, :1200:37, :1276:{33,71}, :1278:38, :1329:49]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_1_weights_dram_addr <= _cmd_io_deq_bits_cmd_rs1[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1329:49]
      loops_1_output_dram_addr <= _cmd_io_deq_bits_cmd_rs2[33:0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1331:48]
    end
    if (_GEN_57) begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    end
    else begin	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
      loops_1_no_bias <= _cmd_io_deq_bits_cmd_rs1[0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1341:58]
      loops_1_no_pool <= _cmd_io_deq_bits_cmd_rs2[0];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1360:77]
      loops_1_downsample <= _cmd_io_deq_bits_cmd_rs2[1];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1363:61]
      loops_1_activation <= _cmd_io_deq_bits_cmd_rs2[4:3];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1361:61]
      loops_1_dw <= _cmd_io_deq_bits_cmd_rs1[6];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1358:71]
      loops_1_max_pixels_per_row <= _GEN_58;	// @[LoopConv.scala:1192:18, :1345:50]
      loops_1_a_ex_spad_id <= _cmd_io_deq_bits_cmd_rs1[19:18];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1349:63]
      loops_1_b_ex_spad_id <= _cmd_io_deq_bits_cmd_rs1[17:16];	// @[Decoupled.scala:375:21, LoopConv.scala:1192:18, :1350:63]
    end
    loops_1_wrot180 <= _GEN_57 & loops_1_wrot180;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_1_input_dilated <= _GEN_57 & loops_1_input_dilated;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_1_trans_output_1203 <= _GEN_57 & loops_1_trans_output_1203;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_1_trans_weight_1203 <= _GEN_57 & loops_1_trans_weight_1203;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_1_trans_weight_0132 <= _GEN_57 & loops_1_trans_weight_0132;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_1_trans_input_3120 <= _GEN_57 & loops_1_trans_input_3120;	// @[LoopConv.scala:1192:18, :1276:71, :1278:38]
    loops_1_configured <= ~_GEN_68 & (_T_14 & ~_GEN_54 & _GEN_56 | loops_1_configured);	// @[LoopConv.scala:1148:16, :1192:18, :1276:{33,71}, :1278:38, :1341:39, :1511:57, :1517:23]
    loops_1_running <= ~_GEN_68 & (_GEN_66 | (_T_26 ? loop_requesting_ex_id | _GEN_64 | _GEN_62 : _GEN_64 | _GEN_62));	// @[Decoupled.scala:51:35, LoopConv.scala:1148:16, :1150:13, :1192:18, :1276:71, :1390:30, :1415:31, :1416:38, :1434:33, :1435:40, :1439:34, :1458:25, :1459:32, :1481:25, :1482:32, :1511:57, :1517:23]
    loops_1_ld_bias_started <= ~_GEN_68 & (_GEN_60 | loops_1_ld_bias_started);	// @[LoopConv.scala:1148:16, :1152:21, :1192:18, :1276:71, :1390:30, :1391:37, :1392:45, :1511:57, :1517:23]
    loops_1_ld_input_started <= ~_GEN_68 & (_T_24 & loop_requesting_ld_input_id | loops_1_ld_input_started);	// @[Decoupled.scala:51:35, LoopConv.scala:1148:16, :1153:22, :1192:18, :1276:71, :1400:40, :1415:31, :1417:47, :1511:57, :1517:23]
    loops_1_ld_weights_started <= ~_GEN_68 & (_GEN_64 | loops_1_ld_weights_started);	// @[LoopConv.scala:1148:16, :1154:24, :1192:18, :1276:71, :1415:31, :1434:33, :1435:40, :1436:51, :1511:57, :1517:23]
    loops_1_ex_started <= ~_GEN_68 & (_T_26 & loop_requesting_ex_id | loops_1_ex_started);	// @[Decoupled.scala:51:35, LoopConv.scala:1148:16, :1155:16, :1192:18, :1276:71, :1439:34, :1458:25, :1460:35, :1511:57, :1517:23]
    loops_1_st_started <= ~_GEN_68 & (_GEN_66 | loops_1_st_started);	// @[LoopConv.scala:1148:16, :1156:16, :1192:18, :1276:71, :1458:25, :1481:25, :1482:32, :1483:35, :1511:57, :1517:23]
    loops_1_ld_bias_completed <= ~_GEN_68 & (_T_31 & _ld_bias_io_loop_id | loops_1_ld_bias_completed);	// @[LoopConv.scala:1148:16, :1158:23, :1192:18, :1205:23, :1276:71, :1491:{62,108}, :1492:49, :1511:57, :1517:23]
    loops_1_ld_input_completed <= ~_GEN_68 & (_T_33 & _ld_input_io_loop_id | loops_1_ld_input_completed);	// @[LoopConv.scala:1148:16, :1159:24, :1192:18, :1206:24, :1276:71, :1495:{64,112}, :1496:51, :1511:57, :1517:23]
    loops_1_ld_weights_completed <= ~_GEN_68 & (_T_35 & _ld_weights_io_loop_id | loops_1_ld_weights_completed);	// @[LoopConv.scala:1148:16, :1160:26, :1192:18, :1207:26, :1276:71, :1499:{68,120}, :1500:55, :1511:57, :1517:23]
    loops_1_ex_completed <= ~_GEN_68 & (_T_37 & _ex_io_loop_id | loops_1_ex_completed);	// @[LoopConv.scala:1148:16, :1161:18, :1192:18, :1208:18, :1276:71, :1503:{52,88}, :1504:39, :1511:57, :1517:23]
    loops_1_st_completed <= ~_GEN_68 & (_T_39 & _st_io_loop_id | loops_1_st_completed);	// @[LoopConv.scala:1148:16, :1162:18, :1192:18, :1209:18, :1276:71, :1507:{52,88}, :1508:39, :1511:57, :1517:23]
    if (reset) begin
      head_loop_id <= 1'h0;	// @[LoopConv.scala:1192:18, :1193:29]
      ld_utilization <= 4'h0;	// @[LoopConv.scala:1226:31]
      st_utilization <= 3'h0;	// @[LoopConv.scala:1227:31]
      ex_utilization <= 5'h0;	// @[LoopConv.scala:1228:31]
      ld_bias_addr_start <= 9'h0;	// @[LoopConv.scala:1374:35]
      ex_c_addr_start <= 9'h0;	// @[LoopConv.scala:1374:35, :1375:32]
      st_addr_start <= 9'h0;	// @[LoopConv.scala:1374:35, :1376:30]
    end
    else begin
      head_loop_id <= _T_44 ^ head_loop_id;	// @[LoopConv.scala:1193:29, :1511:{27,57}, :1513:18]
      ld_utilization <= ld_utilization + {3'h0, _arb_io_in_2_ready & _ld_bias_io_cmd_valid | _arb_io_in_3_ready & _ld_weights_io_cmd_valid | _arb_io_in_4_ready & _ld_input_io_cmd_valid} - io_ld_completed[3:0];	// @[Decoupled.scala:51:35, LoopConv.scala:1205:23, :1206:24, :1207:26, :1217:19, :1226:31, :1227:31, :1230:{36,86,111}]
      st_utilization <= st_utilization + {2'h0, _arb_io_in_0_ready & _st_io_cmd_valid} - io_st_completed[2:0];	// @[Decoupled.scala:51:35, LoopConv.scala:1209:18, :1217:19, :1227:31, :1230:111, :1231:{36,54}]
      ex_utilization <= ex_utilization + {4'h0, _arb_io_in_1_ready & _ex_io_cmd_valid} - io_ex_completed[4:0];	// @[Decoupled.scala:51:35, LoopConv.scala:1208:18, :1217:19, :1226:31, :1228:31, :1232:{36,54}]
      if (_T_22 & (|(loop_requesting_ld_bias_id ? loops_1_output_dram_addr : loops_0_output_dram_addr))) begin	// @[Decoupled.scala:51:35, LoopConv.scala:1192:18, :1374:35, :1378:39, :1380:36, :1390:30, :1395:{52,61}, :1396:26]
        if (_ld_bias_addr_start_T_3[9])	// @[Util.scala:41:15, :43:17]
          ld_bias_addr_start <= 9'h0;	// @[LoopConv.scala:1374:35]
        else	// @[Util.scala:43:17]
          ld_bias_addr_start <= _ld_bias_addr_start_T_3[8:0];	// @[LoopConv.scala:1374:35, Util.scala:41:15]
      end
      if (_T_26 & (|(loop_requesting_ex_id ? loops_1_output_dram_addr : loops_0_output_dram_addr))) begin	// @[Decoupled.scala:51:35, LoopConv.scala:1192:18, :1375:32, :1439:34, :1441:31, :1458:25, :1462:{47,56}, :1463:23]
        if (_ex_c_addr_start_T_3[9])	// @[Util.scala:41:15, :43:17]
          ex_c_addr_start <= 9'h0;	// @[LoopConv.scala:1374:35, :1375:32]
        else	// @[Util.scala:43:17]
          ex_c_addr_start <= _ex_c_addr_start_T_3[8:0];	// @[LoopConv.scala:1375:32, Util.scala:41:15]
      end
      if (_T_28 & (|_GEN_46)) begin	// @[Decoupled.scala:51:35, LoopConv.scala:1376:30, :1469:31, :1481:25, :1485:{47,56}, :1486:21]
        if (_st_addr_start_T_3[9])	// @[Util.scala:41:15, :43:17]
          st_addr_start <= 9'h0;	// @[LoopConv.scala:1374:35, :1376:30]
        else	// @[Util.scala:43:17]
          st_addr_start <= _st_addr_start_T_3[8:0];	// @[LoopConv.scala:1376:30, Util.scala:41:15]
      end
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    always @(posedge clock) begin	// @[LoopConv.scala:1234:9]
      if (~reset & {2'h0, ld_utilization} < io_ld_completed) begin	// @[LoopConv.scala:1226:31, :1230:111, :1234:{9,25}]
        if (`ASSERT_VERBOSE_COND_)	// @[LoopConv.scala:1234:9]
          $error("Assertion failed: ld utilization underflow\n    at LoopConv.scala:1234 assert(ld_utilization >= io.ld_completed, \"ld utilization underflow\")\n");	// @[LoopConv.scala:1234:9]
        if (`STOP_COND_)	// @[LoopConv.scala:1234:9]
          $fatal;	// @[LoopConv.scala:1234:9]
      end
      if (~reset & {3'h0, st_utilization} < io_st_completed) begin	// @[LoopConv.scala:1227:31, :1235:{9,25}]
        if (`ASSERT_VERBOSE_COND_)	// @[LoopConv.scala:1235:9]
          $error("Assertion failed: st utilization underflow\n    at LoopConv.scala:1235 assert(st_utilization >= io.st_completed, \"st utilization underflow\")\n");	// @[LoopConv.scala:1235:9]
        if (`STOP_COND_)	// @[LoopConv.scala:1235:9]
          $fatal;	// @[LoopConv.scala:1235:9]
      end
      if (~reset & {1'h0, ex_utilization} < io_ex_completed) begin	// @[LoopConv.scala:1192:18, :1228:31, :1232:36, :1236:{9,25}]
        if (`ASSERT_VERBOSE_COND_)	// @[LoopConv.scala:1236:9]
          $error("Assertion failed: ex utilization underflow\n    at LoopConv.scala:1236 assert(ex_utilization >= io.ex_completed, \"ex utilization underflow\")\n");	// @[LoopConv.scala:1236:9]
        if (`STOP_COND_)	// @[LoopConv.scala:1236:9]
          $fatal;	// @[LoopConv.scala:1236:9]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        loops_0_outer_bounds_batch_size = _RANDOM_0[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_in_dim = _RANDOM_0[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_in_channels = _RANDOM_1[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_out_channels = _RANDOM_1[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_out_dim = _RANDOM_2[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_out_stride = _RANDOM_2[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_in_stride = _RANDOM_3[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_weight_stride = _RANDOM_3[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_pool_out_dim = _RANDOM_4[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_stride = _RANDOM_4[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_kernel_dim = _RANDOM_5[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_kernel_dilation = _RANDOM_6[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_pool_size = _RANDOM_6[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_outer_bounds_pool_stride = _RANDOM_7[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_batches = _RANDOM_8[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_porows = _RANDOM_8[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_pocols = _RANDOM_9[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_pochs = _RANDOM_9[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_krows = _RANDOM_10[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_kcols = _RANDOM_10[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_kchs = _RANDOM_11[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_lpad = _RANDOM_11[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_rpad = _RANDOM_12[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_upad = _RANDOM_12[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_dpad = _RANDOM_13[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_plpad = _RANDOM_13[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_pupad = _RANDOM_14[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_orows = _RANDOM_15[31:16];	// @[LoopConv.scala:1192:18]
        loops_0_inner_bounds_ocols = _RANDOM_16[15:0];	// @[LoopConv.scala:1192:18]
        loops_0_bias_dram_addr = {_RANDOM_16[31:16], _RANDOM_17[17:0]};	// @[LoopConv.scala:1192:18]
        loops_0_weights_dram_addr = {_RANDOM_17[31:18], _RANDOM_18[19:0]};	// @[LoopConv.scala:1192:18]
        loops_0_input_dram_addr = {_RANDOM_18[31:20], _RANDOM_19[21:0]};	// @[LoopConv.scala:1192:18]
        loops_0_output_dram_addr = {_RANDOM_19[31:22], _RANDOM_20[23:0]};	// @[LoopConv.scala:1192:18]
        loops_0_no_bias = _RANDOM_20[24];	// @[LoopConv.scala:1192:18]
        loops_0_wrot180 = _RANDOM_20[25];	// @[LoopConv.scala:1192:18]
        loops_0_no_pool = _RANDOM_20[26];	// @[LoopConv.scala:1192:18]
        loops_0_downsample = _RANDOM_20[27];	// @[LoopConv.scala:1192:18]
        loops_0_input_dilated = _RANDOM_20[28];	// @[LoopConv.scala:1192:18]
        loops_0_activation = _RANDOM_20[30:29];	// @[LoopConv.scala:1192:18]
        loops_0_trans_output_1203 = _RANDOM_20[31];	// @[LoopConv.scala:1192:18]
        loops_0_trans_weight_1203 = _RANDOM_21[0];	// @[LoopConv.scala:1192:18]
        loops_0_trans_weight_0132 = _RANDOM_21[1];	// @[LoopConv.scala:1192:18]
        loops_0_trans_input_3120 = _RANDOM_21[2];	// @[LoopConv.scala:1192:18]
        loops_0_dw = _RANDOM_21[3];	// @[LoopConv.scala:1192:18]
        loops_0_max_pixels_per_row = _RANDOM_21[19:4];	// @[LoopConv.scala:1192:18]
        loops_0_a_ex_spad_id = _RANDOM_21[21:20];	// @[LoopConv.scala:1192:18]
        loops_0_b_ex_spad_id = _RANDOM_21[23:22];	// @[LoopConv.scala:1192:18]
        loops_0_configured = _RANDOM_21[24];	// @[LoopConv.scala:1192:18]
        loops_0_running = _RANDOM_21[25];	// @[LoopConv.scala:1192:18]
        loops_0_ld_bias_started = _RANDOM_21[26];	// @[LoopConv.scala:1192:18]
        loops_0_ld_input_started = _RANDOM_21[27];	// @[LoopConv.scala:1192:18]
        loops_0_ld_weights_started = _RANDOM_21[28];	// @[LoopConv.scala:1192:18]
        loops_0_ex_started = _RANDOM_21[29];	// @[LoopConv.scala:1192:18]
        loops_0_st_started = _RANDOM_21[30];	// @[LoopConv.scala:1192:18]
        loops_0_ld_bias_completed = _RANDOM_21[31];	// @[LoopConv.scala:1192:18]
        loops_0_ld_input_completed = _RANDOM_22[0];	// @[LoopConv.scala:1192:18]
        loops_0_ld_weights_completed = _RANDOM_22[1];	// @[LoopConv.scala:1192:18]
        loops_0_ex_completed = _RANDOM_22[2];	// @[LoopConv.scala:1192:18]
        loops_0_st_completed = _RANDOM_22[3];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_batch_size = {_RANDOM_22[31:29], _RANDOM_23[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_in_dim = _RANDOM_23[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_in_channels = {_RANDOM_23[31:29], _RANDOM_24[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_out_channels = _RANDOM_24[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_out_dim = {_RANDOM_24[31:29], _RANDOM_25[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_out_stride = _RANDOM_25[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_in_stride = {_RANDOM_25[31:29], _RANDOM_26[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_weight_stride = _RANDOM_26[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_pool_out_dim = {_RANDOM_26[31:29], _RANDOM_27[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_stride = _RANDOM_27[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_kernel_dim = _RANDOM_28[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_kernel_dilation = {_RANDOM_28[31:29], _RANDOM_29[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_pool_size = _RANDOM_29[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_outer_bounds_pool_stride = {_RANDOM_29[31:29], _RANDOM_30[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_batches = {_RANDOM_30[31:29], _RANDOM_31[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_porows = _RANDOM_31[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_pocols = {_RANDOM_31[31:29], _RANDOM_32[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_pochs = _RANDOM_32[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_krows = {_RANDOM_32[31:29], _RANDOM_33[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_kcols = _RANDOM_33[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_kchs = {_RANDOM_33[31:29], _RANDOM_34[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_lpad = _RANDOM_34[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_rpad = {_RANDOM_34[31:29], _RANDOM_35[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_upad = _RANDOM_35[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_dpad = {_RANDOM_35[31:29], _RANDOM_36[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_plpad = _RANDOM_36[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_pupad = _RANDOM_37[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_orows = _RANDOM_38[28:13];	// @[LoopConv.scala:1192:18]
        loops_1_inner_bounds_ocols = {_RANDOM_38[31:29], _RANDOM_39[12:0]};	// @[LoopConv.scala:1192:18]
        loops_1_bias_dram_addr = {_RANDOM_39[31:13], _RANDOM_40[14:0]};	// @[LoopConv.scala:1192:18]
        loops_1_weights_dram_addr = {_RANDOM_40[31:15], _RANDOM_41[16:0]};	// @[LoopConv.scala:1192:18]
        loops_1_input_dram_addr = {_RANDOM_41[31:17], _RANDOM_42[18:0]};	// @[LoopConv.scala:1192:18]
        loops_1_output_dram_addr = {_RANDOM_42[31:19], _RANDOM_43[20:0]};	// @[LoopConv.scala:1192:18]
        loops_1_no_bias = _RANDOM_43[21];	// @[LoopConv.scala:1192:18]
        loops_1_wrot180 = _RANDOM_43[22];	// @[LoopConv.scala:1192:18]
        loops_1_no_pool = _RANDOM_43[23];	// @[LoopConv.scala:1192:18]
        loops_1_downsample = _RANDOM_43[24];	// @[LoopConv.scala:1192:18]
        loops_1_input_dilated = _RANDOM_43[25];	// @[LoopConv.scala:1192:18]
        loops_1_activation = _RANDOM_43[27:26];	// @[LoopConv.scala:1192:18]
        loops_1_trans_output_1203 = _RANDOM_43[28];	// @[LoopConv.scala:1192:18]
        loops_1_trans_weight_1203 = _RANDOM_43[29];	// @[LoopConv.scala:1192:18]
        loops_1_trans_weight_0132 = _RANDOM_43[30];	// @[LoopConv.scala:1192:18]
        loops_1_trans_input_3120 = _RANDOM_43[31];	// @[LoopConv.scala:1192:18]
        loops_1_dw = _RANDOM_44[0];	// @[LoopConv.scala:1192:18]
        loops_1_max_pixels_per_row = _RANDOM_44[16:1];	// @[LoopConv.scala:1192:18]
        loops_1_a_ex_spad_id = _RANDOM_44[18:17];	// @[LoopConv.scala:1192:18]
        loops_1_b_ex_spad_id = _RANDOM_44[20:19];	// @[LoopConv.scala:1192:18]
        loops_1_configured = _RANDOM_44[21];	// @[LoopConv.scala:1192:18]
        loops_1_running = _RANDOM_44[22];	// @[LoopConv.scala:1192:18]
        loops_1_ld_bias_started = _RANDOM_44[23];	// @[LoopConv.scala:1192:18]
        loops_1_ld_input_started = _RANDOM_44[24];	// @[LoopConv.scala:1192:18]
        loops_1_ld_weights_started = _RANDOM_44[25];	// @[LoopConv.scala:1192:18]
        loops_1_ex_started = _RANDOM_44[26];	// @[LoopConv.scala:1192:18]
        loops_1_st_started = _RANDOM_44[27];	// @[LoopConv.scala:1192:18]
        loops_1_ld_bias_completed = _RANDOM_44[28];	// @[LoopConv.scala:1192:18]
        loops_1_ld_input_completed = _RANDOM_44[29];	// @[LoopConv.scala:1192:18]
        loops_1_ld_weights_completed = _RANDOM_44[30];	// @[LoopConv.scala:1192:18]
        loops_1_ex_completed = _RANDOM_44[31];	// @[LoopConv.scala:1192:18]
        loops_1_st_completed = _RANDOM_45[0];	// @[LoopConv.scala:1192:18]
        head_loop_id = _RANDOM_45[26];	// @[LoopConv.scala:1192:18, :1193:29]
        ld_utilization = _RANDOM_45[30:27];	// @[LoopConv.scala:1192:18, :1226:31]
        st_utilization = {_RANDOM_45[31], _RANDOM_46[1:0]};	// @[LoopConv.scala:1192:18, :1227:31]
        ex_utilization = _RANDOM_46[6:2];	// @[LoopConv.scala:1227:31, :1228:31]
        ld_bias_addr_start = _RANDOM_46[15:7];	// @[LoopConv.scala:1227:31, :1374:35]
        ex_c_addr_start = _RANDOM_46[24:16];	// @[LoopConv.scala:1227:31, :1375:32]
        st_addr_start = {_RANDOM_46[31:25], _RANDOM_47[1:0]};	// @[LoopConv.scala:1227:31, :1376:30]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  LoopConvLdBias ld_bias (	// @[LoopConv.scala:1205:23]
    .clock                                       (clock),
    .reset                                       (reset),
    .io_req_valid                                (_ld_bias_io_req_valid_T_1),	// @[LoopConv.scala:1388:68]
    .io_req_bits_inner_bounds_batches            (_GEN_1),	// @[LoopConv.scala:1380:36]
    .io_req_bits_inner_bounds_orows              (_GEN_2),	// @[LoopConv.scala:1380:36]
    .io_req_bits_inner_bounds_ocols              (_GEN_3),	// @[LoopConv.scala:1380:36]
    .io_req_bits_derived_params_ochs             (loop_requesting_ld_bias_id ? loops_1_inner_bounds_pochs : loops_0_inner_bounds_pochs),	// @[LoopConv.scala:1192:18, :1378:39, :1380:36]
    .io_req_bits_derived_params_bias_spad_stride (_GEN_1 * _GEN_2 * _GEN_3),	// @[LoopConv.scala:1136:48, :1380:36]
    .io_req_bits_addr_start                      (ld_bias_addr_start),	// @[LoopConv.scala:1374:35]
    .io_req_bits_dram_addr                       (loop_requesting_ld_bias_id ? loops_1_bias_dram_addr : loops_0_bias_dram_addr),	// @[LoopConv.scala:1192:18, :1378:39, :1380:36]
    .io_req_bits_no_bias                         (loop_requesting_ld_bias_id ? loops_1_no_bias : loops_0_no_bias),	// @[LoopConv.scala:1192:18, :1378:39, :1380:36]
    .io_req_bits_loop_id                         (loop_requesting_ld_bias_id),	// @[LoopConv.scala:1378:39]
    .io_cmd_ready                                (_arb_io_in_2_ready),	// @[LoopConv.scala:1217:19]
    .io_rob_overloaded                           (ld_utilization[3]),	// @[LoopConv.scala:1226:31, :1263:47]
    .io_wait_for_prev_loop                       (ex_is_waiting_for_loads & _ex_io_ldd_completed_T),	// @[LoopConv.scala:1254:103, :1258:{60,82}]
    .io_req_ready                                (_ld_bias_io_req_ready),
    .io_cmd_valid                                (_ld_bias_io_cmd_valid),
    .io_cmd_bits_inst_funct                      (_ld_bias_io_cmd_bits_inst_funct),
    .io_cmd_bits_inst_rs2                        (_ld_bias_io_cmd_bits_inst_rs2),
    .io_cmd_bits_inst_rs1                        (_ld_bias_io_cmd_bits_inst_rs1),
    .io_cmd_bits_inst_xd                         (_ld_bias_io_cmd_bits_inst_xd),
    .io_cmd_bits_inst_xs1                        (_ld_bias_io_cmd_bits_inst_xs1),
    .io_cmd_bits_inst_xs2                        (_ld_bias_io_cmd_bits_inst_xs2),
    .io_cmd_bits_inst_rd                         (_ld_bias_io_cmd_bits_inst_rd),
    .io_cmd_bits_inst_opcode                     (_ld_bias_io_cmd_bits_inst_opcode),
    .io_cmd_bits_rs1                             (_ld_bias_io_cmd_bits_rs1),
    .io_cmd_bits_rs2                             (_ld_bias_io_cmd_bits_rs2),
    .io_idle                                     (_ld_bias_io_idle),
    .io_loop_id                                  (_ld_bias_io_loop_id)
  );
  LoopConvLdInput ld_input (	// @[LoopConv.scala:1206:24]
    .clock                                        (clock),
    .reset                                        (reset),
    .io_req_valid                                 (_ld_input_io_req_valid_T_1),	// @[LoopConv.scala:1413:71]
    .io_req_bits_outer_bounds_batch_size          (loop_requesting_ld_input_id ? loops_1_outer_bounds_batch_size : loops_0_outer_bounds_batch_size),	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
    .io_req_bits_outer_bounds_in_dim              (loop_requesting_ld_input_id ? loops_1_outer_bounds_in_dim : loops_0_outer_bounds_in_dim),	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
    .io_req_bits_outer_bounds_in_stride           (loop_requesting_ld_input_id ? loops_1_outer_bounds_in_stride : loops_0_outer_bounds_in_stride),	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
    .io_req_bits_inner_bounds_batches             (_GEN_4),	// @[LoopConv.scala:1402:37]
    .io_req_bits_inner_bounds_lpad                (_GEN_7),	// @[LoopConv.scala:1402:37]
    .io_req_bits_inner_bounds_rpad                (_GEN_8),	// @[LoopConv.scala:1402:37]
    .io_req_bits_inner_bounds_upad                (_GEN_9),	// @[LoopConv.scala:1402:37]
    .io_req_bits_inner_bounds_dpad                (_GEN_10),	// @[LoopConv.scala:1402:37]
    .io_req_bits_derived_params_irows             (ld_input_io_req_bits_derived_params_result_irows),	// @[LoopConv.scala:1125:24]
    .io_req_bits_derived_params_icols             (ld_input_io_req_bits_derived_params_result_icols),	// @[LoopConv.scala:1126:24]
    .io_req_bits_derived_params_irows_unpadded    (ld_input_io_req_bits_derived_params_irows_unpadded[15:0]),	// @[LoopConv.scala:1120:57, :1128:27]
    .io_req_bits_derived_params_icols_unpadded    (ld_input_io_req_bits_derived_params_icols_unpadded[15:0]),	// @[LoopConv.scala:1120:57, :1129:27]
    .io_req_bits_derived_params_ichs              (ld_input_io_req_bits_derived_params_result_ichs),	// @[LoopConv.scala:1402:37]
    .io_req_bits_derived_params_input_spad_stride (_GEN_13 ? ld_input_io_req_bits_derived_params_result_ichs * _ld_input_io_req_bits_derived_params_result_input_spad_stride_T_4 * _ld_input_io_req_bits_derived_params_result_input_spad_stride_T_6 : _GEN_4 * _ld_input_io_req_bits_derived_params_result_input_spad_stride_T_4 * _ld_input_io_req_bits_derived_params_result_input_spad_stride_T_6),	// @[LoopConv.scala:1137:36, :1138:{35,50,66}, :1139:46, :1402:37]
    .io_req_bits_addr_start                       ({_GEN_14 == 2'h0 ? loop_requesting_ld_input_id : _GEN_14[0] - 1'h1, 11'h0}),	// @[LoopConv.scala:1230:111, :1400:40, :1402:37, :1405:{35,41,80,167}]
    .io_req_bits_dram_addr                        (loop_requesting_ld_input_id ? loops_1_input_dram_addr : loops_0_input_dram_addr),	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
    .io_req_bits_downsample                       (_GEN_11),	// @[LoopConv.scala:1402:37]
    .io_req_bits_max_pixels_per_row               (loop_requesting_ld_input_id ? loops_1_max_pixels_per_row : loops_0_max_pixels_per_row),	// @[LoopConv.scala:1192:18, :1400:40, :1402:37]
    .io_req_bits_input_dilated                    (_GEN_12),	// @[LoopConv.scala:1402:37]
    .io_req_bits_trans_input_3120                 (_GEN_13),	// @[LoopConv.scala:1402:37]
    .io_req_bits_loop_id                          (loop_requesting_ld_input_id),	// @[LoopConv.scala:1400:40]
    .io_cmd_ready                                 (_arb_io_in_4_ready),	// @[LoopConv.scala:1217:19]
    .io_rob_overloaded                            (ld_utilization[3]),	// @[LoopConv.scala:1226:31, :1263:47]
    .io_wait_for_prev_loop                        (ex_is_waiting_for_loads & _ex_io_lda_completed_T),	// @[LoopConv.scala:1254:103, :1260:{61,84}]
    .io_req_ready                                 (_ld_input_io_req_ready),
    .io_cmd_valid                                 (_ld_input_io_cmd_valid),
    .io_cmd_bits_inst_funct                       (_ld_input_io_cmd_bits_inst_funct),
    .io_cmd_bits_inst_rs2                         (_ld_input_io_cmd_bits_inst_rs2),
    .io_cmd_bits_inst_rs1                         (_ld_input_io_cmd_bits_inst_rs1),
    .io_cmd_bits_inst_xd                          (_ld_input_io_cmd_bits_inst_xd),
    .io_cmd_bits_inst_xs1                         (_ld_input_io_cmd_bits_inst_xs1),
    .io_cmd_bits_inst_xs2                         (_ld_input_io_cmd_bits_inst_xs2),
    .io_cmd_bits_inst_rd                          (_ld_input_io_cmd_bits_inst_rd),
    .io_cmd_bits_inst_opcode                      (_ld_input_io_cmd_bits_inst_opcode),
    .io_cmd_bits_rs1                              (_ld_input_io_cmd_bits_rs1),
    .io_cmd_bits_rs2                              (_ld_input_io_cmd_bits_rs2),
    .io_idle                                      (_ld_input_io_idle),
    .io_loop_id                                   (_ld_input_io_loop_id)
  );
  LoopConvLdWeight ld_weights (	// @[LoopConv.scala:1207:26]
    .clock                                            (clock),
    .reset                                            (reset),
    .io_req_valid                                     (_ld_weights_io_req_valid_T_1),	// @[LoopConv.scala:1432:77]
    .io_req_bits_outer_bounds_in_channels             (loop_requesting_ld_weights_id ? loops_1_outer_bounds_in_channels : loops_0_outer_bounds_in_channels),	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
    .io_req_bits_outer_bounds_out_channels            (loop_requesting_ld_weights_id ? loops_1_outer_bounds_out_channels : loops_0_outer_bounds_out_channels),	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
    .io_req_bits_outer_bounds_weight_stride           (loop_requesting_ld_weights_id ? loops_1_outer_bounds_weight_stride : loops_0_outer_bounds_weight_stride),	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
    .io_req_bits_outer_bounds_kernel_dim              (loop_requesting_ld_weights_id ? loops_1_outer_bounds_kernel_dim : loops_0_outer_bounds_kernel_dim),	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
    .io_req_bits_inner_bounds_krows                   (_GEN_20),	// @[LoopConv.scala:1422:39]
    .io_req_bits_inner_bounds_kcols                   (_GEN_21),	// @[LoopConv.scala:1422:39]
    .io_req_bits_inner_bounds_kchs                    (ld_weights_io_req_bits_derived_params_result_ichs),	// @[LoopConv.scala:1422:39]
    .io_req_bits_derived_params_ochs                  (ld_weights_io_req_bits_derived_params_result_ochs),	// @[LoopConv.scala:1422:39]
    .io_req_bits_derived_params_out_channels_per_bank (ld_weights_io_req_bits_derived_params_result_ochs / 16'h10 + {15'h0, |(_ld_weights_io_req_bits_derived_params_result_out_channels_per_bank_T_1[4:0])}),	// @[LoopConv.scala:1133:{49,88,104,119}, :1138:35, :1422:39]
    .io_req_bits_derived_params_in_channels_per_bank  (ld_weights_io_req_bits_derived_params_result_ichs / 16'h10 + {15'h0, |(_ld_weights_io_req_bits_derived_params_result_in_channels_per_bank_T_1[4:0])}),	// @[LoopConv.scala:1133:49, :1134:{48,87,103,118}, :1138:35, :1422:39]
    .io_req_bits_derived_params_weight_spad_stride    (_GEN_22 ? _GEN_24 * ld_weights_io_req_bits_derived_params_result_ochs : _GEN_24 * ld_weights_io_req_bits_derived_params_result_ichs),	// @[LoopConv.scala:1140:{37,63,71,94}, :1422:39]
    .io_req_bits_addr_end                             (_GEN_23 == 2'h0 ? (loop_requesting_ld_weights_id ? 13'h1000 : 13'h800) : {_GEN_23, 11'h0}),	// @[LoopConv.scala:1230:111, :1402:37, :1420:42, :1422:39, :1425:{42,83,173}, :1521:20]
    .io_req_bits_dram_addr                            (loop_requesting_ld_weights_id ? loops_1_weights_dram_addr : loops_0_weights_dram_addr),	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
    .io_req_bits_trans_weight_1203                    (loop_requesting_ld_weights_id ? loops_1_trans_weight_1203 : loops_0_trans_weight_1203),	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
    .io_req_bits_trans_weight_0132                    (_GEN_22),	// @[LoopConv.scala:1422:39]
    .io_req_bits_dw                                   (loop_requesting_ld_weights_id ? loops_1_dw : loops_0_dw),	// @[LoopConv.scala:1192:18, :1420:42, :1422:39]
    .io_req_bits_loop_id                              (loop_requesting_ld_weights_id),	// @[LoopConv.scala:1420:42]
    .io_cmd_ready                                     (_arb_io_in_3_ready),	// @[LoopConv.scala:1217:19]
    .io_rob_overloaded                                (ld_utilization[3]),	// @[LoopConv.scala:1226:31, :1263:47]
    .io_wait_for_prev_loop                            (ex_is_waiting_for_loads & _ex_io_ldb_completed_T),	// @[LoopConv.scala:1254:103, :1259:{63,88}]
    .io_req_ready                                     (_ld_weights_io_req_ready),
    .io_cmd_valid                                     (_ld_weights_io_cmd_valid),
    .io_cmd_bits_inst_funct                           (_ld_weights_io_cmd_bits_inst_funct),
    .io_cmd_bits_inst_rs2                             (_ld_weights_io_cmd_bits_inst_rs2),
    .io_cmd_bits_inst_rs1                             (_ld_weights_io_cmd_bits_inst_rs1),
    .io_cmd_bits_inst_xd                              (_ld_weights_io_cmd_bits_inst_xd),
    .io_cmd_bits_inst_xs1                             (_ld_weights_io_cmd_bits_inst_xs1),
    .io_cmd_bits_inst_xs2                             (_ld_weights_io_cmd_bits_inst_xs2),
    .io_cmd_bits_inst_rd                              (_ld_weights_io_cmd_bits_inst_rd),
    .io_cmd_bits_inst_opcode                          (_ld_weights_io_cmd_bits_inst_opcode),
    .io_cmd_bits_rs1                                  (_ld_weights_io_cmd_bits_rs1),
    .io_cmd_bits_rs2                                  (_ld_weights_io_cmd_bits_rs2),
    .io_idle                                          (_ld_weights_io_idle),
    .io_loop_id                                       (_ld_weights_io_loop_id)
  );
  LoopConvExecute ex (	// @[LoopConv.scala:1208:18]
    .clock                                            (clock),
    .reset                                            (reset),
    .io_req_valid                                     (_ex_io_req_valid_T_4),	// @[LoopConv.scala:1456:82]
    .io_req_bits_outer_bounds_stride                  (_GEN_25),	// @[LoopConv.scala:1441:31]
    .io_req_bits_outer_bounds_kernel_dilation         (_GEN_26),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_batches                 (_GEN_27),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_krows                   (_GEN_28),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_kcols                   (_GEN_29),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_kchs                    (ex_io_req_bits_derived_params_result_ichs),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_lpad                    (_GEN_30),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_upad                    (_GEN_32),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_orows                   (_GEN_34),	// @[LoopConv.scala:1441:31]
    .io_req_bits_inner_bounds_ocols                   (_GEN_35),	// @[LoopConv.scala:1441:31]
    .io_req_bits_derived_params_ochs                  (ex_io_req_bits_derived_params_result_ochs),	// @[LoopConv.scala:1441:31]
    .io_req_bits_derived_params_irows                 (ex_io_req_bits_derived_params_result_irows),	// @[LoopConv.scala:1125:24]
    .io_req_bits_derived_params_icols                 (ex_io_req_bits_derived_params_result_icols),	// @[LoopConv.scala:1126:24]
    .io_req_bits_derived_params_out_channels_per_bank (ex_io_req_bits_derived_params_result_ochs / 16'h10 + {15'h0, |(_ex_io_req_bits_derived_params_result_out_channels_per_bank_T_1[4:0])}),	// @[LoopConv.scala:1133:{49,88,104,119}, :1138:35, :1441:31]
    .io_req_bits_derived_params_in_channels_per_bank  (ex_io_req_bits_derived_params_result_ichs / 16'h10 + {15'h0, |(_ex_io_req_bits_derived_params_result_in_channels_per_bank_T_1[4:0])}),	// @[LoopConv.scala:1133:49, :1134:{48,87,103,118}, :1138:35, :1441:31]
    .io_req_bits_derived_params_input_spad_stride     (_GEN_38 ? ex_io_req_bits_derived_params_result_ichs * _ex_io_req_bits_derived_params_result_input_spad_stride_T_4 * _ex_io_req_bits_derived_params_result_input_spad_stride_T_6 : _GEN_27 * _ex_io_req_bits_derived_params_result_input_spad_stride_T_4 * _ex_io_req_bits_derived_params_result_input_spad_stride_T_6),	// @[LoopConv.scala:1137:36, :1138:{35,50,66}, :1139:46, :1441:31]
    .io_req_bits_a_addr_start                         ({_GEN_39 == 2'h0 ? loop_requesting_ex_id : _GEN_39[0] - 1'h1, 11'h0}),	// @[LoopConv.scala:1230:111, :1402:37, :1439:34, :1441:31, :1444:{31,37,70,145}]
    .io_req_bits_b_addr_end                           (_GEN_40 == 2'h0 ? (loop_requesting_ex_id ? 13'h1000 : 13'h800) : {_GEN_40, 11'h0}),	// @[LoopConv.scala:1230:111, :1402:37, :1439:34, :1441:31, :1445:{35,68,142}, :1521:20]
    .io_req_bits_c_addr_start                         (ex_c_addr_start),	// @[LoopConv.scala:1375:32]
    .io_req_bits_wrot180                              (loop_requesting_ex_id ? loops_1_wrot180 : loops_0_wrot180),	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
    .io_req_bits_downsample                           (_GEN_36),	// @[LoopConv.scala:1441:31]
    .io_req_bits_max_pixels_per_row                   (loop_requesting_ex_id ? loops_1_max_pixels_per_row : loops_0_max_pixels_per_row),	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
    .io_req_bits_input_dilated                        (_GEN_37),	// @[LoopConv.scala:1441:31]
    .io_req_bits_trans_weight_0132                    (loop_requesting_ex_id ? loops_1_trans_weight_0132 : loops_0_trans_weight_0132),	// @[LoopConv.scala:1192:18, :1439:34, :1441:31]
    .io_req_bits_trans_input_3120                     (_GEN_38),	// @[LoopConv.scala:1441:31]
    .io_req_bits_loop_id                              (loop_requesting_ex_id),	// @[LoopConv.scala:1439:34]
    .io_cmd_ready                                     (_arb_io_in_1_ready),	// @[LoopConv.scala:1217:19]
    .io_lda_completed                                 (_ex_io_lda_completed_T | _ld_input_io_idle),	// @[LoopConv.scala:1206:24, :1260:84, :1270:66]
    .io_ldb_completed                                 (_ex_io_ldb_completed_T | _ld_weights_io_idle),	// @[LoopConv.scala:1207:26, :1259:88, :1271:68]
    .io_ldd_completed                                 (_ex_io_ldd_completed_T | _ld_bias_io_idle),	// @[LoopConv.scala:1205:23, :1258:82, :1272:65]
    .io_rob_overloaded                                (ex_utilization[4]),	// @[LoopConv.scala:1228:31, :1266:42]
    .io_req_ready                                     (_ex_io_req_ready),
    .io_cmd_valid                                     (_ex_io_cmd_valid),
    .io_cmd_bits_inst_funct                           (_ex_io_cmd_bits_inst_funct),
    .io_cmd_bits_inst_rs2                             (_ex_io_cmd_bits_inst_rs2),
    .io_cmd_bits_inst_rs1                             (_ex_io_cmd_bits_inst_rs1),
    .io_cmd_bits_inst_xd                              (_ex_io_cmd_bits_inst_xd),
    .io_cmd_bits_inst_xs1                             (_ex_io_cmd_bits_inst_xs1),
    .io_cmd_bits_inst_xs2                             (_ex_io_cmd_bits_inst_xs2),
    .io_cmd_bits_inst_rd                              (_ex_io_cmd_bits_inst_rd),
    .io_cmd_bits_inst_opcode                          (_ex_io_cmd_bits_inst_opcode),
    .io_cmd_bits_rs1                                  (_ex_io_cmd_bits_rs1),
    .io_cmd_bits_rs2                                  (_ex_io_cmd_bits_rs2),
    .io_idle                                          (_ex_io_idle),
    .io_loop_id                                       (_ex_io_loop_id)
  );
  LoopConvSt st (	// @[LoopConv.scala:1209:18]
    .clock                                 (clock),
    .reset                                 (reset),
    .io_req_valid                          (_st_io_req_valid_T_2),	// @[LoopConv.scala:1479:86]
    .io_req_bits_outer_bounds_batch_size   (loop_requesting_st_id ? loops_1_outer_bounds_batch_size : loops_0_outer_bounds_batch_size),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_outer_bounds_out_channels (loop_requesting_st_id ? loops_1_outer_bounds_out_channels : loops_0_outer_bounds_out_channels),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_outer_bounds_out_dim      (loop_requesting_st_id ? loops_1_outer_bounds_out_dim : loops_0_outer_bounds_out_dim),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_outer_bounds_out_stride   (loop_requesting_st_id ? loops_1_outer_bounds_out_stride : loops_0_outer_bounds_out_stride),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_outer_bounds_pool_out_dim (loop_requesting_st_id ? loops_1_outer_bounds_pool_out_dim : loops_0_outer_bounds_pool_out_dim),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_outer_bounds_pool_size    (loop_requesting_st_id ? loops_1_outer_bounds_pool_size : loops_0_outer_bounds_pool_size),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_outer_bounds_pool_stride  (loop_requesting_st_id ? loops_1_outer_bounds_pool_stride : loops_0_outer_bounds_pool_stride),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_inner_bounds_batches      (loop_requesting_st_id ? loops_1_inner_bounds_batches : loops_0_inner_bounds_batches),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_inner_bounds_porows       (loop_requesting_st_id ? loops_1_inner_bounds_porows : loops_0_inner_bounds_porows),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_inner_bounds_pocols       (loop_requesting_st_id ? loops_1_inner_bounds_pocols : loops_0_inner_bounds_pocols),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_inner_bounds_plpad        (loop_requesting_st_id ? loops_1_inner_bounds_plpad : loops_0_inner_bounds_plpad),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_inner_bounds_pupad        (loop_requesting_st_id ? loops_1_inner_bounds_pupad : loops_0_inner_bounds_pupad),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_inner_bounds_orows        (loop_requesting_st_id ? loops_1_inner_bounds_orows : loops_0_inner_bounds_orows),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_inner_bounds_ocols        (loop_requesting_st_id ? loops_1_inner_bounds_ocols : loops_0_inner_bounds_ocols),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_derived_params_ochs       (loop_requesting_st_id ? loops_1_inner_bounds_pochs : loops_0_inner_bounds_pochs),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_addr_start                (st_addr_start),	// @[LoopConv.scala:1376:30]
    .io_req_bits_dram_addr                 (_GEN_46),	// @[LoopConv.scala:1469:31]
    .io_req_bits_no_pool                   (loop_requesting_st_id ? loops_1_no_pool : loops_0_no_pool),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_activation                (loop_requesting_st_id ? loops_1_activation : loops_0_activation),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_trans_output_1203         (loop_requesting_st_id ? loops_1_trans_output_1203 : loops_0_trans_output_1203),	// @[LoopConv.scala:1192:18, :1467:34, :1469:31]
    .io_req_bits_loop_id                   (loop_requesting_st_id),	// @[LoopConv.scala:1467:34]
    .io_cmd_ready                          (_arb_io_in_0_ready),	// @[LoopConv.scala:1217:19]
    .io_ex_completed                       (_ex_io_loop_id != _st_io_loop_id | _ex_io_idle),	// @[LoopConv.scala:1208:18, :1209:18, :1273:{40,59}]
    .io_rob_overloaded                     (st_utilization[2]),	// @[LoopConv.scala:1227:31, :1267:42]
    .io_req_ready                          (_st_io_req_ready),
    .io_cmd_valid                          (_st_io_cmd_valid),
    .io_cmd_bits_inst_funct                (_st_io_cmd_bits_inst_funct),
    .io_cmd_bits_inst_rs2                  (_st_io_cmd_bits_inst_rs2),
    .io_cmd_bits_inst_rs1                  (_st_io_cmd_bits_inst_rs1),
    .io_cmd_bits_inst_xd                   (_st_io_cmd_bits_inst_xd),
    .io_cmd_bits_inst_xs1                  (_st_io_cmd_bits_inst_xs1),
    .io_cmd_bits_inst_xs2                  (_st_io_cmd_bits_inst_xs2),
    .io_cmd_bits_inst_rd                   (_st_io_cmd_bits_inst_rd),
    .io_cmd_bits_inst_opcode               (_st_io_cmd_bits_inst_opcode),
    .io_cmd_bits_rs1                       (_st_io_cmd_bits_rs1),
    .io_cmd_bits_rs2                       (_st_io_cmd_bits_rs2),
    .io_idle                               (_st_io_idle),
    .io_loop_id                            (_st_io_loop_id)
  );
  Queue_89 cmd (	// @[Decoupled.scala:375:21]
    .clock                          (clock),
    .reset                          (reset),
    .io_enq_valid                   (io_in_valid),
    .io_enq_bits_cmd_inst_funct     (io_in_bits_cmd_inst_funct),
    .io_enq_bits_cmd_inst_rs2       (io_in_bits_cmd_inst_rs2),
    .io_enq_bits_cmd_inst_rs1       (io_in_bits_cmd_inst_rs1),
    .io_enq_bits_cmd_inst_xd        (io_in_bits_cmd_inst_xd),
    .io_enq_bits_cmd_inst_xs1       (io_in_bits_cmd_inst_xs1),
    .io_enq_bits_cmd_inst_xs2       (io_in_bits_cmd_inst_xs2),
    .io_enq_bits_cmd_inst_rd        (io_in_bits_cmd_inst_rd),
    .io_enq_bits_cmd_inst_opcode    (io_in_bits_cmd_inst_opcode),
    .io_enq_bits_cmd_rs1            (io_in_bits_cmd_rs1),
    .io_enq_bits_cmd_rs2            (io_in_bits_cmd_rs2),
    .io_enq_bits_cmd_status_debug   (io_in_bits_cmd_status_debug),
    .io_enq_bits_cmd_status_cease   (io_in_bits_cmd_status_cease),
    .io_enq_bits_cmd_status_wfi     (io_in_bits_cmd_status_wfi),
    .io_enq_bits_cmd_status_isa     (io_in_bits_cmd_status_isa),
    .io_enq_bits_cmd_status_dprv    (io_in_bits_cmd_status_dprv),
    .io_enq_bits_cmd_status_dv      (io_in_bits_cmd_status_dv),
    .io_enq_bits_cmd_status_prv     (io_in_bits_cmd_status_prv),
    .io_enq_bits_cmd_status_v       (io_in_bits_cmd_status_v),
    .io_enq_bits_cmd_status_sd      (io_in_bits_cmd_status_sd),
    .io_enq_bits_cmd_status_zero2   (io_in_bits_cmd_status_zero2),
    .io_enq_bits_cmd_status_mpv     (io_in_bits_cmd_status_mpv),
    .io_enq_bits_cmd_status_gva     (io_in_bits_cmd_status_gva),
    .io_enq_bits_cmd_status_mbe     (io_in_bits_cmd_status_mbe),
    .io_enq_bits_cmd_status_sbe     (io_in_bits_cmd_status_sbe),
    .io_enq_bits_cmd_status_sxl     (io_in_bits_cmd_status_sxl),
    .io_enq_bits_cmd_status_uxl     (io_in_bits_cmd_status_uxl),
    .io_enq_bits_cmd_status_sd_rv32 (io_in_bits_cmd_status_sd_rv32),
    .io_enq_bits_cmd_status_zero1   (io_in_bits_cmd_status_zero1),
    .io_enq_bits_cmd_status_tsr     (io_in_bits_cmd_status_tsr),
    .io_enq_bits_cmd_status_tw      (io_in_bits_cmd_status_tw),
    .io_enq_bits_cmd_status_tvm     (io_in_bits_cmd_status_tvm),
    .io_enq_bits_cmd_status_mxr     (io_in_bits_cmd_status_mxr),
    .io_enq_bits_cmd_status_sum     (io_in_bits_cmd_status_sum),
    .io_enq_bits_cmd_status_mprv    (io_in_bits_cmd_status_mprv),
    .io_enq_bits_cmd_status_xs      (io_in_bits_cmd_status_xs),
    .io_enq_bits_cmd_status_fs      (io_in_bits_cmd_status_fs),
    .io_enq_bits_cmd_status_mpp     (io_in_bits_cmd_status_mpp),
    .io_enq_bits_cmd_status_vs      (io_in_bits_cmd_status_vs),
    .io_enq_bits_cmd_status_spp     (io_in_bits_cmd_status_spp),
    .io_enq_bits_cmd_status_mpie    (io_in_bits_cmd_status_mpie),
    .io_enq_bits_cmd_status_ube     (io_in_bits_cmd_status_ube),
    .io_enq_bits_cmd_status_spie    (io_in_bits_cmd_status_spie),
    .io_enq_bits_cmd_status_upie    (io_in_bits_cmd_status_upie),
    .io_enq_bits_cmd_status_mie     (io_in_bits_cmd_status_mie),
    .io_enq_bits_cmd_status_hie     (io_in_bits_cmd_status_hie),
    .io_enq_bits_cmd_status_sie     (io_in_bits_cmd_status_sie),
    .io_enq_bits_cmd_status_uie     (io_in_bits_cmd_status_uie),
    .io_enq_bits_rob_id_valid       (io_in_bits_rob_id_valid),
    .io_enq_bits_rob_id_bits        (io_in_bits_rob_id_bits),
    .io_enq_bits_from_matmul_fsm    (io_in_bits_from_matmul_fsm),
    .io_enq_bits_from_conv_fsm      (io_in_bits_from_conv_fsm),
    .io_deq_ready                   (is_loop_cmd ? ~_GEN : ~loop_configured & io_out_ready),	// @[LoopConv.scala:1198:58, :1241:37, :1250:{19,33,68,85}]
    .io_enq_ready                   (io_in_ready),
    .io_deq_valid                   (_cmd_io_deq_valid),
    .io_deq_bits_cmd_inst_funct     (_cmd_io_deq_bits_cmd_inst_funct),
    .io_deq_bits_cmd_inst_rs2       (_cmd_io_deq_bits_cmd_inst_rs2),
    .io_deq_bits_cmd_inst_rs1       (_cmd_io_deq_bits_cmd_inst_rs1),
    .io_deq_bits_cmd_inst_xd        (_cmd_io_deq_bits_cmd_inst_xd),
    .io_deq_bits_cmd_inst_xs1       (_cmd_io_deq_bits_cmd_inst_xs1),
    .io_deq_bits_cmd_inst_xs2       (_cmd_io_deq_bits_cmd_inst_xs2),
    .io_deq_bits_cmd_inst_rd        (_cmd_io_deq_bits_cmd_inst_rd),
    .io_deq_bits_cmd_inst_opcode    (_cmd_io_deq_bits_cmd_inst_opcode),
    .io_deq_bits_cmd_rs1            (_cmd_io_deq_bits_cmd_rs1),
    .io_deq_bits_cmd_rs2            (_cmd_io_deq_bits_cmd_rs2),
    .io_deq_bits_cmd_status_debug   (io_out_bits_cmd_status_debug),
    .io_deq_bits_cmd_status_cease   (io_out_bits_cmd_status_cease),
    .io_deq_bits_cmd_status_wfi     (io_out_bits_cmd_status_wfi),
    .io_deq_bits_cmd_status_isa     (io_out_bits_cmd_status_isa),
    .io_deq_bits_cmd_status_dprv    (io_out_bits_cmd_status_dprv),
    .io_deq_bits_cmd_status_dv      (io_out_bits_cmd_status_dv),
    .io_deq_bits_cmd_status_prv     (io_out_bits_cmd_status_prv),
    .io_deq_bits_cmd_status_v       (io_out_bits_cmd_status_v),
    .io_deq_bits_cmd_status_sd      (io_out_bits_cmd_status_sd),
    .io_deq_bits_cmd_status_zero2   (io_out_bits_cmd_status_zero2),
    .io_deq_bits_cmd_status_mpv     (io_out_bits_cmd_status_mpv),
    .io_deq_bits_cmd_status_gva     (io_out_bits_cmd_status_gva),
    .io_deq_bits_cmd_status_mbe     (io_out_bits_cmd_status_mbe),
    .io_deq_bits_cmd_status_sbe     (io_out_bits_cmd_status_sbe),
    .io_deq_bits_cmd_status_sxl     (io_out_bits_cmd_status_sxl),
    .io_deq_bits_cmd_status_uxl     (io_out_bits_cmd_status_uxl),
    .io_deq_bits_cmd_status_sd_rv32 (io_out_bits_cmd_status_sd_rv32),
    .io_deq_bits_cmd_status_zero1   (io_out_bits_cmd_status_zero1),
    .io_deq_bits_cmd_status_tsr     (io_out_bits_cmd_status_tsr),
    .io_deq_bits_cmd_status_tw      (io_out_bits_cmd_status_tw),
    .io_deq_bits_cmd_status_tvm     (io_out_bits_cmd_status_tvm),
    .io_deq_bits_cmd_status_mxr     (io_out_bits_cmd_status_mxr),
    .io_deq_bits_cmd_status_sum     (io_out_bits_cmd_status_sum),
    .io_deq_bits_cmd_status_mprv    (io_out_bits_cmd_status_mprv),
    .io_deq_bits_cmd_status_xs      (io_out_bits_cmd_status_xs),
    .io_deq_bits_cmd_status_fs      (io_out_bits_cmd_status_fs),
    .io_deq_bits_cmd_status_mpp     (io_out_bits_cmd_status_mpp),
    .io_deq_bits_cmd_status_vs      (io_out_bits_cmd_status_vs),
    .io_deq_bits_cmd_status_spp     (io_out_bits_cmd_status_spp),
    .io_deq_bits_cmd_status_mpie    (io_out_bits_cmd_status_mpie),
    .io_deq_bits_cmd_status_ube     (io_out_bits_cmd_status_ube),
    .io_deq_bits_cmd_status_spie    (io_out_bits_cmd_status_spie),
    .io_deq_bits_cmd_status_upie    (io_out_bits_cmd_status_upie),
    .io_deq_bits_cmd_status_mie     (io_out_bits_cmd_status_mie),
    .io_deq_bits_cmd_status_hie     (io_out_bits_cmd_status_hie),
    .io_deq_bits_cmd_status_sie     (io_out_bits_cmd_status_sie),
    .io_deq_bits_cmd_status_uie     (io_out_bits_cmd_status_uie),
    .io_deq_bits_rob_id_valid       (_cmd_io_deq_bits_rob_id_valid),
    .io_deq_bits_rob_id_bits        (_cmd_io_deq_bits_rob_id_bits),
    .io_deq_bits_from_matmul_fsm    (_cmd_io_deq_bits_from_matmul_fsm),
    .io_deq_bits_from_conv_fsm      (_cmd_io_deq_bits_from_conv_fsm)
  );
  Arbiter_2 arb (	// @[LoopConv.scala:1217:19]
    .io_in_0_valid            (_st_io_cmd_valid),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_funct  (_st_io_cmd_bits_inst_funct),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_rs2    (_st_io_cmd_bits_inst_rs2),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_rs1    (_st_io_cmd_bits_inst_rs1),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_xd     (_st_io_cmd_bits_inst_xd),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_xs1    (_st_io_cmd_bits_inst_xs1),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_xs2    (_st_io_cmd_bits_inst_xs2),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_rd     (_st_io_cmd_bits_inst_rd),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_inst_opcode (_st_io_cmd_bits_inst_opcode),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_rs1         (_st_io_cmd_bits_rs1),	// @[LoopConv.scala:1209:18]
    .io_in_0_bits_rs2         (_st_io_cmd_bits_rs2),	// @[LoopConv.scala:1209:18]
    .io_in_1_valid            (_ex_io_cmd_valid),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_funct  (_ex_io_cmd_bits_inst_funct),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_rs2    (_ex_io_cmd_bits_inst_rs2),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_rs1    (_ex_io_cmd_bits_inst_rs1),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_xd     (_ex_io_cmd_bits_inst_xd),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_xs1    (_ex_io_cmd_bits_inst_xs1),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_xs2    (_ex_io_cmd_bits_inst_xs2),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_rd     (_ex_io_cmd_bits_inst_rd),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_inst_opcode (_ex_io_cmd_bits_inst_opcode),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_rs1         (_ex_io_cmd_bits_rs1),	// @[LoopConv.scala:1208:18]
    .io_in_1_bits_rs2         (_ex_io_cmd_bits_rs2),	// @[LoopConv.scala:1208:18]
    .io_in_2_valid            (_ld_bias_io_cmd_valid),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_funct  (_ld_bias_io_cmd_bits_inst_funct),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_rs2    (_ld_bias_io_cmd_bits_inst_rs2),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_rs1    (_ld_bias_io_cmd_bits_inst_rs1),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_xd     (_ld_bias_io_cmd_bits_inst_xd),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_xs1    (_ld_bias_io_cmd_bits_inst_xs1),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_xs2    (_ld_bias_io_cmd_bits_inst_xs2),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_rd     (_ld_bias_io_cmd_bits_inst_rd),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_inst_opcode (_ld_bias_io_cmd_bits_inst_opcode),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_rs1         (_ld_bias_io_cmd_bits_rs1),	// @[LoopConv.scala:1205:23]
    .io_in_2_bits_rs2         (_ld_bias_io_cmd_bits_rs2),	// @[LoopConv.scala:1205:23]
    .io_in_3_valid            (_ld_weights_io_cmd_valid),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_funct  (_ld_weights_io_cmd_bits_inst_funct),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_rs2    (_ld_weights_io_cmd_bits_inst_rs2),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_rs1    (_ld_weights_io_cmd_bits_inst_rs1),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_xd     (_ld_weights_io_cmd_bits_inst_xd),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_xs1    (_ld_weights_io_cmd_bits_inst_xs1),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_xs2    (_ld_weights_io_cmd_bits_inst_xs2),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_rd     (_ld_weights_io_cmd_bits_inst_rd),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_inst_opcode (_ld_weights_io_cmd_bits_inst_opcode),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_rs1         (_ld_weights_io_cmd_bits_rs1),	// @[LoopConv.scala:1207:26]
    .io_in_3_bits_rs2         (_ld_weights_io_cmd_bits_rs2),	// @[LoopConv.scala:1207:26]
    .io_in_4_valid            (_ld_input_io_cmd_valid),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_funct  (_ld_input_io_cmd_bits_inst_funct),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_rs2    (_ld_input_io_cmd_bits_inst_rs2),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_rs1    (_ld_input_io_cmd_bits_inst_rs1),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_xd     (_ld_input_io_cmd_bits_inst_xd),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_xs1    (_ld_input_io_cmd_bits_inst_xs1),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_xs2    (_ld_input_io_cmd_bits_inst_xs2),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_rd     (_ld_input_io_cmd_bits_inst_rd),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_inst_opcode (_ld_input_io_cmd_bits_inst_opcode),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_rs1         (_ld_input_io_cmd_bits_rs1),	// @[LoopConv.scala:1206:24]
    .io_in_4_bits_rs2         (_ld_input_io_cmd_bits_rs2),	// @[LoopConv.scala:1206:24]
    .io_out_ready             (io_out_ready),
    .io_in_0_ready            (_arb_io_in_0_ready),
    .io_in_1_ready            (_arb_io_in_1_ready),
    .io_in_2_ready            (_arb_io_in_2_ready),
    .io_in_3_ready            (_arb_io_in_3_ready),
    .io_in_4_ready            (_arb_io_in_4_ready),
    .io_out_valid             (_arb_io_out_valid),
    .io_out_bits_inst_funct   (_arb_io_out_bits_inst_funct),
    .io_out_bits_inst_rs2     (_arb_io_out_bits_inst_rs2),
    .io_out_bits_inst_rs1     (_arb_io_out_bits_inst_rs1),
    .io_out_bits_inst_xd      (_arb_io_out_bits_inst_xd),
    .io_out_bits_inst_xs1     (_arb_io_out_bits_inst_xs1),
    .io_out_bits_inst_xs2     (_arb_io_out_bits_inst_xs2),
    .io_out_bits_inst_rd      (_arb_io_out_bits_inst_rd),
    .io_out_bits_inst_opcode  (_arb_io_out_bits_inst_opcode),
    .io_out_bits_rs1          (_arb_io_out_bits_rs1),
    .io_out_bits_rs2          (_arb_io_out_bits_rs2)
  );
  assign io_out_valid = loop_configured ? _arb_io_out_valid : _cmd_io_deq_valid & ~is_loop_config_cmd & ~is_loop_run_cmd;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1239:49, :1240:77, :1248:{22,73,93,96}]
  assign io_out_bits_cmd_inst_funct = loop_configured ? _arb_io_out_bits_inst_funct : _cmd_io_deq_bits_cmd_inst_funct;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_inst_rs2 = loop_configured ? _arb_io_out_bits_inst_rs2 : _cmd_io_deq_bits_cmd_inst_rs2;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_inst_rs1 = loop_configured ? _arb_io_out_bits_inst_rs1 : _cmd_io_deq_bits_cmd_inst_rs1;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_inst_xd = loop_configured ? _arb_io_out_bits_inst_xd : _cmd_io_deq_bits_cmd_inst_xd;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_inst_xs1 = loop_configured ? _arb_io_out_bits_inst_xs1 : _cmd_io_deq_bits_cmd_inst_xs1;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_inst_xs2 = loop_configured ? _arb_io_out_bits_inst_xs2 : _cmd_io_deq_bits_cmd_inst_xs2;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_inst_rd = loop_configured ? _arb_io_out_bits_inst_rd : _cmd_io_deq_bits_cmd_inst_rd;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_inst_opcode = loop_configured ? _arb_io_out_bits_inst_opcode : _cmd_io_deq_bits_cmd_inst_opcode;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_rs1 = loop_configured ? _arb_io_out_bits_rs1 : _cmd_io_deq_bits_cmd_rs1;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_cmd_rs2 = loop_configured ? _arb_io_out_bits_rs2 : _cmd_io_deq_bits_cmd_rs2;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1217:19, :1243:25]
  assign io_out_bits_from_matmul_fsm = ~loop_configured & _cmd_io_deq_bits_from_matmul_fsm;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1246:37]
  assign io_out_bits_from_conv_fsm = loop_configured | _cmd_io_deq_bits_from_conv_fsm;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1247:35]
  assign io_busy = _cmd_io_deq_valid | loop_configured;	// @[Decoupled.scala:375:21, LoopConv.scala:1198:58, :1214:24]
endmodule

