### Books and Textbooks

1. **Hennessy, J. L., & Patterson, D. A.** (2019). _Computer Architecture: A Quantitative Approach_ (6th ed.). Morgan Kaufmann.

   - Chapter 5: Thread-Level Parallelism
   - Section 5.3: Cache Coherence

2. **Culler, D. E., Singh, J. P., & Gupta, A.** (1999). _Parallel Computer Architecture: A Hardware/Software Approach_. Morgan Kaufmann.

   - Chapter 5: Shared Memory Multiprocessors
   - Section 5.2: Cache Coherence

3. **Sorin, D. J., Hill, M. D., & Wood, D. A.** (2011). _A Primer on Memory Consistency and Cache Coherence_. Morgan & Claypool Publishers.

### Research Papers

4. **Goodman, J. R.** (1983). Using cache memory to reduce processor-memory traffic. _Proceedings of the 10th Annual International Symposium on Computer Architecture_, 124-131.

5. **Archibald, J., & Baer, J. L.** (1986). Cache coherence protocols: Evaluation using a multiprocessor simulation model. _ACM Transactions on Computer Systems_, 4(4), 273-298.

6. **Sweazey, P., & Smith, A. J.** (1986). A class of compatible cache consistency protocols and their support by the IEEE futurebus. _Proceedings of the 13th Annual International Symposium on Computer Architecture_, 414-423.

### Online Resources

7. **Intel Corporation.** (2019). _Intel 64 and IA-32 Architectures Software Developer's Manual_. Volume 3A: System Programming Guide.

   - Chapter 11: Memory Cache Control

8. **ARM Limited.** (2020). _ARM Cortex-A Series Programmer's Guide for ARMv8-A_.

   - Chapter 12: Cache Coherency

9. **[Wikipedia - MSI Protocol](https://en.wikipedia.org/wiki/MSI_protocol)** (2023). Comprehensive overview of the MSI cache coherence protocol.

10. **[Wikipedia - Cache Coherence](https://en.wikipedia.org/wiki/Cache_coherence)** (2023). General principles of cache coherence protocols.

### Academic Courses and Lectures

11. **MIT 6.004: Computation Structures.** Cache Coherence Lectures. Available at: https://6004.mit.edu/

12. **CMU 15-213: Introduction to Computer Systems.** Memory Hierarchy and Caching. Available at: https://www.cs.cmu.edu/~213/

13. **UC Berkeley CS152: Computer Architecture and Engineering.** Multiprocessor Cache Coherence. Available at: https://inst.eecs.berkeley.edu/~cs152/

### Technical Standards

14. **IEEE Standard 1596-1992.** IEEE Standard for Scalable Coherent Interface (SCI). Institute of Electrical and Electronics Engineers.

15. **JEDEC JESD79-4.** DDR4 SDRAM Standard. JEDEC Solid State Technology Association.

### Additional Reading

16. **Hennessy, J. L.** (1984). VLSI processor architecture. _IEEE Transactions on Computers_, C-33(12), 1221-1246.

17. **Hill, M. D.** (1998). Multiprocessors should support simple memory-consistency models. _Computer_, 31(8), 28-34.

18. **Martin, M. M., Sorin, D. J., Beckmann, B. M., Marty, M. R., Xu, M., Alameldeen, A. R., ... & Wood, D. A.** (2005). Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. _ACM SIGARCH Computer Architecture News_, 33(4), 92-99.
