<div id="pf211" class="pf w0 h0" data-page-no="211"><div class="pc pc211 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg211.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">29.8.1.7<span class="_ _b"> </span>Windowed/Filtered mode (#7)</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">This is the most complex mode of operation for the comparator block, as it uses both</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">windowing and filtering features. It also has the highest latency of any of the modes. This</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">can be approximated: up to 1 bus clock synchronization in the window function +</div><div class="t m0 x9 hf y2d8 ff3 fs5 fc0 sc0 ls0 ws0">((CR0[FILTER_CNT] * FPR[FILT_PER]) + 1) * bus clock for the filter function.</div><div class="t m0 x9 hf ya19 ff3 fs5 fc0 sc0 ls0 ws0">When any windowed mode is active, COUTA is clocked by the bus clock whenever</div><div class="t m0 x9 hf ya1a ff3 fs5 fc0 sc0 ls0 ws0">WINDOW = 1. The last latched value is held when WINDOW = 0.</div><div class="c x4b y2f1a w51 h12c"><div class="t m3f x10b h12e y2f1b ff2 fs8a fc0 sc0 ls224">+<span class="fs92 ls0 ws0"> </span></div><div class="t m3f x10b h12e y2eb1 ff2 fs8a fc0 sc0 ls0">-</div><div class="t m0 x62 h26 y2e01 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>RQ</div><div class="t m0 x34 h26 y2f1c ff2 fsf fc0 sc0 ls0 ws0">E<span class="_ _153"></span>N, P<span class="_ _124"></span>M<span class="_ _155"></span>O<span class="_ _153"></span>DE<span class="_ _16"></span>,HY<span class="_ _5"></span>S<span class="_ _154"></span>C<span class="_ _153"></span>TR<span class="_ _16"></span>[<span class="_ _5"></span>1<span class="_ _16"></span>:0<span class="_ _153"></span>]</div><div class="t m0 x0 h7 y2e32 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NP</div><div class="t m0 x0 h7 y2f1d ff2 fs4 fc0 sc0 ls0 ws190">I<span class="_ _5"></span>NM</div><div class="t m0 x106 h26 y2cf7 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _5"></span>TE<span class="_ _16"></span>R<span class="_ _153"></span>_C<span class="_ _154"></span>N<span class="_ _5"></span>T</div><div class="t m0 x17 h26 y2e91 ff2 fsf fc0 sc0 ls0 ws1bf">I<span class="_ _5"></span>NV</div><div class="t m0 xa4 h26 y2f1e ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>UT</div><div class="t m0 x71 h26 y2e34 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>OUT</div><div class="t m0 xee h7 y2eb5 ff2 fs4 fc0 sc0 ls0 ws190">O<span class="_ _153"></span>P<span class="_ _154"></span>E</div><div class="t m0 x4 h4 y2e48 ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x15e h26 y2e34 ff2 fsf fc0 sc0 ls0 ws1bf">S<span class="_ _154"></span>E</div><div class="t m0 x6a h27 y2f1f ff2 fs4 fc0 sc0 ls0 ws0">C<span class="_ _153"></span>M<span class="_ _155"></span>P<span class="_ _124"></span>O<span class="_ _16"></span> <span class="_ _16"></span>to<span class="ff3 fs2"> </span></div><div class="t m0 x6a h7 y2f20 ff2 fs4 fc0 sc0 ls0 ws190">P<span class="_ _124"></span>A<span class="_ _155"></span>D</div><div class="t m0 x102 h7 y2f21 ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>O<span class="_ _153"></span>UT<span class="_ _153"></span>A</div><div class="t m0 x162 h4 y2f22 ff2 fs2 fc0 sc0 ls0 ws0">0 </div><div class="t m0 x15f h4 y2f23 ff2 fs2 fc0 sc0 ls0">1</div><div class="t m0 x15f h4 y2e46 ff2 fs2 fc0 sc0 ls0 ws0"> </div><div class="t m0 x1f h26 y2ebd ff2 fsf fc0 sc0 ls0 ws1bf">WE</div><div class="t m0 x12a h4 y2f24 ff2 fs2 fc0 sc0 ls0 ws0">1 </div><div class="t m0 x12a h4 y2f25 ff2 fs2 fc0 sc0 ls0">0</div><div class="t m0 xce h7 y2e68 ff2 fs4 fc0 sc0 ls0 ws190">S<span class="_ _124"></span>E<span class="_ _16"></span>=0</div><div class="t m0 x106 h7 y2f26 ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>G<span class="_ _153"></span>M<span class="_ _155"></span>UX</div><div class="t m0 x9e h26 y2e98 ff2 fsf fc0 sc0 ls0 ws1bf">C<span class="_ _153"></span>O<span class="_ _16"></span>S</div><div class="t m0 x4 h26 y2f27 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER</div><div class="t m0 x125 h7 y2f28 ff2 fs4 fc0 sc0 ls0 ws190">0<span class="_ _21c"></span>1</div><div class="t m0 x83 h128 y2e9c ff2 fs87 fc0 sc0 ls0">+</div><div class="t m3d x10b h129 y2f29 ff2 fs88 fc0 sc0 ls0">-</div><div class="t m0 x142 h27 y2e19 ff2 fsf fc0 sc0 ls0 ws1bf">F<span class="_ _153"></span>I<span class="_ _155"></span>L<span class="_ _16"></span>T_<span class="_ _153"></span>P<span class="_ _154"></span>ER<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x142 h7 y2f2a ff2 fs4 fc0 sc0 ls0 ws0">bus clock</div><div class="t m0 x15f h27 y2e46 ff2 fs4 fc0 sc0 ls0 ws190">C<span class="_ _153"></span>O<span class="_ _153"></span>S<span class="ff3 fs2 ws0"> </span></div><div class="t m0 xfc h7 y2f2b ff2 fs4 fc0 sc0 ls0">&gt;</div><div class="t m0 x150 h26 y2e34 ff2 fsf fc0 sc0 ls0 ws3ab">I<span class="_ _5"></span>E<span class="_ _16"></span>R<span class="_ _153"></span>/F CF<span class="_ _153"></span>R<span class="_ _153"></span>/F</div><div class="t m0 x4 h27 y2e48 ff2 fsf fc0 sc0 ls0 ws1bf">WI<span class="_ _5"></span>NDO<span class="_ _16"></span>W/S<span class="_ _154"></span>A<span class="_ _5"></span>M<span class="_ _155"></span>P<span class="_ _154"></span>L<span class="_ _155"></span>E<span class="ff3 fs2 ws0"> </span></div><div class="t m0 x13f hec y2f2c ff2 fs43 fc0 sc0 ls0 ws0">Polarity </div><div class="t m0 x4a hec y2f2d ff2 fs43 fc0 sc0 ls0">select</div><div class="t m0 x23 h19 y2cfe ff2 fsa fc0 sc0 ls0 ws0">Window </div><div class="t m0 x23 h13e y2cff ff2 fsa fc0 sc0 ls0 ws3c8">control <span class="ws0 v1">Filter </span></div><div class="t m0 xe9 h19 y2f2e ff2 fsa fc0 sc0 ls0">block</div><div class="t m0 xf3 h19 y2f2f ff2 fsa fc0 sc0 ls0 ws0">Interrupt </div><div class="t m0 x82 h19 y2f30 ff2 fsa fc0 sc0 ls0">control</div><div class="t m0 x127 hec y2f31 ff2 fs43 fc0 sc0 ls0 ws0">divided </div><div class="t m0 x127 hec y2f32 ff2 fs43 fc0 sc0 ls0 ws0">bus </div><div class="t m0 x127 hec y2f33 ff2 fs43 fc0 sc0 ls0">clock</div><div class="t m0 xab hec y2f34 ff2 fs43 fc0 sc0 ls0 ws0">Clock </div><div class="t m0 xab hec y2f35 ff2 fs43 fc0 sc0 ls0">prescaler</div><div class="t m0 xaa hec y2f36 ff2 fs43 fc0 sc0 ls0">CMPO</div><div class="t m0 x109 hec y2f37 ff2 fs43 fc0 sc0 ls0">0x01</div><div class="t m0 x101 hec y2f38 ff2 fs43 fc0 sc0 ls0 ws0">To other SOC functions</div><div class="t m0 x1d hec y2f39 ff2 fs43 fc0 sc0 ls0 ws0">Internal bus</div></div><div class="t m0 xdc h9 y2f3a ff1 fs2 fc0 sc0 ls0 ws0">Figure 29-23. Windowed/Filtered mode</div><div class="t m0 x9 he y2f3b ff1 fs1 fc0 sc0 ls0 ws0">29.8.2<span class="_ _b"> </span>Power modes</div><div class="t m0 x9 h1b y2f3c ff1 fsc fc0 sc0 ls0 ws0">29.8.2.1<span class="_ _b"> </span>Wait mode operation</div><div class="t m0 x9 hf y2f3d ff3 fs5 fc0 sc0 ls0 ws0">During Wait and VLPW modes, the CMP, if enabled, continues to operate normally and</div><div class="t m0 x9 hf y2f3e ff3 fs5 fc0 sc0 ls0 ws0">a CMP interrupt can wake the MCU.</div><div class="t m0 xef h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 29 Comparator (CMP)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>529</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
