Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Aug 25 18:37:04 2024
| Host         : DESKTOP-MEH5DGT running 64-bit major release  (build 9200)
| Command      : report_methodology -file SpaceWire_light_AXI_methodology_drc_routed.rpt -pb SpaceWire_light_AXI_methodology_drc_routed.pb -rpx SpaceWire_light_AXI_methodology_drc_routed.rpx
| Design       : SpaceWire_light_AXI
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 59
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 10         |
| TIMING-7  | Critical Warning | No common node between related clocks          | 10         |
| TIMING-14 | Critical Warning | LUT on the clock tree                          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                   | 1          |
| TIMING-18 | Warning          | Missing input or output delay                  | 36         |
| ULMTCS-1  | Warning          | Control Sets use limits recommend reduction    | 1          |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Din and SPW_Sin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Din and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Sin and SPW_Din are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks SPW_Sin and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks SPW_TX_clk and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_TX_clk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and SPW_Din are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and SPW_Sin are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and SPW_TX_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_TX_clk]
Related violations: <none>

TIMING-6#9 Critical Warning
No common primary clock between related clocks  
The clocks SPW_main_clk and axi_streamin_aclk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks axi_streamin_aclk]
Related violations: <none>

TIMING-6#10 Critical Warning
No common primary clock between related clocks  
The clocks axi_streamin_aclk and SPW_main_clk are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_streamin_aclk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks SPW_Din and SPW_Sin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks SPW_Din and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Din] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks SPW_Sin and SPW_Din are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks SPW_Sin and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_Sin] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks SPW_TX_clk and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_TX_clk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and SPW_Din are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Din]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and SPW_Sin are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_Sin]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and SPW_TX_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks SPW_TX_clk]
Related violations: <none>

TIMING-7#9 Critical Warning
No common node between related clocks  
The clocks SPW_main_clk and axi_streamin_aclk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SPW_main_clk] -to [get_clocks axi_streamin_aclk]
Related violations: <none>

TIMING-7#10 Critical Warning
No common node between related clocks  
The clocks axi_streamin_aclk and SPW_main_clk are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks axi_streamin_aclk] -to [get_clocks SPW_main_clk]
Related violations: <none>

TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT reset_reg[0]_i_3 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell SPW_IF/SYSRSTLOGIC/res_seq[bitshift][8]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) SPW_IF/RECV_INST/res_seq_reg[disccnt][4]/CLR,
SPW_IF/RECV_INST/res_seq_reg[disccnt][5]/CLR,
SPW_IF/RECV_INST/res_seq_reg[disccnt][6]/CLR,
SPW_IF/RECV_INST/res_seq_reg[disccnt][7]/CLR,
SPW_IF/RECV_INST/res_seq_reg[erresc]/CLR,
SPW_IF/RECV_INST/res_seq_reg[errpar]/CLR,
SPW_IF/RECV_INST/res_seq_reg[escaped]/CLR,
SPW_IF/RECV_INST/res_seq_reg[gotfct]/CLR,
SPW_IF/RECV_INST/res_seq_reg[null_seen]/CLR,
SPW_IF/RECV_INST/res_seq_reg[parity]/CLR,
SPW_IF/RECV_INST/res_seq_reg[pendfct][0]/CLR,
SPW_IF/RECV_INST/res_seq_reg[pendfct][1]/CLR,
SPW_IF/RECV_INST/res_seq_reg[rxchar]/CLR,
SPW_IF/RECV_INST/res_seq_reg[rxflag]/CLR,
SPW_IF/RECV_INST/res_seq_reg[tick_out]/CLR (the first 15 of 40 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SPW_rst relative to the rising and/or falling clock edge(s) of SPW_TX_clk, SPW_main_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on axi_register_aresetn relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on axi_register_arvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on axi_register_awvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on axi_register_bready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on axi_register_rready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on axi_register_wvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_aresetn relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[0] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[1] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[2] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[3] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[4] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[5] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[6] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tdata[7] relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on axi_streamin_tvalid relative to the rising and/or falling clock edge(s) of axi_streamin_aclk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on axi_streamout_aresetn relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on axi_streamout_tready relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on SPW_Dout relative to the rising and/or falling clock edge(s) of SPW_TX_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on SPW_Sout relative to the rising and/or falling clock edge(s) of SPW_TX_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on axi_register_arready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on axi_register_awready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on axi_register_bvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on axi_register_rvalid relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on axi_register_wready relative to the rising and/or falling clock edge(s) of axi_register_aclk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on axi_streamin_tready relative to the rising and/or falling clock edge(s) of SPW_main_clk, axi_streamin_aclk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[0] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[1] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[2] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[3] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[4] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[5] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[6] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tdata[7] relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on axi_streamout_tvalid relative to the rising and/or falling clock edge(s) of axi_streamout_aclk.
Related violations: <none>

ULMTCS-1#1 Warning
Control Sets use limits recommend reduction  
This design uses 1053 control sets (vs. available limit of 13300, determined by 1 control set per CLB). This exceeds the control set use guideline of 7.5 percent. This is at a level where reduction is RECOMMENDED (see UG949). Use report_control_sets to get more details.
Related violations: <none>


