{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523413810347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523413810354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 10 22:30:10 2018 " "Processing started: Tue Apr 10 22:30:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523413810354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1523413810354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc Project -c Debug " "Command: quartus_drc Project -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1523413810354 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523413815819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523413815819 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1523413815819 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1523413815819 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Design Assistant" 0 -1 1523413815819 ""}
{ "Info" "ISTA_SDC_FOUND" "Project.sdc " "Reading SDC File: 'Project.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1523413815882 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523413815885 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1523413815885 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1523413815885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Design Assistant" 0 -1 1523413815885 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523413816031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523413816031 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: myPll\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1523413816031 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Design Assistant" 0 -1 1523413816031 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1523413830019 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Reporting threshold:25). Found 1 node(s) related to this rule." { { "Info" "IDRC_RULE_TURNED_OFF_CLK_SPINES" "25 " "The following clocks all contain more than 25 fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." {  } {  } 0 308076 "The following clocks all contain more than %1!d! fanouts. You can either change the following clock signals to global signals, or adjust the reporting threshold in the Design Assistant Settings page." 0 0 "Design Software" 0 -1 1523413835450 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835450 ""}  } {  } 1 308042 "(High) %1!s!. (Reporting threshold:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1523413835450 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 124 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 124 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 24532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " dobranch_M " "Node  \"dobranch_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " always10~0 " "Node  \"always10~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " stall_F~11 " "Node  \"stall_F~11\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 177 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " off_A\[31\] " "Node  \"off_A\[31\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[2\] " "Node  \"alufunc_A\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[3\] " "Node  \"alufunc_A\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " regs~131 " "Node  \"regs~131\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " dmem~36 " "Node  \"dmem~36\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[1\]~DUPLICATE " "Node  \"alufunc_A\[1\]~DUPLICATE\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 30232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[0\] " "Node  \"alufunc_A\[0\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " aluimm_A " "Node  \"aluimm_A\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " wrmem_M " "Node  \"wrmem_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[5\] " "Node  \"aluout_M\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " Selector26~1 " "Node  \"Selector26~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2990 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " alufunc_A\[5\] " "Node  \"alufunc_A\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[10\] " "Node  \"aluout_M\[10\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " Selector21~1 " "Node  \"Selector21~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " selmemout_W " "Node  \"selmemout_W\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " selaluout_W " "Node  \"selaluout_W\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 432 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[11\] " "Node  \"aluout_M\[11\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " Selector20~1 " "Node  \"Selector20~1\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 135 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " dbus\[29\]~109 " "Node  \"dbus\[29\]~109\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " regs~33 " "Node  \"regs~33\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " dbus\[10\]~2 " "Node  \"dbus\[10\]~2\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " dbus\[27\]~107 " "Node  \"dbus\[27\]~107\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " dmem~37 " "Node  \"dmem~37\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " dbus\[25\]~105 " "Node  \"dbus\[25\]~105\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 256 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " altsyncram:dmem_rtl_0\|altsyncram_4pm1:auto_generated\|decode_5la:decode2\|eq_node\[1\]~0 " "Node  \"altsyncram:dmem_rtl_0\|altsyncram_4pm1:auto_generated\|decode_5la:decode2\|eq_node\[1\]~0\"" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/db/decode_5la.tdf" 29 9 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 3389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\] " "Node  \"aluout_M\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835453 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1523413835453 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1523413835453 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 " "Node  \"Pll:myPll\|Pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v" 413 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 24532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " altera_internal_jtag~TCKUTAP " "Node  \"altera_internal_jtag~TCKUTAP\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 10896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_setup_ena\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1001 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 10902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena\"" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 617 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 7644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 15227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~1 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal0~1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 15228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0 " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|Equal1~0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 15226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " dobranch_M " "Node  \"dobranch_M\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 400 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " always10~0 " "Node  \"always10~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 2605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluimm_A " "Node  \"aluimm_A\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 368 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " off_A\[31\] " "Node  \"off_A\[31\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 380 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[5\] " "Node  \"aluout_M\[5\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[2\] " "Node  \"aluout_M\[2\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\"" {  } { { "sld_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd" 1584 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|virtual_ir_scan_reg\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[7\] " "Node  \"aluout_M\[7\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[4\] " "Node  \"aluout_M\[4\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node  \"sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]\"" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 6789 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[14\] " "Node  \"aluout_M\[14\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[12\] " "Node  \"aluout_M\[12\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_enable_delayed\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 10910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[13\] " "Node  \"aluout_M\[13\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[3\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[3\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 10869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[6\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[6\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 10872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[9\] " "Node  \"aluout_M\[9\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[3\] " "Node  \"aluout_M\[3\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " aluout_M\[11\] " "Node  \"aluout_M\[11\]\"" {  } { { "Project.v" "" { Text "C:/Users/alanh/Documents/Github/Project_2/Project_3/Project.v" 412 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[4\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[4\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 10870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_NODES_INFO" " sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[5\] " "Node  \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|buffer_write_address_delayed\[5\]\"" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1322 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alanh/Documents/Github/Project_2/Project_3/" { { 0 { 0 ""} 0 10871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1523413835458 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1523413835458 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1523413835458 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "174 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 174 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1523413835464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "798 " "Peak virtual memory: 798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523413835735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 10 22:30:35 2018 " "Processing ended: Tue Apr 10 22:30:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523413835735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523413835735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523413835735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1523413835735 ""}
