--------------------------------------------------------------------------------
Release 7.1.04i Trace H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/ISE71/bin/nt/trce.exe -ise
f:\pt8612\vhdl\xilinx\sdhd_module_1\SDHD_Module_1.ise -intstyle ise -e 3 -l 3
-s 12 -xml hd_gen_module hd_gen_module.ncd -o hd_gen_module.twr
hd_gen_module.pcf


Design file:              hd_gen_module.ncd
Physical constraint file: hd_gen_module.pcf
Device,speed:             xc4vfx20,-12 (PREVIEW 1.57 2005-08-24, STEPPING level 0)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.

================================================================================
Timing constraint: NET "f1484_i_IBUFG" PERIOD = 6.7 ns HIGH 50%;

 583 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   2.592ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "f1485_i_IBUFG" PERIOD = 6.7 ns HIGH 50%;

 103843 items analyzed, 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   6.680ns.
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock f1484_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    6.680|         |         |         |
f1485_i        |    6.680|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock f1485_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
f1484_i        |    6.680|         |         |         |
f1485_i        |    6.680|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 104426 paths, 0 nets, and 8480 connections

Design statistics:
   Minimum period:   6.680ns (Maximum frequency: 149.701MHz)


Analysis completed Wed Nov 16 14:39:31 2005
--------------------------------------------------------------------------------



Peak Memory Usage: 188 MB
