// Seed: 4219323064
module module_0 (
    input tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wor id_5,
    input supply0 id_6
    , id_29,
    output wire id_7,
    input tri1 id_8,
    output wand id_9,
    input supply1 id_10,
    output tri1 id_11,
    output wor id_12,
    input supply1 id_13,
    input supply0 id_14,
    input tri0 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input wor id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri id_21,
    input supply1 id_22,
    input wor id_23,
    input tri id_24,
    output uwire id_25,
    input tri0 id_26,
    output wand id_27
);
  logic [-1 : 1] id_30 = id_19;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wand id_5,
    input wor id_6,
    input wor id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wire id_11
);
  wire id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_1,
      id_1,
      id_5,
      id_1,
      id_9,
      id_7,
      id_1,
      id_10,
      id_1,
      id_5,
      id_1,
      id_1,
      id_8,
      id_8,
      id_7,
      id_1,
      id_8,
      id_7,
      id_2,
      id_1,
      id_1,
      id_0,
      id_10,
      id_11,
      id_1,
      id_7,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = id_13 == 1'b0 - 1;
  wire id_14;
endmodule
