<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p84" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_84{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_84{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_84{left:220px;bottom:1089px;letter-spacing:0.11px;}
#t4_84{left:704px;bottom:1089px;}
#t5_84{left:453px;bottom:1071px;letter-spacing:-0.16px;}
#t6_84{left:439px;bottom:1054px;letter-spacing:-0.21px;}
#t7_84{left:249px;bottom:1012px;letter-spacing:-0.15px;word-spacing:1.7px;}
#t8_84{left:110px;bottom:961px;letter-spacing:0.12px;}
#t9_84{left:173px;bottom:961px;letter-spacing:0.16px;word-spacing:2.23px;}
#ta_84{left:426px;bottom:961px;letter-spacing:0.14px;}
#tb_84{left:482px;bottom:961px;}
#tc_84{left:110px;bottom:915px;letter-spacing:-0.19px;}
#td_84{left:144px;bottom:915px;letter-spacing:-0.17px;}
#te_84{left:201px;bottom:915px;letter-spacing:-0.16px;word-spacing:0.77px;}
#tf_84{left:740px;bottom:915px;letter-spacing:-0.15px;}
#tg_84{left:770px;bottom:915px;letter-spacing:-0.18px;word-spacing:3.03px;}
#th_84{left:110px;bottom:894px;letter-spacing:-0.17px;word-spacing:0.14px;}
#ti_84{left:313px;bottom:894px;letter-spacing:-0.17px;}
#tj_84{left:370px;bottom:894px;letter-spacing:-0.15px;word-spacing:0.11px;}
#tk_84{left:110px;bottom:874px;letter-spacing:-0.16px;}
#tl_84{left:193px;bottom:874px;letter-spacing:-0.17px;}
#tm_84{left:251px;bottom:874px;letter-spacing:-0.18px;word-spacing:1.33px;}
#tn_84{left:110px;bottom:853px;letter-spacing:-0.26px;}
#to_84{left:110px;bottom:817px;letter-spacing:-0.17px;word-spacing:0.14px;}
#tp_84{left:284px;bottom:817px;letter-spacing:-0.17px;}
#tq_84{left:341px;bottom:817px;letter-spacing:-0.17px;word-spacing:0.37px;}
#tr_84{left:110px;bottom:796px;letter-spacing:-0.18px;word-spacing:2.3px;}
#ts_84{left:676px;bottom:796px;letter-spacing:-0.14px;}
#tt_84{left:704px;bottom:796px;letter-spacing:-0.1px;word-spacing:1.89px;}
#tu_84{left:110px;bottom:776px;letter-spacing:-0.14px;word-spacing:3.25px;}
#tv_84{left:485px;bottom:776px;letter-spacing:-0.13px;word-spacing:3.21px;}
#tw_84{left:681px;bottom:776px;letter-spacing:-0.29px;}
#tx_84{left:746px;bottom:776px;letter-spacing:-0.14px;}
#ty_84{left:794px;bottom:776px;letter-spacing:-0.12px;word-spacing:3.27px;}
#tz_84{left:110px;bottom:755px;letter-spacing:-0.17px;word-spacing:3.38px;}
#t10_84{left:110px;bottom:734px;letter-spacing:-0.14px;word-spacing:1.36px;}
#t11_84{left:242px;bottom:703px;letter-spacing:0.11px;}
#t12_84{left:308px;bottom:703px;letter-spacing:0.11px;}
#t13_84{left:692px;bottom:703px;}
#t14_84{left:237px;bottom:685px;letter-spacing:-0.19px;}
#t15_84{left:424px;bottom:685px;letter-spacing:-0.11px;word-spacing:1.19px;}
#t16_84{left:532px;bottom:685px;letter-spacing:-0.27px;}
#t17_84{left:581px;bottom:685px;}
#t18_84{left:266px;bottom:668px;}
#t19_84{left:471px;bottom:668px;letter-spacing:-0.19px;}
#t1a_84{left:296px;bottom:626px;letter-spacing:-0.13px;word-spacing:1.82px;}
#t1b_84{left:582px;bottom:626px;letter-spacing:-0.18px;}
#t1c_84{left:634px;bottom:626px;}
#t1d_84{left:110px;bottom:562px;letter-spacing:0.12px;}
#t1e_84{left:173px;bottom:562px;letter-spacing:-0.04px;word-spacing:2.64px;}
#t1f_84{left:390px;bottom:562px;letter-spacing:0.14px;}
#t1g_84{left:437px;bottom:562px;letter-spacing:0.13px;word-spacing:2.28px;}
#t1h_84{left:110px;bottom:516px;letter-spacing:-0.19px;}
#t1i_84{left:144px;bottom:516px;letter-spacing:-0.17px;}
#t1j_84{left:194px;bottom:516px;letter-spacing:-0.16px;word-spacing:1.42px;}
#t1k_84{left:740px;bottom:516px;letter-spacing:-0.15px;}
#t1l_84{left:770px;bottom:516px;letter-spacing:-0.18px;word-spacing:3.3px;}
#t1m_84{left:110px;bottom:496px;letter-spacing:-0.17px;word-spacing:1.04px;}
#t1n_84{left:318px;bottom:496px;letter-spacing:-0.17px;}
#t1o_84{left:367px;bottom:496px;letter-spacing:-0.15px;word-spacing:1.01px;}
#t1p_84{left:110px;bottom:475px;letter-spacing:-0.15px;word-spacing:2.85px;}
#t1q_84{left:278px;bottom:475px;letter-spacing:-0.16px;}
#t1r_84{left:363px;bottom:475px;letter-spacing:-0.17px;}
#t1s_84{left:414px;bottom:475px;letter-spacing:-0.21px;word-spacing:3px;}
#t1t_84{left:110px;bottom:454px;letter-spacing:-0.18px;word-spacing:2.69px;}
#t1u_84{left:110px;bottom:433px;letter-spacing:-0.17px;}
#t1v_84{left:159px;bottom:433px;letter-spacing:-0.18px;word-spacing:1.46px;}
#t1w_84{left:110px;bottom:398px;letter-spacing:-0.11px;}
#t1x_84{left:128px;bottom:398px;letter-spacing:-0.17px;}
#t1y_84{left:178px;bottom:398px;letter-spacing:-0.16px;word-spacing:2.68px;}
#t1z_84{left:110px;bottom:377px;letter-spacing:-0.15px;word-spacing:3.38px;}
#t20_84{left:657px;bottom:377px;letter-spacing:-0.18px;}
#t21_84{left:708px;bottom:377px;letter-spacing:-0.19px;word-spacing:3.33px;}
#t22_84{left:110px;bottom:356px;letter-spacing:-0.14px;word-spacing:1.38px;}
#t23_84{left:220px;bottom:325px;letter-spacing:0.11px;}
#t24_84{left:704px;bottom:325px;}
#t25_84{left:450px;bottom:307px;letter-spacing:-0.16px;}
#t26_84{left:439px;bottom:290px;letter-spacing:-0.21px;}
#t27_84{left:307px;bottom:248px;letter-spacing:-0.22px;word-spacing:1.91px;}
#t28_84{left:110px;bottom:209px;letter-spacing:-0.11px;}
#t29_84{left:127px;bottom:209px;letter-spacing:-0.17px;}
#t2a_84{left:176px;bottom:209px;letter-spacing:-0.16px;word-spacing:1.53px;}
#t2b_84{left:110px;bottom:188px;letter-spacing:-0.15px;word-spacing:1.66px;}
#t2c_84{left:306px;bottom:188px;letter-spacing:-0.17px;}
#t2d_84{left:356px;bottom:188px;letter-spacing:-0.14px;word-spacing:1.63px;}
#t2e_84{left:110px;bottom:167px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t2f_84{left:110px;bottom:131px;letter-spacing:-0.11px;}
#t2g_84{left:127px;bottom:131px;letter-spacing:-0.17px;}
#t2h_84{left:177px;bottom:131px;letter-spacing:-0.16px;word-spacing:2.1px;}
#t2i_84{left:110px;bottom:111px;letter-spacing:-0.15px;word-spacing:0.76px;}
#t2j_84{left:534px;bottom:111px;letter-spacing:-0.18px;}
#t2k_84{left:582px;bottom:111px;letter-spacing:-0.16px;word-spacing:0.76px;}

.s1_84{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_84{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_84{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s4_84{font-size:14px;font-family:CMTT9_1gr;color:#000;}
.s5_84{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s6_84{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s7_84{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s8_84{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s9_84{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.sa_84{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.sb_84{font-size:14px;font-family:CMBX9_1fk;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts84" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

@font-face {
	font-family: CMTT9_1gr;
	src: url("fonts/CMTT9_1gr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg84Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg84" style="-webkit-user-select: none;"><object width="935" height="1210" data="84/84.svg" type="image/svg+xml" id="pdf84" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_84" class="t s1_84">70 </span><span id="t2_84" class="t s2_84">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_84" class="t s3_84">SXLEN-1 </span><span id="t4_84" class="t s3_84">0 </span>
<span id="t5_84" class="t s4_84">sepc </span>
<span id="t6_84" class="t s5_84">SXLEN </span>
<span id="t7_84" class="t s1_84">Figure 4.10: Supervisor exception program counter register. </span>
<span id="t8_84" class="t s6_84">4.1.8 </span><span id="t9_84" class="t s6_84">Supervisor Cause Register (</span><span id="ta_84" class="t s7_84">scause</span><span id="tb_84" class="t s6_84">) </span>
<span id="tc_84" class="t s1_84">The </span><span id="td_84" class="t s8_84">scause </span><span id="te_84" class="t s1_84">register is an SXLEN-bit read-write register formatted as shown in Figure </span><span id="tf_84" class="t s9_84">4.11</span><span id="tg_84" class="t s1_84">. When </span>
<span id="th_84" class="t s1_84">a trap is taken into S-mode, </span><span id="ti_84" class="t s8_84">scause </span><span id="tj_84" class="t s1_84">is written with a code indicating the event that caused the trap. </span>
<span id="tk_84" class="t s1_84">Otherwise, </span><span id="tl_84" class="t s8_84">scause </span><span id="tm_84" class="t s1_84">is never written by the implementation, though it may be explicitly written by </span>
<span id="tn_84" class="t s1_84">software. </span>
<span id="to_84" class="t s1_84">The Interrupt bit in the </span><span id="tp_84" class="t s8_84">scause </span><span id="tq_84" class="t s1_84">register is set if the trap was caused by an interrupt. The Exception </span>
<span id="tr_84" class="t s1_84" data-mappings='[[5,"fi"]]'>Code ﬁeld contains a code identifying the last exception or interrupt. Table </span><span id="ts_84" class="t s9_84">4.2 </span><span id="tt_84" class="t s1_84">lists the possible </span>
<span id="tu_84" class="t s1_84">exception codes for the current supervisor ISAs. </span><span id="tv_84" class="t s1_84">The Exception Code is a </span><span id="tw_84" class="t sa_84">WLRL </span><span id="tx_84" class="t s1_84" data-mappings='[[0,"fi"]]'>ﬁeld. </span><span id="ty_84" class="t s1_84">It is </span>
<span id="tz_84" class="t s1_84">required to hold the values 0–31 (i.e., bits 4–0 must be implemented), but otherwise it is only </span>
<span id="t10_84" class="t s1_84">guaranteed to hold supported exception codes. </span>
<span id="t11_84" class="t s3_84">SXLEN-1 </span><span id="t12_84" class="t s3_84">SXLEN-2 </span><span id="t13_84" class="t s3_84">0 </span>
<span id="t14_84" class="t s5_84">Interrupt </span><span id="t15_84" class="t s5_84">Exception Code (</span><span id="t16_84" class="t sb_84">WLRL</span><span id="t17_84" class="t s5_84">) </span>
<span id="t18_84" class="t s5_84">1 </span><span id="t19_84" class="t s5_84">SXLEN-1 </span>
<span id="t1a_84" class="t s1_84">Figure 4.11: Supervisor Cause register </span><span id="t1b_84" class="t s8_84">scause</span><span id="t1c_84" class="t s1_84">. </span>
<span id="t1d_84" class="t s6_84">4.1.9 </span><span id="t1e_84" class="t s6_84">Supervisor Trap Value (</span><span id="t1f_84" class="t s7_84">stval</span><span id="t1g_84" class="t s6_84">) Register </span>
<span id="t1h_84" class="t s1_84">The </span><span id="t1i_84" class="t s8_84">stval </span><span id="t1j_84" class="t s1_84">register is an SXLEN-bit read-write register formatted as shown in Figure </span><span id="t1k_84" class="t s9_84">4.12</span><span id="t1l_84" class="t s1_84">. When </span>
<span id="t1m_84" class="t s1_84">a trap is taken into S-mode, </span><span id="t1n_84" class="t s8_84">stval </span><span id="t1o_84" class="t s1_84" data-mappings='[[31,"fi"]]'>is written with exception-speciﬁc information to assist software </span>
<span id="t1p_84" class="t s1_84">in handling the trap. </span><span id="t1q_84" class="t s1_84">Otherwise, </span><span id="t1r_84" class="t s8_84">stval </span><span id="t1s_84" class="t s1_84">is never written by the implementation, though it may </span>
<span id="t1t_84" class="t s1_84">be explicitly written by software. The hardware platform will specify which exceptions must set </span>
<span id="t1u_84" class="t s8_84">stval </span><span id="t1v_84" class="t s1_84">informatively and which may unconditionally set it to zero. </span>
<span id="t1w_84" class="t s1_84">If </span><span id="t1x_84" class="t s8_84">stval </span><span id="t1y_84" class="t s1_84">is written with a nonzero value when a breakpoint, address-misaligned, access-fault, or </span>
<span id="t1z_84" class="t s1_84">page-fault exception occurs on an instruction fetch, load, or store, then </span><span id="t20_84" class="t s8_84">stval </span><span id="t21_84" class="t s1_84">will contain the </span>
<span id="t22_84" class="t s1_84">faulting virtual address. </span>
<span id="t23_84" class="t s3_84">SXLEN-1 </span><span id="t24_84" class="t s3_84">0 </span>
<span id="t25_84" class="t s4_84">stval </span>
<span id="t26_84" class="t s5_84">SXLEN </span>
<span id="t27_84" class="t s1_84">Figure 4.12: Supervisor Trap Value register. </span>
<span id="t28_84" class="t s1_84">If </span><span id="t29_84" class="t s8_84">stval </span><span id="t2a_84" class="t s1_84">is written with a nonzero value when a misaligned load or store causes an access-fault or </span>
<span id="t2b_84" class="t s1_84">page-fault exception, then </span><span id="t2c_84" class="t s8_84">stval </span><span id="t2d_84" class="t s1_84">will contain the virtual address of the portion of the access that </span>
<span id="t2e_84" class="t s1_84">caused the fault. </span>
<span id="t2f_84" class="t s1_84">If </span><span id="t2g_84" class="t s8_84">stval </span><span id="t2h_84" class="t s1_84">is written with a nonzero value when an instruction access-fault or page-fault exception </span>
<span id="t2i_84" class="t s1_84">occurs on a system with variable-length instructions, then </span><span id="t2j_84" class="t s8_84">stval </span><span id="t2k_84" class="t s1_84">will contain the virtual address of </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
