{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606134304450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606134304460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 17:55:04 2020 " "Processing started: Mon Nov 23 17:55:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606134304460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606134304460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Transmitter -c UART_Transmitter " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Transmitter -c UART_Transmitter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606134304460 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606134304926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606134304926 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Transmitter.v(22) " "Verilog HDL information at UART_Transmitter.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606134314999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Transmitter " "Found entity 1: UART_Transmitter" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606134314999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606134314999 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Transmitter " "Elaborating entity \"UART_Transmitter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606134315034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606134315565 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606134315934 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606134316017 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606134316017 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[0\] " "No output dependent on input pin \"TX_BYTE\[0\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[1\] " "No output dependent on input pin \"TX_BYTE\[1\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[2\] " "No output dependent on input pin \"TX_BYTE\[2\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[3\] " "No output dependent on input pin \"TX_BYTE\[3\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[4\] " "No output dependent on input pin \"TX_BYTE\[4\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[5\] " "No output dependent on input pin \"TX_BYTE\[5\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[6\] " "No output dependent on input pin \"TX_BYTE\[6\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_BYTE\[7\] " "No output dependent on input pin \"TX_BYTE\[7\]\"" {  } { { "UART_Transmitter.v" "" { Text "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/UART_Transmitter.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1606134316072 "|UART_Transmitter|TX_BYTE[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1606134316072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606134316074 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606134316074 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606134316074 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606134316074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell pc/Documents/e-yantra/UART Transmitter/output_files/UART_Transmitter.map.smsg " "Generated suppressed messages file C:/Users/dell pc/Documents/e-yantra/UART Transmitter/output_files/UART_Transmitter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606134316076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4745 " "Peak virtual memory: 4745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606134316096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 17:55:16 2020 " "Processing ended: Mon Nov 23 17:55:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606134316096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606134316096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606134316096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606134316096 ""}
