- type: plain_def
  values:
    - "TEMP0": 32'h0000007f
      "TEMP1":  32'h00001234

- type: enum
  values:
    - "TEMP2"
    - "TEMP3"
    - "TEMP4"

- type: mux
  mux_name: "PC_MUX"
  signals:
    - "PC_MUX_P8"
    - "TEMP5"
    - "TEMP6"

- type: control_bus
  muxes:
    - mux_name: "WRB_REGF_MUX"
      signals:
        - "ALUOUT_SEL"
        - "PC_P_4_SEL"
        - "DATAMEM_SEL"

    - mux_name: "ALU_SRC1_MUX"
      signals:
        - "U_IMM_SEL"
        - "RS1_SEL"

  control_signals:
    - "rs1_active"
    - "rs2_active"
    - "regwrite"
    - "cond_branch"
  
  operation_codes:
    "LUI_CTRL":
      - "rs1_active": 1
        "regwrite": 1
        "WRB_REGF_MUX": "DATAMEM_SEL"

    "AUIPC_CTRL":
      - "rs1_active": 1
        "regwrite": 1
        "cond_branch": 1
        "ALU_SRC1_MUX": "RS1_SEL"



