
*** Running vivado
    with args -log reactionTimer_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source reactionTimer_TOP.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source reactionTimer_TOP.tcl -notrace
Command: synth_design -top reactionTimer_TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 345.359 ; gain = 101.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reactionTimer_TOP' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/reactionTimer_TOP.v:6]
	Parameter IDLE bound to: 2'b00 
	Parameter PREPARATION bound to: 2'b01 
	Parameter TEST bound to: 2'b10 
	Parameter RESULT bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/debouncer.v:5]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clockDivider' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider' (1#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:3]
INFO: [Synth 8-638] synthesizing module 'edgeDetector' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/edgeDetector.v:3]
INFO: [Synth 8-256] done synthesizing module 'edgeDetector' (2#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/edgeDetector.v:3]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/debouncer.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/reactionTimer_TOP.v:63]
INFO: [Synth 8-638] synthesizing module 'result' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/result.v:3]
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized0' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized0' (3#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:3]
INFO: [Synth 8-638] synthesizing module 'sevenSegmentDecoder' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/sevenSegmentDecoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'sevenSegmentDecoder' (4#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/sevenSegmentDecoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'result' (5#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/result.v:3]
INFO: [Synth 8-638] synthesizing module 'countingDown' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/countingDown.v:5]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter COUNTING bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clockDivider__parameterized1' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:3]
	Parameter THRESHOLD bound to: 50000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clockDivider__parameterized1' (5#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:3]
INFO: [Synth 8-256] done synthesizing module 'countingDown' (6#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/countingDown.v:5]
INFO: [Synth 8-638] synthesizing module 'time_Accumulator' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/time_Accumulator.v:5]
	Parameter IDLE bound to: 1'b0 
	Parameter COUNTING bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'time_Accumulator' (7#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/time_Accumulator.v:5]
INFO: [Synth 8-638] synthesizing module 'test' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/test.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter BUSY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'LCG' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/LCG.v:3]
	Parameter multiplier bound to: 1103515245 - type: integer 
	Parameter increment bound to: 12345 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'LCG' (8#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/LCG.v:3]
WARNING: [Synth 8-689] width (1) of port connection 'state' does not match port width (2) of module 'LCG' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/test.v:24]
INFO: [Synth 8-256] done synthesizing module 'test' (9#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/test.v:3]
INFO: [Synth 8-638] synthesizing module 'autoReset' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/autoReset.v:3]
	Parameter THRESHOLD bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'autoReset' (10#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/autoReset.v:3]
INFO: [Synth 8-256] done synthesizing module 'reactionTimer_TOP' (11#1) [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/reactionTimer_TOP.v:6]
WARNING: [Synth 8-3331] design time_Accumulator has unconnected port reactionButton
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.211 ; gain = 153.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 397.211 ; gain = 153.180
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/constrs_1/imports/constrains/Nexyx4_DDR_state_description_constrains.xdc]
Finished Parsing XDC File [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/constrs_1/imports/constrains/Nexyx4_DDR_state_description_constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/constrs_1/imports/constrains/Nexyx4_DDR_state_description_constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reactionTimer_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reactionTimer_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 750.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 750.996 ; gain = 506.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 750.996 ; gain = 506.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 750.996 ; gain = 506.965
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
INFO: [Synth 8-5544] ROM "triggerTest" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element countingDown_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/countingDown.v:24]
INFO: [Synth 8-5544] ROM "rt_d1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rt_d2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rt_d3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rt_d2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rt_d2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rt_d2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seed" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element timeCounter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/test.v:31]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "timeOut" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'risingEdge_reg' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/edgeDetector.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'fallingEdge_reg' [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/edgeDetector.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 750.996 ; gain = 506.965
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 15    
+---Multipliers : 
	                31x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reactionTimer_TOP 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module clockDivider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edgeDetector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clockDivider__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module result 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
Module clockDivider__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module countingDown 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module time_Accumulator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module LCG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                31x32  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module test 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
Module autoReset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "tenSeconds/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/LCG.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/LCG.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/LCG.v:20]
WARNING: [Synth 8-6014] Unused sequential element  was removed. 
WARNING: [Synth 8-6014] Unused sequential element reset_debouncer/DEBOUNCE_CLOCK/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element triggerPre_debouncer/DEBOUNCE_CLOCK/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element reactionButton_debouncer/DEBOUNCE_CLOCK/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element finalResult/CLOCK_1KHZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element countDown/CLOCK_1HZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element countDown/countingDown_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/countingDown.v:24]
WARNING: [Synth 8-6014] Unused sequential element reactionTimer/CLOCK_1KHZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element stateTest/CLOCK_1KHZ/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
WARNING: [Synth 8-6014] Unused sequential element stateTest/timeCounter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/test.v:31]
WARNING: [Synth 8-6014] Unused sequential element tenSeconds/CLOCK_1Hz_generator/counter_reg was removed.  [C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.srcs/sources_1/imports/sources/clockDivider.v:15]
DSP Report: Generating DSP stateTest/randomNumberGenerator/seed1, operation Mode is: A2*B.
DSP Report: register A is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: Generating DSP stateTest/randomNumberGenerator/seed1, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register A is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: Generating DSP stateTest/randomNumberGenerator/seed1, operation Mode is: A2*(B:0x4e6d).
DSP Report: register A is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: Generating DSP stateTest/randomNumberGenerator/seed1, operation Mode is: (PCIN>>17)+(A:0x4e6d)*B2.
DSP Report: register B is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
DSP Report: operator stateTest/randomNumberGenerator/seed1 is absorbed into DSP stateTest/randomNumberGenerator/seed1.
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[13]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[14]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[15]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[16]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[17]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[18]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[19]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[20]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[21]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[22]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[23]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[24]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[25]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[26]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[27]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[28]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[29]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3886] merging instance 'stateTest/tweakRandomNumber_reg[30]' (FDE) to 'stateTest/tweakRandomNumber_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stateTest/tweakRandomNumber_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\countDown/ssdAnode_reg[0] )
INFO: [Synth 8-3886] merging instance 'countDown/ssdAnode_reg[1]' (FDSE) to 'countDown/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'countDown/ssdAnode_reg[2]' (FDSE) to 'countDown/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'countDown/ssdAnode_reg[3]' (FDSE) to 'countDown/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'finalResult/ssdAnode_reg[4]' (FDS) to 'finalResult/ssdAnode_reg[5]'
INFO: [Synth 8-3886] merging instance 'countDown/ssdAnode_reg[4]' (FDSE) to 'countDown/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'finalResult/ssdAnode_reg[5]' (FDS) to 'finalResult/ssdAnode_reg[6]'
INFO: [Synth 8-3886] merging instance 'countDown/ssdAnode_reg[5]' (FDSE) to 'countDown/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'finalResult/ssdAnode_reg[6]' (FDS) to 'finalResult/ssdAnode_reg[7]'
INFO: [Synth 8-3886] merging instance 'countDown/ssdAnode_reg[6]' (FDSE) to 'countDown/ssdAnode_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\finalResult/ssdAnode_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\countDown/ssdAnode_reg[7] )
INFO: [Synth 8-3886] merging instance 'led_reg[0]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[1]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[2]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[3]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[4]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[5]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[6]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[7]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[8]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[9]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[10]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[11]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[12]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[13]' (FDE) to 'led_reg[15]'
INFO: [Synth 8-3886] merging instance 'led_reg[14]' (FDE) to 'led_reg[15]'
WARNING: [Synth 8-3332] Sequential element (reset_debouncer/DEBOUNCE_CLOCK_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (triggerPre_debouncer/DEBOUNCE_CLOCK_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (reactionButton_debouncer/DEBOUNCE_CLOCK_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (finalResult/CLOCK_1KHZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (countDown/CLOCK_1HZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (reactionTimer/CLOCK_1KHZ_EDGE/risingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (reactionTimer/CLOCK_1KHZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/CLOCK_1KHZ_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (tenSeconds/Clock_1Hz_EDGE/fallingEdge_reg) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (reactionTimer/CLOCK_1KHZ_EDGE/pipeline_reg[1]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (reactionTimer/CLOCK_1KHZ_EDGE/pipeline_reg[0]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[18]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[17]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[16]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[15]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[14]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[13]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[12]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[11]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[10]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[9]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[8]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[7]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[6]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[5]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[4]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[3]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[2]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[1]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/randomNumberGenerator/seed_reg[0]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (stateTest/tweakRandomNumber_reg[31]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (finalResult/ssdAnode_reg[7]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (countDown/ssdAnode_reg[7]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (countDown/ssdAnode_reg[0]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (ssdAnode_reg[7]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (ssdAnode_reg[6]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (ssdAnode_reg[5]) is unused and will be removed from module reactionTimer_TOP.
WARNING: [Synth 8-3332] Sequential element (ssdAnode_reg[4]) is unused and will be removed from module reactionTimer_TOP.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 750.996 ; gain = 506.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|reactionTimer_TOP | A2*B                     | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|reactionTimer_TOP | (PCIN>>17)+A2*B          | 16     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|reactionTimer_TOP | A2*(B:0x4e6d)            | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|reactionTimer_TOP | (PCIN>>17)+(A:0x4e6d)*B2 | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 792.621 ; gain = 548.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 803.656 ; gain = 559.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    96|
|3     |DSP48E1   |     2|
|4     |DSP48E1_1 |     1|
|5     |LUT1      |    18|
|6     |LUT2      |    56|
|7     |LUT3      |    19|
|8     |LUT4      |    73|
|9     |LUT5      |    75|
|10    |LUT6      |    64|
|11    |FDRE      |   422|
|12    |FDSE      |    23|
|13    |LDP       |     7|
|14    |IBUF      |     4|
|15    |OBUF      |    32|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------+--------------------------------+------+
|      |Instance                   |Module                          |Cells |
+------+---------------------------+--------------------------------+------+
|1     |top                        |                                |   893|
|2     |  countDown                |countingDown                    |    78|
|3     |    CLOCK_1HZ              |clockDivider__parameterized1_11 |    51|
|4     |    CLOCK_1HZ_EDGE         |edgeDetector_12                 |     6|
|5     |  finalResult              |result                          |    92|
|6     |    CLOCK_1KHZ             |clockDivider__parameterized0_9  |    52|
|7     |    CLOCK_1KHZ_EDGE        |edgeDetector_10                 |     5|
|8     |  reactionButton_debouncer |debouncer                       |    66|
|9     |    DEBOUNCE_CLOCK         |clockDivider_7                  |    51|
|10    |    DEBOUNCE_CLOCK_EDGE    |edgeDetector_8                  |     5|
|11    |  reactionTimer            |time_Accumulator                |    94|
|12    |    CLOCK_1KHZ             |clockDivider__parameterized0_6  |    51|
|13    |  reset_debouncer          |debouncer_0                     |    73|
|14    |    DEBOUNCE_CLOCK         |clockDivider_4                  |    51|
|15    |    DEBOUNCE_CLOCK_EDGE    |edgeDetector_5                  |     5|
|16    |  stateTest                |test                            |   215|
|17    |    CLOCK_1KHZ             |clockDivider__parameterized0    |    51|
|18    |    CLOCK_1KHZ_EDGE        |edgeDetector_3                  |     9|
|19    |    randomNumberGenerator  |LCG                             |    67|
|20    |  tenSeconds               |autoReset                       |   154|
|21    |    CLOCK_1Hz_generator    |clockDivider__parameterized1    |    51|
|22    |    Clock_1Hz_EDGE         |edgeDetector_2                  |     7|
|23    |  triggerPre_debouncer     |debouncer_1                     |    68|
|24    |    DEBOUNCE_CLOCK         |clockDivider                    |    51|
|25    |    DEBOUNCE_CLOCK_EDGE    |edgeDetector                    |     5|
+------+---------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 818.027 ; gain = 220.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:47 . Memory (MB): peak = 818.027 ; gain = 573.996
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LDP => LDPE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 818.027 ; gain = 586.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/Wendy Li/Desktop/FPGA1/project/ENGN3213_Assignment1_u5962182_u5853650/Reaction_Timer_assignment1.runs/synth_1/reactionTimer_TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reactionTimer_TOP_utilization_synth.rpt -pb reactionTimer_TOP_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 818.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Apr 15 22:01:58 2018...
