
Node 2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c54  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000434  20000000  00080c54  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000084  20000434  00081088  00020434  2**2
                  ALLOC
  3 .stack        00000400  200004b8  0008110c  00020434  2**0
                  ALLOC
  4 .heap         00000200  200008b8  0008150c  00020434  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020434  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002045d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00007540  00000000  00000000  000204b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001226  00000000  00000000  000279f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000e76  00000000  00000000  00028c1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000001f8  00000000  00000000  00029a92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000178  00000000  00000000  00029c8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000137ac  00000000  00000000  00029e02  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000052bd  00000000  00000000  0003d5ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000563dc  00000000  00000000  0004286b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000554  00000000  00000000  00098c48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	b8 08 00 20 69 03 08 00 65 03 08 00 65 03 08 00     ... i...e...e...
   80010:	65 03 08 00 65 03 08 00 65 03 08 00 00 00 00 00     e...e...e.......
	...
   8002c:	65 03 08 00 65 03 08 00 00 00 00 00 65 03 08 00     e...e.......e...
   8003c:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   8004c:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   8005c:	65 03 08 00 e9 09 08 00 65 03 08 00 00 00 00 00     e.......e.......
   8006c:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
	...
   80084:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   80094:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800a4:	00 00 00 00 65 03 08 00 65 03 08 00 65 03 08 00     ....e...e...e...
   800b4:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800c4:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800d4:	65 03 08 00 65 03 08 00 65 03 08 00 65 03 08 00     e...e...e...e...
   800e4:	65 03 08 00 65 03 08 00 d9 02 08 00 65 03 08 00     e...e.......e...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000434 	.word	0x20000434
   80110:	00000000 	.word	0x00000000
   80114:	00080c54 	.word	0x00080c54

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	00080c54 	.word	0x00080c54
   80154:	20000438 	.word	0x20000438
   80158:	00080c54 	.word	0x00080c54
   8015c:	00000000 	.word	0x00000000

00080160 <can_init>:
   80160:	b4f0      	push	{r4, r5, r6, r7}
   80162:	1857      	adds	r7, r2, r1
   80164:	2f08      	cmp	r7, #8
   80166:	bfd4      	ite	le
   80168:	2300      	movle	r3, #0
   8016a:	2301      	movgt	r3, #1
   8016c:	2908      	cmp	r1, #8
   8016e:	bf98      	it	ls
   80170:	2a08      	cmpls	r2, #8
   80172:	d85c      	bhi.n	8022e <can_init+0xce>
   80174:	460d      	mov	r5, r1
   80176:	2b00      	cmp	r3, #0
   80178:	d159      	bne.n	8022e <can_init+0xce>
   8017a:	4a2e      	ldr	r2, [pc, #184]	; (80234 <can_init+0xd4>)
   8017c:	6813      	ldr	r3, [r2, #0]
   8017e:	f023 0301 	bic.w	r3, r3, #1
   80182:	6013      	str	r3, [r2, #0]
   80184:	6913      	ldr	r3, [r2, #16]
   80186:	4b2c      	ldr	r3, [pc, #176]	; (80238 <can_init+0xd8>)
   80188:	f44f 7440 	mov.w	r4, #768	; 0x300
   8018c:	645c      	str	r4, [r3, #68]	; 0x44
   8018e:	6f1c      	ldr	r4, [r3, #112]	; 0x70
   80190:	f024 0403 	bic.w	r4, r4, #3
   80194:	671c      	str	r4, [r3, #112]	; 0x70
   80196:	2403      	movs	r4, #3
   80198:	605c      	str	r4, [r3, #4]
   8019a:	665c      	str	r4, [r3, #100]	; 0x64
   8019c:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   801a0:	4c26      	ldr	r4, [pc, #152]	; (8023c <can_init+0xdc>)
   801a2:	f8c3 410c 	str.w	r4, [r3, #268]	; 0x10c
   801a6:	f8d3 4100 	ldr.w	r4, [r3, #256]	; 0x100
   801aa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   801ae:	f8c3 4100 	str.w	r4, [r3, #256]	; 0x100
   801b2:	6150      	str	r0, [r2, #20]
   801b4:	2400      	movs	r4, #0
   801b6:	e019      	b.n	801ec <can_init+0x8c>
   801b8:	481e      	ldr	r0, [pc, #120]	; (80234 <can_init+0xd4>)
   801ba:	f101 0310 	add.w	r3, r1, #16
   801be:	015b      	lsls	r3, r3, #5
   801c0:	18c2      	adds	r2, r0, r3
   801c2:	2600      	movs	r6, #0
   801c4:	6056      	str	r6, [r2, #4]
   801c6:	eb00 1241 	add.w	r2, r0, r1, lsl #5
   801ca:	f04f 5600 	mov.w	r6, #536870912	; 0x20000000
   801ce:	f8c2 6208 	str.w	r6, [r2, #520]	; 0x208
   801d2:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
   801d6:	50c6      	str	r6, [r0, r3]
   801d8:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
   801dc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   801e0:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
   801e4:	2301      	movs	r3, #1
   801e6:	408b      	lsls	r3, r1
   801e8:	431c      	orrs	r4, r3
   801ea:	3101      	adds	r1, #1
   801ec:	42b9      	cmp	r1, r7
   801ee:	dde3      	ble.n	801b8 <can_init+0x58>
   801f0:	2300      	movs	r3, #0
   801f2:	e00d      	b.n	80210 <can_init+0xb0>
   801f4:	490f      	ldr	r1, [pc, #60]	; (80234 <can_init+0xd4>)
   801f6:	eb01 1243 	add.w	r2, r1, r3, lsl #5
   801fa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
   801fe:	f8c2 0208 	str.w	r0, [r2, #520]	; 0x208
   80202:	f103 0210 	add.w	r2, r3, #16
   80206:	0152      	lsls	r2, r2, #5
   80208:	f04f 7040 	mov.w	r0, #50331648	; 0x3000000
   8020c:	5088      	str	r0, [r1, r2]
   8020e:	3301      	adds	r3, #1
   80210:	42ab      	cmp	r3, r5
   80212:	dbef      	blt.n	801f4 <can_init+0x94>
   80214:	4b07      	ldr	r3, [pc, #28]	; (80234 <can_init+0xd4>)
   80216:	605c      	str	r4, [r3, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   80218:	f44f 6100 	mov.w	r1, #2048	; 0x800
   8021c:	4a08      	ldr	r2, [pc, #32]	; (80240 <can_init+0xe0>)
   8021e:	6051      	str	r1, [r2, #4]
   80220:	681a      	ldr	r2, [r3, #0]
   80222:	f042 0201 	orr.w	r2, r2, #1
   80226:	601a      	str	r2, [r3, #0]
   80228:	2000      	movs	r0, #0
   8022a:	bcf0      	pop	{r4, r5, r6, r7}
   8022c:	4770      	bx	lr
   8022e:	2001      	movs	r0, #1
   80230:	e7fb      	b.n	8022a <can_init+0xca>
   80232:	bf00      	nop
   80234:	400b4000 	.word	0x400b4000
   80238:	400e0e00 	.word	0x400e0e00
   8023c:	1000102b 	.word	0x1000102b
   80240:	e000e100 	.word	0xe000e100

00080244 <can_init_def_tx_rx_mb>:
   80244:	b508      	push	{r3, lr}
   80246:	2202      	movs	r2, #2
   80248:	2101      	movs	r1, #1
   8024a:	4b01      	ldr	r3, [pc, #4]	; (80250 <can_init_def_tx_rx_mb+0xc>)
   8024c:	4798      	blx	r3
   8024e:	bd08      	pop	{r3, pc}
   80250:	00080161 	.word	0x00080161

00080254 <can_receive>:
   80254:	014b      	lsls	r3, r1, #5
   80256:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8025a:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   8025e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80262:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   80266:	d033      	beq.n	802d0 <can_receive+0x7c>
   80268:	b470      	push	{r4, r5, r6}
   8026a:	014b      	lsls	r3, r1, #5
   8026c:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   80270:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80274:	f8d3 4214 	ldr.w	r4, [r3, #532]	; 0x214
   80278:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
   8027c:	f8d3 5208 	ldr.w	r5, [r3, #520]	; 0x208
   80280:	f3c5 458a 	ubfx	r5, r5, #18, #11
   80284:	8005      	strh	r5, [r0, #0]
   80286:	f8d3 5210 	ldr.w	r5, [r3, #528]	; 0x210
   8028a:	f3c5 4503 	ubfx	r5, r5, #16, #4
   8028e:	7085      	strb	r5, [r0, #2]
   80290:	2300      	movs	r3, #0
   80292:	e003      	b.n	8029c <can_receive+0x48>
   80294:	18c6      	adds	r6, r0, r3
   80296:	70f2      	strb	r2, [r6, #3]
   80298:	0a12      	lsrs	r2, r2, #8
   8029a:	3301      	adds	r3, #1
   8029c:	42ab      	cmp	r3, r5
   8029e:	da05      	bge.n	802ac <can_receive+0x58>
   802a0:	2b03      	cmp	r3, #3
   802a2:	dcf7      	bgt.n	80294 <can_receive+0x40>
   802a4:	18c6      	adds	r6, r0, r3
   802a6:	70f4      	strb	r4, [r6, #3]
   802a8:	0a24      	lsrs	r4, r4, #8
   802aa:	e7f6      	b.n	8029a <can_receive+0x46>
   802ac:	4b09      	ldr	r3, [pc, #36]	; (802d4 <can_receive+0x80>)
   802ae:	f101 0210 	add.w	r2, r1, #16
   802b2:	0152      	lsls	r2, r2, #5
   802b4:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
   802b8:	5098      	str	r0, [r3, r2]
   802ba:	eb03 1141 	add.w	r1, r3, r1, lsl #5
   802be:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   802c2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   802c6:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
   802ca:	2000      	movs	r0, #0
   802cc:	bc70      	pop	{r4, r5, r6}
   802ce:	4770      	bx	lr
   802d0:	2001      	movs	r0, #1
   802d2:	4770      	bx	lr
   802d4:	400b4000 	.word	0x400b4000

000802d8 <CAN0_Handler>:
   802d8:	b510      	push	{r4, lr}
   802da:	b084      	sub	sp, #16
   802dc:	4b1b      	ldr	r3, [pc, #108]	; (8034c <CAN0_Handler+0x74>)
   802de:	691c      	ldr	r4, [r3, #16]
   802e0:	f014 0f06 	tst.w	r4, #6
   802e4:	d024      	beq.n	80330 <CAN0_Handler+0x58>
   802e6:	f014 0f02 	tst.w	r4, #2
   802ea:	d108      	bne.n	802fe <CAN0_Handler+0x26>
   802ec:	f014 0f04 	tst.w	r4, #4
   802f0:	d015      	beq.n	8031e <CAN0_Handler+0x46>
   802f2:	2102      	movs	r1, #2
   802f4:	a801      	add	r0, sp, #4
   802f6:	4b16      	ldr	r3, [pc, #88]	; (80350 <CAN0_Handler+0x78>)
   802f8:	4798      	blx	r3
   802fa:	2300      	movs	r3, #0
   802fc:	e014      	b.n	80328 <CAN0_Handler+0x50>
   802fe:	2101      	movs	r1, #1
   80300:	a801      	add	r0, sp, #4
   80302:	4b13      	ldr	r3, [pc, #76]	; (80350 <CAN0_Handler+0x78>)
   80304:	4798      	blx	r3
   80306:	2300      	movs	r3, #0
   80308:	e000      	b.n	8030c <CAN0_Handler+0x34>
   8030a:	3301      	adds	r3, #1
   8030c:	f89d 2006 	ldrb.w	r2, [sp, #6]
   80310:	4293      	cmp	r3, r2
   80312:	dbfa      	blt.n	8030a <CAN0_Handler+0x32>
   80314:	f89d 0007 	ldrb.w	r0, [sp, #7]
   80318:	4b0e      	ldr	r3, [pc, #56]	; (80354 <CAN0_Handler+0x7c>)
   8031a:	4798      	blx	r3
   8031c:	e7ed      	b.n	802fa <CAN0_Handler+0x22>
   8031e:	480e      	ldr	r0, [pc, #56]	; (80358 <CAN0_Handler+0x80>)
   80320:	4b0e      	ldr	r3, [pc, #56]	; (8035c <CAN0_Handler+0x84>)
   80322:	4798      	blx	r3
   80324:	e7e9      	b.n	802fa <CAN0_Handler+0x22>
   80326:	3301      	adds	r3, #1
   80328:	f89d 2006 	ldrb.w	r2, [sp, #6]
   8032c:	4293      	cmp	r3, r2
   8032e:	dbfa      	blt.n	80326 <CAN0_Handler+0x4e>
   80330:	f014 0f01 	tst.w	r4, #1
   80334:	d002      	beq.n	8033c <CAN0_Handler+0x64>
   80336:	2201      	movs	r2, #1
   80338:	4b04      	ldr	r3, [pc, #16]	; (8034c <CAN0_Handler+0x74>)
   8033a:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   8033c:	f44f 6200 	mov.w	r2, #2048	; 0x800
   80340:	4b07      	ldr	r3, [pc, #28]	; (80360 <CAN0_Handler+0x88>)
   80342:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
   80346:	b004      	add	sp, #16
   80348:	bd10      	pop	{r4, pc}
   8034a:	bf00      	nop
   8034c:	400b4000 	.word	0x400b4000
   80350:	00080255 	.word	0x00080255
   80354:	00080605 	.word	0x00080605
   80358:	00080bc0 	.word	0x00080bc0
   8035c:	00080939 	.word	0x00080939
   80360:	e000e100 	.word	0xe000e100

00080364 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80364:	e7fe      	b.n	80364 <Dummy_Handler>
	...

00080368 <Reset_Handler>:
{
   80368:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   8036a:	4b11      	ldr	r3, [pc, #68]	; (803b0 <Reset_Handler+0x48>)
   8036c:	4a11      	ldr	r2, [pc, #68]	; (803b4 <Reset_Handler+0x4c>)
   8036e:	429a      	cmp	r2, r3
   80370:	d009      	beq.n	80386 <Reset_Handler+0x1e>
   80372:	4b0f      	ldr	r3, [pc, #60]	; (803b0 <Reset_Handler+0x48>)
   80374:	4a0f      	ldr	r2, [pc, #60]	; (803b4 <Reset_Handler+0x4c>)
   80376:	e003      	b.n	80380 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80378:	6811      	ldr	r1, [r2, #0]
   8037a:	6019      	str	r1, [r3, #0]
   8037c:	3304      	adds	r3, #4
   8037e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   80380:	490d      	ldr	r1, [pc, #52]	; (803b8 <Reset_Handler+0x50>)
   80382:	428b      	cmp	r3, r1
   80384:	d3f8      	bcc.n	80378 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80386:	4b0d      	ldr	r3, [pc, #52]	; (803bc <Reset_Handler+0x54>)
   80388:	e002      	b.n	80390 <Reset_Handler+0x28>
                *pDest++ = 0;
   8038a:	2200      	movs	r2, #0
   8038c:	601a      	str	r2, [r3, #0]
   8038e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   80390:	4a0b      	ldr	r2, [pc, #44]	; (803c0 <Reset_Handler+0x58>)
   80392:	4293      	cmp	r3, r2
   80394:	d3f9      	bcc.n	8038a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80396:	4b0b      	ldr	r3, [pc, #44]	; (803c4 <Reset_Handler+0x5c>)
   80398:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8039c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   803a0:	4a09      	ldr	r2, [pc, #36]	; (803c8 <Reset_Handler+0x60>)
   803a2:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   803a4:	4b09      	ldr	r3, [pc, #36]	; (803cc <Reset_Handler+0x64>)
   803a6:	4798      	blx	r3
        main();
   803a8:	4b09      	ldr	r3, [pc, #36]	; (803d0 <Reset_Handler+0x68>)
   803aa:	4798      	blx	r3
   803ac:	e7fe      	b.n	803ac <Reset_Handler+0x44>
   803ae:	bf00      	nop
   803b0:	20000000 	.word	0x20000000
   803b4:	00080c54 	.word	0x00080c54
   803b8:	20000434 	.word	0x20000434
   803bc:	20000434 	.word	0x20000434
   803c0:	200004b8 	.word	0x200004b8
   803c4:	00080000 	.word	0x00080000
   803c8:	e000ed00 	.word	0xe000ed00
   803cc:	00080a51 	.word	0x00080a51
   803d0:	00080479 	.word	0x00080479

000803d4 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   803d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   803d8:	4a20      	ldr	r2, [pc, #128]	; (8045c <SystemInit+0x88>)
   803da:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   803dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
   803e0:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   803e2:	4b1f      	ldr	r3, [pc, #124]	; (80460 <SystemInit+0x8c>)
   803e4:	6a1b      	ldr	r3, [r3, #32]
   803e6:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   803ea:	d107      	bne.n	803fc <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   803ec:	4a1d      	ldr	r2, [pc, #116]	; (80464 <SystemInit+0x90>)
   803ee:	4b1c      	ldr	r3, [pc, #112]	; (80460 <SystemInit+0x8c>)
   803f0:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   803f2:	4b1b      	ldr	r3, [pc, #108]	; (80460 <SystemInit+0x8c>)
   803f4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   803f6:	f013 0f01 	tst.w	r3, #1
   803fa:	d0fa      	beq.n	803f2 <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   803fc:	4a1a      	ldr	r2, [pc, #104]	; (80468 <SystemInit+0x94>)
   803fe:	4b18      	ldr	r3, [pc, #96]	; (80460 <SystemInit+0x8c>)
   80400:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   80402:	4b17      	ldr	r3, [pc, #92]	; (80460 <SystemInit+0x8c>)
   80404:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80406:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8040a:	d0fa      	beq.n	80402 <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   8040c:	4a14      	ldr	r2, [pc, #80]	; (80460 <SystemInit+0x8c>)
   8040e:	6b13      	ldr	r3, [r2, #48]	; 0x30
   80410:	f023 0303 	bic.w	r3, r3, #3
   80414:	f043 0301 	orr.w	r3, r3, #1
   80418:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   8041a:	4b11      	ldr	r3, [pc, #68]	; (80460 <SystemInit+0x8c>)
   8041c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8041e:	f013 0f08 	tst.w	r3, #8
   80422:	d0fa      	beq.n	8041a <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80424:	4a11      	ldr	r2, [pc, #68]	; (8046c <SystemInit+0x98>)
   80426:	4b0e      	ldr	r3, [pc, #56]	; (80460 <SystemInit+0x8c>)
   80428:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   8042a:	4b0d      	ldr	r3, [pc, #52]	; (80460 <SystemInit+0x8c>)
   8042c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8042e:	f013 0f02 	tst.w	r3, #2
   80432:	d0fa      	beq.n	8042a <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80434:	2211      	movs	r2, #17
   80436:	4b0a      	ldr	r3, [pc, #40]	; (80460 <SystemInit+0x8c>)
   80438:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8043a:	4b09      	ldr	r3, [pc, #36]	; (80460 <SystemInit+0x8c>)
   8043c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8043e:	f013 0f08 	tst.w	r3, #8
   80442:	d0fa      	beq.n	8043a <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80444:	2212      	movs	r2, #18
   80446:	4b06      	ldr	r3, [pc, #24]	; (80460 <SystemInit+0x8c>)
   80448:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   8044a:	4b05      	ldr	r3, [pc, #20]	; (80460 <SystemInit+0x8c>)
   8044c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8044e:	f013 0f08 	tst.w	r3, #8
   80452:	d0fa      	beq.n	8044a <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80454:	4a06      	ldr	r2, [pc, #24]	; (80470 <SystemInit+0x9c>)
   80456:	4b07      	ldr	r3, [pc, #28]	; (80474 <SystemInit+0xa0>)
   80458:	601a      	str	r2, [r3, #0]
   8045a:	4770      	bx	lr
   8045c:	400e0a00 	.word	0x400e0a00
   80460:	400e0600 	.word	0x400e0600
   80464:	00370809 	.word	0x00370809
   80468:	01370809 	.word	0x01370809
   8046c:	200d3f01 	.word	0x200d3f01
   80470:	0501bd00 	.word	0x0501bd00
   80474:	20000000 	.word	0x20000000

00080478 <main>:
#include "timer/timer.h"


#define can_br 0x01141255 
int main(void)
{
   80478:	b508      	push	{r3, lr}
    /* Initialize the SAM system */
    SystemInit();
   8047a:	4b13      	ldr	r3, [pc, #76]	; (804c8 <main+0x50>)
   8047c:	4798      	blx	r3
	configure_uart();
   8047e:	4b13      	ldr	r3, [pc, #76]	; (804cc <main+0x54>)
   80480:	4798      	blx	r3
	can_init_def_tx_rx_mb(can_br);
   80482:	4813      	ldr	r0, [pc, #76]	; (804d0 <main+0x58>)
   80484:	4b13      	ldr	r3, [pc, #76]	; (804d4 <main+0x5c>)
   80486:	4798      	blx	r3
	PWM_init();
   80488:	4b13      	ldr	r3, [pc, #76]	; (804d8 <main+0x60>)
   8048a:	4798      	blx	r3
	ADC_init();
   8048c:	4b13      	ldr	r3, [pc, #76]	; (804dc <main+0x64>)
   8048e:	4798      	blx	r3
	timer_init();
   80490:	4b13      	ldr	r3, [pc, #76]	; (804e0 <main+0x68>)
   80492:	4798      	blx	r3
	
	
	WDT->WDT_MR = WDT_MR_WDDIS; // Disable WDT
   80494:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80498:	4b12      	ldr	r3, [pc, #72]	; (804e4 <main+0x6c>)
   8049a:	605a      	str	r2, [r3, #4]
	
	PIOA->PIO_OER = PIO_OER_P19 | PIO_OER_P20; // Output enable on PA19 and PA20
   8049c:	f5a3 6345 	sub.w	r3, r3, #3152	; 0xc50
   804a0:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
   804a4:	611a      	str	r2, [r3, #16]
	
	PIOA->PIO_SODR = PIO_SODR_P19; // | PIO_SODR_P20; // Set PA19 and PA20 high ( Turn on both leds ) 
   804a6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   804aa:	631a      	str	r2, [r3, #48]	; 0x30
		//PWM_update_dutycycle(7);
		
		//uint32_t goal_val = goal();
		
		
		printf("Hello \n\r");
   804ac:	480e      	ldr	r0, [pc, #56]	; (804e8 <main+0x70>)
   804ae:	4d0f      	ldr	r5, [pc, #60]	; (804ec <main+0x74>)
   804b0:	47a8      	blx	r5
		delay_ms(2000);
   804b2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   804b6:	4c0e      	ldr	r4, [pc, #56]	; (804f0 <main+0x78>)
   804b8:	47a0      	blx	r4
		printf("Heya!!!! \n\r");
   804ba:	480e      	ldr	r0, [pc, #56]	; (804f4 <main+0x7c>)
   804bc:	47a8      	blx	r5
		delay_ms(2000);
   804be:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
   804c2:	47a0      	blx	r4
   804c4:	e7f2      	b.n	804ac <main+0x34>
   804c6:	bf00      	nop
   804c8:	000803d5 	.word	0x000803d5
   804cc:	0008095d 	.word	0x0008095d
   804d0:	01141255 	.word	0x01141255
   804d4:	00080245 	.word	0x00080245
   804d8:	00080539 	.word	0x00080539
   804dc:	000804f9 	.word	0x000804f9
   804e0:	00080621 	.word	0x00080621
   804e4:	400e1a50 	.word	0x400e1a50
   804e8:	00080bec 	.word	0x00080bec
   804ec:	00080939 	.word	0x00080939
   804f0:	00080665 	.word	0x00080665
   804f4:	00080bf8 	.word	0x00080bf8

000804f8 <ADC_init>:
   804f8:	4a0d      	ldr	r2, [pc, #52]	; (80530 <ADC_init+0x38>)
   804fa:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   804fe:	f043 0320 	orr.w	r3, r3, #32
   80502:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
   80506:	f502 6200 	add.w	r2, r2, #2048	; 0x800
   8050a:	6853      	ldr	r3, [r2, #4]
   8050c:	f043 0304 	orr.w	r3, r3, #4
   80510:	6053      	str	r3, [r2, #4]
   80512:	4b08      	ldr	r3, [pc, #32]	; (80534 <ADC_init+0x3c>)
   80514:	691a      	ldr	r2, [r3, #16]
   80516:	f042 0201 	orr.w	r2, r2, #1
   8051a:	611a      	str	r2, [r3, #16]
   8051c:	685a      	ldr	r2, [r3, #4]
   8051e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   80522:	605a      	str	r2, [r3, #4]
   80524:	681a      	ldr	r2, [r3, #0]
   80526:	f042 0202 	orr.w	r2, r2, #2
   8052a:	601a      	str	r2, [r3, #0]
   8052c:	4770      	bx	lr
   8052e:	bf00      	nop
   80530:	400e0600 	.word	0x400e0600
   80534:	400c0000 	.word	0x400c0000

00080538 <PWM_init>:
   80538:	4a21      	ldr	r2, [pc, #132]	; (805c0 <PWM_init+0x88>)
   8053a:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   8053e:	f043 0310 	orr.w	r3, r3, #16
   80542:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
   80546:	4b1f      	ldr	r3, [pc, #124]	; (805c4 <PWM_init+0x8c>)
   80548:	685a      	ldr	r2, [r3, #4]
   8054a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   8054e:	605a      	str	r2, [r3, #4]
   80550:	685a      	ldr	r2, [r3, #4]
   80552:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   80556:	605a      	str	r2, [r3, #4]
   80558:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8055a:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
   8055e:	671a      	str	r2, [r3, #112]	; 0x70
   80560:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80562:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
   80566:	671a      	str	r2, [r3, #112]	; 0x70
   80568:	4a17      	ldr	r2, [pc, #92]	; (805c8 <PWM_init+0x90>)
   8056a:	6813      	ldr	r3, [r2, #0]
   8056c:	f043 0307 	orr.w	r3, r3, #7
   80570:	6013      	str	r3, [r2, #0]
   80572:	3220      	adds	r2, #32
   80574:	6813      	ldr	r3, [r2, #0]
   80576:	f043 0307 	orr.w	r3, r3, #7
   8057a:	6013      	str	r3, [r2, #0]
   8057c:	4b13      	ldr	r3, [pc, #76]	; (805cc <PWM_init+0x94>)
   8057e:	681a      	ldr	r2, [r3, #0]
   80580:	f243 3145 	movw	r1, #13125	; 0x3345
   80584:	430a      	orrs	r2, r1
   80586:	601a      	str	r2, [r3, #0]
   80588:	4a11      	ldr	r2, [pc, #68]	; (805d0 <PWM_init+0x98>)
   8058a:	6813      	ldr	r3, [r2, #0]
   8058c:	430b      	orrs	r3, r1
   8058e:	6013      	str	r3, [r2, #0]
   80590:	3a28      	subs	r2, #40	; 0x28
   80592:	6813      	ldr	r3, [r2, #0]
   80594:	f443 5343 	orr.w	r3, r3, #12480	; 0x30c0
   80598:	f043 0335 	orr.w	r3, r3, #53	; 0x35
   8059c:	6013      	str	r3, [r2, #0]
   8059e:	3220      	adds	r2, #32
   805a0:	6813      	ldr	r3, [r2, #0]
   805a2:	f443 5337 	orr.w	r3, r3, #11712	; 0x2dc0
   805a6:	f043 0322 	orr.w	r3, r3, #34	; 0x22
   805aa:	6013      	str	r3, [r2, #0]
   805ac:	4b09      	ldr	r3, [pc, #36]	; (805d4 <PWM_init+0x9c>)
   805ae:	685a      	ldr	r2, [r3, #4]
   805b0:	f042 0220 	orr.w	r2, r2, #32
   805b4:	605a      	str	r2, [r3, #4]
   805b6:	685a      	ldr	r2, [r3, #4]
   805b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   805bc:	605a      	str	r2, [r3, #4]
   805be:	4770      	bx	lr
   805c0:	400e0600 	.word	0x400e0600
   805c4:	400e1200 	.word	0x400e1200
   805c8:	400942a0 	.word	0x400942a0
   805cc:	400942ac 	.word	0x400942ac
   805d0:	400942cc 	.word	0x400942cc
   805d4:	40094000 	.word	0x40094000

000805d8 <PWM_update_dutycycle>:
   805d8:	4b07      	ldr	r3, [pc, #28]	; (805f8 <PWM_update_dutycycle+0x20>)
   805da:	fb03 f000 	mul.w	r0, r3, r0
   805de:	f500 10a0 	add.w	r0, r0, #1310720	; 0x140000
   805e2:	f500 60d2 	add.w	r0, r0, #1680	; 0x690
   805e6:	4b05      	ldr	r3, [pc, #20]	; (805fc <PWM_update_dutycycle+0x24>)
   805e8:	fba3 3000 	umull	r3, r0, r3, r0
   805ec:	0940      	lsrs	r0, r0, #5
   805ee:	4b04      	ldr	r3, [pc, #16]	; (80600 <PWM_update_dutycycle+0x28>)
   805f0:	6018      	str	r0, [r3, #0]
   805f2:	3320      	adds	r3, #32
   805f4:	6018      	str	r0, [r3, #0]
   805f6:	4770      	bx	lr
   805f8:	ffffccbc 	.word	0xffffccbc
   805fc:	51eb851f 	.word	0x51eb851f
   80600:	400942a8 	.word	0x400942a8

00080604 <set_servo_posistion>:
   80604:	b508      	push	{r3, lr}
   80606:	4b04      	ldr	r3, [pc, #16]	; (80618 <set_servo_posistion+0x14>)
   80608:	fba3 3000 	umull	r3, r0, r3, r0
   8060c:	0900      	lsrs	r0, r0, #4
   8060e:	3005      	adds	r0, #5
   80610:	4b02      	ldr	r3, [pc, #8]	; (8061c <set_servo_posistion+0x18>)
   80612:	4798      	blx	r3
   80614:	bd08      	pop	{r3, pc}
   80616:	bf00      	nop
   80618:	cccccccd 	.word	0xcccccccd
   8061c:	000805d9 	.word	0x000805d9

00080620 <timer_init>:

void timer_init( void ){	
	// Enable clock for TC0 in MPC

	
	PMC->PMC_PCR |= PMC_PCR_DIV_PERIPH_DIV_MCK | PMC_PCR_EN;
   80620:	4b0e      	ldr	r3, [pc, #56]	; (8065c <timer_init+0x3c>)
   80622:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
   80626:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
   8062a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCER0 |= PMC_PCER0_PID27;
   8062e:	691a      	ldr	r2, [r3, #16]
   80630:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
   80634:	611a      	str	r2, [r3, #16]
	
	REG_TC0_CMR0 |= TC_CMR_WAVE;
   80636:	f5a3 23c0 	sub.w	r3, r3, #393216	; 0x60000
   8063a:	f2a3 53fc 	subw	r3, r3, #1532	; 0x5fc
   8063e:	681a      	ldr	r2, [r3, #0]
   80640:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
   80644:	601a      	str	r2, [r3, #0]
	REG_TC0_CMR0 |= TC_CMR_CPCSTOP;
   80646:	681a      	ldr	r2, [r3, #0]
   80648:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8064c:	601a      	str	r2, [r3, #0]
	REG_TC0_CCR0 |= TC_CCR_CLKEN;
   8064e:	4a04      	ldr	r2, [pc, #16]	; (80660 <timer_init+0x40>)
   80650:	6813      	ldr	r3, [r2, #0]
   80652:	f043 0301 	orr.w	r3, r3, #1
   80656:	6013      	str	r3, [r2, #0]
   80658:	4770      	bx	lr
   8065a:	bf00      	nop
   8065c:	400e0600 	.word	0x400e0600
   80660:	40080000 	.word	0x40080000

00080664 <delay_ms>:

}

void delay_ms( int delay ){

	REG_TC0_CMR0 |= TC_CMR_TCCLKS_TIMER_CLOCK3;
   80664:	4a0c      	ldr	r2, [pc, #48]	; (80698 <delay_ms+0x34>)
   80666:	6813      	ldr	r3, [r2, #0]
   80668:	f043 0302 	orr.w	r3, r3, #2
   8066c:	6013      	str	r3, [r2, #0]
	REG_TC0_RC0 = 2625;
   8066e:	f640 2241 	movw	r2, #2625	; 0xa41
   80672:	4b0a      	ldr	r3, [pc, #40]	; (8069c <delay_ms+0x38>)
   80674:	601a      	str	r2, [r3, #0]

	for (int i = 0; i < delay; i++){
   80676:	2200      	movs	r2, #0
   80678:	e00a      	b.n	80690 <delay_ms+0x2c>
		// Start the clock
		REG_TC0_CCR0 |= TC_CCR_SWTRG;
   8067a:	4909      	ldr	r1, [pc, #36]	; (806a0 <delay_ms+0x3c>)
   8067c:	680b      	ldr	r3, [r1, #0]
   8067e:	f043 0304 	orr.w	r3, r3, #4
   80682:	600b      	str	r3, [r1, #0]
		while (!(REG_TC0_SR0 & TC_SR_CPCS));
   80684:	4b07      	ldr	r3, [pc, #28]	; (806a4 <delay_ms+0x40>)
   80686:	681b      	ldr	r3, [r3, #0]
   80688:	f013 0f10 	tst.w	r3, #16
   8068c:	d0fa      	beq.n	80684 <delay_ms+0x20>
	for (int i = 0; i < delay; i++){
   8068e:	3201      	adds	r2, #1
   80690:	4282      	cmp	r2, r0
   80692:	dbf2      	blt.n	8067a <delay_ms+0x16>
	}
}
   80694:	4770      	bx	lr
   80696:	bf00      	nop
   80698:	40080004 	.word	0x40080004
   8069c:	4008001c 	.word	0x4008001c
   806a0:	40080000 	.word	0x40080000
   806a4:	40080020 	.word	0x40080020

000806a8 <printchar>:
#include "uart.h"


//insert function to print to here
static void printchar(char **str, int c)
{
   806a8:	b508      	push	{r3, lr}
	(void) uart_putchar(c);  //Send characters to uart
   806aa:	b2c8      	uxtb	r0, r1
   806ac:	4b01      	ldr	r3, [pc, #4]	; (806b4 <printchar+0xc>)
   806ae:	4798      	blx	r3
   806b0:	bd08      	pop	{r3, pc}
   806b2:	bf00      	nop
   806b4:	000809c5 	.word	0x000809c5

000806b8 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
   806b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   806bc:	4607      	mov	r7, r0
   806be:	460e      	mov	r6, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
   806c0:	1e15      	subs	r5, r2, #0
   806c2:	dd02      	ble.n	806ca <prints+0x12>
   806c4:	460a      	mov	r2, r1
   806c6:	2100      	movs	r1, #0
   806c8:	e004      	b.n	806d4 <prints+0x1c>
	register int pc = 0, padchar = ' ';
   806ca:	f04f 0820 	mov.w	r8, #32
   806ce:	e00e      	b.n	806ee <prints+0x36>
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
   806d0:	3101      	adds	r1, #1
   806d2:	3201      	adds	r2, #1
   806d4:	7810      	ldrb	r0, [r2, #0]
   806d6:	2800      	cmp	r0, #0
   806d8:	d1fa      	bne.n	806d0 <prints+0x18>
		if (len >= width) width = 0;
   806da:	42a9      	cmp	r1, r5
   806dc:	da01      	bge.n	806e2 <prints+0x2a>
		else width -= len;
   806de:	1a6d      	subs	r5, r5, r1
   806e0:	e000      	b.n	806e4 <prints+0x2c>
		if (len >= width) width = 0;
   806e2:	2500      	movs	r5, #0
		if (pad & PAD_ZERO) padchar = '0';
   806e4:	f013 0f02 	tst.w	r3, #2
   806e8:	d106      	bne.n	806f8 <prints+0x40>
	register int pc = 0, padchar = ' ';
   806ea:	f04f 0820 	mov.w	r8, #32
	}
	if (!(pad & PAD_RIGHT)) {
   806ee:	f013 0401 	ands.w	r4, r3, #1
   806f2:	d00a      	beq.n	8070a <prints+0x52>
	register int pc = 0, padchar = ' ';
   806f4:	2400      	movs	r4, #0
   806f6:	e010      	b.n	8071a <prints+0x62>
		if (pad & PAD_ZERO) padchar = '0';
   806f8:	f04f 0830 	mov.w	r8, #48	; 0x30
   806fc:	e7f7      	b.n	806ee <prints+0x36>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
   806fe:	4641      	mov	r1, r8
   80700:	4638      	mov	r0, r7
   80702:	4b0d      	ldr	r3, [pc, #52]	; (80738 <prints+0x80>)
   80704:	4798      	blx	r3
			++pc;
   80706:	3401      	adds	r4, #1
		for ( ; width > 0; --width) {
   80708:	3d01      	subs	r5, #1
   8070a:	2d00      	cmp	r5, #0
   8070c:	dcf7      	bgt.n	806fe <prints+0x46>
   8070e:	e004      	b.n	8071a <prints+0x62>
		}
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
   80710:	4638      	mov	r0, r7
   80712:	4b09      	ldr	r3, [pc, #36]	; (80738 <prints+0x80>)
   80714:	4798      	blx	r3
		++pc;
   80716:	3401      	adds	r4, #1
	for ( ; *string ; ++string) {
   80718:	3601      	adds	r6, #1
   8071a:	7831      	ldrb	r1, [r6, #0]
   8071c:	2900      	cmp	r1, #0
   8071e:	d1f7      	bne.n	80710 <prints+0x58>
   80720:	e005      	b.n	8072e <prints+0x76>
	}
	for ( ; width > 0; --width) {
		printchar (out, padchar);
   80722:	4641      	mov	r1, r8
   80724:	4638      	mov	r0, r7
   80726:	4b04      	ldr	r3, [pc, #16]	; (80738 <prints+0x80>)
   80728:	4798      	blx	r3
		++pc;
   8072a:	3401      	adds	r4, #1
	for ( ; width > 0; --width) {
   8072c:	3d01      	subs	r5, #1
   8072e:	2d00      	cmp	r5, #0
   80730:	dcf7      	bgt.n	80722 <prints+0x6a>
	}

	return pc;
}
   80732:	4620      	mov	r0, r4
   80734:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80738:	000806a9 	.word	0x000806a9

0008073c <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
   8073c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8073e:	b085      	sub	sp, #20
   80740:	4607      	mov	r7, r0
   80742:	980c      	ldr	r0, [sp, #48]	; 0x30
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;

	if (i == 0) {
   80744:	b151      	cbz	r1, 8075c <printi+0x20>
   80746:	461e      	mov	r6, r3
   80748:	460c      	mov	r4, r1
		print_buf[0] = '0';
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
   8074a:	b113      	cbz	r3, 80752 <printi+0x16>
   8074c:	2a0a      	cmp	r2, #10
   8074e:	d012      	beq.n	80776 <printi+0x3a>
	register int t, neg = 0, pc = 0;
   80750:	2600      	movs	r6, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
   80752:	ad04      	add	r5, sp, #16
   80754:	2300      	movs	r3, #0
   80756:	f805 3d01 	strb.w	r3, [r5, #-1]!

	while (u) {
   8075a:	e018      	b.n	8078e <printi+0x52>
		print_buf[0] = '0';
   8075c:	2330      	movs	r3, #48	; 0x30
   8075e:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
   80762:	2300      	movs	r3, #0
   80764:	f88d 3005 	strb.w	r3, [sp, #5]
		return prints (out, print_buf, width, pad);
   80768:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   8076a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   8076c:	a901      	add	r1, sp, #4
   8076e:	4638      	mov	r0, r7
   80770:	4c1b      	ldr	r4, [pc, #108]	; (807e0 <printi+0xa4>)
   80772:	47a0      	blx	r4
   80774:	e029      	b.n	807ca <printi+0x8e>
	if (sg && b == 10 && i < 0) {
   80776:	2900      	cmp	r1, #0
   80778:	db01      	blt.n	8077e <printi+0x42>
	register int t, neg = 0, pc = 0;
   8077a:	2600      	movs	r6, #0
   8077c:	e7e9      	b.n	80752 <printi+0x16>
		u = -i;
   8077e:	424c      	negs	r4, r1
		neg = 1;
   80780:	2601      	movs	r6, #1
   80782:	e7e6      	b.n	80752 <printi+0x16>
		t = u % b;
		if( t >= 10 )
			t += letbase - '0' - 10;
		*--s = t + '0';
   80784:	3330      	adds	r3, #48	; 0x30
   80786:	f805 3d01 	strb.w	r3, [r5, #-1]!
		u /= b;
   8078a:	fbb4 f4f2 	udiv	r4, r4, r2
	while (u) {
   8078e:	b14c      	cbz	r4, 807a4 <printi+0x68>
		t = u % b;
   80790:	fbb4 f3f2 	udiv	r3, r4, r2
   80794:	fb02 4313 	mls	r3, r2, r3, r4
		if( t >= 10 )
   80798:	2b09      	cmp	r3, #9
   8079a:	ddf3      	ble.n	80784 <printi+0x48>
			t += letbase - '0' - 10;
   8079c:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
   807a0:	440b      	add	r3, r1
   807a2:	e7ef      	b.n	80784 <printi+0x48>
	}

	if (neg) {
   807a4:	b156      	cbz	r6, 807bc <printi+0x80>
		if( width && (pad & PAD_ZERO) ) {
   807a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   807a8:	b11b      	cbz	r3, 807b2 <printi+0x76>
   807aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   807ac:	f013 0f02 	tst.w	r3, #2
   807b0:	d10d      	bne.n	807ce <printi+0x92>
			printchar (out, '-');
			++pc;
			--width;
		}
		else {
			*--s = '-';
   807b2:	232d      	movs	r3, #45	; 0x2d
   807b4:	f805 3c01 	strb.w	r3, [r5, #-1]
   807b8:	3d01      	subs	r5, #1
	register int t, neg = 0, pc = 0;
   807ba:	2600      	movs	r6, #0
		}
	}

	return pc + prints (out, s, width, pad);
   807bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   807be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   807c0:	4629      	mov	r1, r5
   807c2:	4638      	mov	r0, r7
   807c4:	4c06      	ldr	r4, [pc, #24]	; (807e0 <printi+0xa4>)
   807c6:	47a0      	blx	r4
   807c8:	4430      	add	r0, r6
}
   807ca:	b005      	add	sp, #20
   807cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
			printchar (out, '-');
   807ce:	212d      	movs	r1, #45	; 0x2d
   807d0:	4638      	mov	r0, r7
   807d2:	4b04      	ldr	r3, [pc, #16]	; (807e4 <printi+0xa8>)
   807d4:	4798      	blx	r3
			--width;
   807d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   807d8:	3b01      	subs	r3, #1
   807da:	930a      	str	r3, [sp, #40]	; 0x28
   807dc:	e7ee      	b.n	807bc <printi+0x80>
   807de:	bf00      	nop
   807e0:	000806b9 	.word	0x000806b9
   807e4:	000806a9 	.word	0x000806a9

000807e8 <print>:

static int print( char **out, const char *format, va_list args )
{
   807e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   807ea:	b089      	sub	sp, #36	; 0x24
   807ec:	4606      	mov	r6, r0
   807ee:	460c      	mov	r4, r1
   807f0:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
   807f2:	2500      	movs	r5, #0
	char scr[2];

	for (; *format != 0; ++format) {
   807f4:	e081      	b.n	808fa <print+0x112>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
   807f6:	1ca2      	adds	r2, r4, #2
				pad = PAD_RIGHT;
   807f8:	2301      	movs	r3, #1
   807fa:	e08b      	b.n	80914 <print+0x12c>
			}
			while (*format == '0') {
				++format;
   807fc:	3401      	adds	r4, #1
				pad |= PAD_ZERO;
   807fe:	f043 0302 	orr.w	r3, r3, #2
			while (*format == '0') {
   80802:	7822      	ldrb	r2, [r4, #0]
   80804:	2a30      	cmp	r2, #48	; 0x30
   80806:	d0f9      	beq.n	807fc <print+0x14>
   80808:	2200      	movs	r2, #0
   8080a:	e006      	b.n	8081a <print+0x32>
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
   8080c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   80810:	0050      	lsls	r0, r2, #1
				width += *format - '0';
   80812:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
   80816:	4402      	add	r2, r0
			for ( ; *format >= '0' && *format <= '9'; ++format) {
   80818:	3401      	adds	r4, #1
   8081a:	7821      	ldrb	r1, [r4, #0]
   8081c:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
   80820:	b2c0      	uxtb	r0, r0
   80822:	2809      	cmp	r0, #9
   80824:	d9f2      	bls.n	8080c <print+0x24>
			}
			if( *format == 's' ) {
   80826:	2973      	cmp	r1, #115	; 0x73
   80828:	d018      	beq.n	8085c <print+0x74>
				register char *s = (char *)va_arg( args, int );
				pc += prints (out, s?s:"(null)", width, pad);
				continue;
			}
			if( *format == 'd' ) {
   8082a:	2964      	cmp	r1, #100	; 0x64
   8082c:	d022      	beq.n	80874 <print+0x8c>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
				continue;
			}
			if( *format == 'x' ) {
   8082e:	2978      	cmp	r1, #120	; 0x78
   80830:	d02f      	beq.n	80892 <print+0xaa>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'X' ) {
   80832:	2958      	cmp	r1, #88	; 0x58
   80834:	d03c      	beq.n	808b0 <print+0xc8>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
				continue;
			}
			if( *format == 'u' ) {
   80836:	2975      	cmp	r1, #117	; 0x75
   80838:	d049      	beq.n	808ce <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
				continue;
			}
			if( *format == 'c' ) {
   8083a:	2963      	cmp	r1, #99	; 0x63
   8083c:	d15c      	bne.n	808f8 <print+0x110>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
   8083e:	9905      	ldr	r1, [sp, #20]
   80840:	1d08      	adds	r0, r1, #4
   80842:	9005      	str	r0, [sp, #20]
   80844:	7809      	ldrb	r1, [r1, #0]
   80846:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
   8084a:	2100      	movs	r1, #0
   8084c:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
   80850:	a907      	add	r1, sp, #28
   80852:	4630      	mov	r0, r6
   80854:	4f34      	ldr	r7, [pc, #208]	; (80928 <print+0x140>)
   80856:	47b8      	blx	r7
   80858:	4405      	add	r5, r0
				continue;
   8085a:	e04d      	b.n	808f8 <print+0x110>
				register char *s = (char *)va_arg( args, int );
   8085c:	9905      	ldr	r1, [sp, #20]
   8085e:	1d08      	adds	r0, r1, #4
   80860:	9005      	str	r0, [sp, #20]
   80862:	6809      	ldr	r1, [r1, #0]
				pc += prints (out, s?s:"(null)", width, pad);
   80864:	b121      	cbz	r1, 80870 <print+0x88>
   80866:	4630      	mov	r0, r6
   80868:	4f2f      	ldr	r7, [pc, #188]	; (80928 <print+0x140>)
   8086a:	47b8      	blx	r7
   8086c:	4405      	add	r5, r0
				continue;
   8086e:	e043      	b.n	808f8 <print+0x110>
				pc += prints (out, s?s:"(null)", width, pad);
   80870:	492e      	ldr	r1, [pc, #184]	; (8092c <print+0x144>)
   80872:	e7f8      	b.n	80866 <print+0x7e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
   80874:	9905      	ldr	r1, [sp, #20]
   80876:	1d08      	adds	r0, r1, #4
   80878:	9005      	str	r0, [sp, #20]
   8087a:	6809      	ldr	r1, [r1, #0]
   8087c:	2061      	movs	r0, #97	; 0x61
   8087e:	9002      	str	r0, [sp, #8]
   80880:	9301      	str	r3, [sp, #4]
   80882:	9200      	str	r2, [sp, #0]
   80884:	2301      	movs	r3, #1
   80886:	220a      	movs	r2, #10
   80888:	4630      	mov	r0, r6
   8088a:	4f29      	ldr	r7, [pc, #164]	; (80930 <print+0x148>)
   8088c:	47b8      	blx	r7
   8088e:	4405      	add	r5, r0
				continue;
   80890:	e032      	b.n	808f8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
   80892:	9905      	ldr	r1, [sp, #20]
   80894:	1d08      	adds	r0, r1, #4
   80896:	9005      	str	r0, [sp, #20]
   80898:	6809      	ldr	r1, [r1, #0]
   8089a:	2061      	movs	r0, #97	; 0x61
   8089c:	9002      	str	r0, [sp, #8]
   8089e:	9301      	str	r3, [sp, #4]
   808a0:	9200      	str	r2, [sp, #0]
   808a2:	2300      	movs	r3, #0
   808a4:	2210      	movs	r2, #16
   808a6:	4630      	mov	r0, r6
   808a8:	4f21      	ldr	r7, [pc, #132]	; (80930 <print+0x148>)
   808aa:	47b8      	blx	r7
   808ac:	4405      	add	r5, r0
				continue;
   808ae:	e023      	b.n	808f8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
   808b0:	9905      	ldr	r1, [sp, #20]
   808b2:	1d08      	adds	r0, r1, #4
   808b4:	9005      	str	r0, [sp, #20]
   808b6:	6809      	ldr	r1, [r1, #0]
   808b8:	2041      	movs	r0, #65	; 0x41
   808ba:	9002      	str	r0, [sp, #8]
   808bc:	9301      	str	r3, [sp, #4]
   808be:	9200      	str	r2, [sp, #0]
   808c0:	2300      	movs	r3, #0
   808c2:	2210      	movs	r2, #16
   808c4:	4630      	mov	r0, r6
   808c6:	4f1a      	ldr	r7, [pc, #104]	; (80930 <print+0x148>)
   808c8:	47b8      	blx	r7
   808ca:	4405      	add	r5, r0
				continue;
   808cc:	e014      	b.n	808f8 <print+0x110>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
   808ce:	9905      	ldr	r1, [sp, #20]
   808d0:	1d08      	adds	r0, r1, #4
   808d2:	9005      	str	r0, [sp, #20]
   808d4:	6809      	ldr	r1, [r1, #0]
   808d6:	2061      	movs	r0, #97	; 0x61
   808d8:	9002      	str	r0, [sp, #8]
   808da:	9301      	str	r3, [sp, #4]
   808dc:	9200      	str	r2, [sp, #0]
   808de:	2300      	movs	r3, #0
   808e0:	220a      	movs	r2, #10
   808e2:	4630      	mov	r0, r6
   808e4:	4f12      	ldr	r7, [pc, #72]	; (80930 <print+0x148>)
   808e6:	47b8      	blx	r7
   808e8:	4405      	add	r5, r0
				continue;
   808ea:	e005      	b.n	808f8 <print+0x110>
			++format;
   808ec:	4614      	mov	r4, r2
			}
		}
		else {
		out:
			printchar (out, *format);
   808ee:	7821      	ldrb	r1, [r4, #0]
   808f0:	4630      	mov	r0, r6
   808f2:	4b10      	ldr	r3, [pc, #64]	; (80934 <print+0x14c>)
   808f4:	4798      	blx	r3
			++pc;
   808f6:	3501      	adds	r5, #1
	for (; *format != 0; ++format) {
   808f8:	3401      	adds	r4, #1
   808fa:	7823      	ldrb	r3, [r4, #0]
   808fc:	b163      	cbz	r3, 80918 <print+0x130>
		if (*format == '%') {
   808fe:	2b25      	cmp	r3, #37	; 0x25
   80900:	d1f5      	bne.n	808ee <print+0x106>
			++format;
   80902:	1c62      	adds	r2, r4, #1
			if (*format == '\0') break;
   80904:	7863      	ldrb	r3, [r4, #1]
   80906:	b13b      	cbz	r3, 80918 <print+0x130>
			if (*format == '%') goto out;
   80908:	2b25      	cmp	r3, #37	; 0x25
   8090a:	d0ef      	beq.n	808ec <print+0x104>
			if (*format == '-') {
   8090c:	2b2d      	cmp	r3, #45	; 0x2d
   8090e:	f43f af72 	beq.w	807f6 <print+0xe>
			width = pad = 0;
   80912:	2300      	movs	r3, #0
   80914:	4614      	mov	r4, r2
   80916:	e774      	b.n	80802 <print+0x1a>
		}
	}
	if (out) **out = '\0';
   80918:	b116      	cbz	r6, 80920 <print+0x138>
   8091a:	6833      	ldr	r3, [r6, #0]
   8091c:	2200      	movs	r2, #0
   8091e:	701a      	strb	r2, [r3, #0]
	va_end( args );
	return pc;
}
   80920:	4628      	mov	r0, r5
   80922:	b009      	add	sp, #36	; 0x24
   80924:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80926:	bf00      	nop
   80928:	000806b9 	.word	0x000806b9
   8092c:	00080c04 	.word	0x00080c04
   80930:	0008073d 	.word	0x0008073d
   80934:	000806a9 	.word	0x000806a9

00080938 <printf>:

int printf(const char *format, ...)
{
   80938:	b40f      	push	{r0, r1, r2, r3}
   8093a:	b500      	push	{lr}
   8093c:	b083      	sub	sp, #12
   8093e:	aa04      	add	r2, sp, #16
   80940:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
   80944:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
   80946:	2000      	movs	r0, #0
   80948:	4b03      	ldr	r3, [pc, #12]	; (80958 <printf+0x20>)
   8094a:	4798      	blx	r3
}
   8094c:	b003      	add	sp, #12
   8094e:	f85d eb04 	ldr.w	lr, [sp], #4
   80952:	b004      	add	sp, #16
   80954:	4770      	bx	lr
   80956:	bf00      	nop
   80958:	000807e9 	.word	0x000807e9

0008095c <configure_uart>:
	uint32_t ul_sr;

/*
Initialize UART ring buffer as empty
*/
rx_buffer.head=0;
   8095c:	4b16      	ldr	r3, [pc, #88]	; (809b8 <configure_uart+0x5c>)
   8095e:	2200      	movs	r2, #0
   80960:	701a      	strb	r2, [r3, #0]
rx_buffer.tail=0;
   80962:	705a      	strb	r2, [r3, #1]
/*
Initialize UART communication
*/
	// Pin configuration
	// Disable interrupts on Uart receive (URXD) and transmit (UTXD) pins
	PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   80964:	4b15      	ldr	r3, [pc, #84]	; (809bc <configure_uart+0x60>)
   80966:	f44f 7140 	mov.w	r1, #768	; 0x300
   8096a:	6459      	str	r1, [r3, #68]	; 0x44

	// Disable the Parallel IO (PIO) of the URXD and UTXD pins so that the peripheral controller can use them
	PIOA->PIO_PDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8096c:	6059      	str	r1, [r3, #4]

	// Read current peripheral AB select register and set the UTXD and URXD pins to 0 (UART is connected as peripheral A)
	ul_sr = PIOA->PIO_ABSR;
   8096e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABSR &= ~(PIO_PA8A_URXD | PIO_PA9A_UTXD) & ul_sr;
   80970:	6f18      	ldr	r0, [r3, #112]	; 0x70
   80972:	4002      	ands	r2, r0
   80974:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   80978:	671a      	str	r2, [r3, #112]	; 0x70

	// Enable pull up resistor on URXD and UTXD pin
	PIOA->PIO_PUER = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8097a:	6659      	str	r1, [r3, #100]	; 0x64

	// Uart configuration
	
	// Enable the peripheral UART controller in Power Management Controller (PMC)
	PMC->PMC_PCER0 = 1 << ID_UART;
   8097c:	f44f 7280 	mov.w	r2, #256	; 0x100
   80980:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
   80984:	611a      	str	r2, [r3, #16]

	// Reset and disable receiver and transmitter
	UART->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX | UART_CR_RXDIS | UART_CR_TXDIS;
   80986:	f503 7300 	add.w	r3, r3, #512	; 0x200
   8098a:	21ac      	movs	r1, #172	; 0xac
   8098c:	6019      	str	r1, [r3, #0]

	// Set the baudrate
	UART->UART_BRGR = 547; // MCK / 16 * x = BaudRate (write x into UART_BRGR)  
   8098e:	f240 2123 	movw	r1, #547	; 0x223
   80992:	6219      	str	r1, [r3, #32]

	// No parity bits
	UART->UART_MR = UART_MR_PAR_NO | UART_MR_CHMODE_NORMAL;	
   80994:	f44f 6100 	mov.w	r1, #2048	; 0x800
   80998:	6059      	str	r1, [r3, #4]

	// Disable PDC channel
	UART->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8099a:	f240 2102 	movw	r1, #514	; 0x202
   8099e:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120

	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   809a2:	f04f 31ff 	mov.w	r1, #4294967295
   809a6:	60d9      	str	r1, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   809a8:	21e1      	movs	r1, #225	; 0xe1
   809aa:	6099      	str	r1, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   809ac:	4904      	ldr	r1, [pc, #16]	; (809c0 <configure_uart+0x64>)
   809ae:	600a      	str	r2, [r1, #0]

	// Enable UART interrupt in the Nested Vectored Interrupt Controller(NVIC)
	NVIC_EnableIRQ((IRQn_Type) ID_UART);

	// Enable UART receiver and transmitter
	UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   809b0:	2250      	movs	r2, #80	; 0x50
   809b2:	601a      	str	r2, [r3, #0]
   809b4:	4770      	bx	lr
   809b6:	bf00      	nop
   809b8:	20000450 	.word	0x20000450
   809bc:	400e0e00 	.word	0x400e0e00
   809c0:	e000e100 	.word	0xe000e100

000809c4 <uart_putchar>:
 * \retval Success(0) or failure(1).
 */
int uart_putchar(const uint8_t c)
{
	// Check if the transmitter is ready
	if((UART->UART_SR & UART_SR_TXRDY) != UART_SR_TXRDY)
   809c4:	4b07      	ldr	r3, [pc, #28]	; (809e4 <uart_putchar+0x20>)
   809c6:	695b      	ldr	r3, [r3, #20]
   809c8:	f013 0f02 	tst.w	r3, #2
   809cc:	d008      	beq.n	809e0 <uart_putchar+0x1c>
	return 1;

	// Send the character
	UART->UART_THR = c;
   809ce:	4b05      	ldr	r3, [pc, #20]	; (809e4 <uart_putchar+0x20>)
   809d0:	61d8      	str	r0, [r3, #28]
	while(!((UART->UART_SR) & UART_SR_TXEMPTY)); // Wait for the character to be sent, can implement ring buffer to remove the wait
   809d2:	4b04      	ldr	r3, [pc, #16]	; (809e4 <uart_putchar+0x20>)
   809d4:	695b      	ldr	r3, [r3, #20]
   809d6:	f413 7f00 	tst.w	r3, #512	; 0x200
   809da:	d0fa      	beq.n	809d2 <uart_putchar+0xe>
	return 0;
   809dc:	2000      	movs	r0, #0
   809de:	4770      	bx	lr
	return 1;
   809e0:	2001      	movs	r0, #1
}
   809e2:	4770      	bx	lr
   809e4:	400e0800 	.word	0x400e0800

000809e8 <UART_Handler>:

void UART_Handler(void)
{
   809e8:	b508      	push	{r3, lr}
	uint32_t status = UART->UART_SR;
   809ea:	4b15      	ldr	r3, [pc, #84]	; (80a40 <UART_Handler+0x58>)
   809ec:	695b      	ldr	r3, [r3, #20]
	
	//Reset UART at overflow error and frame error
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE))
   809ee:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   809f2:	d003      	beq.n	809fc <UART_Handler+0x14>
	{
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   809f4:	f44f 71a8 	mov.w	r1, #336	; 0x150
   809f8:	4a11      	ldr	r2, [pc, #68]	; (80a40 <UART_Handler+0x58>)
   809fa:	6011      	str	r1, [r2, #0]
	}
	
	//Check if message is ready to be received
	if(status & UART_SR_RXRDY)
   809fc:	f013 0f01 	tst.w	r3, #1
   80a00:	d012      	beq.n	80a28 <UART_Handler+0x40>
	{
		//Check if receive ring buffer is full and 
		if((rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE == rx_buffer.head)
   80a02:	4810      	ldr	r0, [pc, #64]	; (80a44 <UART_Handler+0x5c>)
   80a04:	7842      	ldrb	r2, [r0, #1]
   80a06:	1c53      	adds	r3, r2, #1
   80a08:	4259      	negs	r1, r3
   80a0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
   80a0e:	f001 013f 	and.w	r1, r1, #63	; 0x3f
   80a12:	bf58      	it	pl
   80a14:	424b      	negpl	r3, r1
   80a16:	7801      	ldrb	r1, [r0, #0]
   80a18:	428b      	cmp	r3, r1
   80a1a:	d006      	beq.n	80a2a <UART_Handler+0x42>
		{
			printf("ERR: UART RX buffer is full\n\r");
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
			return;
		}
		rx_buffer.data[rx_buffer.tail] = UART->UART_RHR;
   80a1c:	4908      	ldr	r1, [pc, #32]	; (80a40 <UART_Handler+0x58>)
   80a1e:	6988      	ldr	r0, [r1, #24]
   80a20:	4908      	ldr	r1, [pc, #32]	; (80a44 <UART_Handler+0x5c>)
   80a22:	440a      	add	r2, r1
   80a24:	7090      	strb	r0, [r2, #2]
		rx_buffer.tail = (rx_buffer.tail + 1) % UART_RINGBUFFER_SIZE;
   80a26:	704b      	strb	r3, [r1, #1]
   80a28:	bd08      	pop	{r3, pc}
			printf("ERR: UART RX buffer is full\n\r");
   80a2a:	4807      	ldr	r0, [pc, #28]	; (80a48 <UART_Handler+0x60>)
   80a2c:	4b07      	ldr	r3, [pc, #28]	; (80a4c <UART_Handler+0x64>)
   80a2e:	4798      	blx	r3
			rx_buffer.data[rx_buffer.tail] = UART->UART_RHR; //Throw away message
   80a30:	4b04      	ldr	r3, [pc, #16]	; (80a44 <UART_Handler+0x5c>)
   80a32:	7859      	ldrb	r1, [r3, #1]
   80a34:	4a02      	ldr	r2, [pc, #8]	; (80a40 <UART_Handler+0x58>)
   80a36:	6992      	ldr	r2, [r2, #24]
   80a38:	440b      	add	r3, r1
   80a3a:	709a      	strb	r2, [r3, #2]
			return;
   80a3c:	bd08      	pop	{r3, pc}
   80a3e:	bf00      	nop
   80a40:	400e0800 	.word	0x400e0800
   80a44:	20000450 	.word	0x20000450
   80a48:	00080c0c 	.word	0x00080c0c
   80a4c:	00080939 	.word	0x00080939

00080a50 <__libc_init_array>:
   80a50:	b570      	push	{r4, r5, r6, lr}
   80a52:	4e0f      	ldr	r6, [pc, #60]	; (80a90 <__libc_init_array+0x40>)
   80a54:	4d0f      	ldr	r5, [pc, #60]	; (80a94 <__libc_init_array+0x44>)
   80a56:	1b76      	subs	r6, r6, r5
   80a58:	10b6      	asrs	r6, r6, #2
   80a5a:	bf18      	it	ne
   80a5c:	2400      	movne	r4, #0
   80a5e:	d005      	beq.n	80a6c <__libc_init_array+0x1c>
   80a60:	3401      	adds	r4, #1
   80a62:	f855 3b04 	ldr.w	r3, [r5], #4
   80a66:	4798      	blx	r3
   80a68:	42a6      	cmp	r6, r4
   80a6a:	d1f9      	bne.n	80a60 <__libc_init_array+0x10>
   80a6c:	4e0a      	ldr	r6, [pc, #40]	; (80a98 <__libc_init_array+0x48>)
   80a6e:	4d0b      	ldr	r5, [pc, #44]	; (80a9c <__libc_init_array+0x4c>)
   80a70:	f000 f8de 	bl	80c30 <_init>
   80a74:	1b76      	subs	r6, r6, r5
   80a76:	10b6      	asrs	r6, r6, #2
   80a78:	bf18      	it	ne
   80a7a:	2400      	movne	r4, #0
   80a7c:	d006      	beq.n	80a8c <__libc_init_array+0x3c>
   80a7e:	3401      	adds	r4, #1
   80a80:	f855 3b04 	ldr.w	r3, [r5], #4
   80a84:	4798      	blx	r3
   80a86:	42a6      	cmp	r6, r4
   80a88:	d1f9      	bne.n	80a7e <__libc_init_array+0x2e>
   80a8a:	bd70      	pop	{r4, r5, r6, pc}
   80a8c:	bd70      	pop	{r4, r5, r6, pc}
   80a8e:	bf00      	nop
   80a90:	00080c3c 	.word	0x00080c3c
   80a94:	00080c3c 	.word	0x00080c3c
   80a98:	00080c44 	.word	0x00080c44
   80a9c:	00080c3c 	.word	0x00080c3c

00080aa0 <register_fini>:
   80aa0:	4b02      	ldr	r3, [pc, #8]	; (80aac <register_fini+0xc>)
   80aa2:	b113      	cbz	r3, 80aaa <register_fini+0xa>
   80aa4:	4802      	ldr	r0, [pc, #8]	; (80ab0 <register_fini+0x10>)
   80aa6:	f000 b805 	b.w	80ab4 <atexit>
   80aaa:	4770      	bx	lr
   80aac:	00000000 	.word	0x00000000
   80ab0:	00080ac1 	.word	0x00080ac1

00080ab4 <atexit>:
   80ab4:	2300      	movs	r3, #0
   80ab6:	4601      	mov	r1, r0
   80ab8:	461a      	mov	r2, r3
   80aba:	4618      	mov	r0, r3
   80abc:	f000 b81e 	b.w	80afc <__register_exitproc>

00080ac0 <__libc_fini_array>:
   80ac0:	b538      	push	{r3, r4, r5, lr}
   80ac2:	4c0a      	ldr	r4, [pc, #40]	; (80aec <__libc_fini_array+0x2c>)
   80ac4:	4d0a      	ldr	r5, [pc, #40]	; (80af0 <__libc_fini_array+0x30>)
   80ac6:	1b64      	subs	r4, r4, r5
   80ac8:	10a4      	asrs	r4, r4, #2
   80aca:	d00a      	beq.n	80ae2 <__libc_fini_array+0x22>
   80acc:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   80ad0:	3b01      	subs	r3, #1
   80ad2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   80ad6:	3c01      	subs	r4, #1
   80ad8:	f855 3904 	ldr.w	r3, [r5], #-4
   80adc:	4798      	blx	r3
   80ade:	2c00      	cmp	r4, #0
   80ae0:	d1f9      	bne.n	80ad6 <__libc_fini_array+0x16>
   80ae2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   80ae6:	f000 b8ad 	b.w	80c44 <_fini>
   80aea:	bf00      	nop
   80aec:	00080c54 	.word	0x00080c54
   80af0:	00080c50 	.word	0x00080c50

00080af4 <__retarget_lock_acquire_recursive>:
   80af4:	4770      	bx	lr
   80af6:	bf00      	nop

00080af8 <__retarget_lock_release_recursive>:
   80af8:	4770      	bx	lr
   80afa:	bf00      	nop

00080afc <__register_exitproc>:
   80afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80b00:	4d2c      	ldr	r5, [pc, #176]	; (80bb4 <__register_exitproc+0xb8>)
   80b02:	4606      	mov	r6, r0
   80b04:	6828      	ldr	r0, [r5, #0]
   80b06:	4698      	mov	r8, r3
   80b08:	460f      	mov	r7, r1
   80b0a:	4691      	mov	r9, r2
   80b0c:	f7ff fff2 	bl	80af4 <__retarget_lock_acquire_recursive>
   80b10:	4b29      	ldr	r3, [pc, #164]	; (80bb8 <__register_exitproc+0xbc>)
   80b12:	681c      	ldr	r4, [r3, #0]
   80b14:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   80b18:	2b00      	cmp	r3, #0
   80b1a:	d03e      	beq.n	80b9a <__register_exitproc+0x9e>
   80b1c:	685a      	ldr	r2, [r3, #4]
   80b1e:	2a1f      	cmp	r2, #31
   80b20:	dc1c      	bgt.n	80b5c <__register_exitproc+0x60>
   80b22:	f102 0e01 	add.w	lr, r2, #1
   80b26:	b176      	cbz	r6, 80b46 <__register_exitproc+0x4a>
   80b28:	2101      	movs	r1, #1
   80b2a:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   80b2e:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   80b32:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   80b36:	4091      	lsls	r1, r2
   80b38:	4308      	orrs	r0, r1
   80b3a:	2e02      	cmp	r6, #2
   80b3c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b40:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   80b44:	d023      	beq.n	80b8e <__register_exitproc+0x92>
   80b46:	3202      	adds	r2, #2
   80b48:	f8c3 e004 	str.w	lr, [r3, #4]
   80b4c:	6828      	ldr	r0, [r5, #0]
   80b4e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   80b52:	f7ff ffd1 	bl	80af8 <__retarget_lock_release_recursive>
   80b56:	2000      	movs	r0, #0
   80b58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80b5c:	4b17      	ldr	r3, [pc, #92]	; (80bbc <__register_exitproc+0xc0>)
   80b5e:	b30b      	cbz	r3, 80ba4 <__register_exitproc+0xa8>
   80b60:	f44f 70c8 	mov.w	r0, #400	; 0x190
   80b64:	f3af 8000 	nop.w
   80b68:	4603      	mov	r3, r0
   80b6a:	b1d8      	cbz	r0, 80ba4 <__register_exitproc+0xa8>
   80b6c:	2000      	movs	r0, #0
   80b6e:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   80b72:	f04f 0e01 	mov.w	lr, #1
   80b76:	6058      	str	r0, [r3, #4]
   80b78:	6019      	str	r1, [r3, #0]
   80b7a:	4602      	mov	r2, r0
   80b7c:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80b80:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   80b84:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   80b88:	2e00      	cmp	r6, #0
   80b8a:	d0dc      	beq.n	80b46 <__register_exitproc+0x4a>
   80b8c:	e7cc      	b.n	80b28 <__register_exitproc+0x2c>
   80b8e:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   80b92:	4301      	orrs	r1, r0
   80b94:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   80b98:	e7d5      	b.n	80b46 <__register_exitproc+0x4a>
   80b9a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   80b9e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   80ba2:	e7bb      	b.n	80b1c <__register_exitproc+0x20>
   80ba4:	6828      	ldr	r0, [r5, #0]
   80ba6:	f7ff ffa7 	bl	80af8 <__retarget_lock_release_recursive>
   80baa:	f04f 30ff 	mov.w	r0, #4294967295
   80bae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   80bb2:	bf00      	nop
   80bb4:	20000430 	.word	0x20000430
   80bb8:	00080c2c 	.word	0x00080c2c
   80bbc:	00000000 	.word	0x00000000
   80bc0:	304e4143 	.word	0x304e4143
   80bc4:	73656d20 	.word	0x73656d20
   80bc8:	65676173 	.word	0x65676173
   80bcc:	72726120 	.word	0x72726120
   80bd0:	64657669 	.word	0x64657669
   80bd4:	206e6920 	.word	0x206e6920
   80bd8:	2d6e6f6e 	.word	0x2d6e6f6e
   80bdc:	64657375 	.word	0x64657375
   80be0:	69616d20 	.word	0x69616d20
   80be4:	786f626c 	.word	0x786f626c
   80be8:	00000d0a 	.word	0x00000d0a
   80bec:	6c6c6548 	.word	0x6c6c6548
   80bf0:	0d0a206f 	.word	0x0d0a206f
   80bf4:	00000000 	.word	0x00000000
   80bf8:	61796548 	.word	0x61796548
   80bfc:	21212121 	.word	0x21212121
   80c00:	000d0a20 	.word	0x000d0a20
   80c04:	6c756e28 	.word	0x6c756e28
   80c08:	0000296c 	.word	0x0000296c
   80c0c:	3a525245 	.word	0x3a525245
   80c10:	52415520 	.word	0x52415520
   80c14:	58522054 	.word	0x58522054
   80c18:	66756220 	.word	0x66756220
   80c1c:	20726566 	.word	0x20726566
   80c20:	66207369 	.word	0x66207369
   80c24:	0a6c6c75 	.word	0x0a6c6c75
   80c28:	0000000d 	.word	0x0000000d

00080c2c <_global_impure_ptr>:
   80c2c:	20000008                                ... 

00080c30 <_init>:
   80c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80c32:	bf00      	nop
   80c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80c36:	bc08      	pop	{r3}
   80c38:	469e      	mov	lr, r3
   80c3a:	4770      	bx	lr

00080c3c <__init_array_start>:
   80c3c:	00080aa1 	.word	0x00080aa1

00080c40 <__frame_dummy_init_array_entry>:
   80c40:	00080119                                ....

00080c44 <_fini>:
   80c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80c46:	bf00      	nop
   80c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
   80c4a:	bc08      	pop	{r3}
   80c4c:	469e      	mov	lr, r3
   80c4e:	4770      	bx	lr

00080c50 <__fini_array_start>:
   80c50:	000800f5 	.word	0x000800f5
