package require -exact qsys 15.0
set_module_property NAME zlaswp_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME zlaswp_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property SUPPORTED_DEVICE_FAMILIES {"Arria 10"}
set_module_assignment hls.cosim.name {_Z7zlaswp_PiP8TYPE_3__S_S_S_S_S_}
set_module_assignment hls.compressed.name {zlaswp}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL zlaswp_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "zlaswp_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/zlaswp_function_wrapper.sv"
add_fileset_file "zlaswp_function.sv" SYSTEM_VERILOG PATH "ip/zlaswp_function.sv"
add_fileset_file "zlaswp_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B0_runOnce.sv"
add_fileset_file "zlaswp_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B0_runOnce_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "zlaswp_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B0_runOnce_merge_reg.sv"
add_fileset_file "zlaswp_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B0_runOnce_branch.sv"
add_fileset_file "zlaswp_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B0_runOnce_merge.sv"
add_fileset_file "zlaswp_bb_B10.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B10.sv"
add_fileset_file "zlaswp_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B10_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83143_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83143_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm5619_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm5619_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm5619_20.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm5619_20.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_2_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_2_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_1_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_1_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_8_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_8_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_5_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_5_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_4_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_4_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_3_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_3_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zatic_1_push8_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zatic_1_push8_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Z1_push8_zlaswp10_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Z1_push8_zlaswp10_reg.sv"
add_fileset_file "zlaswp_B10_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B10_branch.sv"
add_fileset_file "zlaswp_B10_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B10_merge.sv"
add_fileset_file "zlaswp_bb_B11.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B11.sv"
add_fileset_file "zlaswp_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B11_stall_region.sv"
add_fileset_file "zlaswp_i_iowr_bl_return_unnamed_zlaswp54_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_iowr_bl_return_unnamed_zlaswp54_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
add_fileset_file "zlaswp_B11_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B11_branch.sv"
add_fileset_file "zlaswp_B11_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B11_merge.sv"
add_fileset_file "zlaswp_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start.sv"
add_fileset_file "zlaswp_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_10_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_10_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_16_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_16_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_8_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_8_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_9_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_9_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_14_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_14_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_15_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_15_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_17_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_17_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_6_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_6_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_1_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_1_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_5_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_5_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_7_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_7_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Z_s_unnamed_2_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Z_s_unnamed_2_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1021_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1021_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm1021_3.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm1021_3.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1052_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1052_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm1052_2.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm1052_2.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1165_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1165_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm1165_6.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm1165_6.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_storemerge1_lm3_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_storemerge1_lm3_0.sv"
add_fileset_file "zlaswp_readdata_reg_storemerge1_lm3_4.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_storemerge1_lm3_4.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_storemerge72_lm4_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_storemerge72_lm4_0.sv"
add_fileset_file "zlaswp_readdata_reg_storemerge72_lm4_5.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_storemerge72_lm4_5.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_unnamed_3_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_unnamed_3_zlaswp0.sv"
add_fileset_file "zlaswp_readdata_reg_unnamed_3_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_unnamed_3_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_unnamed_4_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_unnamed_4_zlaswp0.sv"
add_fileset_file "zlaswp_readdata_reg_unnamed_4_zlaswp1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_unnamed_4_zlaswp1.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0_reg.sv"
add_fileset_file "zlaswp_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B1_start_merge_reg.sv"
add_fileset_file "zlaswp_i_iord_bl_call_unnamed_zlaswp0_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_iord_bl_call_unnamed_zlaswp0_zlaswp0.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_wt_entry_s_c0_enter9_zlaswp30.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_wt_entry_s_c0_enter9_zlaswp30.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_zlaswp0.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter9_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter9_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_11_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_11_zlaswp0.sv"
add_fileset_file "zlaswp_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B1_start_branch.sv"
add_fileset_file "zlaswp_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B1_start_merge.sv"
add_fileset_file "zlaswp_bb_B2.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2.sv"
add_fileset_file "zlaswp_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_18_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_18_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_19_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_19_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_add56180_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_add56180_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_shl161_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_shl161_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_21_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_21_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_20_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_20_zlaswp0.sv"
add_fileset_file "zlaswp_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B2_merge_reg.sv"
add_fileset_file "zlaswp_B2_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B2_branch.sv"
add_fileset_file "zlaswp_B2_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B2_merge.sv"
add_fileset_file "zlaswp_bb_B3.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3.sv"
add_fileset_file "zlaswp_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3_stall_region.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond9_s_c0_enter26411_zlaswp1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond9_s_c0_enter26411_zlaswp1.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond9_s_c0_exit266_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond9_s_c0_exit266_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z66_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z66_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond9_s_c0_enter26411_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond9_s_c0_enter26411_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp148_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp148_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_22_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_22_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_add51176_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_add51176_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_add53178_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_add53178_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_select88152_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_select88152_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3153_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3153_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4155_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4155_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4156_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4156_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr146_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr146_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_25_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_25_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_26_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_26_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_28_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_28_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_23_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_23_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_24_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_24_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_27_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_27_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1476_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1476_0.sv"
add_fileset_file "zlaswp_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B3_merge_reg.sv"
add_fileset_file "zlaswp_B3_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B3_branch.sv"
add_fileset_file "zlaswp_B3_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B3_merge.sv"
add_fileset_file "zlaswp_bb_B4.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B4.sv"
add_fileset_file "zlaswp_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B4_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor170_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor170_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor171_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor171_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_lm1476169_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_lm1476169_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69164_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69164_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69165_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69165_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi167_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi167_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_30_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_30_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_31_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_31_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_a78142_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_a78142_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Zs_unnamed_34_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Zs_unnamed_34_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm248_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm248_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm248_9.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm248_9.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm269_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm269_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm269_10.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm269_10.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm2810_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm2810_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm2810_11.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm2810_11.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm7_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm7_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm7_8.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm7_8.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_31_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_31_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_38_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_38_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_46_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_46_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going200_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going200_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going200_4_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going200_4_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_62_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_62_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_77_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_77_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_30_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_30_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_64_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_64_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_27_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_27_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_32_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_32_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_28_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_28_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_75_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_75_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_7_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_7_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_37_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_37_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration202_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration202_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration202_5_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration202_5_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_63_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_63_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_78_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_78_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_70_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_70_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_74_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_74_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_84_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_84_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_91_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_91_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_97_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_97_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_76_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_76_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond210_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond210_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond210_45_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond210_45_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_48_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_48_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_99_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_99_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_41_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_41_reg.sv"
add_fileset_file "zlaswp_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B4_merge_reg.sv"
add_fileset_file "zlaswp_B4_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B4_branch.sv"
add_fileset_file "zlaswp_B4_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B4_merge.sv"
add_fileset_file "zlaswp_bb_B5.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B5.sv"
add_fileset_file "zlaswp_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B5_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor184_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor184_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_select88150_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_select88150_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr145_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr145_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77141_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77141_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm18611_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm18611_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm18611_12.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm18611_12.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm19012_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm19012_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm19012_13.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm19012_13.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_10_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_10_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_11_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_11_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_13_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_13_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_12_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_12_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_8_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_8_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_9_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_9_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Ztatic_1_pop8_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Ztatic_1_pop8_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zc_1_pop8_zlaswp7_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zc_1_pop8_zlaswp7_reg.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond62_s_c0_enter26810_zlaswp1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond62_s_c0_enter26810_zlaswp1.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond62_s_c0_exit270_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond62_s_c0_exit270_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000001Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000001Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z70_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z70_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond62_s_c0_enter26810_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond62_s_c0_enter26810_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp147_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp147_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor185_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor185_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_select100174_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_select100174_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3154_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3154_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4157_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4157_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4158_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4158_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going194_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going194_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge67_pop9_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge67_pop9_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond195_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond195_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge67_push9_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge67_push9_0.sv"
add_fileset_file "zlaswp_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B5_merge_reg.sv"
add_fileset_file "zlaswp_B5_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B5_branch.sv"
add_fileset_file "zlaswp_B5_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B5_merge.sv"
add_fileset_file "zlaswp_bb_B6.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B6.sv"
add_fileset_file "zlaswp_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B6_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_inc61182_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_inc61182_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_37_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_37_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3213_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3213_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3213_14.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3213_14.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3414_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3414_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3414_15.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3414_15.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3615_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3615_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3615_16.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3615_16.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3816_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3816_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3816_17.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3816_17.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_102_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_102_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_119_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_119_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_71_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_71_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_87_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_87_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going_4_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going_4_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_42_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_42_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_53_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_53_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_46_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_46_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_45_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_45_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_88_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_88_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_103_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_103_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_105_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_105_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_77_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_77_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_79_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_79_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_108_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_108_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_110_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_110_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_37_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_37_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_51_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_51_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_82_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_82_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_83_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_83_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_40_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_40_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_36_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_36_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_144_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_144_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_phi_decision20A000000Z_i0222_pop32_142_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_phi_decision20A000000Z_i0222_pop32_142_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_pop40_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_pop40_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_pop40_26_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_pop40_26_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp61_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp61_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_68_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_68_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_13_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_13_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_19_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_19_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_11_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_11_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zphi221_pop31_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zphi221_pop31_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Z_pop31_zlaswp140_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Z_pop31_zlaswp140_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_5_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_5_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_43_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_43_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_129_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_129_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_47_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_47_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_136_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_136_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_89_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_89_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_104_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_104_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_106_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_106_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_78_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_78_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_80_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_80_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_109_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_109_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_111_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_111_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_38_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_38_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_98_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_98_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_102_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_102_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_84_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_84_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_41_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_41_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_121_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_121_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_145_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_145_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond_32_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond_32_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_phi_decision2A000000Zi0222_push32_143_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_phi_decision2A000000Zi0222_push32_143_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_push40_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_push40_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_push40_27_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_push40_27_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp62_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp62_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_69_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_69_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_14_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_14_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge67A000000Zphi220_push30_20_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge67A000000Zphi220_push30_20_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_138_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_138_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zhi221_push31_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zhi221_push31_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zpush31_zlaswp141_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zpush31_zlaswp141_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_cleanups_push29_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_cleanups_push29_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_cleanups_push29_35_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_cleanups_push29_35_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_initerations_push28_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_initerations_push28_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_initerations_push28_7_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_initerations_push28_7_reg.sv"
add_fileset_file "zlaswp_B6_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B6_merge_reg.sv"
add_fileset_file "zlaswp_B6_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B6_branch.sv"
add_fileset_file "zlaswp_B6_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B6_merge.sv"
add_fileset_file "zlaswp_bb_B7.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B7.sv"
add_fileset_file "zlaswp_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B7_stall_region.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond17_unifiedlA000000Z_c0_enter271_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond17_unifiedlA000000Z_c0_enter271_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit273_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit273_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000002Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000002Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z73_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z73_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond17_unA000000Z_c0_enter271_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond17_unA000000Z_c0_enter271_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp149_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp149_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_41_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_41_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_42_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_42_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi166_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi166_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_zz7_pipA000000Zplace_phi168_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_zz7_pipA000000Zplace_phi168_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83144_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83144_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_43_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_43_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_44_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_44_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_45_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_45_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm8417_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm8417_0.sv"
add_fileset_file "zlaswp_B7_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B7_branch.sv"
add_fileset_file "zlaswp_B7_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B7_merge.sv"
add_fileset_file "zlaswp_bb_B8.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B8.sv"
add_fileset_file "zlaswp_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B8_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_46_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_46_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69162_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69162_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_47_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_47_zlaswp0.sv"
add_fileset_file "zlaswp_B8_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B8_branch.sv"
add_fileset_file "zlaswp_B8_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B8_merge.sv"
add_fileset_file "zlaswp_bb_B9.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B9.sv"
add_fileset_file "zlaswp_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B9_stall_region.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond_unifiedlatA000000Z_c0_enter275_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond_unifiedlatA000000Z_c0_enter275_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit276_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit276_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000003Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000003Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z76_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z76_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond_unifA000000Z_c0_enter275_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond_unifA000000Z_c0_enter275_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_49_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_49_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_50_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_50_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_shl159_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_shl159_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_shl160_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_shl160_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77140_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77140_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_52_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_52_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_51_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_51_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm6118_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm6118_0.sv"
add_fileset_file "zlaswp_B9_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B9_branch.sv"
add_fileset_file "zlaswp_B9_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B9_merge.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going194_2_sr.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going194_2_sr.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going194_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going194_2_valid_fifo.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going200_4_sr.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going200_4_sr.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going_4_sr.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going_4_sr.sv"
add_fileset_file "zlaswp_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_0.sv"
add_fileset_file "zlaswp_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_1.sv"
add_fileset_file "zlaswp_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_2.sv"
add_fileset_file "zlaswp_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_3.sv"
add_fileset_file "zlaswp_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_4.sv"
add_fileset_file "zlaswp_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B10_sr_0.sv"
add_fileset_file "zlaswp_bb_B11_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B11_sr_0.sv"
add_fileset_file "zlaswp_bb_B1_start_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start_sr_0.sv"
add_fileset_file "zlaswp_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start_sr_1.sv"
add_fileset_file "zlaswp_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2_sr_0.sv"
add_fileset_file "zlaswp_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2_sr_1.sv"
add_fileset_file "zlaswp_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3_sr_0.sv"
add_fileset_file "zlaswp_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3_sr_1.sv"
add_fileset_file "zlaswp_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B4_sr_1.sv"
add_fileset_file "zlaswp_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B5_sr_1.sv"
add_fileset_file "zlaswp_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B6_sr_1.sv"
add_fileset_file "zlaswp_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B7_sr_0.sv"
add_fileset_file "zlaswp_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B8_sr_0.sv"
add_fileset_file "zlaswp_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B9_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "zlaswp_internal.v" SYSTEM_VERILOG PATH "zlaswp_internal.v"

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL zlaswp_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file "dspba_library_ver.sv" SYSTEM_VERILOG PATH "linux64/lib/dspba/Libraries/sv/base/dspba_library_ver.sv"
add_fileset_file "acl_data_fifo.v" SYSTEM_VERILOG PATH "ip/acl_data_fifo.v"
add_fileset_file "acl_fifo.v" SYSTEM_VERILOG PATH "ip/acl_fifo.v"
add_fileset_file "acl_altera_syncram_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_altera_syncram_wrapped.sv"
add_fileset_file "acl_scfifo_wrapped.sv" SYSTEM_VERILOG PATH "ip/acl_scfifo_wrapped.sv"
add_fileset_file "acl_ecc_decoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_decoder.sv"
add_fileset_file "acl_ecc_encoder.sv" SYSTEM_VERILOG PATH "ip/acl_ecc_encoder.sv"
add_fileset_file "acl_ecc.svh" SYSTEM_VERILOG PATH "ip/acl_ecc.svh"
add_fileset_file "acl_ll_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_fifo.v"
add_fileset_file "acl_ll_ram_fifo.v" SYSTEM_VERILOG PATH "ip/acl_ll_ram_fifo.v"
add_fileset_file "acl_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_valid_fifo_counter.v"
add_fileset_file "acl_dspba_valid_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_dspba_valid_fifo_counter.v"
add_fileset_file "acl_staging_reg.v" SYSTEM_VERILOG PATH "ip/acl_staging_reg.v"
add_fileset_file "hld_fifo.sv" SYSTEM_VERILOG PATH "ip/hld_fifo.sv"
add_fileset_file "acl_mid_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_mid_speed_fifo.sv"
add_fileset_file "acl_latency_one_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_one_ram_fifo.sv"
add_fileset_file "acl_latency_zero_ram_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_latency_zero_ram_fifo.sv"
add_fileset_file "hld_fifo_zero_width.sv" SYSTEM_VERILOG PATH "ip/hld_fifo_zero_width.sv"
add_fileset_file "acl_high_speed_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_high_speed_fifo.sv"
add_fileset_file "acl_low_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_low_latency_fifo.sv"
add_fileset_file "acl_zero_latency_fifo.sv" SYSTEM_VERILOG PATH "ip/acl_zero_latency_fifo.sv"
add_fileset_file "acl_fanout_pipeline.sv" SYSTEM_VERILOG PATH "ip/acl_fanout_pipeline.sv"
add_fileset_file "acl_std_synchronizer_nocut.v" SYSTEM_VERILOG PATH "ip/acl_std_synchronizer_nocut.v"
add_fileset_file "acl_tessellated_incr_decr_threshold.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_threshold.sv"
add_fileset_file "acl_tessellated_incr_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_lookahead.sv"
add_fileset_file "acl_reset_handler.sv" SYSTEM_VERILOG PATH "ip/acl_reset_handler.sv"
add_fileset_file "acl_lfsr.sv" SYSTEM_VERILOG PATH "ip/acl_lfsr.sv"
add_fileset_file "acl_pop.v" SYSTEM_VERILOG PATH "ip/acl_pop.v"
add_fileset_file "acl_push.v" SYSTEM_VERILOG PATH "ip/acl_push.v"
add_fileset_file "acl_token_fifo_counter.v" SYSTEM_VERILOG PATH "ip/acl_token_fifo_counter.v"
add_fileset_file "st_top.v" SYSTEM_VERILOG PATH "ip/st_top.v"
add_fileset_file "acl_ffwdsrc.v" SYSTEM_VERILOG PATH "ip/acl_ffwdsrc.v"
add_fileset_file "lsu_top.v" SYSTEM_VERILOG PATH "ip/lsu_top.v"
add_fileset_file "lsu_permute_address.v" SYSTEM_VERILOG PATH "ip/lsu_permute_address.v"
add_fileset_file "lsu_pipelined.v" SYSTEM_VERILOG PATH "ip/lsu_pipelined.v"
add_fileset_file "lsu_enabled.v" SYSTEM_VERILOG PATH "ip/lsu_enabled.v"
add_fileset_file "lsu_basic_coalescer.v" SYSTEM_VERILOG PATH "ip/lsu_basic_coalescer.v"
add_fileset_file "lsu_simple.v" SYSTEM_VERILOG PATH "ip/lsu_simple.v"
add_fileset_file "lsu_streaming.v" SYSTEM_VERILOG PATH "ip/lsu_streaming.v"
add_fileset_file "lsu_burst_master.v" SYSTEM_VERILOG PATH "ip/lsu_burst_master.v"
add_fileset_file "lsu_bursting_load_stores.v" SYSTEM_VERILOG PATH "ip/lsu_bursting_load_stores.v"
add_fileset_file "lsu_non_aligned_write.v" SYSTEM_VERILOG PATH "ip/lsu_non_aligned_write.v"
add_fileset_file "lsu_read_cache.v" SYSTEM_VERILOG PATH "ip/lsu_read_cache.v"
add_fileset_file "lsu_atomic.v" SYSTEM_VERILOG PATH "ip/lsu_atomic.v"
add_fileset_file "lsu_prefetch_block.v" SYSTEM_VERILOG PATH "ip/lsu_prefetch_block.v"
add_fileset_file "lsu_wide_wrapper.v" SYSTEM_VERILOG PATH "ip/lsu_wide_wrapper.v"
add_fileset_file "lsu_streaming_prefetch.v" SYSTEM_VERILOG PATH "ip/lsu_streaming_prefetch.v"
add_fileset_file "acl_aligned_burst_coalesced_lsu.v" SYSTEM_VERILOG PATH "ip/acl_aligned_burst_coalesced_lsu.v"
add_fileset_file "acl_toggle_detect.v" SYSTEM_VERILOG PATH "ip/acl_toggle_detect.v"
add_fileset_file "acl_debug_mem.v" SYSTEM_VERILOG PATH "ip/acl_debug_mem.v"
add_fileset_file "lsu_burst_coalesced_pipelined_write.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_write.sv"
add_fileset_file "lsu_burst_coalesced_pipelined_read.sv" SYSTEM_VERILOG PATH "ip/lsu_burst_coalesced_pipelined_read.sv"
add_fileset_file "acl_fifo_stall_valid_lookahead.sv" SYSTEM_VERILOG PATH "ip/acl_fifo_stall_valid_lookahead.sv"
add_fileset_file "acl_parameter_assert.svh" SYSTEM_VERILOG PATH "ip/acl_parameter_assert.svh"
add_fileset_file "hld_global_load_store.sv" SYSTEM_VERILOG PATH "ip/hld_global_load_store.sv"
add_fileset_file "hld_lsu.sv" SYSTEM_VERILOG PATH "ip/hld_lsu.sv"
add_fileset_file "hld_lsu_burst_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_burst_coalescer.sv"
add_fileset_file "hld_lsu_coalescer_dynamic_timeout.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_coalescer_dynamic_timeout.sv"
add_fileset_file "hld_lsu_data_aligner.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_data_aligner.sv"
add_fileset_file "hld_lsu_read_cache.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_cache.sv"
add_fileset_file "hld_lsu_read_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_read_data_alignment.sv"
add_fileset_file "hld_lsu_unaligned_controller.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_unaligned_controller.sv"
add_fileset_file "hld_lsu_word_coalescer.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_word_coalescer.sv"
add_fileset_file "hld_lsu_write_data_alignment.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_data_alignment.sv"
add_fileset_file "hld_lsu_write_kernel_downstream.sv" SYSTEM_VERILOG PATH "ip/hld_lsu_write_kernel_downstream.sv"
add_fileset_file "acl_shift_register_no_reset.sv" SYSTEM_VERILOG PATH "ip/acl_shift_register_no_reset.sv"
add_fileset_file "acl_enable_sink.v" SYSTEM_VERILOG PATH "ip/acl_enable_sink.v"
add_fileset_file "acl_ffwddst.sv" SYSTEM_VERILOG PATH "ip/acl_ffwddst.sv"
add_fileset_file "acl_full_detector.v" SYSTEM_VERILOG PATH "ip/acl_full_detector.v"
add_fileset_file "acl_tessellated_incr_decr_decr.sv" SYSTEM_VERILOG PATH "ip/acl_tessellated_incr_decr_decr.sv"
add_fileset_file "acl_pipeline.v" SYSTEM_VERILOG PATH "ip/acl_pipeline.v"
add_fileset_file "acl_dspba_buffer.v" SYSTEM_VERILOG PATH "ip/acl_dspba_buffer.v"
add_fileset_file "acl_loop_limiter.v" SYSTEM_VERILOG PATH "ip/acl_loop_limiter.v"
add_fileset_file "acl_reset_wire.v" SYSTEM_VERILOG PATH "ip/acl_reset_wire.v"
add_fileset_file "zlaswp_function_wrapper.sv" SYSTEM_VERILOG PATH "ip/zlaswp_function_wrapper.sv"
add_fileset_file "zlaswp_function.sv" SYSTEM_VERILOG PATH "ip/zlaswp_function.sv"
add_fileset_file "zlaswp_bb_B0_runOnce.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B0_runOnce.sv"
add_fileset_file "zlaswp_bb_B0_runOnce_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B0_runOnce_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv"
add_fileset_file "zlaswp_B0_runOnce_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B0_runOnce_merge_reg.sv"
add_fileset_file "zlaswp_B0_runOnce_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B0_runOnce_branch.sv"
add_fileset_file "zlaswp_B0_runOnce_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B0_runOnce_merge.sv"
add_fileset_file "zlaswp_bb_B10.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B10.sv"
add_fileset_file "zlaswp_bb_B10_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B10_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83143_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83143_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm5619_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm5619_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm5619_20.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm5619_20.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_2_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_push16_2_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_1_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_push17_1_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_8_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_push18_8_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_5_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_push10_5_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_4_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_push13_4_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_3_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_push15_3_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zatic_1_push8_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zatic_1_push8_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Z1_push8_zlaswp10_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Z1_push8_zlaswp10_reg.sv"
add_fileset_file "zlaswp_B10_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B10_branch.sv"
add_fileset_file "zlaswp_B10_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B10_merge.sv"
add_fileset_file "zlaswp_bb_B11.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B11.sv"
add_fileset_file "zlaswp_bb_B11_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B11_stall_region.sv"
add_fileset_file "zlaswp_i_iowr_bl_return_unnamed_zlaswp54_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_iowr_bl_return_unnamed_zlaswp54_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_throttle_push_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_throttle_push_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_token_i1_throttle_push_1_reg.sv"
add_fileset_file "zlaswp_B11_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B11_branch.sv"
add_fileset_file "zlaswp_B11_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B11_merge.sv"
add_fileset_file "zlaswp_bb_B1_start.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start.sv"
add_fileset_file "zlaswp_bb_B1_start_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_10_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_10_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_16_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_16_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_8_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_8_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_9_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_9_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_14_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_14_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_15_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_15_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_17_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_17_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_6_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_6_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_1_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_1_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_5_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_5_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_7_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024i32_unnamed_7_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Z_s_unnamed_2_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Z_s_unnamed_2_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1021_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1021_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm1021_3.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm1021_3.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1052_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1052_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm1052_2.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm1052_2.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1165_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1165_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm1165_6.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm1165_6.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_storemerge1_lm3_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_storemerge1_lm3_0.sv"
add_fileset_file "zlaswp_readdata_reg_storemerge1_lm3_4.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_storemerge1_lm3_4.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_storemerge72_lm4_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_storemerge72_lm4_0.sv"
add_fileset_file "zlaswp_readdata_reg_storemerge72_lm4_5.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_storemerge72_lm4_5.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_unnamed_3_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_unnamed_3_zlaswp0.sv"
add_fileset_file "zlaswp_readdata_reg_unnamed_3_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_unnamed_3_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_unnamed_4_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_unnamed_4_zlaswp0.sv"
add_fileset_file "zlaswp_readdata_reg_unnamed_4_zlaswp1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_unnamed_4_zlaswp1.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_throttle_i1_throttle_pop_0_reg.sv"
add_fileset_file "zlaswp_B1_start_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B1_start_merge_reg.sv"
add_fileset_file "zlaswp_i_iord_bl_call_unnamed_zlaswp0_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_iord_bl_call_unnamed_zlaswp0_zlaswp0.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_wt_entry_s_c0_enter9_zlaswp30.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_wt_entry_s_c0_enter9_zlaswp30.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_zlaswp0.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter9_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter9_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_11_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_11_zlaswp0.sv"
add_fileset_file "zlaswp_B1_start_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B1_start_branch.sv"
add_fileset_file "zlaswp_B1_start_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B1_start_merge.sv"
add_fileset_file "zlaswp_bb_B2.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2.sv"
add_fileset_file "zlaswp_bb_B2_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_18_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_18_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_19_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_19_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_add56180_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_add56180_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_shl161_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_shl161_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_21_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_21_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_20_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_20_zlaswp0.sv"
add_fileset_file "zlaswp_B2_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B2_merge_reg.sv"
add_fileset_file "zlaswp_B2_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B2_branch.sv"
add_fileset_file "zlaswp_B2_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B2_merge.sv"
add_fileset_file "zlaswp_bb_B3.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3.sv"
add_fileset_file "zlaswp_bb_B3_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3_stall_region.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond9_s_c0_enter26411_zlaswp1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond9_s_c0_enter26411_zlaswp1.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond9_s_c0_exit266_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond9_s_c0_exit266_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z66_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z66_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond9_s_c0_enter26411_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond9_s_c0_enter26411_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp148_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp148_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_22_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_22_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_add51176_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_add51176_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_add53178_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_add53178_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_select88152_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_select88152_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3153_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3153_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4155_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4155_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4156_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4156_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr146_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr146_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_25_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_25_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_26_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_26_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_28_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_28_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_23_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_23_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_24_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_24_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_27_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_27_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm1476_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm1476_0.sv"
add_fileset_file "zlaswp_B3_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B3_merge_reg.sv"
add_fileset_file "zlaswp_B3_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B3_branch.sv"
add_fileset_file "zlaswp_B3_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B3_merge.sv"
add_fileset_file "zlaswp_bb_B4.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B4.sv"
add_fileset_file "zlaswp_bb_B4_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B4_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor170_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor170_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor171_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision153_xor171_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_lm1476169_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_lm1476169_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69164_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69164_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69165_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69165_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi167_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi167_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_30_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_30_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_31_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_31_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_a78142_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_a78142_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Zs_unnamed_34_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_p1024s_stA000000Zs_unnamed_34_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm248_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm248_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm248_9.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm248_9.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm269_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm269_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm269_10.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm269_10.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm2810_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm2810_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm2810_11.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm2810_11.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm7_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm7_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm7_8.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm7_8.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_31_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_31_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_38_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_38_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_46_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_46_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going200_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going200_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going200_4_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going200_4_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_62_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi21_pop50_62_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_77_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi23_pop51_77_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_30_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi26_pop52_30_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_64_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi28_pop53_64_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_27_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi32_pop54_27_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_32_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi39_pop55_32_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_28_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi47_pop56_28_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_75_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi_pop49_75_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i2_cleanups203_pop57_0_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_7_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge71_pop48_7_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_37_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i7_fpga_indvars_iv_pop47_37_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration202_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration202_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration202_5_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration202_5_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_63_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi21_push50_63_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_78_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi23_push51_78_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_70_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi26_push52_70_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_74_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi28_push53_74_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_84_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi32_push54_84_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_91_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi39_push55_91_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_97_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi47_push56_97_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_76_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi_push49_76_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond210_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond210_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond210_45_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond210_45_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_48_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i2_cleanups203_push57_48_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_99_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge71_push48_99_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_41_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i7_fpga_indvars_iv_push47_41_reg.sv"
add_fileset_file "zlaswp_B4_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B4_merge_reg.sv"
add_fileset_file "zlaswp_B4_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B4_branch.sv"
add_fileset_file "zlaswp_B4_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B4_merge.sv"
add_fileset_file "zlaswp_bb_B5.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B5.sv"
add_fileset_file "zlaswp_bb_B5_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B5_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor184_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor184_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_select88150_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_select88150_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr145_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incdec_ptr145_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77141_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77141_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm18611_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm18611_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm18611_12.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm18611_12.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm19012_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm19012_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm19012_13.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm19012_13.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_10_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16_10_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_11_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17_11_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_13_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18_13_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_12_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10_12_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_8_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13_8_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_9_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15_9_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Ztatic_1_pop8_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Ztatic_1_pop8_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zc_1_pop8_zlaswp7_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zc_1_pop8_zlaswp7_reg.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond62_s_c0_enter26810_zlaswp1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond62_s_c0_enter26810_zlaswp1.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond62_s_c0_exit270_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_for_cond62_s_c0_exit270_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000001Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000001Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z70_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z70_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond62_s_c0_enter26810_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond62_s_c0_enter26810_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp147_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp147_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor185_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor185_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_select100174_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_select100174_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3154_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge1_lm3154_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4157_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4157_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4158_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge72_lm4158_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going194_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going194_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge67_pop9_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge67_pop9_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond195_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond195_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge67_push9_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge67_push9_0.sv"
add_fileset_file "zlaswp_B5_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B5_merge_reg.sv"
add_fileset_file "zlaswp_B5_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B5_branch.sv"
add_fileset_file "zlaswp_B5_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B5_merge.sv"
add_fileset_file "zlaswp_bb_B6.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B6.sv"
add_fileset_file "zlaswp_bb_B6_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B6_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_phi_decision209_xor183_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_inc61182_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_inc61182_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_37_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_unnamed_37_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr172_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024s_struct_type_3_s_add_ptr173_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3213_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3213_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3213_14.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3213_14.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3414_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3414_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3414_15.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3414_15.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3615_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3615_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3615_16.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3615_16.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm3816_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm3816_0.sv"
add_fileset_file "zlaswp_readdata_reg_lm3816_17.sv" SYSTEM_VERILOG PATH "ip/zlaswp_readdata_reg_lm3816_17.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_102_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_102_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_119_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_119_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_71_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_71_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_memdep_87_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_memdep_87_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going_4_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going_4_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_42_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi103_pop16226_pop36_42_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_53_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi105_pop26_53_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_46_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi120_pop17227_pop37_46_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_45_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi122_pop27_45_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_88_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi136_pop18235_pop46_88_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_103_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi55_pop20_103_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_105_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi57_pop10231_pop42_105_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_77_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi59_pop21_77_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_79_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi61_pop11232_pop43_79_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_108_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi64_pop22_108_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_110_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi66_pop12233_pop44_110_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_37_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi72_pop13224_pop34_37_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_51_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi73_pop23_51_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_82_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi80_pop24_82_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_83_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi82_pop14234_pop45_83_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_40_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi88_pop15225_pop35_40_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_36_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_memdep_phi90_pop25_36_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_144_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_notcmp193223_pop33_144_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_phi_decision209_xor_and_i0222_pop32_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_phi_decision20A000000Z_i0222_pop32_142_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_phi_decision20A000000Z_i0222_pop32_142_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_pop40_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_pop40_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_pop40_26_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_pop40_26_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp61_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i1_reduction_33228_pop38_zlaswp61_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_68_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm18611229_pop39_68_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_13_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_lm19012230_pop41_13_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_19_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge67_replace_phi220_pop30_19_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_11_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_storemerge68_pop19_11_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zphi221_pop31_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Zphi221_pop31_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Z_pop31_zlaswp140_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i32_zz7_pip8type_A000000Z_pop31_zlaswp140_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_cleanups_pop29_0_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_5_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pop_i3_initerations_pop28_5_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_lastiniteration_9_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_43_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi103_pop16226_push36_43_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_129_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi105_push26_129_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_47_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi120_pop17227_push37_47_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_136_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi122_push27_136_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_89_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi136_pop18235_push46_89_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_104_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi55_push20_104_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_106_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi57_pop10231_push42_106_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_78_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi59_push21_78_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_80_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi61_pop11232_push43_80_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_109_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi64_push22_109_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_111_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi66_pop12233_push44_111_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_38_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi72_pop13224_push34_38_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_98_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi73_push23_98_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_102_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi80_push24_102_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_84_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi82_pop14234_push45_84_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_41_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi88_pop15225_push35_41_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_121_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_memdep_phi90_push25_121_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_145_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notcmp193223_push33_145_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_notexitcond_32_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_notexitcond_32_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_phi_decision209_xor_and_i0222_push32_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_phi_decision2A000000Zi0222_push32_143_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_phi_decision2A000000Zi0222_push32_143_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_push40_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_push40_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_push40_27_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_push40_27_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp62_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i1_reduction_33228_push38_zlaswp62_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_69_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm18611229_push39_69_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_14_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_lm19012230_push41_14_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge67_replace_phi220_push30_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge67A000000Zphi220_push30_20_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge67A000000Zphi220_push30_20_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_138_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_storemerge68_push19_138_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zhi221_push31_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zhi221_push31_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zpush31_zlaswp141_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i32_zz7_pip8typeA000000Zpush31_zlaswp141_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_cleanups_push29_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_cleanups_push29_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_cleanups_push29_35_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_cleanups_push29_35_reg.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_initerations_push28_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_initerations_push28_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_push_i3_initerations_push28_7_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_push_i3_initerations_push28_7_reg.sv"
add_fileset_file "zlaswp_B6_merge_reg.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B6_merge_reg.sv"
add_fileset_file "zlaswp_B6_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B6_branch.sv"
add_fileset_file "zlaswp_B6_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B6_merge.sv"
add_fileset_file "zlaswp_bb_B7.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B7.sv"
add_fileset_file "zlaswp_bb_B7_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B7_stall_region.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond17_unifiedlA000000Z_c0_enter271_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond17_unifiedlA000000Z_c0_enter271_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit273_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit273_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000002Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000002Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z73_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z73_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond17_unA000000Z_c0_enter271_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond17_unA000000Z_c0_enter271_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp149_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_cmp149_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_41_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_41_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_42_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_42_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi166_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge70_replace_phi166_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_zz7_pipA000000Zplace_phi168_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_zz7_pipA000000Zplace_phi168_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83144_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_incx83144_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_43_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_43_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_44_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_44_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_45_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_45_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm8417_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm8417_0.sv"
add_fileset_file "zlaswp_B7_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B7_branch.sv"
add_fileset_file "zlaswp_B7_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B7_merge.sv"
add_fileset_file "zlaswp_bb_B8.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B8.sv"
add_fileset_file "zlaswp_bb_B8_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B8_stall_region.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_46_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_46_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69162_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_storemerge69162_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_47_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_47_zlaswp0.sv"
add_fileset_file "zlaswp_B8_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B8_branch.sv"
add_fileset_file "zlaswp_B8_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B8_merge.sv"
add_fileset_file "zlaswp_bb_B9.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B9.sv"
add_fileset_file "zlaswp_bb_B9_stall_region.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B9_stall_region.sv"
add_fileset_file "zlaswp_i_sfc_s_c0_in_for_cond_unifiedlatA000000Z_c0_enter275_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_s_c0_in_for_cond_unifiedlatA000000Z_c0_enter275_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit276_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Zs_c0_exit276_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000003Zlaswp1_full_detector.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000003Zlaswp1_full_detector.sv"
add_fileset_file "zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z76_zlaswp1_data_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_sfc_exit_s_c0_out_forA000000Z76_zlaswp1_data_fifo.sv"
add_fileset_file "zlaswp_i_sfc_logic_s_c0_in_for_cond_unifA000000Z_c0_enter275_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_sfc_logic_s_c0_in_for_cond_unifA000000Z_c0_enter275_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_49_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_49_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_50_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i1_unnamed_50_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_shl159_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_shl159_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_i32_shl160_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_i32_shl160_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77140_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_dest_p1024i32_n77140_0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_52_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i1_unnamed_52_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_51_zlaswp0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_ffwd_source_i32_unnamed_51_zlaswp0.sv"
add_fileset_file "zlaswp_i_llvm_fpga_mem_lm6118_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_mem_lm6118_0.sv"
add_fileset_file "zlaswp_B9_branch.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B9_branch.sv"
add_fileset_file "zlaswp_B9_merge.sv" SYSTEM_VERILOG PATH "ip/zlaswp_B9_merge.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going194_2_sr.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going194_2_sr.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going194_2_valid_fifo.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going194_2_valid_fifo.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going200_4_sr.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going200_4_sr.sv"
add_fileset_file "zlaswp_i_llvm_fpga_pipeline_keep_going_4_sr.sv" SYSTEM_VERILOG PATH "ip/zlaswp_i_llvm_fpga_pipeline_keep_going_4_sr.sv"
add_fileset_file "zlaswp_loop_limiter_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_0.sv"
add_fileset_file "zlaswp_loop_limiter_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_1.sv"
add_fileset_file "zlaswp_loop_limiter_2.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_2.sv"
add_fileset_file "zlaswp_loop_limiter_3.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_3.sv"
add_fileset_file "zlaswp_loop_limiter_4.sv" SYSTEM_VERILOG PATH "ip/zlaswp_loop_limiter_4.sv"
add_fileset_file "zlaswp_bb_B10_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B10_sr_0.sv"
add_fileset_file "zlaswp_bb_B11_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B11_sr_0.sv"
add_fileset_file "zlaswp_bb_B1_start_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start_sr_0.sv"
add_fileset_file "zlaswp_bb_B1_start_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B1_start_sr_1.sv"
add_fileset_file "zlaswp_bb_B2_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2_sr_0.sv"
add_fileset_file "zlaswp_bb_B2_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B2_sr_1.sv"
add_fileset_file "zlaswp_bb_B3_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3_sr_0.sv"
add_fileset_file "zlaswp_bb_B3_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B3_sr_1.sv"
add_fileset_file "zlaswp_bb_B4_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B4_sr_1.sv"
add_fileset_file "zlaswp_bb_B5_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B5_sr_1.sv"
add_fileset_file "zlaswp_bb_B6_sr_1.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B6_sr_1.sv"
add_fileset_file "zlaswp_bb_B7_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B7_sr_0.sv"
add_fileset_file "zlaswp_bb_B8_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B8_sr_0.sv"
add_fileset_file "zlaswp_bb_B9_sr_0.sv" SYSTEM_VERILOG PATH "ip/zlaswp_bb_B9_sr_0.sv"
add_fileset_file "acl_avm_to_ic.v" SYSTEM_VERILOG PATH "ip/acl_avm_to_ic.v"
add_fileset_file "acl_ic_master_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_master_endpoint.v"
add_fileset_file "acl_arb_intf.v" SYSTEM_VERILOG PATH "ip/acl_arb_intf.v"
add_fileset_file "acl_ic_intf.v" SYSTEM_VERILOG PATH "ip/acl_ic_intf.v"
add_fileset_file "acl_ic_slave_endpoint.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_endpoint.v"
add_fileset_file "acl_ic_slave_rrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_rrp.v"
add_fileset_file "acl_ic_slave_wrp.v" SYSTEM_VERILOG PATH "ip/acl_ic_slave_wrp.v"
add_fileset_file "acl_arb2.v" SYSTEM_VERILOG PATH "ip/acl_arb2.v"
add_fileset_file "acl_ic_to_avm.v" SYSTEM_VERILOG PATH "ip/acl_ic_to_avm.v"
add_fileset_file "zlaswp_internal.v" SYSTEM_VERILOG PATH "zlaswp_internal.v"

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### The component return data interface (returndata)
add_interface returndata conduit source
set_interface_property returndata associatedClock clock
set_interface_property returndata associatedReset reset
set_interface_assignment returndata hls.cosim.name {$returndata}
add_interface_port returndata returndata data output 32

#### Parameter n interface
add_interface n conduit sink
set_interface_property n associatedClock clock
set_interface_property n associatedReset reset
set_interface_assignment n hls.cosim.name {n}
add_interface_port n n data input 64

#### Parameter a interface
add_interface a conduit sink
set_interface_property a associatedClock clock
set_interface_property a associatedReset reset
set_interface_assignment a hls.cosim.name {a}
add_interface_port a a data input 64

#### Parameter lda interface
add_interface lda conduit sink
set_interface_property lda associatedClock clock
set_interface_property lda associatedReset reset
set_interface_assignment lda hls.cosim.name {lda}
add_interface_port lda lda data input 64

#### Parameter k1 interface
add_interface k1 conduit sink
set_interface_property k1 associatedClock clock
set_interface_property k1 associatedReset reset
set_interface_assignment k1 hls.cosim.name {k1}
add_interface_port k1 k1 data input 64

#### Parameter k2 interface
add_interface k2 conduit sink
set_interface_property k2 associatedClock clock
set_interface_property k2 associatedReset reset
set_interface_assignment k2 hls.cosim.name {k2}
add_interface_port k2 k2 data input 64

#### Parameter ipiv interface
add_interface ipiv conduit sink
set_interface_property ipiv associatedClock clock
set_interface_property ipiv associatedReset reset
set_interface_assignment ipiv hls.cosim.name {ipiv}
add_interface_port ipiv ipiv data input 64

#### Parameter incx interface
add_interface incx conduit sink
set_interface_property incx associatedClock clock
set_interface_property incx associatedReset reset
set_interface_assignment incx hls.cosim.name {incx}
add_interface_port incx incx data input 64

#### Master interface avmm_0_rw with base address 0
add_interface avmm_0_rw avalon start
set_interface_property avmm_0_rw ENABLED true
set_interface_property avmm_0_rw associatedClock clock
set_interface_property avmm_0_rw burstOnBurstBoundariesOnly false
set_interface_property avmm_0_rw doStreamReads false
set_interface_property avmm_0_rw doStreamWrites false
set_interface_property avmm_0_rw linewrapBursts false
set_interface_property avmm_0_rw readWaitTime 0
set_interface_property avmm_0_rw readLatency 1
add_interface_port avmm_0_rw avmm_0_rw_address address output 64
add_interface_port avmm_0_rw avmm_0_rw_byteenable byteenable output 8
add_interface_port avmm_0_rw avmm_0_rw_read read output 1
add_interface_port avmm_0_rw avmm_0_rw_readdata readdata input 64
add_interface_port avmm_0_rw avmm_0_rw_write write output 1
add_interface_port avmm_0_rw avmm_0_rw_writedata writedata output 64

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
