

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2'
================================================================
* Date:           Tue Apr  4 19:45:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.664 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1722_1_VITIS_LOOP_1723_2  |        9|        9|         1|          1|          1|     9|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     106|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        0|      49|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       10|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       10|     218|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_964_32_1_1_U1419  |mux_964_32_1_1  |        0|   0|  0|  49|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  49|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1722_2_fu_198_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln1722_fu_207_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1723_fu_361_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln1724_fu_326_p2       |         +|   0|  0|  12|           5|           5|
    |empty_fu_186_p2            |         -|   0|  0|  12|           5|           5|
    |p_mid1_fu_281_p2           |         -|   0|  0|  12|           5|           5|
    |sub_ln1724_fu_259_p2       |         -|   0|  0|  14|           7|           7|
    |icmp_ln1722_fu_192_p2      |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln1723_fu_213_p2      |      icmp|   0|  0|   8|           2|           2|
    |select_ln1722_2_fu_227_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln1722_3_fu_287_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1722_fu_219_p3    |    select|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 106|          39|          39|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_42                 |   9|          2|    2|          4|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_j_load               |   9|          2|    2|          4|
    |i_fu_74                               |   9|          2|    2|          4|
    |indvar_flatten_fu_78                  |   9|          2|    4|          8|
    |j_fu_70                               |   9|          2|    2|          4|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   17|         34|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+---+----+-----+-----------+
    |         Name         | FF| LUT| Bits| Const Bits|
    +----------------------+---+----+-----+-----------+
    |ap_CS_fsm             |  1|   0|    1|          0|
    |ap_done_reg           |  1|   0|    1|          0|
    |i_fu_74               |  2|   0|    2|          0|
    |indvar_flatten_fu_78  |  4|   0|    4|          0|
    |j_fu_70               |  2|   0|    2|          0|
    +----------------------+---+----+-----+-----------+
    |Total                 | 10|   0|   10|          0|
    +----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+---------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_VITIS_LOOP_1722_1_VITIS_LOOP_1723_2|  return value|
|A_address0     |  out|    8|   ap_memory|                                                             A|         array|
|A_ce0          |  out|    1|   ap_memory|                                                             A|         array|
|A_we0          |  out|    1|   ap_memory|                                                             A|         array|
|A_d0           |  out|   32|   ap_memory|                                                             A|         array|
|ABt_12_reload  |   in|   32|     ap_none|                                                 ABt_12_reload|        scalar|
|ABt_13_reload  |   in|   32|     ap_none|                                                 ABt_13_reload|        scalar|
|ABt_14_reload  |   in|   32|     ap_none|                                                 ABt_14_reload|        scalar|
|ABt_15_reload  |   in|   32|     ap_none|                                                 ABt_15_reload|        scalar|
|ABt_16_reload  |   in|   32|     ap_none|                                                 ABt_16_reload|        scalar|
|ABt_17_reload  |   in|   32|     ap_none|                                                 ABt_17_reload|        scalar|
|ABt_11_reload  |   in|   32|     ap_none|                                                 ABt_11_reload|        scalar|
|ABt_10_reload  |   in|   32|     ap_none|                                                 ABt_10_reload|        scalar|
|ABt_9_reload   |   in|   32|     ap_none|                                                  ABt_9_reload|        scalar|
+---------------+-----+-----+------------+--------------------------------------------------------------+--------------+

