

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Sun Oct 18 11:50:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       pipline_rewind
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  987907|  987907|  987907|  987907|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- memcpy.B_CONV1.gep.BIAS            |       6|       6|         2|          1|          1|       6|    yes   |
        |- memcpy.pic_in.gep.FM_DDR_BUFF1     |    1025|    1025|         3|          1|          1|    1024|    yes   |
        |- memcpy.W_CONV1.gep.WEIGHT          |     151|     151|         3|          1|          1|     150|    yes   |
        |- L_L_L_conv1_label1                 |  940804|  940804|        13|          8|          1|  117600|    yes   |
        |- L_L_conv1_label2                   |   42336|   42336|        10|          9|          1|    4704|    yes   |
        |- L_L_conv1_label3                   |    2372|    2372|        23|          2|          1|    1176|    yes   |
        |- memcpy.FM_DDR_BUFF2.conv_out1.gep  |    1177|    1177|         3|          1|          1|    1176|    yes   |
        +-------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 8, depth = 13
  * Pipeline-4: initiation interval (II) = 9, depth = 10
  * Pipeline-5: initiation interval (II) = 2, depth = 23
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 87
* Pipeline : 7
  Pipeline-0 : II = 1, D = 2, States = { 8 9 }
  Pipeline-1 : II = 1, D = 3, States = { 17 18 19 }
  Pipeline-2 : II = 1, D = 3, States = { 27 28 29 }
  Pipeline-3 : II = 8, D = 13, States = { 31 32 33 34 35 36 37 38 39 40 41 42 43 }
  Pipeline-4 : II = 9, D = 10, States = { 45 46 47 48 49 50 51 52 53 54 }
  Pipeline-5 : II = 2, D = 23, States = { 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 }
  Pipeline-6 : II = 1, D = 3, States = { 80 81 82 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	10  / (exitcond9)
	9  / (!exitcond9)
9 --> 
	8  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	20  / (exitcond7)
	18  / (!exitcond7)
18 --> 
	19  / true
19 --> 
	17  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	30  / (exitcond8)
	28  / (!exitcond8)
28 --> 
	29  / true
29 --> 
	27  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / (exitcond_flatten11)
	31  / (!exitcond_flatten11)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / (exitcond_flatten13)
	45  / (!exitcond_flatten13)
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / (exitcond_flatten15)
	56  / (!exitcond_flatten15)
79 --> 
	80  / true
80 --> 
	83  / (exitcond10)
	81  / (!exitcond10)
81 --> 
	82  / true
82 --> 
	80  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.75>
ST_1 : Operation 88 [7/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 88 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 89 [6/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 89 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 90 [5/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 90 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 91 [4/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 91 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 92 [3/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 92 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 93 [2/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 93 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %WEIGHT, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %FM_DDR_BUFF1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %BIAS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/7] (8.75ns)   --->   "%BIAS_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %BIAS, i32 6) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 98 'readreq' 'BIAS_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 99 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 99 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.65>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%indvar = phi i3 [ 0, %0 ], [ %indvar_next, %burst.rd.body61 ]" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 100 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.13ns)   --->   "%exitcond9 = icmp eq i3 %indvar, -2" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 101 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.65ns)   --->   "%indvar_next = add i3 %indvar, 1" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 103 'add' 'indvar_next' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %burst.rd.header16.preheader, label %burst.rd.body" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 105 'specregionbegin' 'burstread_rbegin' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (1.30ns)   --->   "switch i3 %indvar, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 106 'switch' <Predicate = (!exitcond9)> <Delay = 1.30>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 107 'specregionend' 'burstread_rend' <Predicate = (!exitcond9)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 108 'br' <Predicate = (!exitcond9)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str14)" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 109 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @memcpy_OC_B_CONV1_OC)" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 110 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (8.75ns)   --->   "%BIAS_read = call float @_ssdm_op_Read.m_axi.floatP(float* %BIAS) nounwind" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 111 'read' 'BIAS_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_4, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 112 'store' <Predicate = (indvar == 4)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 113 'br' <Predicate = (indvar == 4)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_3, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 114 'store' <Predicate = (indvar == 3)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 115 'br' <Predicate = (indvar == 3)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_2, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 116 'store' <Predicate = (indvar == 2)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 117 'br' <Predicate = (indvar == 2)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_1, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 118 'store' <Predicate = (indvar == 1)> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 119 'br' <Predicate = (indvar == 1)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_0, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 120 'store' <Predicate = (indvar == 0)> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 121 'br' <Predicate = (indvar == 0)> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "store float %BIAS_read, float* @B_CONV1_5, align 4" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 122 'store' <Predicate = (indvar == 7) | (indvar == 6) | (indvar == 5)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "br label %burst.rd.body61" [../2C_prj/lenet5/conv.cpp:39]   --->   Operation 123 'br' <Predicate = (indvar == 7) | (indvar == 6) | (indvar == 5)> <Delay = 0.00>

State 10 <SV = 8> <Delay = 8.75>
ST_10 : Operation 124 [7/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 124 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 9> <Delay = 8.75>
ST_11 : Operation 125 [6/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 125 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 10> <Delay = 8.75>
ST_12 : Operation 126 [5/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 126 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 11> <Delay = 8.75>
ST_13 : Operation 127 [4/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 127 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 12> <Delay = 8.75>
ST_14 : Operation 128 [3/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 128 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 13> <Delay = 8.75>
ST_15 : Operation 129 [2/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 129 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 14> <Delay = 8.75>
ST_16 : Operation 130 [1/7] (8.75ns)   --->   "%FM_DDR_BUFF1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %FM_DDR_BUFF1, i32 1024) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 130 'readreq' 'FM_DDR_BUFF1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 131 [1/1] (1.76ns)   --->   "br label %burst.rd.header16" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 131 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 15> <Delay = 1.88>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%indvar8 = phi i11 [ %indvar_next4, %burst.rd.body17 ], [ 0, %burst.rd.header16.preheader ]" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 132 'phi' 'indvar8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (1.88ns)   --->   "%exitcond7 = icmp eq i11 %indvar8, -1024" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 133 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind"   --->   Operation 134 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (1.63ns)   --->   "%indvar_next4 = add i11 %indvar8, 1" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 135 'add' 'indvar_next4' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %burst.rd.header29.preheader, label %burst.rd.body17" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 16> <Delay = 8.75>
ST_18 : Operation 137 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %FM_DDR_BUFF1) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 137 'read' 'FM_DDR_BUFF1_read' <Predicate = (!exitcond7)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 3.25>
ST_19 : Operation 138 [1/1] (0.00ns)   --->   "%burstread_rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 138 'specregionbegin' 'burstread_rbegin3' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 139 'specpipeline' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @memcpy_OC_pic_in_OC_s)" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 140 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 141 [1/1] (0.00ns)   --->   "%indvar1 = zext i11 %indvar8 to i64" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 141 'zext' 'indvar1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 142 [1/1] (0.00ns)   --->   "%pic_in_addr_1 = getelementptr [1024 x float]* @pic_in, i64 0, i64 %indvar1" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 142 'getelementptr' 'pic_in_addr_1' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 143 [1/1] (3.25ns)   --->   "store float %FM_DDR_BUFF1_read, float* %pic_in_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 143 'store' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_19 : Operation 144 [1/1] (0.00ns)   --->   "%burstread_rend26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin3) nounwind" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 144 'specregionend' 'burstread_rend26' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "br label %burst.rd.header16" [../2C_prj/lenet5/conv.cpp:40]   --->   Operation 145 'br' <Predicate = (!exitcond7)> <Delay = 0.00>

State 20 <SV = 16> <Delay = 8.75>
ST_20 : Operation 146 [7/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 146 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 17> <Delay = 8.75>
ST_21 : Operation 147 [6/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 147 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 18> <Delay = 8.75>
ST_22 : Operation 148 [5/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 148 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 19> <Delay = 8.75>
ST_23 : Operation 149 [4/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 149 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 20> <Delay = 8.75>
ST_24 : Operation 150 [3/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 150 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 21> <Delay = 8.75>
ST_25 : Operation 151 [2/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 151 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 22> <Delay = 8.75>
ST_26 : Operation 152 [1/7] (8.75ns)   --->   "%WEIGHT_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %WEIGHT, i32 150) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 152 'readreq' 'WEIGHT_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 153 [1/1] (1.76ns)   --->   "br label %burst.rd.header29" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 153 'br' <Predicate = true> <Delay = 1.76>

State 27 <SV = 23> <Delay = 4.71>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%indvar2 = phi i8 [ %indvar_next5, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 154 'phi' 'indvar2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [1/1] (0.00ns)   --->   "%phi_mul = phi i16 [ %next_mul, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]"   --->   Operation 155 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 156 [1/1] (0.00ns)   --->   "%phi_urem = phi i8 [ %idx_urem, %burst.rd.body3074 ], [ 0, %burst.rd.header29.preheader ]"   --->   Operation 156 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 157 [1/1] (1.55ns)   --->   "%exitcond8 = icmp eq i8 %indvar2, -106" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 157 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 158 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind"   --->   Operation 158 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 159 [1/1] (1.91ns)   --->   "%indvar_next5 = add i8 %indvar2, 1" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 159 'add' 'indvar_next5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %burst.rd.end28.preheader, label %burst.rd.body30" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%burstread_rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 161 'specregionbegin' 'burstread_rbegin4' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (2.07ns)   --->   "%next_mul = add i16 328, %phi_mul"   --->   Operation 162 'add' 'next_mul' <Predicate = (!exitcond8)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = trunc i8 %phi_urem to i5" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 163 'trunc' 'tmp' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 164 [1/1] (0.00ns)   --->   "%div_t = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %phi_mul, i32 13, i32 15)" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 164 'partselect' 'div_t' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 165 [1/1] (1.30ns)   --->   "switch i3 %div_t, label %branch11 [
    i3 0, label %branch6
    i3 1, label %branch7
    i3 2, label %branch8
    i3 3, label %branch9
    i3 -4, label %branch10
  ]" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 165 'switch' <Predicate = (!exitcond8)> <Delay = 1.30>
ST_27 : Operation 166 [1/1] (1.91ns)   --->   "%next_urem = add i8 %phi_urem, 1"   --->   Operation 166 'add' 'next_urem' <Predicate = (!exitcond8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/1] (1.55ns)   --->   "%tmp_103 = icmp ult i8 %next_urem, 25"   --->   Operation 167 'icmp' 'tmp_103' <Predicate = (!exitcond8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 168 [1/1] (1.24ns)   --->   "%idx_urem = select i1 %tmp_103, i8 %next_urem, i8 0"   --->   Operation 168 'select' 'idx_urem' <Predicate = (!exitcond8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 169 [1/1] (0.00ns)   --->   "%burstread_rend39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin4) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 169 'specregionend' 'burstread_rend39' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_27 : Operation 170 [1/1] (0.00ns)   --->   "br label %burst.rd.header29" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 170 'br' <Predicate = (!exitcond8)> <Delay = 0.00>

State 28 <SV = 24> <Delay = 8.75>
ST_28 : Operation 171 [1/1] (8.75ns)   --->   "%WEIGHT_read = call float @_ssdm_op_Read.m_axi.floatP(float* %WEIGHT) nounwind" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 171 'read' 'WEIGHT_read' <Predicate = (!exitcond8)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 25> <Delay = 5.31>
ST_29 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str16)" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 172 'specpipeline' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @memcpy_OC_W_CONV1_OC)" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 173 'specloopname' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 174 [1/1] (1.36ns)   --->   "%tmp_s = icmp ult i5 %tmp, -7" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 174 'icmp' 'tmp_s' <Predicate = (!exitcond8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 175 [1/1] (1.78ns)   --->   "%tmp_87 = add i5 7, %tmp" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 175 'add' 'tmp_87' <Predicate = (!exitcond8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 176 [1/1] (1.21ns)   --->   "%tmp_64 = select i1 %tmp_s, i5 %tmp, i5 %tmp_87" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 176 'select' 'tmp_64' <Predicate = (!exitcond8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_88 = zext i5 %tmp_64 to i64" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 177 'zext' 'tmp_88' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 178 [1/1] (0.00ns)   --->   "%W_CONV1_0_addr = getelementptr [25 x float]* @W_CONV1_0, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 178 'getelementptr' 'W_CONV1_0_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 179 [1/1] (0.00ns)   --->   "%W_CONV1_1_addr = getelementptr [25 x float]* @W_CONV1_1, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 179 'getelementptr' 'W_CONV1_1_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 180 [1/1] (0.00ns)   --->   "%W_CONV1_2_addr = getelementptr [25 x float]* @W_CONV1_2, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 180 'getelementptr' 'W_CONV1_2_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 181 [1/1] (0.00ns)   --->   "%W_CONV1_3_addr = getelementptr [25 x float]* @W_CONV1_3, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 181 'getelementptr' 'W_CONV1_3_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 182 [1/1] (0.00ns)   --->   "%W_CONV1_4_addr = getelementptr [25 x float]* @W_CONV1_4, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 182 'getelementptr' 'W_CONV1_4_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 183 [1/1] (0.00ns)   --->   "%W_CONV1_5_addr = getelementptr [25 x float]* @W_CONV1_5, i64 0, i64 %tmp_88" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 183 'getelementptr' 'W_CONV1_5_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_29 : Operation 184 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 184 'store' <Predicate = (div_t == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 185 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 185 'br' <Predicate = (div_t == 4)> <Delay = 0.00>
ST_29 : Operation 186 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 186 'store' <Predicate = (div_t == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 187 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 187 'br' <Predicate = (div_t == 3)> <Delay = 0.00>
ST_29 : Operation 188 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 188 'store' <Predicate = (div_t == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 189 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 189 'br' <Predicate = (div_t == 2)> <Delay = 0.00>
ST_29 : Operation 190 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 190 'store' <Predicate = (div_t == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 191 'br' <Predicate = (div_t == 1)> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 192 'store' <Predicate = (div_t == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 193 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 193 'br' <Predicate = (div_t == 0)> <Delay = 0.00>
ST_29 : Operation 194 [1/1] (2.32ns)   --->   "store float %WEIGHT_read, float* %W_CONV1_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 194 'store' <Predicate = (div_t == 7) | (div_t == 6) | (div_t == 5)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "br label %burst.rd.body3074" [../2C_prj/lenet5/conv.cpp:41]   --->   Operation 195 'br' <Predicate = (div_t == 7) | (div_t == 6) | (div_t == 5)> <Delay = 0.00>

State 30 <SV = 24> <Delay = 1.76>
ST_30 : Operation 196 [1/1] (1.76ns)   --->   "br label %burst.rd.end28" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 196 'br' <Predicate = true> <Delay = 1.76>

State 31 <SV = 25> <Delay = 6.69>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%exitcond_flatten16 = phi i1 [ %exitcond_flatten10, %.preheader14 ], [ false, %burst.rd.end28.preheader ]"   --->   Operation 197 'phi' 'exitcond_flatten16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%exitcond_flatten17 = phi i1 [ %exitcond_flatten9, %.preheader14 ], [ false, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 198 'phi' 'exitcond_flatten17' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%exitcond_flatten18 = phi i1 [ %exitcond_flatten, %.preheader14 ], [ false, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 199 'phi' 'exitcond_flatten18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 200 [1/1] (0.00ns)   --->   "%exitcond11 = phi i1 [ %exitcond4, %.preheader14 ], [ false, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 200 'phi' 'exitcond11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%kc_cast = phi i3 [ %kc_cast_mid2, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 201 'phi' 'kc_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%chl_out2 = phi i3 [ %chl_out_3, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]"   --->   Operation 202 'phi' 'chl_out2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [1/1] (0.00ns)   --->   "%c = phi i5 [ %c_mid2, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 203 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 204 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %indvar_flatten_next, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 204 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 205 [1/1] (0.00ns)   --->   "%r = phi i5 [ %r_mid2, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 205 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 206 [1/1] (0.00ns)   --->   "%indvar_flatten9 = phi i13 [ %indvar_flatten_next9, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 206 'phi' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 207 [1/1] (0.00ns)   --->   "%indvar_flatten10 = phi i16 [ %indvar_flatten_next1, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]"   --->   Operation 207 'phi' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 208 [1/1] (0.00ns)   --->   "%kr = phi i3 [ %kr_cast_mid2_v, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 208 'phi' 'kr' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 209 [1/1] (0.00ns)   --->   "%indvar_flatten11 = phi i17 [ %indvar_flatten_next1_1, %.preheader14 ], [ 0, %burst.rd.end28.preheader ]"   --->   Operation 209 'phi' 'indvar_flatten11' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 210 [1/1] (1.65ns)   --->   "%kr_2 = add i3 %kr, 1" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 210 'add' 'kr_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 211 [1/1] (0.98ns)   --->   "%kc_mid = select i1 %exitcond_flatten16, i3 0, i3 %kc_cast" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 211 'select' 'kc_mid' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 212 [1/1] (0.98ns)   --->   "%kr_cast_mid2_v = select i1 %exitcond_flatten16, i3 %kr_2, i3 %kr" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 212 'select' 'kr_cast_mid2_v' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 213 [1/1] (0.97ns)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten16, true" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 213 'xor' 'not_exitcond_flatten' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid5)   --->   "%exitcond4_mid = and i1 %exitcond11, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 214 'and' 'exitcond4_mid' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node exitcond_flatten_mid_7)   --->   "%exitcond_flatten_mid = and i1 %exitcond_flatten18, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 215 'and' 'exitcond_flatten_mid' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 216 [1/1] (0.97ns)   --->   "%exitcond_flatten13_m = and i1 %exitcond_flatten17, %not_exitcond_flatten" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 216 'and' 'exitcond_flatten13_m' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 217 [1/1] (0.97ns)   --->   "%tmp_89 = or i1 %exitcond_flatten13_m, %exitcond_flatten16" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 217 'or' 'tmp_89' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 218 [1/1] (1.21ns)   --->   "%r_mid = select i1 %tmp_89, i5 0, i5 %r" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 218 'select' 'r_mid' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node not_exitcond_flatten_4)   --->   "%exitcond_flatten13_n = xor i1 %exitcond_flatten17, true" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 219 'xor' 'exitcond_flatten13_n' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 220 [1/1] (0.97ns) (out node of the LUT)   --->   "%not_exitcond_flatten_4 = or i1 %exitcond_flatten16, %exitcond_flatten13_n" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 220 'or' 'not_exitcond_flatten_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid5)   --->   "%exitcond4_mid4 = and i1 %exitcond4_mid, %not_exitcond_flatten_4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 221 'and' 'exitcond4_mid4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 222 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_flatten_mid_7 = and i1 %exitcond_flatten_mid, %not_exitcond_flatten_4" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 222 'and' 'exitcond_flatten_mid_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_90 = or i1 %exitcond_flatten_mid_7, %exitcond_flatten13_m" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 223 'or' 'tmp_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 224 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_86 = or i1 %tmp_90, %exitcond_flatten16" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 224 'or' 'tmp_86' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 225 [1/1] (1.21ns)   --->   "%c_mid3 = select i1 %tmp_86, i5 0, i5 %c" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 225 'select' 'c_mid3' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid5)   --->   "%not_exitcond_flatten_1 = xor i1 %exitcond_flatten_mid_7, true" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 226 'xor' 'not_exitcond_flatten_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 227 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond4_mid5 = and i1 %exitcond4_mid4, %not_exitcond_flatten_1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 227 'and' 'exitcond4_mid5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node chl_out2_mid2)   --->   "%tmp_91 = or i1 %exitcond4_mid5, %exitcond_flatten_mid_7" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 228 'or' 'tmp_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node chl_out2_mid2)   --->   "%tmp_92 = or i1 %tmp_91, %tmp_89" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 229 'or' 'tmp_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 230 [1/1] (0.98ns) (out node of the LUT)   --->   "%chl_out2_mid2 = select i1 %tmp_92, i3 0, i3 %chl_out2" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 230 'select' 'chl_out2_mid2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str4) nounwind" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 231 'specregionbegin' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 232 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str4, i32 %tmp_66) nounwind" [../2C_prj/lenet5/conv.cpp:50]   --->   Operation 232 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 233 [1/1] (1.65ns)   --->   "%chl_out_3 = add i3 %chl_out2_mid2, 1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 233 'add' 'chl_out_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 234 [1/1] (1.91ns)   --->   "%indvar_flatten_op = add i8 %indvar_flatten, 1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 234 'add' 'indvar_flatten_op' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 235 [1/1] (1.24ns)   --->   "%indvar_flatten_next = select i1 %tmp_86, i8 1, i8 %indvar_flatten_op" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 235 'select' 'indvar_flatten_next' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 236 [1/1] (1.67ns)   --->   "%indvar_flatten11_op = add i13 %indvar_flatten9, 1" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 236 'add' 'indvar_flatten11_op' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 237 [1/1] (0.69ns)   --->   "%indvar_flatten_next9 = select i1 %tmp_89, i13 1, i13 %indvar_flatten11_op" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 237 'select' 'indvar_flatten_next9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 238 [1/1] (2.07ns)   --->   "%indvar_flatten31_op = add i16 %indvar_flatten10, 1"   --->   Operation 238 'add' 'indvar_flatten31_op' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 239 [1/1] (0.80ns)   --->   "%indvar_flatten_next1 = select i1 %exitcond_flatten16, i16 1, i16 %indvar_flatten31_op"   --->   Operation 239 'select' 'indvar_flatten_next1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 240 [1/1] (1.13ns)   --->   "%exitcond4 = icmp eq i3 %chl_out_3, -2" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 240 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 241 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i8 %indvar_flatten_next, -88" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 241 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 242 [1/1] (2.09ns)   --->   "%exitcond_flatten9 = icmp eq i13 %indvar_flatten_next9, -3488" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 242 'icmp' 'exitcond_flatten9' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 243 [1/1] (2.42ns)   --->   "%exitcond_flatten10 = icmp eq i16 %indvar_flatten_next1, 23520"   --->   Operation 243 'icmp' 'exitcond_flatten10' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 244 [1/1] (2.43ns)   --->   "%exitcond_flatten11 = icmp eq i17 %indvar_flatten11, -13473"   --->   Operation 244 'icmp' 'exitcond_flatten11' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten11, label %.preheader13.preheader, label %burst.rd.end28"   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 32 <SV = 26> <Delay = 8.44>
ST_32 : Operation 246 [1/1] (0.00ns)   --->   "%kr_cast_mid2 = zext i3 %kr_cast_mid2_v to i5" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 246 'zext' 'kr_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 247 [1/1] (1.65ns)   --->   "%kc = add i3 %kc_mid, 1" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 247 'add' 'kc' <Predicate = (exitcond_flatten13_m)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 248 [1/1] (0.98ns)   --->   "%kc_cast_mid2 = select i1 %exitcond_flatten13_m, i3 %kc, i3 %kc_mid" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 248 'select' 'kc_cast_mid2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 249 [1/1] (0.00ns)   --->   "%kc_cast_mid2_cast = zext i3 %kc_cast_mid2 to i5" [../2C_prj/lenet5/conv.cpp:44]   --->   Operation 249 'zext' 'kc_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 250 [1/1] (1.78ns)   --->   "%r_6 = add i5 %r_mid, 1" [../2C_prj/lenet5/conv.cpp:45]   --->   Operation 250 'add' 'r_6' <Predicate = (exitcond_flatten_mid_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 251 [1/1] (1.21ns)   --->   "%r_mid2 = select i1 %exitcond_flatten_mid_7, i5 %r_6, i5 %r_mid" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 251 'select' 'r_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 252 [1/1] (1.78ns)   --->   "%c_6 = add i5 %c_mid3, 1" [../2C_prj/lenet5/conv.cpp:46]   --->   Operation 252 'add' 'c_6' <Predicate = (exitcond4_mid5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 253 [1/1] (1.21ns)   --->   "%c_mid2 = select i1 %exitcond4_mid5, i5 %c_6, i5 %c_mid3" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 253 'select' 'c_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 254 [1/1] (1.78ns)   --->   "%tmp_56 = add i5 %c_mid2, %kc_cast_mid2_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 254 'add' 'tmp_56' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 255 [1/1] (1.78ns)   --->   "%tmp_58 = add i5 %r_mid2, %kr_cast_mid2" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 255 'add' 'tmp_58' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_93 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_58, i5 %tmp_56)" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 256 'bitconcatenate' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_94 = zext i10 %tmp_93 to i64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 257 'zext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 258 [1/1] (0.00ns)   --->   "%pic_in_addr = getelementptr [1024 x float]* @pic_in, i64 0, i64 %tmp_94" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 258 'getelementptr' 'pic_in_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 259 [2/2] (3.25ns)   --->   "%pic_in_load = load float* %pic_in_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 259 'load' 'pic_in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_60_cast = zext i3 %kc_cast_mid2 to i6" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 260 'zext' 'tmp_60_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_61_cast = zext i3 %kr_cast_mid2_v to i6" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 261 'zext' 'tmp_61_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_95 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %kr_cast_mid2_v, i2 0)" [../2C_prj/lenet5/conv.cpp:43]   --->   Operation 262 'bitconcatenate' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "%p_shl14_cast = zext i5 %tmp_95 to i6" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 263 'zext' 'p_shl14_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 264 [1/1] (1.78ns)   --->   "%tmp_96 = add i6 %tmp_61_cast, %p_shl14_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 264 'add' 'tmp_96' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_97 = add i6 %tmp_96, 25" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 265 'add' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 266 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%tmp_98 = add i6 %tmp_97, %tmp_60_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 266 'add' 'tmp_98' <Predicate = true> <Delay = 3.49> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_106_cast = sext i6 %tmp_98 to i64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 267 'sext' 'tmp_106_cast' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 268 [1/1] (0.00ns)   --->   "%W_CONV1_0_addr_1 = getelementptr [25 x float]* @W_CONV1_0, i64 0, i64 %tmp_106_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 268 'getelementptr' 'W_CONV1_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 269 [1/1] (0.00ns)   --->   "%W_CONV1_1_addr_1 = getelementptr [25 x float]* @W_CONV1_1, i64 0, i64 %tmp_106_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 269 'getelementptr' 'W_CONV1_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 270 [1/1] (0.00ns)   --->   "%W_CONV1_2_addr_1 = getelementptr [25 x float]* @W_CONV1_2, i64 0, i64 %tmp_106_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 270 'getelementptr' 'W_CONV1_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 271 [1/1] (0.00ns)   --->   "%W_CONV1_3_addr_1 = getelementptr [25 x float]* @W_CONV1_3, i64 0, i64 %tmp_106_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 271 'getelementptr' 'W_CONV1_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%W_CONV1_4_addr_1 = getelementptr [25 x float]* @W_CONV1_4, i64 0, i64 %tmp_106_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 272 'getelementptr' 'W_CONV1_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%W_CONV1_5_addr_1 = getelementptr [25 x float]* @W_CONV1_5, i64 0, i64 %tmp_106_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 273 'getelementptr' 'W_CONV1_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 274 [2/2] (2.32ns)   --->   "%W_CONV1_0_load = load float* %W_CONV1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 274 'load' 'W_CONV1_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 275 [2/2] (2.32ns)   --->   "%W_CONV1_1_load = load float* %W_CONV1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 275 'load' 'W_CONV1_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 276 [2/2] (2.32ns)   --->   "%W_CONV1_2_load = load float* %W_CONV1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 276 'load' 'W_CONV1_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 277 [2/2] (2.32ns)   --->   "%W_CONV1_3_load = load float* %W_CONV1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 277 'load' 'W_CONV1_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 278 [2/2] (2.32ns)   --->   "%W_CONV1_4_load = load float* %W_CONV1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 278 'load' 'W_CONV1_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_32 : Operation 279 [2/2] (2.32ns)   --->   "%W_CONV1_5_load = load float* %W_CONV1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 279 'load' 'W_CONV1_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 33 <SV = 27> <Delay = 4.65>
ST_33 : Operation 280 [1/2] (3.25ns)   --->   "%pic_in_load = load float* %pic_in_addr, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 280 'load' 'pic_in_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 281 [1/2] (2.32ns)   --->   "%W_CONV1_0_load = load float* %W_CONV1_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 281 'load' 'W_CONV1_0_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 282 [1/2] (2.32ns)   --->   "%W_CONV1_1_load = load float* %W_CONV1_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 282 'load' 'W_CONV1_1_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 283 [1/2] (2.32ns)   --->   "%W_CONV1_2_load = load float* %W_CONV1_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 283 'load' 'W_CONV1_2_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 284 [1/2] (2.32ns)   --->   "%W_CONV1_3_load = load float* %W_CONV1_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 284 'load' 'W_CONV1_3_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 285 [1/2] (2.32ns)   --->   "%W_CONV1_4_load = load float* %W_CONV1_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 285 'load' 'W_CONV1_4_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 286 [1/2] (2.32ns)   --->   "%W_CONV1_5_load = load float* %W_CONV1_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 286 'load' 'W_CONV1_5_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_33 : Operation 287 [1/1] (2.32ns)   --->   "%tmp_67 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %W_CONV1_0_load, float %W_CONV1_1_load, float %W_CONV1_2_load, float %W_CONV1_3_load, float %W_CONV1_4_load, float %W_CONV1_5_load, i3 %chl_out2_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 287 'mux' 'tmp_67' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 288 [1/1] (1.30ns)   --->   "switch i3 %chl_out2_mid2, label %branch23 [
    i3 0, label %branch18
    i3 1, label %branch19
    i3 2, label %branch20
    i3 3, label %branch21
    i3 -4, label %branch22
  ]" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 288 'switch' <Predicate = true> <Delay = 1.30>

State 34 <SV = 28> <Delay = 5.70>
ST_34 : Operation 289 [4/4] (5.70ns)   --->   "%tmp_62 = fmul float %pic_in_load, %tmp_67" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 289 'fmul' 'tmp_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 5.70>
ST_35 : Operation 290 [3/4] (5.70ns)   --->   "%tmp_62 = fmul float %pic_in_load, %tmp_67" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 290 'fmul' 'tmp_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 30> <Delay = 7.01>
ST_36 : Operation 291 [2/4] (5.70ns)   --->   "%tmp_62 = fmul float %pic_in_load, %tmp_67" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 291 'fmul' 'tmp_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i5 %c_mid2 to i11" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 292 'zext' 'tmp_63_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_99 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r_mid2, i5 0)" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 293 'bitconcatenate' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 294 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_99 to i11" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 294 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_100 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r_mid2, i2 0)" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 295 'bitconcatenate' 'tmp_100' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 296 [1/1] (0.00ns)   --->   "%p_shl15_cast = zext i7 %tmp_100 to i11" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 296 'zext' 'p_shl15_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_101 = sub i11 %p_shl_cast, %p_shl15_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 297 'sub' 'tmp_101' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 298 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_102 = add i11 %tmp_101, %tmp_63_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 298 'add' 'tmp_102' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_110_cast = sext i11 %tmp_102 to i64" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 299 'sext' 'tmp_110_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 300 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_1 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_110_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 300 'getelementptr' 'conv1_buff_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 301 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_1 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_110_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 301 'getelementptr' 'conv1_buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 302 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_1 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_110_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 302 'getelementptr' 'conv1_buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 303 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_1 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_110_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 303 'getelementptr' 'conv1_buff_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 304 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_1 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_110_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 304 'getelementptr' 'conv1_buff_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 305 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_1 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_110_cast" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 305 'getelementptr' 'conv1_buff_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 306 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_5 = load float* %conv1_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 306 'load' 'conv1_buff_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 307 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_5 = load float* %conv1_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 307 'load' 'conv1_buff_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 308 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_5 = load float* %conv1_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 308 'load' 'conv1_buff_2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 309 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_5 = load float* %conv1_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 309 'load' 'conv1_buff_3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 310 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_5 = load float* %conv1_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 310 'load' 'conv1_buff_4_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_36 : Operation 311 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_5 = load float* %conv1_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 311 'load' 'conv1_buff_5_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 37 <SV = 31> <Delay = 5.70>
ST_37 : Operation 312 [1/4] (5.70ns)   --->   "%tmp_62 = fmul float %pic_in_load, %tmp_67" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 312 'fmul' 'tmp_62' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_5 = load float* %conv1_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 313 'load' 'conv1_buff_0_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 314 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_5 = load float* %conv1_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 314 'load' 'conv1_buff_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 315 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_5 = load float* %conv1_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 315 'load' 'conv1_buff_2_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 316 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_5 = load float* %conv1_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 316 'load' 'conv1_buff_3_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 317 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_5 = load float* %conv1_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 317 'load' 'conv1_buff_4_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 318 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_5 = load float* %conv1_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 318 'load' 'conv1_buff_5_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_37 : Operation 319 [1/1] (2.32ns)   --->   "%tmp_68 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_5, float %conv1_buff_1_load_5, float %conv1_buff_2_load_5, float %conv1_buff_3_load_5, float %conv1_buff_4_load_5, float %conv1_buff_5_load_5, i3 %chl_out2_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 319 'mux' 'tmp_68' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 32> <Delay = 7.25>
ST_38 : Operation 320 [5/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_68, %tmp_62" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 320 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 321 [1/1] (2.10ns)   --->   "%indvar_flatten_next1_1 = add i17 %indvar_flatten11, 1"   --->   Operation 321 'add' 'indvar_flatten_next1_1' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 33> <Delay = 7.25>
ST_39 : Operation 322 [4/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_68, %tmp_62" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 322 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 34> <Delay = 7.25>
ST_40 : Operation 323 [3/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_68, %tmp_62" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 323 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 7.25>
ST_41 : Operation 324 [2/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_68, %tmp_62" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 324 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 7.25>
ST_42 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_L_conv1_label1_s)"   --->   Operation 325 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label1_str)"   --->   Operation 326 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label1_str)"   --->   Operation 327 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label1_str)"   --->   Operation 328 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind" [../2C_prj/lenet5/conv.cpp:48]   --->   Operation 329 'specloopname' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 330 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 331 [1/5] (7.25ns)   --->   "%tmp_65 = fadd float %tmp_68, %tmp_62" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 331 'fadd' 'tmp_65' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 332 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117600, i64 117600, i64 117600) nounwind"   --->   Operation 332 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>

State 43 <SV = 37> <Delay = 3.25>
ST_43 : Operation 333 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_4_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 333 'store' <Predicate = (chl_out2_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 334 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 334 'br' <Predicate = (chl_out2_mid2 == 4)> <Delay = 0.00>
ST_43 : Operation 335 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_3_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 335 'store' <Predicate = (chl_out2_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 336 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 336 'br' <Predicate = (chl_out2_mid2 == 3)> <Delay = 0.00>
ST_43 : Operation 337 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_2_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 337 'store' <Predicate = (chl_out2_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 338 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 338 'br' <Predicate = (chl_out2_mid2 == 2)> <Delay = 0.00>
ST_43 : Operation 339 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_1_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 339 'store' <Predicate = (chl_out2_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 340 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 340 'br' <Predicate = (chl_out2_mid2 == 1)> <Delay = 0.00>
ST_43 : Operation 341 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_0_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 341 'store' <Predicate = (chl_out2_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 342 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 342 'br' <Predicate = (chl_out2_mid2 == 0)> <Delay = 0.00>
ST_43 : Operation 343 [1/1] (3.25ns)   --->   "store float %tmp_65, float* %conv1_buff_5_addr_1, align 4" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 343 'store' <Predicate = (chl_out2_mid2 == 7) | (chl_out2_mid2 == 6) | (chl_out2_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_43 : Operation 344 [1/1] (0.00ns)   --->   "br label %.preheader14" [../2C_prj/lenet5/conv.cpp:49]   --->   Operation 344 'br' <Predicate = (chl_out2_mid2 == 7) | (chl_out2_mid2 == 6) | (chl_out2_mid2 == 5)> <Delay = 0.00>

State 44 <SV = 26> <Delay = 1.76>
ST_44 : Operation 345 [1/1] (1.76ns)   --->   "br label %.preheader13" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 345 'br' <Predicate = true> <Delay = 1.76>

State 45 <SV = 27> <Delay = 4.73>
ST_45 : Operation 346 [1/1] (0.00ns)   --->   "%exitcond_flatten19 = phi i1 [ %exitcond_flatten12, %._crit_edge115 ], [ false, %.preheader13.preheader ]"   --->   Operation 346 'phi' 'exitcond_flatten19' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 347 [1/1] (0.00ns)   --->   "%exitcond12 = phi i1 [ %exitcond1, %._crit_edge115 ], [ false, %.preheader13.preheader ]" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 347 'phi' 'exitcond12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 348 [1/1] (0.00ns)   --->   "%chl_out4 = phi i3 [ %chl_out, %._crit_edge115 ], [ 0, %.preheader13.preheader ]"   --->   Operation 348 'phi' 'chl_out4' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 349 [1/1] (0.00ns)   --->   "%c7 = phi i5 [ %c2_mid2, %._crit_edge115 ], [ 0, %.preheader13.preheader ]" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 349 'phi' 'c7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 350 [1/1] (0.00ns)   --->   "%indvar_flatten12 = phi i8 [ %indvar_flatten_next1_2, %._crit_edge115 ], [ 0, %.preheader13.preheader ]"   --->   Operation 350 'phi' 'indvar_flatten12' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 351 [1/1] (0.00ns)   --->   "%r7 = phi i5 [ %r1_mid2, %._crit_edge115 ], [ 0, %.preheader13.preheader ]" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 351 'phi' 'r7' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 352 [1/1] (0.00ns)   --->   "%indvar_flatten13 = phi i13 [ %indvar_flatten_next1_3, %._crit_edge115 ], [ 0, %.preheader13.preheader ]"   --->   Operation 352 'phi' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 353 [1/1] (1.78ns)   --->   "%r_4 = add i5 1, %r7" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 353 'add' 'r_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 354 [1/1] (1.21ns)   --->   "%c2_mid = select i1 %exitcond_flatten19, i5 0, i5 %c7" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 354 'select' 'c2_mid' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node exitcond1_mid)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten19, true" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 355 'xor' 'not_exitcond_flatten_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 356 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond1_mid = and i1 %exitcond12, %not_exitcond_flatten_2" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 356 'and' 'exitcond1_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 357 [1/1] (1.21ns)   --->   "%r1_mid2 = select i1 %exitcond_flatten19, i5 %r_4, i5 %r7" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 357 'select' 'r1_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 358 [1/1] (1.78ns)   --->   "%c_4 = add i5 1, %c2_mid" [../2C_prj/lenet5/conv.cpp:57]   --->   Operation 358 'add' 'c_4' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node chl_out3_mid2)   --->   "%tmp_104 = or i1 %exitcond1_mid, %exitcond_flatten19" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 359 'or' 'tmp_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 360 [1/1] (0.98ns) (out node of the LUT)   --->   "%chl_out3_mid2 = select i1 %tmp_104, i3 0, i3 %chl_out4" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 360 'select' 'chl_out3_mid2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5) nounwind" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 361 'specregionbegin' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 362 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_69) nounwind" [../2C_prj/lenet5/conv.cpp:62]   --->   Operation 362 'specregionend' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 363 [1/1] (1.65ns)   --->   "%chl_out = add i3 %chl_out3_mid2, 1" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 363 'add' 'chl_out' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 364 [1/1] (1.91ns)   --->   "%indvar_flatten68_op = add i8 %indvar_flatten12, 1"   --->   Operation 364 'add' 'indvar_flatten68_op' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 365 [1/1] (1.24ns)   --->   "%indvar_flatten_next1_2 = select i1 %exitcond_flatten19, i8 1, i8 %indvar_flatten68_op"   --->   Operation 365 'select' 'indvar_flatten_next1_2' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 366 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %chl_out, -2" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 366 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 367 [1/1] (1.55ns)   --->   "%exitcond_flatten12 = icmp eq i8 %indvar_flatten_next1_2, -88"   --->   Operation 367 'icmp' 'exitcond_flatten12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 368 [1/1] (2.09ns)   --->   "%exitcond_flatten13 = icmp eq i13 %indvar_flatten13, -3489"   --->   Operation 368 'icmp' 'exitcond_flatten13' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten13, label %.preheader10.preheader, label %.preheader13"   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>

State 46 <SV = 28> <Delay = 8.22>
ST_46 : Operation 370 [1/1] (1.21ns)   --->   "%c2_mid2 = select i1 %exitcond1_mid, i5 %c_4, i5 %c2_mid" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 370 'select' 'c2_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i5 %c2_mid2 to i11" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 371 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 372 [1/1] (0.00ns)   --->   "%tmp_105 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r1_mid2, i5 0)" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 372 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 373 [1/1] (0.00ns)   --->   "%p_shl16_cast = zext i10 %tmp_105 to i11" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 373 'zext' 'p_shl16_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_106 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r1_mid2, i2 0)" [../2C_prj/lenet5/conv.cpp:56]   --->   Operation 374 'bitconcatenate' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 375 [1/1] (0.00ns)   --->   "%p_shl17_cast = zext i7 %tmp_106 to i11" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 375 'zext' 'p_shl17_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_107 = sub i11 %p_shl16_cast, %p_shl17_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 376 'sub' 'tmp_107' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 377 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_108 = add i11 %tmp_39_cast, %tmp_107" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 377 'add' 'tmp_108' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_46 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_115_cast = sext i11 %tmp_108 to i64" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 378 'sext' 'tmp_115_cast' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 379 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_115_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 379 'getelementptr' 'conv1_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 380 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_115_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 380 'getelementptr' 'conv1_buff_1_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 381 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_115_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 381 'getelementptr' 'conv1_buff_2_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 382 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_115_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 382 'getelementptr' 'conv1_buff_3_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 383 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_115_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 383 'getelementptr' 'conv1_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 384 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_115_cast" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 384 'getelementptr' 'conv1_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 385 [2/2] (3.25ns)   --->   "%conv1_buff_0_load = load float* %conv1_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 385 'load' 'conv1_buff_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 386 [2/2] (3.25ns)   --->   "%conv1_buff_1_load = load float* %conv1_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 386 'load' 'conv1_buff_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 387 [2/2] (3.25ns)   --->   "%conv1_buff_2_load = load float* %conv1_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 387 'load' 'conv1_buff_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 388 [2/2] (3.25ns)   --->   "%conv1_buff_3_load = load float* %conv1_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 388 'load' 'conv1_buff_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 389 [2/2] (3.25ns)   --->   "%conv1_buff_4_load = load float* %conv1_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 389 'load' 'conv1_buff_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_46 : Operation 390 [2/2] (3.25ns)   --->   "%conv1_buff_5_load = load float* %conv1_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 390 'load' 'conv1_buff_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 47 <SV = 29> <Delay = 5.58>
ST_47 : Operation 391 [1/2] (3.25ns)   --->   "%conv1_buff_0_load = load float* %conv1_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 391 'load' 'conv1_buff_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 392 [1/2] (3.25ns)   --->   "%conv1_buff_1_load = load float* %conv1_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 392 'load' 'conv1_buff_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 393 [1/2] (3.25ns)   --->   "%conv1_buff_2_load = load float* %conv1_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 393 'load' 'conv1_buff_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 394 [1/2] (3.25ns)   --->   "%conv1_buff_3_load = load float* %conv1_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 394 'load' 'conv1_buff_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 395 [1/2] (3.25ns)   --->   "%conv1_buff_4_load = load float* %conv1_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 395 'load' 'conv1_buff_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 396 [1/2] (3.25ns)   --->   "%conv1_buff_5_load = load float* %conv1_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 396 'load' 'conv1_buff_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_47 : Operation 397 [1/1] (2.32ns)   --->   "%tmp_70 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load, float %conv1_buff_1_load, float %conv1_buff_2_load, float %conv1_buff_3_load, float %conv1_buff_4_load, float %conv1_buff_5_load, i3 %chl_out3_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 397 'mux' 'tmp_70' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 398 [1/1] (0.00ns)   --->   "%B_CONV1_5_load = load float* @B_CONV1_5, align 4" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 398 'load' 'B_CONV1_5_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 399 [1/1] (0.00ns)   --->   "%B_CONV1_0_load = load float* @B_CONV1_0, align 4" [aesl_mux_load.6floatP.i3:181->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 399 'load' 'B_CONV1_0_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 400 [1/1] (0.00ns)   --->   "%B_CONV1_1_load = load float* @B_CONV1_1, align 4" [aesl_mux_load.6floatP.i3:183->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 400 'load' 'B_CONV1_1_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 401 [1/1] (0.00ns)   --->   "%B_CONV1_2_load = load float* @B_CONV1_2, align 4" [aesl_mux_load.6floatP.i3:185->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 401 'load' 'B_CONV1_2_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 402 [1/1] (0.00ns)   --->   "%B_CONV1_3_load = load float* @B_CONV1_3, align 4" [aesl_mux_load.6floatP.i3:187->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 402 'load' 'B_CONV1_3_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 403 [1/1] (0.00ns)   --->   "%B_CONV1_4_load = load float* @B_CONV1_4, align 4" [aesl_mux_load.6floatP.i3:189->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 403 'load' 'B_CONV1_4_load' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 404 [1/1] (1.13ns)   --->   "%sel_tmp_i = icmp eq i3 %chl_out3_mid2, 0" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 404 'icmp' 'sel_tmp_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3_i)   --->   "%sel_tmp1_i = select i1 %sel_tmp_i, float %B_CONV1_0_load, float %B_CONV1_5_load" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 405 'select' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 406 [1/1] (1.13ns)   --->   "%sel_tmp2_i = icmp eq i3 %chl_out3_mid2, 1" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 406 'icmp' 'sel_tmp2_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 407 [1/1] (0.69ns) (out node of the LUT)   --->   "%sel_tmp3_i = select i1 %sel_tmp2_i, float %B_CONV1_1_load, float %sel_tmp1_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 407 'select' 'sel_tmp3_i' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 408 [1/1] (1.13ns)   --->   "%sel_tmp4_i = icmp eq i3 %chl_out3_mid2, 2" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 408 'icmp' 'sel_tmp4_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7_i)   --->   "%sel_tmp5_i = select i1 %sel_tmp4_i, float %B_CONV1_2_load, float %sel_tmp3_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 409 'select' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 410 [1/1] (1.13ns)   --->   "%sel_tmp6_i = icmp eq i3 %chl_out3_mid2, 3" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 410 'icmp' 'sel_tmp6_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 411 [1/1] (0.69ns) (out node of the LUT)   --->   "%sel_tmp7_i = select i1 %sel_tmp6_i, float %B_CONV1_3_load, float %sel_tmp5_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 411 'select' 'sel_tmp7_i' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 412 [1/1] (1.13ns)   --->   "%sel_tmp8_i = icmp eq i3 %chl_out3_mid2, -4" [aesl_mux_load.6floatP.i3:193->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 412 'icmp' 'sel_tmp8_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 413 [1/1] (0.69ns) (out node of the LUT)   --->   "%UnifiedRetVal_i = select i1 %sel_tmp8_i, float %B_CONV1_4_load, float %sel_tmp7_i" [aesl_mux_load.6floatP.i3:191->../2C_prj/lenet5/conv.cpp:60]   --->   Operation 413 'select' 'UnifiedRetVal_i' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 414 [1/1] (1.30ns)   --->   "switch i3 %chl_out3_mid2, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 414 'switch' <Predicate = true> <Delay = 1.30>

State 48 <SV = 30> <Delay = 7.25>
ST_48 : Operation 415 [5/5] (7.25ns)   --->   "%tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 415 'fadd' 'tmp_41' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 31> <Delay = 7.25>
ST_49 : Operation 416 [4/5] (7.25ns)   --->   "%tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 416 'fadd' 'tmp_41' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 32> <Delay = 7.25>
ST_50 : Operation 417 [3/5] (7.25ns)   --->   "%tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 417 'fadd' 'tmp_41' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 33> <Delay = 7.25>
ST_51 : Operation 418 [2/5] (7.25ns)   --->   "%tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 418 'fadd' 'tmp_41' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 34> <Delay = 7.25>
ST_52 : Operation 419 [1/5] (7.25ns)   --->   "%tmp_41 = fadd float %tmp_70, %UnifiedRetVal_i" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 419 'fadd' 'tmp_41' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 35> <Delay = 7.76>
ST_53 : Operation 420 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label2_str)"   --->   Operation 420 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 421 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label2_str)"   --->   Operation 421 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 422 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [../2C_prj/lenet5/conv.cpp:59]   --->   Operation 422 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 423 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:60]   --->   Operation 423 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_41_to_int = bitcast float %tmp_41 to i32" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 424 'bitcast' 'tmp_41_to_int' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_41_to_int, i32 23, i32 30)" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 425 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i32 %tmp_41_to_int to i23" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 426 'trunc' 'tmp_109' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 427 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_71, -1" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 427 'icmp' 'notlhs' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 428 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_109, 0" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 428 'icmp' 'notrhs' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_74 = or i1 %notrhs, %notlhs" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 429 'or' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 430 [1/1] (6.78ns)   --->   "%tmp_75 = fcmp ogt float %tmp_41, 0.000000e+00" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 430 'fcmp' 'tmp_75' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 110 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node tmp_43)   --->   "%tmp_77 = and i1 %tmp_74, %tmp_75" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 431 'and' 'tmp_77' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 432 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_43 = select i1 %tmp_77, float %tmp_41, float 0.000000e+00" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 432 'select' 'tmp_43' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 433 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704) nounwind"   --->   Operation 433 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 434 [1/1] (1.67ns)   --->   "%indvar_flatten_next1_3 = add i13 1, %indvar_flatten13"   --->   Operation 434 'add' 'indvar_flatten_next1_3' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 36> <Delay = 3.25>
ST_54 : Operation 435 [1/1] (3.25ns)   --->   "store float %tmp_43, float* %conv1_buff_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 435 'store' <Predicate = (chl_out3_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 436 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 436 'br' <Predicate = (chl_out3_mid2 == 4)> <Delay = 0.00>
ST_54 : Operation 437 [1/1] (3.25ns)   --->   "store float %tmp_43, float* %conv1_buff_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 437 'store' <Predicate = (chl_out3_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 438 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 438 'br' <Predicate = (chl_out3_mid2 == 3)> <Delay = 0.00>
ST_54 : Operation 439 [1/1] (3.25ns)   --->   "store float %tmp_43, float* %conv1_buff_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 439 'store' <Predicate = (chl_out3_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 440 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 440 'br' <Predicate = (chl_out3_mid2 == 2)> <Delay = 0.00>
ST_54 : Operation 441 [1/1] (3.25ns)   --->   "store float %tmp_43, float* %conv1_buff_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 441 'store' <Predicate = (chl_out3_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 442 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 442 'br' <Predicate = (chl_out3_mid2 == 1)> <Delay = 0.00>
ST_54 : Operation 443 [1/1] (3.25ns)   --->   "store float %tmp_43, float* %conv1_buff_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 443 'store' <Predicate = (chl_out3_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 444 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 444 'br' <Predicate = (chl_out3_mid2 == 0)> <Delay = 0.00>
ST_54 : Operation 445 [1/1] (3.25ns)   --->   "store float %tmp_43, float* %conv1_buff_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 445 'store' <Predicate = (chl_out3_mid2 == 7) | (chl_out3_mid2 == 6) | (chl_out3_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_54 : Operation 446 [1/1] (0.00ns)   --->   "br label %._crit_edge115" [../2C_prj/lenet5/conv.cpp:61]   --->   Operation 446 'br' <Predicate = (chl_out3_mid2 == 7) | (chl_out3_mid2 == 6) | (chl_out3_mid2 == 5)> <Delay = 0.00>

State 55 <SV = 28> <Delay = 1.76>
ST_55 : Operation 447 [1/1] (1.76ns)   --->   "br label %.preheader10" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 447 'br' <Predicate = true> <Delay = 1.76>

State 56 <SV = 29> <Delay = 4.73>
ST_56 : Operation 448 [1/1] (0.00ns)   --->   "%exitcond_flatten20 = phi i1 [ %exitcond_flatten14, %.preheader ], [ false, %.preheader10.preheader ]"   --->   Operation 448 'phi' 'exitcond_flatten20' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 449 [1/1] (0.00ns)   --->   "%exitcond13 = phi i1 [ %exitcond, %.preheader ], [ false, %.preheader10.preheader ]" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 449 'phi' 'exitcond13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 450 [1/1] (0.00ns)   --->   "%chl_out5 = phi i3 [ %chl_out_2, %.preheader ], [ 0, %.preheader10.preheader ]"   --->   Operation 450 'phi' 'chl_out5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 451 [1/1] (0.00ns)   --->   "%c8 = phi i5 [ %c5_mid2, %.preheader ], [ 0, %.preheader10.preheader ]" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 451 'phi' 'c8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 452 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i7 [ %indvar_flatten_next1_4, %.preheader ], [ 0, %.preheader10.preheader ]"   --->   Operation 452 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 453 [1/1] (0.00ns)   --->   "%r8 = phi i5 [ %r4_mid2, %.preheader ], [ 0, %.preheader10.preheader ]" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 453 'phi' 'r8' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 454 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i11 [ %indvar_flatten_next1_5, %.preheader ], [ 0, %.preheader10.preheader ]"   --->   Operation 454 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 455 [1/1] (1.78ns)   --->   "%r_5 = add i5 %r8, 2" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 455 'add' 'r_5' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 456 [1/1] (1.21ns)   --->   "%c5_mid = select i1 %exitcond_flatten20, i5 0, i5 %c8" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 456 'select' 'c5_mid' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node exitcond_mid)   --->   "%not_exitcond_flatten_3 = xor i1 %exitcond_flatten20, true" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 457 'xor' 'not_exitcond_flatten_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 458 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond_mid = and i1 %exitcond13, %not_exitcond_flatten_3" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 458 'and' 'exitcond_mid' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 459 [1/1] (1.21ns)   --->   "%r4_mid2 = select i1 %exitcond_flatten20, i5 %r_5, i5 %r8" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 459 'select' 'r4_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node chl_out6_mid2)   --->   "%tmp_110 = or i1 %exitcond_mid, %exitcond_flatten20" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 460 'or' 'tmp_110' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 461 [1/1] (0.98ns) (out node of the LUT)   --->   "%chl_out6_mid2 = select i1 %tmp_110, i3 0, i3 %chl_out5" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 461 'select' 'chl_out6_mid2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6) nounwind" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 462 'specregionbegin' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_84 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %r4_mid2, i32 1, i32 4)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 463 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 464 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp_78) nounwind" [../2C_prj/lenet5/conv.cpp:71]   --->   Operation 464 'specregionend' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 465 [1/1] (1.65ns)   --->   "%chl_out_2 = add i3 %chl_out6_mid2, 1" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 465 'add' 'chl_out_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 466 [1/1] (1.87ns)   --->   "%indvar_flatten87_op = add i7 %indvar_flatten14, 1"   --->   Operation 466 'add' 'indvar_flatten87_op' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 467 [1/1] (0.99ns)   --->   "%indvar_flatten_next1_4 = select i1 %exitcond_flatten20, i7 1, i7 %indvar_flatten87_op"   --->   Operation 467 'select' 'indvar_flatten_next1_4' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 468 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %chl_out_2, -2" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 468 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 469 [1/1] (1.48ns)   --->   "%exitcond_flatten14 = icmp eq i7 %indvar_flatten_next1_4, -44"   --->   Operation 469 'icmp' 'exitcond_flatten14' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 470 [1/1] (1.88ns)   --->   "%exitcond_flatten15 = icmp eq i11 %indvar_flatten15, -873"   --->   Operation 470 'icmp' 'exitcond_flatten15' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 471 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten15, label %burst.wr.header.preheader, label %.preheader10"   --->   Operation 471 'br' <Predicate = true> <Delay = 0.00>

State 57 <SV = 30> <Delay = 7.88>
ST_57 : Operation 472 [1/1] (1.78ns)   --->   "%c_5 = add i5 %c5_mid, 2" [../2C_prj/lenet5/conv.cpp:67]   --->   Operation 472 'add' 'c_5' <Predicate = (exitcond_mid)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 473 [1/1] (1.21ns)   --->   "%c5_mid2 = select i1 %exitcond_mid, i5 %c_5, i5 %c5_mid" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 473 'select' 'c5_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i5 %c5_mid2 to i11" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 474 'zext' 'tmp_44_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_111 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %r4_mid2, i5 0)" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 475 'bitconcatenate' 'tmp_111' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 476 [1/1] (0.00ns)   --->   "%p_shl18_cast = zext i10 %tmp_111 to i11" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 476 'zext' 'p_shl18_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_112 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %r4_mid2, i2 0)" [../2C_prj/lenet5/conv.cpp:66]   --->   Operation 477 'bitconcatenate' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 478 [1/1] (0.00ns)   --->   "%p_shl19_cast = zext i7 %tmp_112 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 478 'zext' 'p_shl19_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 479 [1/1] (1.73ns)   --->   "%tmp_113 = sub i11 %p_shl18_cast, %p_shl19_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 479 'sub' 'tmp_113' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 480 [1/1] (1.63ns)   --->   "%tmp_114 = add i11 %tmp_113, %tmp_44_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 480 'add' 'tmp_114' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_122_cast = sext i11 %tmp_114 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 481 'sext' 'tmp_122_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 482 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_2 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 482 'getelementptr' 'conv1_buff_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 483 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_2 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 483 'getelementptr' 'conv1_buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 484 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_2 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 484 'getelementptr' 'conv1_buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 485 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_2 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 485 'getelementptr' 'conv1_buff_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 486 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_2 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 486 'getelementptr' 'conv1_buff_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 487 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_2 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_122_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 487 'getelementptr' 'conv1_buff_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 488 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_1 = load float* %conv1_buff_0_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 488 'load' 'conv1_buff_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 489 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_1 = load float* %conv1_buff_1_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 489 'load' 'conv1_buff_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 490 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_1 = load float* %conv1_buff_2_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 490 'load' 'conv1_buff_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 491 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_1 = load float* %conv1_buff_3_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 491 'load' 'conv1_buff_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 492 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_1 = load float* %conv1_buff_4_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 492 'load' 'conv1_buff_4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 493 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_1 = load float* %conv1_buff_5_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 493 'load' 'conv1_buff_5_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_46 = or i5 %c5_mid2, 1" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 494 'or' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_47_cast = zext i5 %tmp_46 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 495 'zext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 496 [1/1] (1.63ns)   --->   "%tmp_115 = add i11 %tmp_113, %tmp_47_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 496 'add' 'tmp_115' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_123_cast = sext i11 %tmp_115 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 497 'sext' 'tmp_123_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 498 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_3 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_123_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 498 'getelementptr' 'conv1_buff_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 499 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_3 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_123_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 499 'getelementptr' 'conv1_buff_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 500 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_3 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_123_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 500 'getelementptr' 'conv1_buff_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 501 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_3 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_123_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 501 'getelementptr' 'conv1_buff_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 502 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_3 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_123_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 502 'getelementptr' 'conv1_buff_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 503 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_3 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_123_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 503 'getelementptr' 'conv1_buff_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 504 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_2 = load float* %conv1_buff_0_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 504 'load' 'conv1_buff_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 505 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_2 = load float* %conv1_buff_1_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 505 'load' 'conv1_buff_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 506 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_2 = load float* %conv1_buff_2_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 506 'load' 'conv1_buff_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 507 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_2 = load float* %conv1_buff_3_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 507 'load' 'conv1_buff_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 508 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_2 = load float* %conv1_buff_4_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 508 'load' 'conv1_buff_4_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 509 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_2 = load float* %conv1_buff_5_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 509 'load' 'conv1_buff_5_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_57 : Operation 510 [1/1] (0.00ns)   --->   "%tmp_121 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %c5_mid2, i32 1, i32 4)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 510 'partselect' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_54_cast = zext i4 %tmp_121 to i9" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 511 'zext' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_84, i4 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 512 'bitconcatenate' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 513 [1/1] (0.00ns)   --->   "%p_shl22_cast = zext i8 %tmp_122 to i9" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 513 'zext' 'p_shl22_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 514 [1/1] (0.00ns)   --->   "%tmp_123 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_84, i1 false)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 514 'bitconcatenate' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 515 [1/1] (0.00ns)   --->   "%p_shl23_cast = zext i5 %tmp_123 to i9" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 515 'zext' 'p_shl23_cast' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 516 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_124 = sub i9 %p_shl22_cast, %p_shl23_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 516 'sub' 'tmp_124' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 517 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%tmp_125 = add i9 %tmp_124, %tmp_54_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 517 'add' 'tmp_125' <Predicate = true> <Delay = 3.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_57 : Operation 518 [1/1] (1.63ns)   --->   "%indvar_flatten_next1_5 = add i11 %indvar_flatten15, 1"   --->   Operation 518 'add' 'indvar_flatten_next1_5' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 5.58>
ST_58 : Operation 519 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_1 = load float* %conv1_buff_0_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 519 'load' 'conv1_buff_0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 520 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_1 = load float* %conv1_buff_1_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 520 'load' 'conv1_buff_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 521 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_1 = load float* %conv1_buff_2_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 521 'load' 'conv1_buff_2_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 522 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_1 = load float* %conv1_buff_3_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 522 'load' 'conv1_buff_3_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 523 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_1 = load float* %conv1_buff_4_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 523 'load' 'conv1_buff_4_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 524 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_1 = load float* %conv1_buff_5_addr_2, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 524 'load' 'conv1_buff_5_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 525 [1/1] (2.32ns)   --->   "%tmp_79 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_1, float %conv1_buff_1_load_1, float %conv1_buff_2_load_1, float %conv1_buff_3_load_1, float %conv1_buff_4_load_1, float %conv1_buff_5_load_1, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 525 'mux' 'tmp_79' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 526 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_2 = load float* %conv1_buff_0_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 526 'load' 'conv1_buff_0_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 527 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_2 = load float* %conv1_buff_1_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 527 'load' 'conv1_buff_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 528 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_2 = load float* %conv1_buff_2_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 528 'load' 'conv1_buff_2_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 529 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_2 = load float* %conv1_buff_3_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 529 'load' 'conv1_buff_3_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 530 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_2 = load float* %conv1_buff_4_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 530 'load' 'conv1_buff_4_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 531 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_2 = load float* %conv1_buff_5_addr_3, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 531 'load' 'conv1_buff_5_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_58 : Operation 532 [1/1] (2.32ns)   --->   "%tmp_80 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_2, float %conv1_buff_1_load_2, float %conv1_buff_2_load_2, float %conv1_buff_3_load_2, float %conv1_buff_4_load_2, float %conv1_buff_5_load_2, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 532 'mux' 'tmp_80' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 7.25>
ST_59 : Operation 533 [5/5] (7.25ns)   --->   "%tmp_48 = fadd float %tmp_79, %tmp_80" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 533 'fadd' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 7.25>
ST_60 : Operation 534 [4/5] (7.25ns)   --->   "%tmp_48 = fadd float %tmp_79, %tmp_80" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 534 'fadd' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 7.25>
ST_61 : Operation 535 [3/5] (7.25ns)   --->   "%tmp_48 = fadd float %tmp_79, %tmp_80" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 535 'fadd' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 7.25>
ST_62 : Operation 536 [2/5] (7.25ns)   --->   "%tmp_48 = fadd float %tmp_79, %tmp_80" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 536 'fadd' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_49 = or i5 %r4_mid2, 1" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 537 'or' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_116 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_49, i5 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 538 'bitconcatenate' 'tmp_116' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 539 [1/1] (0.00ns)   --->   "%p_shl20_cast = zext i10 %tmp_116 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 539 'zext' 'p_shl20_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 540 [1/1] (0.00ns)   --->   "%tmp_117 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_49, i2 0)" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 540 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 541 [1/1] (0.00ns)   --->   "%p_shl21_cast = zext i7 %tmp_117 to i11" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 541 'zext' 'p_shl21_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 542 [1/1] (1.73ns)   --->   "%tmp_118 = sub i11 %p_shl20_cast, %p_shl21_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 542 'sub' 'tmp_118' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 543 [1/1] (1.63ns)   --->   "%tmp_119 = add i11 %tmp_118, %tmp_44_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 543 'add' 'tmp_119' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_127_cast = sext i11 %tmp_119 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 544 'sext' 'tmp_127_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 545 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_4 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 545 'getelementptr' 'conv1_buff_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 546 [1/1] (1.63ns)   --->   "%tmp_120 = add i11 %tmp_118, %tmp_47_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 546 'add' 'tmp_120' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 547 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_4 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 547 'getelementptr' 'conv1_buff_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 548 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_4 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 548 'getelementptr' 'conv1_buff_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 549 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_4 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 549 'getelementptr' 'conv1_buff_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 550 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_4 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 550 'getelementptr' 'conv1_buff_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 551 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_4 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_127_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 551 'getelementptr' 'conv1_buff_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 552 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_3 = load float* %conv1_buff_0_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 552 'load' 'conv1_buff_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 553 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_3 = load float* %conv1_buff_1_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 553 'load' 'conv1_buff_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 554 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_3 = load float* %conv1_buff_2_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 554 'load' 'conv1_buff_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 555 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_3 = load float* %conv1_buff_3_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 555 'load' 'conv1_buff_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 556 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_3 = load float* %conv1_buff_4_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 556 'load' 'conv1_buff_4_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_62 : Operation 557 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_3 = load float* %conv1_buff_5_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 557 'load' 'conv1_buff_5_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 63 <SV = 36> <Delay = 7.25>
ST_63 : Operation 558 [1/5] (7.25ns)   --->   "%tmp_48 = fadd float %tmp_79, %tmp_80" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 558 'fadd' 'tmp_48' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 559 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_3 = load float* %conv1_buff_0_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 559 'load' 'conv1_buff_0_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 560 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_3 = load float* %conv1_buff_1_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 560 'load' 'conv1_buff_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 561 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_3 = load float* %conv1_buff_2_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 561 'load' 'conv1_buff_2_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 562 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_3 = load float* %conv1_buff_3_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 562 'load' 'conv1_buff_3_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 563 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_3 = load float* %conv1_buff_4_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 563 'load' 'conv1_buff_4_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 564 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_3 = load float* %conv1_buff_5_addr_4, align 8" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 564 'load' 'conv1_buff_5_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_63 : Operation 565 [1/1] (2.32ns)   --->   "%tmp_81 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_3, float %conv1_buff_1_load_3, float %conv1_buff_2_load_3, float %conv1_buff_3_load_3, float %conv1_buff_4_load_3, float %conv1_buff_5_load_3, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 565 'mux' 'tmp_81' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 37> <Delay = 7.25>
ST_64 : Operation 566 [5/5] (7.25ns)   --->   "%tmp_51 = fadd float %tmp_48, %tmp_81" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 566 'fadd' 'tmp_51' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 38> <Delay = 7.25>
ST_65 : Operation 567 [4/5] (7.25ns)   --->   "%tmp_51 = fadd float %tmp_48, %tmp_81" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 567 'fadd' 'tmp_51' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 39> <Delay = 7.25>
ST_66 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_128_cast = sext i11 %tmp_120 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 568 'sext' 'tmp_128_cast' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 569 [1/1] (0.00ns)   --->   "%conv1_buff_0_addr_5 = getelementptr [784 x float]* @conv1_buff_0, i64 0, i64 %tmp_128_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 569 'getelementptr' 'conv1_buff_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 570 [1/1] (0.00ns)   --->   "%conv1_buff_1_addr_5 = getelementptr [784 x float]* @conv1_buff_1, i64 0, i64 %tmp_128_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 570 'getelementptr' 'conv1_buff_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 571 [1/1] (0.00ns)   --->   "%conv1_buff_2_addr_5 = getelementptr [784 x float]* @conv1_buff_2, i64 0, i64 %tmp_128_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 571 'getelementptr' 'conv1_buff_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 572 [1/1] (0.00ns)   --->   "%conv1_buff_3_addr_5 = getelementptr [784 x float]* @conv1_buff_3, i64 0, i64 %tmp_128_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 572 'getelementptr' 'conv1_buff_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 573 [1/1] (0.00ns)   --->   "%conv1_buff_4_addr_5 = getelementptr [784 x float]* @conv1_buff_4, i64 0, i64 %tmp_128_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 573 'getelementptr' 'conv1_buff_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 574 [1/1] (0.00ns)   --->   "%conv1_buff_5_addr_5 = getelementptr [784 x float]* @conv1_buff_5, i64 0, i64 %tmp_128_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 574 'getelementptr' 'conv1_buff_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 575 [3/5] (7.25ns)   --->   "%tmp_51 = fadd float %tmp_48, %tmp_81" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 575 'fadd' 'tmp_51' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 576 [2/2] (3.25ns)   --->   "%conv1_buff_0_load_4 = load float* %conv1_buff_0_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 576 'load' 'conv1_buff_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 577 [2/2] (3.25ns)   --->   "%conv1_buff_1_load_4 = load float* %conv1_buff_1_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 577 'load' 'conv1_buff_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 578 [2/2] (3.25ns)   --->   "%conv1_buff_2_load_4 = load float* %conv1_buff_2_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 578 'load' 'conv1_buff_2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 579 [2/2] (3.25ns)   --->   "%conv1_buff_3_load_4 = load float* %conv1_buff_3_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 579 'load' 'conv1_buff_3_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 580 [2/2] (3.25ns)   --->   "%conv1_buff_4_load_4 = load float* %conv1_buff_4_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 580 'load' 'conv1_buff_4_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_66 : Operation 581 [2/2] (3.25ns)   --->   "%conv1_buff_5_load_4 = load float* %conv1_buff_5_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 581 'load' 'conv1_buff_5_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 67 <SV = 40> <Delay = 7.25>
ST_67 : Operation 582 [2/5] (7.25ns)   --->   "%tmp_51 = fadd float %tmp_48, %tmp_81" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 582 'fadd' 'tmp_51' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 583 [1/2] (3.25ns)   --->   "%conv1_buff_0_load_4 = load float* %conv1_buff_0_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 583 'load' 'conv1_buff_0_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 584 [1/2] (3.25ns)   --->   "%conv1_buff_1_load_4 = load float* %conv1_buff_1_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 584 'load' 'conv1_buff_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 585 [1/2] (3.25ns)   --->   "%conv1_buff_2_load_4 = load float* %conv1_buff_2_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 585 'load' 'conv1_buff_2_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 586 [1/2] (3.25ns)   --->   "%conv1_buff_3_load_4 = load float* %conv1_buff_3_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 586 'load' 'conv1_buff_3_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 587 [1/2] (3.25ns)   --->   "%conv1_buff_4_load_4 = load float* %conv1_buff_4_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 587 'load' 'conv1_buff_4_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 588 [1/2] (3.25ns)   --->   "%conv1_buff_5_load_4 = load float* %conv1_buff_5_addr_5, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 588 'load' 'conv1_buff_5_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_67 : Operation 589 [1/1] (2.32ns)   --->   "%tmp_82 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv1_buff_0_load_4, float %conv1_buff_1_load_4, float %conv1_buff_2_load_4, float %conv1_buff_3_load_4, float %conv1_buff_4_load_4, float %conv1_buff_5_load_4, i3 %chl_out6_mid2) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 589 'mux' 'tmp_82' <Predicate = true> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 590 [1/1] (1.30ns)   --->   "switch i3 %chl_out6_mid2, label %branch29 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
  ]" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 590 'switch' <Predicate = true> <Delay = 1.30>

State 68 <SV = 41> <Delay = 7.25>
ST_68 : Operation 591 [1/5] (7.25ns)   --->   "%tmp_51 = fadd float %tmp_48, %tmp_81" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 591 'fadd' 'tmp_51' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 7.25>
ST_69 : Operation 592 [5/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_51, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 592 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 7.25>
ST_70 : Operation 593 [4/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_51, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 593 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 7.25>
ST_71 : Operation 594 [3/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_51, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 594 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 7.25>
ST_72 : Operation 595 [2/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_51, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 595 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 46> <Delay = 7.25>
ST_73 : Operation 596 [1/5] (7.25ns)   --->   "%tmp_52 = fadd float %tmp_51, %tmp_82" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 596 'fadd' 'tmp_52' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 47> <Delay = 5.70>
ST_74 : Operation 597 [4/4] (5.70ns)   --->   "%tmp_53 = fmul float %tmp_52, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 597 'fmul' 'tmp_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 48> <Delay = 5.70>
ST_75 : Operation 598 [3/4] (5.70ns)   --->   "%tmp_53 = fmul float %tmp_52, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 598 'fmul' 'tmp_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 49> <Delay = 5.70>
ST_76 : Operation 599 [2/4] (5.70ns)   --->   "%tmp_53 = fmul float %tmp_52, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 599 'fmul' 'tmp_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 50> <Delay = 5.70>
ST_77 : Operation 600 [1/4] (5.70ns)   --->   "%tmp_53 = fmul float %tmp_52, 2.500000e-01" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 600 'fmul' 'tmp_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 51> <Delay = 3.25>
ST_78 : Operation 601 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_L_conv1_label3_str)"   --->   Operation 601 'specloopname' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 602 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @L_conv1_label3_str)"   --->   Operation 602 'specloopname' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 603 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [../2C_prj/lenet5/conv.cpp:69]   --->   Operation 603 'specloopname' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 604 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 604 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_132_cast = sext i9 %tmp_125 to i64" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 605 'sext' 'tmp_132_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 606 [1/1] (0.00ns)   --->   "%conv_out1_0_addr = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_132_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 606 'getelementptr' 'conv_out1_0_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 607 [1/1] (0.00ns)   --->   "%conv_out1_1_addr = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_132_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 607 'getelementptr' 'conv_out1_1_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 608 [1/1] (0.00ns)   --->   "%conv_out1_2_addr = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_132_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 608 'getelementptr' 'conv_out1_2_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 609 [1/1] (0.00ns)   --->   "%conv_out1_3_addr = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_132_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 609 'getelementptr' 'conv_out1_3_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 610 [1/1] (0.00ns)   --->   "%conv_out1_4_addr = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_132_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 610 'getelementptr' 'conv_out1_4_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 611 [1/1] (0.00ns)   --->   "%conv_out1_5_addr = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_132_cast" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 611 'getelementptr' 'conv_out1_5_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 612 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 612 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 613 [1/1] (3.25ns)   --->   "store float %tmp_53, float* %conv_out1_4_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 613 'store' <Predicate = (chl_out6_mid2 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 614 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 614 'br' <Predicate = (chl_out6_mid2 == 4)> <Delay = 0.00>
ST_78 : Operation 615 [1/1] (3.25ns)   --->   "store float %tmp_53, float* %conv_out1_3_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 615 'store' <Predicate = (chl_out6_mid2 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 616 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 616 'br' <Predicate = (chl_out6_mid2 == 3)> <Delay = 0.00>
ST_78 : Operation 617 [1/1] (3.25ns)   --->   "store float %tmp_53, float* %conv_out1_2_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 617 'store' <Predicate = (chl_out6_mid2 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 618 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 618 'br' <Predicate = (chl_out6_mid2 == 2)> <Delay = 0.00>
ST_78 : Operation 619 [1/1] (3.25ns)   --->   "store float %tmp_53, float* %conv_out1_1_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 619 'store' <Predicate = (chl_out6_mid2 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 620 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 620 'br' <Predicate = (chl_out6_mid2 == 1)> <Delay = 0.00>
ST_78 : Operation 621 [1/1] (3.25ns)   --->   "store float %tmp_53, float* %conv_out1_0_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 621 'store' <Predicate = (chl_out6_mid2 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 622 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 622 'br' <Predicate = (chl_out6_mid2 == 0)> <Delay = 0.00>
ST_78 : Operation 623 [1/1] (3.25ns)   --->   "store float %tmp_53, float* %conv_out1_5_addr, align 4" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 623 'store' <Predicate = (chl_out6_mid2 == 7) | (chl_out6_mid2 == 6) | (chl_out6_mid2 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_78 : Operation 624 [1/1] (0.00ns)   --->   "br label %.preheader" [../2C_prj/lenet5/conv.cpp:70]   --->   Operation 624 'br' <Predicate = (chl_out6_mid2 == 7) | (chl_out6_mid2 == 6) | (chl_out6_mid2 == 5)> <Delay = 0.00>

State 79 <SV = 30> <Delay = 8.75>
ST_79 : Operation 625 [1/1] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %FM_DDR_BUFF2, i32 1176) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 625 'writereq' 'FM_DDR_BUFF2_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_79 : Operation 626 [1/1] (1.76ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 626 'br' <Predicate = true> <Delay = 1.76>

State 80 <SV = 31> <Delay = 4.21>
ST_80 : Operation 627 [1/1] (0.00ns)   --->   "%indvar4 = phi i11 [ %indvar_next6, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 627 'phi' 'indvar4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 628 [1/1] (0.00ns)   --->   "%phi_mul3 = phi i22 [ %next_mul3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 628 'phi' 'phi_mul3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 629 [1/1] (0.00ns)   --->   "%phi_urem3 = phi i11 [ %idx_urem3, %burst.wr.body ], [ 0, %burst.wr.header.preheader ]"   --->   Operation 629 'phi' 'phi_urem3' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 630 [1/1] (1.88ns)   --->   "%exitcond10 = icmp eq i11 %indvar4, -872" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 630 'icmp' 'exitcond10' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 631 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176) nounwind"   --->   Operation 631 'speclooptripcount' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 632 [1/1] (1.63ns)   --->   "%indvar_next6 = add i11 %indvar4, 1" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 632 'add' 'indvar_next6' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 633 [1/1] (0.00ns)   --->   "br i1 %exitcond10, label %memcpy.tail, label %burst.wr.body" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 633 'br' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 634 [1/1] (1.63ns)   --->   "%next_urem3 = add i11 1, %phi_urem3"   --->   Operation 634 'add' 'next_urem3' <Predicate = (!exitcond10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 635 [1/1] (1.88ns)   --->   "%tmp_126 = icmp ult i11 %next_urem3, 196"   --->   Operation 635 'icmp' 'tmp_126' <Predicate = (!exitcond10)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 636 [1/1] (0.69ns)   --->   "%idx_urem3 = select i1 %tmp_126, i11 %next_urem3, i11 0"   --->   Operation 636 'select' 'idx_urem3' <Predicate = (!exitcond10)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 637 [1/1] (2.25ns)   --->   "%next_mul3 = add i22 2675, %phi_mul3"   --->   Operation 637 'add' 'next_mul3' <Predicate = (!exitcond10)> <Delay = 2.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i11 %phi_urem3 to i8" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 638 'trunc' 'tmp_127' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_128 = zext i8 %tmp_127 to i64" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 639 'zext' 'tmp_128' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 640 [1/1] (0.00ns)   --->   "%conv_out1_0_addr_2 = getelementptr [196 x float]* @conv_out1_0, i64 0, i64 %tmp_128" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 640 'getelementptr' 'conv_out1_0_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 641 [1/1] (0.00ns)   --->   "%conv_out1_1_addr_2 = getelementptr [196 x float]* @conv_out1_1, i64 0, i64 %tmp_128" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 641 'getelementptr' 'conv_out1_1_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 642 [1/1] (0.00ns)   --->   "%conv_out1_2_addr_2 = getelementptr [196 x float]* @conv_out1_2, i64 0, i64 %tmp_128" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 642 'getelementptr' 'conv_out1_2_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 643 [1/1] (0.00ns)   --->   "%conv_out1_3_addr_2 = getelementptr [196 x float]* @conv_out1_3, i64 0, i64 %tmp_128" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 643 'getelementptr' 'conv_out1_3_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 644 [1/1] (0.00ns)   --->   "%conv_out1_4_addr_2 = getelementptr [196 x float]* @conv_out1_4, i64 0, i64 %tmp_128" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 644 'getelementptr' 'conv_out1_4_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 645 [1/1] (0.00ns)   --->   "%conv_out1_5_addr_2 = getelementptr [196 x float]* @conv_out1_5, i64 0, i64 %tmp_128" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 645 'getelementptr' 'conv_out1_5_addr_2' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 646 [1/1] (0.00ns)   --->   "%div54_t = call i3 @_ssdm_op_PartSelect.i3.i22.i32.i32(i22 %phi_mul3, i32 19, i32 21)" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 646 'partselect' 'div54_t' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_80 : Operation 647 [2/2] (3.25ns)   --->   "%conv_out1_0_load = load float* %conv_out1_0_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 647 'load' 'conv_out1_0_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 648 [2/2] (3.25ns)   --->   "%conv_out1_1_load = load float* %conv_out1_1_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 648 'load' 'conv_out1_1_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 649 [2/2] (3.25ns)   --->   "%conv_out1_2_load = load float* %conv_out1_2_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 649 'load' 'conv_out1_2_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 650 [2/2] (3.25ns)   --->   "%conv_out1_3_load = load float* %conv_out1_3_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 650 'load' 'conv_out1_3_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 651 [2/2] (3.25ns)   --->   "%conv_out1_4_load = load float* %conv_out1_4_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 651 'load' 'conv_out1_4_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_80 : Operation 652 [2/2] (3.25ns)   --->   "%conv_out1_5_load = load float* %conv_out1_5_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 652 'load' 'conv_out1_5_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>

State 81 <SV = 32> <Delay = 5.58>
ST_81 : Operation 653 [1/2] (3.25ns)   --->   "%conv_out1_0_load = load float* %conv_out1_0_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 653 'load' 'conv_out1_0_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 654 [1/2] (3.25ns)   --->   "%conv_out1_1_load = load float* %conv_out1_1_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 654 'load' 'conv_out1_1_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 655 [1/2] (3.25ns)   --->   "%conv_out1_2_load = load float* %conv_out1_2_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 655 'load' 'conv_out1_2_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 656 [1/2] (3.25ns)   --->   "%conv_out1_3_load = load float* %conv_out1_3_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 656 'load' 'conv_out1_3_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 657 [1/2] (3.25ns)   --->   "%conv_out1_4_load = load float* %conv_out1_4_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 657 'load' 'conv_out1_4_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 658 [1/2] (3.25ns)   --->   "%conv_out1_5_load = load float* %conv_out1_5_addr_2, align 4" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 658 'load' 'conv_out1_5_load' <Predicate = (!exitcond10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 196> <RAM>
ST_81 : Operation 659 [1/1] (2.32ns)   --->   "%tmp_76 = call float @_ssdm_op_Mux.ap_auto.6float.i3(float %conv_out1_0_load, float %conv_out1_1_load, float %conv_out1_2_load, float %conv_out1_3_load, float %conv_out1_4_load, float %conv_out1_5_load, i3 %div54_t) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 659 'mux' 'tmp_76' <Predicate = (!exitcond10)> <Delay = 2.32> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 33> <Delay = 8.75>
ST_82 : Operation 660 [1/1] (0.00ns)   --->   "%burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 660 'specregionbegin' 'burstwrite_rbegin' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 661 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17)" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 661 'specpipeline' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 662 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([34 x i8]* @memcpy_OC_FM_DDR_BUF)" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 662 'specloopname' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 663 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %FM_DDR_BUFF2, float %tmp_76, i4 -1) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 663 'write' <Predicate = (!exitcond10)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 664 [1/1] (0.00ns)   --->   "%burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region, i32 %burstwrite_rbegin) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 664 'specregionend' 'burstwrite_rend' <Predicate = (!exitcond10)> <Delay = 0.00>
ST_82 : Operation 665 [1/1] (0.00ns)   --->   "br label %burst.wr.header" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 665 'br' <Predicate = (!exitcond10)> <Delay = 0.00>

State 83 <SV = 32> <Delay = 8.75>
ST_83 : Operation 666 [5/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 666 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 33> <Delay = 8.75>
ST_84 : Operation 667 [4/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 667 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 34> <Delay = 8.75>
ST_85 : Operation 668 [3/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 668 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 35> <Delay = 8.75>
ST_86 : Operation 669 [2/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 669 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 36> <Delay = 8.75>
ST_87 : Operation 670 [1/5] (8.75ns)   --->   "%FM_DDR_BUFF2_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %FM_DDR_BUFF2) nounwind" [../2C_prj/lenet5/conv.cpp:74]   --->   Operation 670 'writeresp' 'FM_DDR_BUFF2_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 671 [1/1] (0.00ns)   --->   "ret void" [../2C_prj/lenet5/conv.cpp:75]   --->   Operation 671 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [34]  (8.75 ns)

 <State 8>: 1.65ns
The critical path consists of the following:
	'phi' operation ('indvar', ../2C_prj/lenet5/conv.cpp:39) with incoming values : ('indvar_next', ../2C_prj/lenet5/conv.cpp:39) [37]  (0 ns)
	'add' operation ('indvar_next', ../2C_prj/lenet5/conv.cpp:39) [40]  (1.65 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'BIAS' (../2C_prj/lenet5/conv.cpp:39) [46]  (8.75 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:39) of variable 'BIAS_read', ../2C_prj/lenet5/conv.cpp:39 on global variable 'B_CONV1_4' [49]  (0 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [70]  (8.75 ns)

 <State 17>: 1.88ns
The critical path consists of the following:
	'phi' operation ('indvar8', ../2C_prj/lenet5/conv.cpp:40) with incoming values : ('indvar_next4', ../2C_prj/lenet5/conv.cpp:40) [73]  (0 ns)
	'icmp' operation ('exitcond7', ../2C_prj/lenet5/conv.cpp:40) [74]  (1.88 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'FM_DDR_BUFF1' (../2C_prj/lenet5/conv.cpp:40) [83]  (8.75 ns)

 <State 19>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('pic_in_addr_1', ../2C_prj/lenet5/conv.cpp:40) [84]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:40) of variable 'FM_DDR_BUFF1_read', ../2C_prj/lenet5/conv.cpp:40 on array 'pic_in' [85]  (3.25 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus request on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [89]  (8.75 ns)

 <State 27>: 4.71ns
The critical path consists of the following:
	'phi' operation ('phi_urem') with incoming values : ('idx_urem') [94]  (0 ns)
	'add' operation ('next_urem') [137]  (1.92 ns)
	'icmp' operation ('tmp_103') [138]  (1.55 ns)
	'select' operation ('idx_urem') [139]  (1.25 ns)

 <State 28>: 8.75ns
The critical path consists of the following:
	bus read on port 'WEIGHT' (../2C_prj/lenet5/conv.cpp:41) [103]  (8.75 ns)

 <State 29>: 5.32ns
The critical path consists of the following:
	'add' operation ('tmp_87', ../2C_prj/lenet5/conv.cpp:41) [107]  (1.78 ns)
	'select' operation ('tmp_64', ../2C_prj/lenet5/conv.cpp:41) [108]  (1.22 ns)
	'getelementptr' operation ('W_CONV1_2_addr', ../2C_prj/lenet5/conv.cpp:41) [112]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:41) of variable 'WEIGHT_read', ../2C_prj/lenet5/conv.cpp:41 on array 'W_CONV1_2' [125]  (2.32 ns)

 <State 30>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('exitcond_flatten16') with incoming values : ('exitcond_flatten10') [145]  (1.77 ns)

 <State 31>: 6.69ns
The critical path consists of the following:
	'phi' operation ('exitcond_flatten16') with incoming values : ('exitcond_flatten10') [145]  (0 ns)
	'xor' operation ('not_exitcond_flatten', ../2C_prj/lenet5/conv.cpp:48) [163]  (0.978 ns)
	'and' operation ('exitcond_flatten13_m', ../2C_prj/lenet5/conv.cpp:48) [166]  (0.978 ns)
	'or' operation ('tmp_89', ../2C_prj/lenet5/conv.cpp:48) [169]  (0.978 ns)
	'or' operation ('tmp_92', ../2C_prj/lenet5/conv.cpp:48) [188]  (0 ns)
	'select' operation ('chl_out2_mid2', ../2C_prj/lenet5/conv.cpp:48) [189]  (0.98 ns)
	'add' operation ('chl_out', ../2C_prj/lenet5/conv.cpp:48) [267]  (1.65 ns)
	'icmp' operation ('exitcond4', ../2C_prj/lenet5/conv.cpp:48) [274]  (1.13 ns)

 <State 32>: 8.44ns
The critical path consists of the following:
	'add' operation ('kc', ../2C_prj/lenet5/conv.cpp:44) [167]  (1.65 ns)
	'select' operation ('kc_cast_mid2', ../2C_prj/lenet5/conv.cpp:44) [171]  (0.98 ns)
	'add' operation ('tmp_98', ../2C_prj/lenet5/conv.cpp:49) [206]  (3.49 ns)
	'getelementptr' operation ('W_CONV1_0_addr_1', ../2C_prj/lenet5/conv.cpp:49) [208]  (0 ns)
	'load' operation ('W_CONV1_0_load', ../2C_prj/lenet5/conv.cpp:49) on array 'W_CONV1_0' [214]  (2.32 ns)

 <State 33>: 4.65ns
The critical path consists of the following:
	'load' operation ('W_CONV1_0_load', ../2C_prj/lenet5/conv.cpp:49) on array 'W_CONV1_0' [214]  (2.32 ns)
	'mux' operation ('tmp_67', ../2C_prj/lenet5/conv.cpp:49) [220]  (2.33 ns)

 <State 34>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_62', ../2C_prj/lenet5/conv.cpp:49) [221]  (5.7 ns)

 <State 35>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_62', ../2C_prj/lenet5/conv.cpp:49) [221]  (5.7 ns)

 <State 36>: 7.01ns
The critical path consists of the following:
	'add' operation ('tmp_102', ../2C_prj/lenet5/conv.cpp:49) [228]  (3.76 ns)
	'getelementptr' operation ('conv1_buff_0_addr_1', ../2C_prj/lenet5/conv.cpp:49) [230]  (0 ns)
	'load' operation ('conv1_buff_0_load_5', ../2C_prj/lenet5/conv.cpp:49) on array 'conv1_buff_0' [236]  (3.25 ns)

 <State 37>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_62', ../2C_prj/lenet5/conv.cpp:49) [221]  (5.7 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [243]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [243]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [243]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [243]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_65', ../2C_prj/lenet5/conv.cpp:49) [243]  (7.26 ns)

 <State 43>: 3.25ns
The critical path consists of the following:
	'store' operation (../2C_prj/lenet5/conv.cpp:49) of variable 'tmp_65', ../2C_prj/lenet5/conv.cpp:49 on array 'conv1_buff_4' [248]  (3.25 ns)

 <State 44>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('exitcond_flatten19') with incoming values : ('exitcond_flatten12') [283]  (1.77 ns)

 <State 45>: 4.74ns
The critical path consists of the following:
	'phi' operation ('exitcond_flatten19') with incoming values : ('exitcond_flatten12') [283]  (0 ns)
	'xor' operation ('not_exitcond_flatten_2', ../2C_prj/lenet5/conv.cpp:59) [293]  (0 ns)
	'and' operation ('exitcond1_mid', ../2C_prj/lenet5/conv.cpp:59) [294]  (0.978 ns)
	'or' operation ('tmp_104', ../2C_prj/lenet5/conv.cpp:59) [298]  (0 ns)
	'select' operation ('chl_out3_mid2', ../2C_prj/lenet5/conv.cpp:59) [299]  (0.98 ns)
	'add' operation ('chl_out', ../2C_prj/lenet5/conv.cpp:59) [374]  (1.65 ns)
	'icmp' operation ('exitcond1', ../2C_prj/lenet5/conv.cpp:59) [377]  (1.13 ns)

 <State 46>: 8.23ns
The critical path consists of the following:
	'select' operation ('c2_mid2', ../2C_prj/lenet5/conv.cpp:59) [300]  (1.22 ns)
	'add' operation ('tmp_108', ../2C_prj/lenet5/conv.cpp:60) [310]  (3.76 ns)
	'getelementptr' operation ('conv1_buff_0_addr', ../2C_prj/lenet5/conv.cpp:60) [312]  (0 ns)
	'load' operation ('conv1_buff_0_load', ../2C_prj/lenet5/conv.cpp:60) on array 'conv1_buff_0' [318]  (3.25 ns)

 <State 47>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv1_buff_0_load', ../2C_prj/lenet5/conv.cpp:60) on array 'conv1_buff_0' [318]  (3.25 ns)
	'mux' operation ('tmp_70', ../2C_prj/lenet5/conv.cpp:60) [324]  (2.33 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', ../2C_prj/lenet5/conv.cpp:60) [341]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', ../2C_prj/lenet5/conv.cpp:60) [341]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', ../2C_prj/lenet5/conv.cpp:60) [341]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', ../2C_prj/lenet5/conv.cpp:60) [341]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_41', ../2C_prj/lenet5/conv.cpp:60) [341]  (7.26 ns)

 <State 53>: 7.77ns
The critical path consists of the following:
	'fcmp' operation ('tmp_75', ../2C_prj/lenet5/conv.cpp:61) [348]  (6.79 ns)
	'and' operation ('tmp_77', ../2C_prj/lenet5/conv.cpp:61) [349]  (0 ns)
	'select' operation ('tmp_43', ../2C_prj/lenet5/conv.cpp:61) [350]  (0.978 ns)

 <State 54>: 3.25ns
The critical path consists of the following:
	'store' operation (../2C_prj/lenet5/conv.cpp:61) of variable 'tmp_43', ../2C_prj/lenet5/conv.cpp:61 on array 'conv1_buff_4' [355]  (3.25 ns)

 <State 55>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('exitcond_flatten20') with incoming values : ('exitcond_flatten14') [384]  (1.77 ns)

 <State 56>: 4.74ns
The critical path consists of the following:
	'phi' operation ('exitcond_flatten20') with incoming values : ('exitcond_flatten14') [384]  (0 ns)
	'xor' operation ('not_exitcond_flatten_3', ../2C_prj/lenet5/conv.cpp:69) [394]  (0 ns)
	'and' operation ('exitcond_mid', ../2C_prj/lenet5/conv.cpp:69) [395]  (0.978 ns)
	'or' operation ('tmp_110', ../2C_prj/lenet5/conv.cpp:69) [399]  (0 ns)
	'select' operation ('chl_out6_mid2', ../2C_prj/lenet5/conv.cpp:69) [400]  (0.98 ns)
	'add' operation ('chl_out', ../2C_prj/lenet5/conv.cpp:69) [522]  (1.65 ns)
	'icmp' operation ('exitcond', ../2C_prj/lenet5/conv.cpp:69) [525]  (1.13 ns)

 <State 57>: 7.89ns
The critical path consists of the following:
	'add' operation ('c', ../2C_prj/lenet5/conv.cpp:67) [397]  (1.78 ns)
	'select' operation ('c5_mid2', ../2C_prj/lenet5/conv.cpp:69) [401]  (1.22 ns)
	'add' operation ('tmp_114', ../2C_prj/lenet5/conv.cpp:70) [411]  (1.64 ns)
	'getelementptr' operation ('conv1_buff_0_addr_2', ../2C_prj/lenet5/conv.cpp:70) [413]  (0 ns)
	'load' operation ('conv1_buff_0_load_1', ../2C_prj/lenet5/conv.cpp:70) on array 'conv1_buff_0' [419]  (3.25 ns)

 <State 58>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv1_buff_0_load_1', ../2C_prj/lenet5/conv.cpp:70) on array 'conv1_buff_0' [419]  (3.25 ns)
	'mux' operation ('tmp_79', ../2C_prj/lenet5/conv.cpp:70) [425]  (2.33 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', ../2C_prj/lenet5/conv.cpp:70) [443]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', ../2C_prj/lenet5/conv.cpp:70) [443]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', ../2C_prj/lenet5/conv.cpp:70) [443]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', ../2C_prj/lenet5/conv.cpp:70) [443]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_48', ../2C_prj/lenet5/conv.cpp:70) [443]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_51', ../2C_prj/lenet5/conv.cpp:70) [473]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_51', ../2C_prj/lenet5/conv.cpp:70) [473]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_51', ../2C_prj/lenet5/conv.cpp:70) [473]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_51', ../2C_prj/lenet5/conv.cpp:70) [473]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_51', ../2C_prj/lenet5/conv.cpp:70) [473]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', ../2C_prj/lenet5/conv.cpp:70) [481]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', ../2C_prj/lenet5/conv.cpp:70) [481]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', ../2C_prj/lenet5/conv.cpp:70) [481]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', ../2C_prj/lenet5/conv.cpp:70) [481]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_52', ../2C_prj/lenet5/conv.cpp:70) [481]  (7.26 ns)

 <State 74>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_53', ../2C_prj/lenet5/conv.cpp:70) [482]  (5.7 ns)

 <State 75>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_53', ../2C_prj/lenet5/conv.cpp:70) [482]  (5.7 ns)

 <State 76>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_53', ../2C_prj/lenet5/conv.cpp:70) [482]  (5.7 ns)

 <State 77>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_53', ../2C_prj/lenet5/conv.cpp:70) [482]  (5.7 ns)

 <State 78>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('conv_out1_2_addr', ../2C_prj/lenet5/conv.cpp:70) [495]  (0 ns)
	'store' operation (../2C_prj/lenet5/conv.cpp:70) of variable 'tmp_53', ../2C_prj/lenet5/conv.cpp:70 on array 'conv_out1_2' [509]  (3.25 ns)

 <State 79>: 8.75ns
The critical path consists of the following:
	bus request on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [530]  (8.75 ns)

 <State 80>: 4.21ns
The critical path consists of the following:
	'phi' operation ('phi_urem3') with incoming values : ('idx_urem3') [535]  (0 ns)
	'add' operation ('next_urem3') [541]  (1.64 ns)
	'icmp' operation ('tmp_126') [542]  (1.88 ns)
	'select' operation ('idx_urem3') [543]  (0.692 ns)

 <State 81>: 5.58ns
The critical path consists of the following:
	'load' operation ('conv_out1_0_load', ../2C_prj/lenet5/conv.cpp:74) on array 'conv_out1_0' [557]  (3.25 ns)
	'mux' operation ('tmp_76', ../2C_prj/lenet5/conv.cpp:74) [563]  (2.33 ns)

 <State 82>: 8.75ns
The critical path consists of the following:
	bus write on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [564]  (8.75 ns)

 <State 83>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [568]  (8.75 ns)

 <State 84>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [568]  (8.75 ns)

 <State 85>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [568]  (8.75 ns)

 <State 86>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [568]  (8.75 ns)

 <State 87>: 8.75ns
The critical path consists of the following:
	bus access on port 'FM_DDR_BUFF2' (../2C_prj/lenet5/conv.cpp:74) [568]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
