// Seed: 1819722786
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    input tri1 id_0,
    output wand id_1,
    output supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    input wand id_5,
    input wand id_6,
    output wor id_7,
    output wire id_8,
    input wire id_9,
    output tri0 id_10,
    output wor id_11
);
  assign id_8 = id_4;
endmodule
module module_3 (
    input tri id_0,
    output wire id_1,
    output wire id_2,
    input logic id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output tri1 id_10,
    input supply1 id_11,
    input uwire id_12,
    output wire id_13,
    output logic id_14,
    input uwire id_15,
    input uwire id_16,
    output wor id_17,
    input tri1 id_18
);
  assign id_17 = id_16;
  always id_14 <= id_3;
  module_2 modCall_1 (
      id_4,
      id_10,
      id_1,
      id_5,
      id_0,
      id_6,
      id_4,
      id_10,
      id_2,
      id_8,
      id_2,
      id_17
  );
  assign modCall_1.type_2 = 0;
endmodule
