#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May  8 16:49:35 2021
# Process ID: 588
# Current directory: C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.runs/synth_1
# Command line: vivado.exe -log Decode.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Decode.tcl
# Log file: C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.runs/synth_1/Decode.vds
# Journal file: C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Decode.tcl -notrace
Command: synth_design -top Decode -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1200 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 470.559 ; gain = 176.063
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Decode' [C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.srcs/sources_1/imports/pipelinePC/Decode.v:21]
INFO: [Synth 8-6157] synthesizing module 'Control_unit' [C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.srcs/sources_1/imports/pipelinePC/Control_unit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Control_unit' (1#1) [C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.srcs/sources_1/imports/pipelinePC/Control_unit.v:21]
INFO: [Synth 8-6157] synthesizing module 'reg_file' [C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.srcs/sources_1/imports/pipelinePC/reg_file.v:21]
INFO: [Synth 8-6155] done synthesizing module 'reg_file' (2#1) [C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.srcs/sources_1/imports/pipelinePC/reg_file.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (3#1) [C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.srcs/sources_1/imports/pipelinePC/Decode.v:21]
WARNING: [Synth 8-3331] design Control_unit has unconnected port func[5]
WARNING: [Synth 8-3331] design Control_unit has unconnected port func[4]
WARNING: [Synth 8-3331] design Control_unit has unconnected port func[3]
WARNING: [Synth 8-3331] design Control_unit has unconnected port func[2]
WARNING: [Synth 8-3331] design Control_unit has unconnected port func[1]
WARNING: [Synth 8-3331] design Control_unit has unconnected port func[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 534.824 ; gain = 240.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 534.824 ; gain = 240.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 534.824 ; gain = 240.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-5546] ROM "aluc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 534.824 ; gain = 240.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
Module reg_file 
Detailed RTL Component Info : 
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'eqb_reg[31:0]' into 'eqa_reg[31:0]' [C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.srcs/sources_1/imports/pipelinePC/Decode.v:56]
WARNING: [Synth 8-3917] design Decode has port ealuc[3] driven by constant 0
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[0]' (FD) to 'eimm_reg[0]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[1]' (FD) to 'eimm_reg[1]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[2]' (FD) to 'eimm_reg[2]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[3]' (FD) to 'eimm_reg[3]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[4]' (FD) to 'eimm_reg[4]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[5]' (FD) to 'eimm_reg[5]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[6]' (FD) to 'eimm_reg[6]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[7]' (FD) to 'eimm_reg[7]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[8]' (FD) to 'eimm_reg[8]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[9]' (FD) to 'eimm_reg[9]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[10]' (FD) to 'eimm_reg[10]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[11]' (FD) to 'eimm_reg[11]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[12]' (FD) to 'eimm_reg[12]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[13]' (FD) to 'eimm_reg[13]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[14]' (FD) to 'eimm_reg[14]'
INFO: [Synth 8-3886] merging instance 'ID_EXE_reg[15]' (FD) to 'eimm_reg[15]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[0]' (FD) to 'eqa_reg[1]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[1]' (FD) to 'eqa_reg[2]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[2]' (FD) to 'eqa_reg[3]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[3]' (FD) to 'eqa_reg[4]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[4]' (FD) to 'eqa_reg[5]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[5]' (FD) to 'eqa_reg[6]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[6]' (FD) to 'eqa_reg[7]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[7]' (FD) to 'eqa_reg[8]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[8]' (FD) to 'eqa_reg[9]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[9]' (FD) to 'eqa_reg[10]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[10]' (FD) to 'eqa_reg[11]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[11]' (FD) to 'eqa_reg[12]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[12]' (FD) to 'eqa_reg[13]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[13]' (FD) to 'eqa_reg[14]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[14]' (FD) to 'eqa_reg[15]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[15]' (FD) to 'eqa_reg[16]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[16]' (FD) to 'eqa_reg[17]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[17]' (FD) to 'eqa_reg[18]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[18]' (FD) to 'eqa_reg[19]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[19]' (FD) to 'eqa_reg[20]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[20]' (FD) to 'eqa_reg[21]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[21]' (FD) to 'eqa_reg[22]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[22]' (FD) to 'eqa_reg[23]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[23]' (FD) to 'eqa_reg[24]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[24]' (FD) to 'eqa_reg[25]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[25]' (FD) to 'eqa_reg[26]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[26]' (FD) to 'eqa_reg[27]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[27]' (FD) to 'eqa_reg[28]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[28]' (FD) to 'eqa_reg[29]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[29]' (FD) to 'eqa_reg[30]'
INFO: [Synth 8-3886] merging instance 'eqa_reg[30]' (FD) to 'eqa_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eqa_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |     6|
|5     |LUT6 |     5|
|6     |FDRE |    39|
|7     |IBUF |    33|
|8     |OBUF |   141|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   227|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 675.691 ; gain = 381.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 792.383 ; gain = 497.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/harsh/Desktop/cmpen331_project/cmpen331_project.runs/synth_1/Decode.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Decode_utilization_synth.rpt -pb Decode_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  8 16:50:06 2021...
