<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AMC-CARRIER-CORE: mapping Architecture  Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AMC-CARRIER-CORE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('classRtmRfInterlockCore_1_1mapping.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">mapping Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:ac07de2dcab1a3b254015f8f4a8cebe37"><td class="memItemLeft" align="right" valign="top"><a id="ac07de2dcab1a3b254015f8f4a8cebe37"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ac07de2dcab1a3b254015f8f4a8cebe37">BUFFER_WIDTH_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abe4c2b4c48cdee81127df857a90088c6"><td class="memItemLeft" align="right" valign="top"><a id="abe4c2b4c48cdee81127df857a90088c6"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#abe4c2b4c48cdee81127df857a90088c6">BUFFER_ADDR_SIZE_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2e9c701c33deb3a985a040c5abafe606"><td class="memItemLeft" align="right" valign="top"><a id="a2e9c701c33deb3a985a040c5abafe606"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a2e9c701c33deb3a985a040c5abafe606">NUM_AXI_MASTERS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7dbd47a6dc127e695cef9b1844ac6daa"><td class="memItemLeft" align="right" valign="top"><a id="a7dbd47a6dc127e695cef9b1844ac6daa"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a7dbd47a6dc127e695cef9b1844ac6daa">CPLD_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0fe230b290eefa04852e3b002d174ccd"><td class="memItemLeft" align="right" valign="top"><a id="a0fe230b290eefa04852e3b002d174ccd"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a0fe230b290eefa04852e3b002d174ccd">THR_KLY_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8457c5ef8de64a92a1e101dd1b39e2e1"><td class="memItemLeft" align="right" valign="top"><a id="a8457c5ef8de64a92a1e101dd1b39e2e1"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a8457c5ef8de64a92a1e101dd1b39e2e1">THR_MOD_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac2fb5c91558c8ca65c1c4f3e0f2a310c"><td class="memItemLeft" align="right" valign="top"><a id="ac2fb5c91558c8ca65c1c4f3e0f2a310c"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ac2fb5c91558c8ca65c1c4f3e0f2a310c">THR_ADC_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a96c9cd10f9cda4f20feed55c1af03000"><td class="memItemLeft" align="right" valign="top"><a id="a96c9cd10f9cda4f20feed55c1af03000"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a96c9cd10f9cda4f20feed55c1af03000">RTM_REG_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37c70c0f57d588460b5821cc529c83ba"><td class="memItemLeft" align="right" valign="top"><a id="a37c70c0f57d588460b5821cc529c83ba"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a37c70c0f57d588460b5821cc529c83ba">BUF0_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a99682b789f35fe40e6e1d72324220f35"><td class="memItemLeft" align="right" valign="top"><a id="a99682b789f35fe40e6e1d72324220f35"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a99682b789f35fe40e6e1d72324220f35">BUF1_INDEX_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="comment">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">6</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae5d5ee9c837174295adcfbec2f31ea26"><td class="memItemLeft" align="right" valign="top"><a id="ae5d5ee9c837174295adcfbec2f31ea26"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ae5d5ee9c837174295adcfbec2f31ea26">CPLD_ADDRESS_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0c50918581df3b2191d4345f52ee56c7"><td class="memItemLeft" align="right" valign="top"><a id="a0c50918581df3b2191d4345f52ee56c7"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a0c50918581df3b2191d4345f52ee56c7">THR_KLY_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0400 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abab0403f2b7b49c0d4069b70c805b11f"><td class="memItemLeft" align="right" valign="top"><a id="abab0403f2b7b49c0d4069b70c805b11f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#abab0403f2b7b49c0d4069b70c805b11f">THR_MOD_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0800 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8d5a1d8c019cc5af50d9e3202d64410a"><td class="memItemLeft" align="right" valign="top"><a id="a8d5a1d8c019cc5af50d9e3202d64410a"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a8d5a1d8c019cc5af50d9e3202d64410a">THR_ADC_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_0C00 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a01bdf2ae7b64b03ad9e761a5db4ce289"><td class="memItemLeft" align="right" valign="top"><a id="a01bdf2ae7b64b03ad9e761a5db4ce289"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a01bdf2ae7b64b03ad9e761a5db4ce289">RTM_REG_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_1000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4eb8df9ef8690ce7e0e17349420cfa1c"><td class="memItemLeft" align="right" valign="top"><a id="a4eb8df9ef8690ce7e0e17349420cfa1c"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a4eb8df9ef8690ce7e0e17349420cfa1c">BUF0_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_2000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a394d0f0698093943f2dbd9afd4d822cb"><td class="memItemLeft" align="right" valign="top"><a id="a394d0f0698093943f2dbd9afd4d822cb"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a394d0f0698093943f2dbd9afd4d822cb">BUF1_BASE_ADDR_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000_3000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">+</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_BASE_ADDR_G</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9bad7a97919c8582f3da4c90e4049593"><td class="memItemLeft" align="right" valign="top"><a id="a9bad7a97919c8582f3da4c90e4049593"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9bad7a97919c8582f3da4c90e4049593">AXI_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteCrossbarMasterConfigArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">CPLD_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">CPLD_ADDRESS_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">THR_KLY_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">THR_KLY_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">THR_MOD_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">THR_MOD_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">THR_ADC_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">THR_ADC_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">RTM_REG_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RTM_REG_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">10</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BUF0_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUF0_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">BUF1_INDEX_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">baseAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">BUF1_BASE_ADDR_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">addrBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span> <span class="vhdldigit">12</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">connectivity</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; FFFF &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:af648faf3a96d4546707dca0989497359"><td class="memItemLeft" align="right" valign="top"><a id="af648faf3a96d4546707dca0989497359"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#af648faf3a96d4546707dca0989497359">writeMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteMasterArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5cc183a619065dbaece6b4062e0a46b2"><td class="memItemLeft" align="right" valign="top"><a id="a5cc183a619065dbaece6b4062e0a46b2"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a5cc183a619065dbaece6b4062e0a46b2">writeSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a08d0305f343e3c7125b2cb79ba277aa3"><td class="memItemLeft" align="right" valign="top"><a id="a08d0305f343e3c7125b2cb79ba277aa3"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a08d0305f343e3c7125b2cb79ba277aa3">readMasters</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadMasterArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a811e79bb852d8a8481da141b2d0ae98b"><td class="memItemLeft" align="right" valign="top"><a id="a811e79bb852d8a8481da141b2d0ae98b"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a811e79bb852d8a8481da141b2d0ae98b">readSlaves</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveArray</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">NUM_AXI_MASTERS_C</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abb895729652cb5c0c9401c3b897d4845"><td class="memItemLeft" align="right" valign="top"><a id="abb895729652cb5c0c9401c3b897d4845"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#abb895729652cb5c0c9401c3b897d4845">s_recClkDiv2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8dbb7bb63f9d84e150c311cc4a5015a9"><td class="memItemLeft" align="right" valign="top"><a id="a8dbb7bb63f9d84e150c311cc4a5015a9"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a8dbb7bb63f9d84e150c311cc4a5015a9">s_recRstDiv2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6ecbb7b6ecafa4a29640c04201ab5dc2"><td class="memItemLeft" align="right" valign="top"><a id="a6ecbb7b6ecafa4a29640c04201ab5dc2"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a6ecbb7b6ecafa4a29640c04201ab5dc2">s_hsAdcdataAsync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afc73f444c0aac380030df0930abd24fb"><td class="memItemLeft" align="right" valign="top"><a id="afc73f444c0aac380030df0930abd24fb"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#afc73f444c0aac380030df0930abd24fb">s_hsAdcdataSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9fb03fb6e72c9c5e355f8bf13aa7ca11"><td class="memItemLeft" align="right" valign="top"><a id="a9fb03fb6e72c9c5e355f8bf13aa7ca11"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9fb03fb6e72c9c5e355f8bf13aa7ca11">s_hsAdcValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8f3e18e511bd48348f4308f2b180e95c"><td class="memItemLeft" align="right" valign="top"><a id="a8f3e18e511bd48348f4308f2b180e95c"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a8f3e18e511bd48348f4308f2b180e95c">s_ringClr</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac22543e0a7775fc5c8e16adcd0b6b2e4"><td class="memItemLeft" align="right" valign="top"><a id="ac22543e0a7775fc5c8e16adcd0b6b2e4"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ac22543e0a7775fc5c8e16adcd0b6b2e4">s_ringWrEn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5a6bb1afc38c4ba89632a0ce0a1a84ba"><td class="memItemLeft" align="right" valign="top"><a id="a5a6bb1afc38c4ba89632a0ce0a1a84ba"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a5a6bb1afc38c4ba89632a0ce0a1a84ba">s_bufferData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Slv32Array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab2fd8826c12e25897ee22804e45392c5"><td class="memItemLeft" align="right" valign="top"><a id="ab2fd8826c12e25897ee22804e45392c5"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ab2fd8826c12e25897ee22804e45392c5">s_faultClearExt</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3d673afd7d03fd7968e926d1793b77c6"><td class="memItemLeft" align="right" valign="top"><a id="a3d673afd7d03fd7968e926d1793b77c6"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a3d673afd7d03fd7968e926d1793b77c6">s_softClear</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a98eea78eb049fbf20cfe1421af07d0ea"><td class="memItemLeft" align="right" valign="top"><a id="a98eea78eb049fbf20cfe1421af07d0ea"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a98eea78eb049fbf20cfe1421af07d0ea">s_softTrig</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad71c0fd8f0a6a471701d62e53c3bd7ff"><td class="memItemLeft" align="right" valign="top"><a id="ad71c0fd8f0a6a471701d62e53c3bd7ff"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#ad71c0fd8f0a6a471701d62e53c3bd7ff">s_hsAdcLocked</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a54fb9c32ffaecdb95cb61031d83eca50"><td class="memItemLeft" align="right" valign="top"><a id="a54fb9c32ffaecdb95cb61031d83eca50"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a54fb9c32ffaecdb95cb61031d83eca50">s_curDelay</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Slv9Array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a74e8e3ecaff08a0c96b89cb598366211"><td class="memItemLeft" align="right" valign="top"><a id="a74e8e3ecaff08a0c96b89cb598366211"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a74e8e3ecaff08a0c96b89cb598366211">s_setDelay</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">Slv9Array</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa44ae57df8b5d5873cf5e7a6c2117481"><td class="memItemLeft" align="right" valign="top"><a id="aa44ae57df8b5d5873cf5e7a6c2117481"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aa44ae57df8b5d5873cf5e7a6c2117481">s_setValid</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b07770b4639a8eb002d7e047174a242"><td class="memItemLeft" align="right" valign="top"><a id="a4b07770b4639a8eb002d7e047174a242"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a4b07770b4639a8eb002d7e047174a242">s_sclkVec</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a131b6a48c3ddc6b5d9d552c80ba6ce80"><td class="memItemLeft" align="right" valign="top"><a id="a131b6a48c3ddc6b5d9d552c80ba6ce80"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a131b6a48c3ddc6b5d9d552c80ba6ce80">s_doutVec</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a755050fba51bdcf44492327eee6f5883"><td class="memItemLeft" align="right" valign="top"><a id="a755050fba51bdcf44492327eee6f5883"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a755050fba51bdcf44492327eee6f5883">s_csbVec</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaa6530d282fbf0bdb1ac6d955b2a298f"><td class="memItemLeft" align="right" valign="top"><a id="aaa6530d282fbf0bdb1ac6d955b2a298f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#aaa6530d282fbf0bdb1ac6d955b2a298f">s_muxSClk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:a5df5f0eba02f3e58776cb180da69bf4a"><td class="memItemLeft" align="right" valign="top"><a id="a5df5f0eba02f3e58776cb180da69bf4a"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a5df5f0eba02f3e58776cb180da69bf4a">u_xbar</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axilitecrossbar</b>  </td></tr>
<tr class="memitem:a3753ac6c58617c8518efe5c1c8bd24e0"><td class="memItemLeft" align="right" valign="top"><a id="a3753ac6c58617c8518efe5c1c8bd24e0"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a3753ac6c58617c8518efe5c1c8bd24e0">u_clockmanager</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>clockmanagerultrascale</b>  </td></tr>
<tr class="memitem:a9880ccece38aa4b4dc40219420735a16"><td class="memItemLeft" align="right" valign="top"><a id="a9880ccece38aa4b4dc40219420735a16"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9880ccece38aa4b4dc40219420735a16">u_ad9229core</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Ad9229Core</b>  <em><a class="el" href="classAd9229Core.html">&lt;Entity Ad9229Core&gt;</a></em></td></tr>
<tr class="memitem:a9199b5e48a4d0ff4c0714111601ab26f"><td class="memItemLeft" align="right" valign="top"><a id="a9199b5e48a4d0ff4c0714111601ab26f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9199b5e48a4d0ff4c0714111601ab26f">u_syncfifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>synchronizerfifo</b>  </td></tr>
<tr class="memitem:a91f23737971baca7db09bd1f304960dc"><td class="memItemLeft" align="right" valign="top"><a id="a91f23737971baca7db09bd1f304960dc"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a91f23737971baca7db09bd1f304960dc">u_cpldspi</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axispimaster</b>  </td></tr>
<tr class="memitem:a9578c64c0a9c4bafb618334fe98b5162"><td class="memItemLeft" align="right" valign="top"><a id="a9578c64c0a9c4bafb618334fe98b5162"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a9578c64c0a9c4bafb618334fe98b5162">u_thrspi</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axispimaster</b>  </td></tr>
<tr class="memitem:a31ef830b485de8d8e3c4b56722b9c4de"><td class="memItemLeft" align="right" valign="top"><a id="a31ef830b485de8d8e3c4b56722b9c4de"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a31ef830b485de8d8e3c4b56722b9c4de">u_adcspi</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiSpiAd7682</b>  <em><a class="el" href="classAxiSpiAd7682.html">&lt;Entity AxiSpiAd7682&gt;</a></em></td></tr>
<tr class="memitem:adfdec67316d874e79579d5984be4cd6b"><td class="memItemLeft" align="right" valign="top"><a id="adfdec67316d874e79579d5984be4cd6b"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#adfdec67316d874e79579d5984be4cd6b">u_rtmllrfmpsreg</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RtmRfInterlockReg</b>  <em><a class="el" href="classRtmRfInterlockReg.html">&lt;Entity RtmRfInterlockReg&gt;</a></em></td></tr>
<tr class="memitem:a6a72624eb6b8306bd26b76d583f9714f"><td class="memItemLeft" align="right" valign="top"><a id="a6a72624eb6b8306bd26b76d583f9714f"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a6a72624eb6b8306bd26b76d583f9714f">u_ringbufferctrl</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RingBufferCtrl</b>  <em><a class="el" href="classRingBufferCtrl.html">&lt;Entity RingBufferCtrl&gt;</a></em></td></tr>
<tr class="memitem:a175045c0d6f10488f67484729eced9b0"><td class="memItemLeft" align="right" valign="top"><a id="a175045c0d6f10488f67484729eced9b0"></a>
<a class="el" href="classRtmRfInterlockCore_1_1mapping.html#a175045c0d6f10488f67484729eced9b0">u_axiliteringbuffer</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>axiliteringbuffer</b>  </td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>/home/travis/build/slaclab/amc-carrier-core/AppHardware/RtmRfInterlock/core/RtmRfInterlockCore.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classRtmRfInterlockCore.html">RtmRfInterlockCore</a></li><li class="navelem"><a class="el" href="classRtmRfInterlockCore_1_1mapping.html">mapping</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
