=======
``RV2``
=======

This is a WIP KÃ´ika implementation of a pipelined CPU core implementing RISC-V.

It is based on the `20191214-draft` version of the RISC-V specification.
