###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:39:11 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 21.854
= Slack Time                  -17.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -17.013 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.943 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.864 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.721 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.485 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.121 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.939 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.695 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.545 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.438 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.829 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.979 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.474 | 
     | \tx_core/tx_crc/crcpkt2 /U3623             | B v -> Y ^         | AOI21X1 |  0.731 | 0.704 |  21.791 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3624             | C ^ -> Y v         | OAI21X1 |  0.142 | 0.063 |  21.854 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0] | D v                | DFFSR   |  0.142 | 0.000 |  21.854 |    4.240 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.613 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.824 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.133 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.455 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.689 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.913 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[0]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   18.918 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[3] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.113
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 21.840
= Slack Time                  -17.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.999 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.929 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.850 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.706 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.471 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.106 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.925 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.680 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.531 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.424 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.965 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.488 | 
     | \tx_core/tx_crc/crcpkt2 /U3501             | B v -> Y ^         | AOI21X1 |  0.726 | 0.694 |  21.781 |    4.182 | 
     | \tx_core/tx_crc/crcpkt2 /U3502             | C ^ -> Y v         | OAI21X1 |  0.136 | 0.059 |  21.840 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3] | D v                | DFFSR   |  0.136 | 0.000 |  21.840 |    4.241 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.599 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.810 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.119 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.441 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.675 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.899 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[3]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   18.904 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.304
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 21.838
= Slack Time                  -17.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.999 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.929 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.849 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.706 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.471 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.106 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.925 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.680 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.531 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.424 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.815 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.965 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.488 | 
     | \tx_core/tx_crc/crcpkt2 /U3669              | B v -> Y ^         | AOI21X1 |  0.725 | 0.686 |  21.774 |    4.175 | 
     | \tx_core/tx_crc/crcpkt2 /U3670              | C ^ -> Y v         | OAI21X1 |  0.141 | 0.064 |  21.838 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14] | D v                | DFFSR   |  0.141 | 0.000 |  21.838 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.599 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.810 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.119 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.441 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.675 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.899 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[14]        | CLK ^        | DFFSR   | 0.133 | 0.004 |   1.304 |   18.903 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 21.838
= Slack Time                  -17.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.997 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.927 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.848 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.705 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.469 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.105 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.923 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.679 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.529 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.422 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.813 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.963 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.490 | 
     | \tx_core/tx_crc/crcpkt2 /U3718              | B v -> Y ^         | AOI21X1 |  0.723 | 0.688 |  21.775 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3719              | C ^ -> Y v         | OAI21X1 |  0.139 | 0.063 |  21.838 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13] | D v                | DFFSR   |  0.139 | 0.000 |  21.838 |    4.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.597 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.808 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.117 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.439 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.673 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.898 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[13]        | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   18.902 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 21.830
= Slack Time                  -17.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.992 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.922 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.842 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.699 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.464 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.099 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.917 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.673 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.523 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.417 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.808 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.958 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.496 | 
     | \tx_core/tx_crc/crcpkt2 /U3489              | B v -> Y ^         | AOI21X1 |  0.721 | 0.683 |  21.770 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3490              | C ^ -> Y v         | OAI21X1 |  0.148 | 0.060 |  21.830 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29] | D v                | DFFSR   |  0.148 | 0.000 |  21.830 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.592 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.803 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.112 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.433 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.667 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.892 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[29]        | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   18.896 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.830
= Slack Time                  -17.592
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.992 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.922 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.842 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.699 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.463 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.099 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.917 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.673 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.523 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.417 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.807 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.958 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.496 | 
     | \tx_core/tx_crc/crcpkt2 /U3630              | B v -> Y ^         | AOI21X1 |  0.733 | 0.678 |  21.765 |    4.174 | 
     | \tx_core/tx_crc/crcpkt2 /U3631              | C ^ -> Y v         | OAI21X1 |  0.142 | 0.064 |  21.830 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18] | D v                | DFFSR   |  0.142 | 0.000 |  21.830 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.592 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.802 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.112 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.433 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.667 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.892 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[18]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   18.895 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.304
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.828
= Slack Time                  -17.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.990 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.920 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.841 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.698 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.462 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.098 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.916 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.672 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.522 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.415 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.806 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.956 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.497 | 
     | \tx_core/tx_crc/crcpkt2 /U3636              | B v -> Y ^         | AOI21X1 |  0.723 | 0.681 |  21.768 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3637              | C ^ -> Y v         | OAI21X1 |  0.147 | 0.060 |  21.828 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11] | D v                | DFFSR   |  0.147 | 0.000 |  21.828 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.590 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.801 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.110 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.432 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.666 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.890 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[11]        | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   18.894 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.304
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 21.830
= Slack Time                  -17.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.990 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.920 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.840 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.697 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.462 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.097 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.916 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.671 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.522 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.415 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.806 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.956 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.497 | 
     | \tx_core/tx_crc/crcpkt2 /U3607             | B v -> Y ^         | AOI21X1 |  0.721 | 0.682 |  21.769 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3608             | C ^ -> Y v         | OAI21X1 |  0.139 | 0.060 |  21.830 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4] | D v                | DFFSR   |  0.139 | 0.000 |  21.830 |    4.240 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.590 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.801 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.110 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.432 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.666 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.890 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[4]         | CLK ^        | DFFSR   | 0.133 | 0.004 |   1.304 |   18.894 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.826
= Slack Time                  -17.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.989 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.919 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.840 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.696 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.461 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.096 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.915 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.670 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.521 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.414 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.805 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.955 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.498 | 
     | \tx_core/tx_crc/crcpkt2 /U3693              | B v -> Y ^         | AOI21X1 |  0.726 | 0.680 |  21.767 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3694              | C ^ -> Y v         | OAI21X1 |  0.146 | 0.059 |  21.826 |    4.237 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22] | D v                | DFFSR   |  0.146 | 0.000 |  21.826 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.589 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.800 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.109 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.431 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.665 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.889 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[22]        | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   18.892 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 21.830
= Slack Time                  -17.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.989 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.919 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.839 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.696 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.460 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.096 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.914 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.670 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.520 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.414 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.804 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.955 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.499 | 
     | \tx_core/tx_crc/crcpkt2 /U3503             | B v -> Y ^         | AOI21X1 |  0.722 | 0.681 |  21.769 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3504             | C ^ -> Y v         | OAI21X1 |  0.139 | 0.061 |  21.829 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5] | D v                | DFFSR   |  0.139 | 0.000 |  21.830 |    4.241 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.589 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.799 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.109 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.430 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.664 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.889 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[5]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   18.894 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 21.827
= Slack Time                  -17.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.986 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.916 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.837 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.694 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.458 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.094 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.912 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.668 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.518 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.411 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.802 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.952 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.501 | 
     | \tx_core/tx_crc/crcpkt2 /U3611             | B v -> Y ^         | AOI21X1 |  0.720 | 0.679 |  21.766 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3612             | C ^ -> Y v         | OAI21X1 |  0.137 | 0.061 |  21.827 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6] | D v                | DFFSR   |  0.137 | 0.000 |  21.827 |    4.241 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.586 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.797 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.106 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.428 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.662 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.886 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[6]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   18.891 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.822
= Slack Time                  -17.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.983 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.913 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.834 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.691 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.455 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.091 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.909 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.665 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.515 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.408 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.799 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.949 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.504 | 
     | \tx_core/tx_crc/crcpkt2 /U3793             | B v -> Y ^         | AOI21X1 |  0.721 | 0.675 |  21.762 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3794             | C ^ -> Y v         | OAI21X1 |  0.141 | 0.059 |  21.822 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8] | D v                | DFFSR   |  0.141 | 0.000 |  21.822 |    4.238 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.794 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.104 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.425 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.659 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.884 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[8]         | CLK ^        | DFFSR   | 0.133 | 0.002 |   1.303 |   18.886 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.242
- Arrival Time                 21.825
= Slack Time                  -17.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.983 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.913 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.833 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.690 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.455 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.090 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.908 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.664 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.515 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.408 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.799 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.949 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.504 | 
     | \tx_core/tx_crc/crcpkt2 /U3671             | B v -> Y ^         | AOI21X1 |  0.719 | 0.679 |  21.766 |    4.183 | 
     | \tx_core/tx_crc/crcpkt2 /U3672             | C ^ -> Y v         | OAI21X1 |  0.137 | 0.058 |  21.824 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1] | D v                | DFFSR   |  0.137 | 0.000 |  21.825 |    4.242 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.583 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.794 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.103 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.425 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.659 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.883 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[1]         | CLK ^        | DFFSR   | 0.133 | 0.005 |   1.305 |   18.888 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.113
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 21.822
= Slack Time                  -17.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.982 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.912 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.833 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.689 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.454 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.089 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.908 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.663 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.514 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.407 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.798 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.948 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.505 | 
     | \tx_core/tx_crc/crcpkt2 /U3615             | B v -> Y ^         | AOI21X1 |  0.720 | 0.675 |  21.762 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3616             | C ^ -> Y v         | OAI21X1 |  0.136 | 0.060 |  21.822 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7] | D v                | DFFSR   |  0.136 | 0.000 |  21.822 |    4.240 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.582 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.793 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.102 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.424 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.658 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.882 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[7]         | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   18.885 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.302
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.236
- Arrival Time                 21.817
= Slack Time                  -17.580
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.980 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.910 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.831 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.688 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.452 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.088 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.906 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.662 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.512 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.405 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.796 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.946 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.507 | 
     | \tx_core/tx_crc/crcpkt2 /U3609              | B v -> Y ^         | AOI21X1 |  0.718 | 0.665 |  21.752 |    4.172 | 
     | \tx_core/tx_crc/crcpkt2 /U3610              | C ^ -> Y v         | OAI21X1 |  0.150 | 0.064 |  21.816 |    4.236 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12] | D v                | DFFSR   |  0.150 | 0.000 |  21.817 |    4.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.580 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.791 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.100 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.422 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.656 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.881 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[12]        | CLK ^        | DFFSR   | 0.133 | 0.002 |   1.302 |   18.883 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.237
- Arrival Time                 21.812
= Slack Time                  -17.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.975 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.905 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.825 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.682 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.447 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.082 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.900 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.656 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.506 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.400 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.791 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.941 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.512 | 
     | \tx_core/tx_crc/crcpkt2 /U3495              | B v -> Y ^         | AOI21X1 |  0.725 | 0.665 |  21.752 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3496              | C ^ -> Y v         | OAI21X1 |  0.146 | 0.059 |  21.812 |    4.237 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10] | D v                | DFFSR   |  0.146 | 0.000 |  21.812 |    4.237 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.575 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.786 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.095 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.417 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.650 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.875 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[10]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   18.878 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.117
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.236
- Arrival Time                 21.809
= Slack Time                  -17.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.973 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.903 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.824 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.681 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.445 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.081 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.899 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.655 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.505 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.398 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.789 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.939 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.514 | 
     | \tx_core/tx_crc/crcpkt2 /U3628              | B v -> Y ^         | AOI21X1 |  0.721 | 0.655 |  21.742 |    4.169 | 
     | \tx_core/tx_crc/crcpkt2 /U3629              | C ^ -> Y v         | OAI21X1 |  0.154 | 0.066 |  21.809 |    4.235 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28] | D v                | DFFSR   |  0.154 | 0.000 |  21.809 |    4.236 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.573 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.784 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.093 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.415 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.649 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.874 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[28]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   18.876 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.118
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.235
- Arrival Time                 21.803
= Slack Time                  -17.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.968 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.897 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.818 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.675 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.439 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.075 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.893 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.649 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.499 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.392 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.783 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.933 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.520 | 
     | \tx_core/tx_crc/crcpkt2 /U3505              | B v -> Y ^         | AOI21X1 |  0.719 | 0.654 |  21.742 |    4.174 | 
     | \tx_core/tx_crc/crcpkt2 /U3506              | C ^ -> Y v         | OAI21X1 |  0.157 | 0.061 |  21.803 |    4.235 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17] | D v                | DFFSR   |  0.157 | 0.000 |  21.803 |    4.235 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.568 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.778 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.088 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.409 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.643 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.868 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[17]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   18.871 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 21.800
= Slack Time                  -17.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.961 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.891 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.812 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.669 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.433 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.069 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.887 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.643 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.493 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.386 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.777 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.927 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.526 | 
     | \tx_core/tx_crc/crcpkt2 /U3613              | B v -> Y ^         | AOI21X1 |  0.724 | 0.653 |  21.740 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3614              | C ^ -> Y v         | OAI21X1 |  0.150 | 0.060 |  21.800 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27] | D v                | DFFSR   |  0.150 | 0.000 |  21.800 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.561 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.772 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.081 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.403 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.637 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.861 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[27]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   18.867 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.798
= Slack Time                  -17.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.960 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.890 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.810 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.667 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.432 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.067 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.885 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.641 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.491 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.385 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.776 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.926 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.528 | 
     | \tx_core/tx_crc/crcpkt2 /U3617              | B v -> Y ^         | AOI21X1 |  0.719 | 0.654 |  21.741 |    4.181 | 
     | \tx_core/tx_crc/crcpkt2 /U3618              | C ^ -> Y v         | OAI21X1 |  0.145 | 0.056 |  21.797 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23] | D v                | DFFSR   |  0.145 | 0.000 |  21.798 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.560 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.771 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.080 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.401 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.635 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.860 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[23]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   18.863 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.237
- Arrival Time                 21.795
= Slack Time                  -17.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.957 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.887 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.808 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.665 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.429 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.065 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.883 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.639 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.489 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.382 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.773 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.923 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.530 | 
     | \tx_core/tx_crc/crcpkt2 /U3493              | B v -> Y ^         | AOI21X1 |  0.719 | 0.648 |  21.736 |    4.178 | 
     | \tx_core/tx_crc/crcpkt2 /U3494              | C ^ -> Y v         | OAI21X1 |  0.143 | 0.059 |  21.794 |    4.237 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30] | D v                | DFFSR   |  0.143 | 0.000 |  21.795 |    4.237 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.557 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.768 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.077 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.399 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.633 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.857 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[30]        | CLK ^        | DFFSR   | 0.138 | 0.002 |   1.302 |   18.860 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[16] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.795
= Slack Time                  -17.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.957 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.887 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.807 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.664 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.429 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.064 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.882 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.638 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.488 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.382 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.773 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.923 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.530 | 
     | \tx_core/tx_crc/crcpkt2 /U3632              | B v -> Y ^         | AOI21X1 |  0.719 | 0.652 |  21.739 |    4.182 | 
     | \tx_core/tx_crc/crcpkt2 /U3633              | C ^ -> Y v         | OAI21X1 |  0.144 | 0.056 |  21.795 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16] | D v                | DFFSR   |  0.144 | 0.000 |  21.795 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.557 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.768 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.077 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.399 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.633 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.857 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[16]        | CLK ^        | DFFSR   | 0.138 | 0.003 |   1.303 |   18.860 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[21] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.303
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 21.796
= Slack Time                  -17.557
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.957 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.887 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.807 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.664 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.428 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.064 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.882 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.638 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.488 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.382 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.772 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.923 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.531 | 
     | \tx_core/tx_crc/crcpkt2 /U3507              | B v -> Y ^         | AOI21X1 |  0.717 | 0.650 |  21.738 |    4.181 | 
     | \tx_core/tx_crc/crcpkt2 /U3508              | C ^ -> Y v         | OAI21X1 |  0.138 | 0.058 |  21.796 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21] | D v                | DFFSR   |  0.138 | 0.000 |  21.796 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.557 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.767 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.077 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.398 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.632 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.224 |   1.300 |   18.857 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[21]        | CLK ^        | DFFSR   | 0.133 | 0.003 |   1.303 |   18.860 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.304
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 21.794
= Slack Time                  -17.555
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.955 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.885 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.805 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.662 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.427 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.062 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.880 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.636 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.486 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.380 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.771 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.921 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.533 | 
     | \tx_core/tx_crc/crcpkt2 /U3497              | B v -> Y ^         | AOI21X1 |  0.721 | 0.646 |  21.733 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3498              | C ^ -> Y v         | OAI21X1 |  0.144 | 0.060 |  21.793 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20] | D v                | DFFSR   |  0.144 | 0.000 |  21.794 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.555 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.766 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.075 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.396 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.630 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.855 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[20]        | CLK ^        | DFFSR   | 0.138 | 0.004 |   1.304 |   18.859 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[24] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.117
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.790
= Slack Time                  -17.552
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.952 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.881 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.802 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.659 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.423 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.059 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.877 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.633 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.377 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.767 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.917 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3529              | B v -> Y ^         | AOI21X1 |  0.720 | 0.644 |  21.731 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3530              | C ^ -> Y v         | OAI21X1 |  0.153 | 0.059 |  21.789 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24] | D v                | DFFSR   |  0.153 | 0.000 |  21.790 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.552 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.762 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.072 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.393 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.627 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.852 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[24]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   18.857 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 21.791
= Slack Time                  -17.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.951 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.881 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.750 |  -16.802 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.659 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.423 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.059 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.877 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.633 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.376 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.767 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.917 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3499              | B v -> Y ^         | AOI21X1 |  0.721 | 0.644 |  21.731 |    4.180 | 
     | \tx_core/tx_crc/crcpkt2 /U3500              | C ^ -> Y v         | OAI21X1 |  0.145 | 0.060 |  21.791 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19] | D v                | DFFSR   |  0.145 | 0.000 |  21.791 |    4.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.551 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.762 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.071 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.393 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.627 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.851 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[19]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   18.856 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.242
- Arrival Time                 21.793
= Slack Time                  -17.551
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.951 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.881 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.802 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.658 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.423 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.058 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.877 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.632 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.483 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.376 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.767 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.917 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.536 | 
     | \tx_core/tx_crc/crcpkt2 /U3491             | B v -> Y ^         | AOI21X1 |  0.719 | 0.646 |  21.733 |    4.182 | 
     | \tx_core/tx_crc/crcpkt2 /U3492             | C ^ -> Y v         | OAI21X1 |  0.136 | 0.060 |  21.793 |    4.242 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2] | D v                | DFFSR   |  0.136 | 0.000 |  21.793 |    4.242 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.551 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.762 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.071 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.393 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.627 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.851 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[2]         | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   18.856 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.241
- Arrival Time                 21.790
= Slack Time                  -17.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.949 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.879 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.799 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.656 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.421 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.056 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.874 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.630 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.481 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.374 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.765 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.915 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.538 | 
     | \tx_core/tx_crc/crcpkt2 /U3621              | B v -> Y ^         | AOI21X1 |  0.727 | 0.646 |  21.733 |    4.184 | 
     | \tx_core/tx_crc/crcpkt2 /U3622              | C ^ -> Y v         | OAI21X1 |  0.140 | 0.057 |  21.790 |    4.241 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26] | D v                | DFFSR   |  0.140 | 0.000 |  21.790 |    4.241 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.549 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.760 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.069 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.391 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.625 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.849 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[26]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   18.854 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.238
- Arrival Time                 21.786
= Slack Time                  -17.548
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.948 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.878 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.799 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.656 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.420 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.056 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.874 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.630 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.480 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.373 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.764 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.914 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.539 | 
     | \tx_core/tx_crc/crcpkt2 /U3619              | B v -> Y ^         | AOI21X1 |  0.723 | 0.640 |  21.727 |    4.179 | 
     | \tx_core/tx_crc/crcpkt2 /U3620              | C ^ -> Y v         | OAI21X1 |  0.149 | 0.059 |  21.786 |    4.238 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25] | D v                | DFFSR   |  0.149 | 0.000 |  21.786 |    4.238 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.548 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.759 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.068 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.390 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.624 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.848 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[25]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   18.853 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                              (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.306
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 21.785
= Slack Time                  -17.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                            |                    |         |        |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.946 | 
     | \tx_core/axi_master /U496                  | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.876 | 
     | \tx_core/axi_master /U494                  | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.797 | 
     | \tx_core/axi_master /U60                   | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.654 | 
     | \tx_core/axi_master /U63                   | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.418 | 
     | \tx_core/axi_master /U520                  | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.053 | 
     | \tx_core/axi_master /U779                  | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.872 | 
     | \tx_core/axi_master /U2143                 | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.628 | 
     | \tx_core/tx_crc/crcpkt2 /U125              | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.478 | 
     | \tx_core/tx_crc/crcpkt2 /U1706             | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.371 | 
     | \tx_core/tx_crc/crcpkt2 /U1705             | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.762 | 
     | \tx_core/tx_crc/crcpkt2 /U1556             | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.912 | 
     | \tx_core/tx_crc/crcpkt2 /U3486             | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.541 | 
     | \tx_core/tx_crc/crcpkt2 /U3716             | B v -> Y ^         | AOI21X1 |  0.725 | 0.632 |  21.720 |    4.173 | 
     | \tx_core/tx_crc/crcpkt2 /U3717             | C ^ -> Y v         | OAI21X1 |  0.149 | 0.066 |  21.785 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9] | D v                | DFFSR   |  0.149 | 0.000 |  21.785 |    4.239 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.546 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.757 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.066 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.388 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.622 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.846 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[9]         | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.306 |   18.852 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.305
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.239
- Arrival Time                 21.780
= Slack Time                  -17.541
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.941 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.871 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.792 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.649 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.413 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.049 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.867 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.623 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.473 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.366 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.757 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.907 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.546 | 
     | \tx_core/tx_crc/crcpkt2 /U3634              | B v -> Y ^         | AOI21X1 |  0.720 | 0.637 |  21.724 |    4.183 | 
     | \tx_core/tx_crc/crcpkt2 /U3635              | C ^ -> Y v         | OAI21X1 |  0.146 | 0.056 |  21.780 |    4.239 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15] | D v                | DFFSR   |  0.146 | 0.000 |  21.780 |    4.239 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.542 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.752 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.062 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.383 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.617 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.842 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[15]        | CLK ^        | DFFSR   | 0.138 | 0.005 |   1.305 |   18.846 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\crcin64_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [0]                               (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.306
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.240
- Arrival Time                 21.766
= Slack Time                  -17.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew  | Delay | Arrival | Required | 
     |                                             |                    |         |        |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+--------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [0] v |         |  0.000 |       |   0.600 |  -16.927 | 
     | \tx_core/axi_master /U496                   | B v -> Y ^         | NOR2X1  |  0.076 | 0.070 |   0.670 |  -16.857 | 
     | \tx_core/axi_master /U494                   | C ^ -> Y v         | NAND3X1 |  0.106 | 0.079 |   0.749 |  -16.777 | 
     | \tx_core/axi_master /U60                    | B v -> Y ^         | NAND3X1 |  0.137 | 0.143 |   0.893 |  -16.634 | 
     | \tx_core/axi_master /U63                    | B ^ -> Y ^         | OR2X2   |  0.186 | 0.235 |   1.128 |  -16.398 | 
     | \tx_core/axi_master /U520                   | A ^ -> Y ^         | OR2X2   |  0.413 | 0.365 |   1.493 |  -16.034 | 
     | \tx_core/axi_master /U779                   | A ^ -> Y v         | INVX8   |  0.166 | 0.182 |   1.674 |  -15.852 | 
     | \tx_core/axi_master /U2143                  | S v -> Y v         | MUX2X1  |  0.157 | 0.244 |   1.919 |  -15.608 | 
     | \tx_core/tx_crc/crcpkt2 /U125               | A v -> Y v         | OR2X1   |  0.087 | 0.150 |   2.068 |  -15.458 | 
     | \tx_core/tx_crc/crcpkt2 /U1706              | A v -> Y v         | OR2X2   |  0.043 | 0.107 |   2.175 |  -15.352 | 
     | \tx_core/tx_crc/crcpkt2 /U1705              | B v -> Y v         | OR2X2   |  0.784 | 0.609 |   2.784 |  -14.742 | 
     | \tx_core/tx_crc/crcpkt2 /U1556              | A v -> Y ^         | NAND2X1 | 10.967 | 9.850 |  12.634 |   -4.893 | 
     | \tx_core/tx_crc/crcpkt2 /U3486              | B ^ -> Y v         | NOR2X1  |  7.066 | 8.453 |  21.087 |    3.561 | 
     | \tx_core/tx_crc/crcpkt2 /U3638              | B v -> Y ^         | AOI21X1 |  0.724 | 0.623 |  21.710 |    4.183 | 
     | \tx_core/tx_crc/crcpkt2 /U3639              | C ^ -> Y v         | OAI21X1 |  0.147 | 0.056 |  21.766 |    4.240 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31] | D v                | DFFSR   |  0.147 | 0.000 |  21.766 |    4.240 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   17.527 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   17.737 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   18.047 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1 | 0.283 | 0.322 |   0.842 |   18.368 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.157 | 0.234 |   1.076 |   18.602 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.224 |   1.300 |   18.827 | 
     | \tx_core/tx_crc/crcpkt2 /\crcin64_d_reg[31]        | CLK ^        | DFFSR   | 0.138 | 0.006 |   1.306 |   18.832 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.118
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.329
- Arrival Time                 15.817
= Slack Time                  -11.488
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.888 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.846 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.627 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.755 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.628 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.328 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.144 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.053 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.947 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.816 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.527 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.812 | 
     | \tx_core/tx_crc/crcpkt1 /U3629             | B v -> Y ^         | AOI21X1 | 0.462 | 0.442 |  15.742 |    4.254 | 
     | \tx_core/tx_crc/crcpkt1 /U3630             | C ^ -> Y v         | OAI21X1 | 0.154 | 0.075 |  15.816 |    4.328 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0] | D v                | DFFSR   | 0.154 | 0.000 |  15.817 |    4.329 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.488 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.699 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   12.008 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.329 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.515 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I5               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.669 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.205 |   1.386 |   12.875 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[0]         | CLK ^        | DFFSR   | 0.147 | 0.010 |   1.396 |   12.885 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[20] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Setup                         0.119
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.328
- Arrival Time                 15.801
= Slack Time                  -11.474
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.874 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.831 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.612 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.740 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.613 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.314 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.129 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.038 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.932 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.801 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.512 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.827 | 
     | \tx_core/tx_crc/crcpkt1 /U3488              | B v -> Y ^         | AOI21X1 | 0.454 | 0.434 |  15.734 |    4.261 | 
     | \tx_core/tx_crc/crcpkt1 /U3489              | C ^ -> Y v         | OAI21X1 | 0.160 | 0.067 |  15.801 |    4.328 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[20] | D v                | DFFSR   | 0.160 | 0.000 |  15.801 |    4.328 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.473 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.684 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.993 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.314 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.501 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.655 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.864 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[20]        | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.397 |   12.870 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[4] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.392
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.328
- Arrival Time                 15.795
= Slack Time                  -11.467
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.867 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.824 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.606 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.733 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.606 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.307 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.122 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.032 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.925 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.795 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.506 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.833 | 
     | \tx_core/tx_crc/crcpkt1 /U3613             | B v -> Y ^         | AOI21X1 | 0.451 | 0.427 |  15.727 |    4.260 | 
     | \tx_core/tx_crc/crcpkt1 /U3614             | C ^ -> Y v         | OAI21X1 | 0.136 | 0.067 |  15.795 |    4.328 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4] | D v                | DFFSR   | 0.136 | 0.000 |  15.795 |    4.328 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.467 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.678 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.987 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.307 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.494 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I5               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.648 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.205 |   1.386 |   12.853 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[4]         | CLK ^        | DFFSR   | 0.146 | 0.005 |   1.392 |   12.859 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[25] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.398
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.332
- Arrival Time                 15.797
= Slack Time                  -11.465
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.865 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.822 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.603 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.731 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.604 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.305 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.120 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.029 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.923 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.792 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.503 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.836 | 
     | \tx_core/tx_crc/crcpkt1 /U3625              | B v -> Y ^         | AOI21X1 | 0.451 | 0.424 |  15.724 |    4.260 | 
     | \tx_core/tx_crc/crcpkt1 /U3626              | C ^ -> Y v         | OAI21X1 | 0.145 | 0.072 |  15.796 |    4.332 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25] | D v                | DFFSR   | 0.145 | 0.000 |  15.797 |    4.332 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.464 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.675 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.984 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.305 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.492 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I5               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.646 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.205 |   1.386 |   12.851 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[25]        | CLK ^        | DFFSR   | 0.147 | 0.012 |   1.398 |   12.863 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[10] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.331
- Arrival Time                 15.794
= Slack Time                  -11.463
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.863 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.820 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.602 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.729 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.602 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.303 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.118 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.028 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.921 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.791 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.502 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.837 | 
     | \tx_core/tx_crc/crcpkt1 /U3486              | B v -> Y ^         | AOI21X1 | 0.447 | 0.426 |  15.726 |    4.263 | 
     | \tx_core/tx_crc/crcpkt1 /U3487              | C ^ -> Y v         | OAI21X1 | 0.141 | 0.068 |  15.794 |    4.331 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10] | D v                | DFFSR   | 0.141 | 0.000 |  15.794 |    4.331 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.463 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.674 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.983 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.304 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.490 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.644 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.854 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[10]        | CLK ^        | DFFSR   | 0.142 | 0.005 |   1.396 |   12.859 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Setup                         0.117
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.330
- Arrival Time                 15.791
= Slack Time                  -11.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.862 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.819 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.600 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.728 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.601 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.302 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.117 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.026 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.920 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.789 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.500 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.839 | 
     | \tx_core/tx_crc/crcpkt1 /U3490              | B v -> Y ^         | AOI21X1 | 0.447 | 0.423 |  15.723 |    4.262 | 
     | \tx_core/tx_crc/crcpkt1 /U3491              | C ^ -> Y v         | OAI21X1 | 0.152 | 0.068 |  15.791 |    4.329 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19] | D v                | DFFSR   | 0.152 | 0.000 |  15.791 |    4.330 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.462 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.672 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.982 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.302 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.489 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.643 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.852 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[19]        | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.397 |   12.858 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[2] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.392
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.328
- Arrival Time                 15.789
= Slack Time                  -11.462
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.862 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.819 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.600 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.728 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.601 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.302 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.117 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.026 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.920 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.789 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.500 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.839 | 
     | \tx_core/tx_crc/crcpkt1 /U3482             | B v -> Y ^         | AOI21X1 | 0.448 | 0.422 |  15.722 |    4.261 | 
     | \tx_core/tx_crc/crcpkt1 /U3483             | C ^ -> Y v         | OAI21X1 | 0.137 | 0.067 |  15.789 |    4.327 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2] | D v                | DFFSR   | 0.137 | 0.000 |  15.789 |    4.328 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.461 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.672 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.981 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.302 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.489 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I5               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.643 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.205 |   1.386 |   12.848 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[2]         | CLK ^        | DFFSR   | 0.146 | 0.005 |   1.392 |   12.853 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[12] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.395
- Setup                         0.117
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.328
- Arrival Time                 15.789
= Slack Time                  -11.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.860 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.818 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.599 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.727 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.600 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.301 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.116 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.025 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.919 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.788 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.499 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.840 | 
     | \tx_core/tx_crc/crcpkt1 /U3615              | B v -> Y ^         | AOI21X1 | 0.445 | 0.419 |  15.719 |    4.259 | 
     | \tx_core/tx_crc/crcpkt1 /U3616              | C ^ -> Y v         | OAI21X1 | 0.149 | 0.069 |  15.788 |    4.328 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12] | D v                | DFFSR   | 0.149 | 0.000 |  15.789 |    4.328 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.460 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.671 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.980 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.301 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.488 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.642 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.851 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[12]        | CLK ^        | DFFSR   | 0.142 | 0.004 |   1.395 |   12.855 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.330
- Arrival Time                 15.790
= Slack Time                  -11.460
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.860 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.817 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.599 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.726 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.599 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.300 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.115 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.025 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.918 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.788 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.499 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.840 | 
     | \tx_core/tx_crc/crcpkt1 /U3496              | B v -> Y ^         | AOI21X1 | 0.447 | 0.425 |  15.725 |    4.265 | 
     | \tx_core/tx_crc/crcpkt1 /U3497              | C ^ -> Y v         | OAI21X1 | 0.146 | 0.065 |  15.790 |    4.330 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17] | D v                | DFFSR   | 0.146 | 0.000 |  15.790 |    4.330 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.460 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.671 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.980 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.301 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.487 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.641 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.851 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[17]        | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.396 |   12.856 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.113
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.333
- Arrival Time                 15.793
= Slack Time                  -11.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.859 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.817 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.598 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.726 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.599 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.299 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.115 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.024 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.918 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.787 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.498 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.841 | 
     | \tx_core/tx_crc/crcpkt1 /U3642              | B v -> Y ^         | AOI21X1 | 0.449 | 0.430 |  15.731 |    4.271 | 
     | \tx_core/tx_crc/crcpkt1 /U3643              | C ^ -> Y v         | OAI21X1 | 0.131 | 0.062 |  15.793 |    4.333 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11] | D v                | DFFSR   | 0.131 | 0.000 |  15.793 |    4.333 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.459 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.670 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.979 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.300 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.487 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.641 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.850 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[11]        | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.396 |   12.856 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[8] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.332
- Arrival Time                 15.791
= Slack Time                  -11.459
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.859 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.816 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.597 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.725 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.598 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.299 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.114 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.023 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.917 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.786 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.498 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.842 | 
     | \tx_core/tx_crc/crcpkt1 /U3795             | B v -> Y ^         | AOI21X1 | 0.448 | 0.425 |  15.725 |    4.267 | 
     | \tx_core/tx_crc/crcpkt1 /U3796             | C ^ -> Y v         | OAI21X1 | 0.139 | 0.065 |  15.791 |    4.332 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8] | D v                | DFFSR   | 0.139 | 0.000 |  15.791 |    4.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.459 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.669 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.979 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.299 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.486 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.640 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.849 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[8]         | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.396 |   12.855 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[31] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.330
- Arrival Time                 15.787
= Slack Time                  -11.457
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.857 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.814 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.596 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.723 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.596 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.297 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.112 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.022 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.915 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.785 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.496 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.843 | 
     | \tx_core/tx_crc/crcpkt1 /U3644              | B v -> Y ^         | AOI21X1 | 0.447 | 0.423 |  15.723 |    4.266 | 
     | \tx_core/tx_crc/crcpkt1 /U3645              | C ^ -> Y v         | OAI21X1 | 0.144 | 0.064 |  15.787 |    4.330 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31] | D v                | DFFSR   | 0.144 | 0.000 |  15.787 |    4.330 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.457 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.668 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.977 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.298 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.484 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.638 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.848 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[31]        | CLK ^        | DFFSR   | 0.142 | 0.005 |   1.396 |   12.853 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[9] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                              (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.114
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.332
- Arrival Time                 15.785
= Slack Time                  -11.453
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                    |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.853 | 
     | \tx_core/axi_master /U624                  | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.810 | 
     | \tx_core/axi_master /U623                  | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.591 | 
     | \tx_core/axi_master /U412                  | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.719 | 
     | \tx_core/axi_master /U423                  | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.592 | 
     | \tx_core/axi_master /U2229                 | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.293 | 
     | \tx_core/tx_crc/crcpkt1 /U2449             | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.108 | 
     | \tx_core/tx_crc/crcpkt1 /U1565             | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.017 | 
     | \tx_core/tx_crc/crcpkt1 /U1559             | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.911 | 
     | \tx_core/tx_crc/crcpkt1 /U1556             | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.780 | 
     | \tx_core/tx_crc/crcpkt1 /U1564             | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.492 | 
     | \tx_core/tx_crc/crcpkt1 /U3476             | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.848 | 
     | \tx_core/tx_crc/crcpkt1 /U3722             | B v -> Y ^         | AOI21X1 | 0.445 | 0.420 |  15.720 |    4.268 | 
     | \tx_core/tx_crc/crcpkt1 /U3723             | C ^ -> Y v         | OAI21X1 | 0.139 | 0.064 |  15.785 |    4.332 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9] | D v                | DFFSR   | 0.139 | 0.000 |  15.785 |    4.332 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.453 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.663 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.973 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.293 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.480 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.634 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.843 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[9]         | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.396 |   12.849 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.396
- Setup                         0.112
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.335
- Arrival Time                 15.787
= Slack Time                  -11.452
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.852 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.809 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.591 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.718 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.591 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.292 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.107 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.017 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.910 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.780 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.491 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.848 | 
     | \tx_core/tx_crc/crcpkt1 /U3674              | B v -> Y ^         | AOI21X1 | 0.446 | 0.423 |  15.723 |    4.271 | 
     | \tx_core/tx_crc/crcpkt1 /U3675              | C ^ -> Y v         | OAI21X1 | 0.126 | 0.063 |  15.786 |    4.334 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14] | D v                | DFFSR   | 0.126 | 0.000 |  15.787 |    4.335 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.452 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.663 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.972 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.292 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.479 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.633 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.843 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[14]        | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.396 |   12.848 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[13] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.332
- Arrival Time                 15.782
= Slack Time                  -11.451
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.851 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.808 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.590 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.717 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.590 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.291 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.106 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.016 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.909 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.779 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.490 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.849 | 
     | \tx_core/tx_crc/crcpkt1 /U3724              | B v -> Y ^         | AOI21X1 | 0.446 | 0.417 |  15.717 |    4.266 | 
     | \tx_core/tx_crc/crcpkt1 /U3725              | C ^ -> Y v         | OAI21X1 | 0.142 | 0.065 |  15.782 |    4.331 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[13] | D v                | DFFSR   | 0.142 | 0.000 |  15.782 |    4.332 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.451 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.662 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.971 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.291 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.478 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.632 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.842 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[13]        | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.397 |   12.847 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.331
- Arrival Time                 15.781
= Slack Time                  -11.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.850 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.808 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.589 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.717 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.590 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.291 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.106 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.015 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.909 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.778 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.489 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.850 | 
     | \tx_core/tx_crc/crcpkt1 /U3636              | B v -> Y ^         | AOI21X1 | 0.446 | 0.418 |  15.718 |    4.268 | 
     | \tx_core/tx_crc/crcpkt1 /U3637              | C ^ -> Y v         | OAI21X1 | 0.146 | 0.063 |  15.781 |    4.331 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18] | D v                | DFFSR   | 0.146 | 0.000 |  15.781 |    4.331 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.450 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.661 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.970 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.291 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.478 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I2               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.632 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I1            | A ^ -> Y ^   | CLKBUF1 | 0.142 | 0.209 |   1.391 |   12.841 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[18]        | CLK ^        | DFFSR   | 0.142 | 0.006 |   1.397 |   12.847 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[15] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Setup                         0.116
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.331
- Arrival Time                 15.779
= Slack Time                  -11.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.848 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.805 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.587 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.714 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.587 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.288 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.103 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.013 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.906 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.776 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.487 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.852 | 
     | \tx_core/tx_crc/crcpkt1 /U3640              | B v -> Y ^         | AOI21X1 | 0.447 | 0.412 |  15.712 |    4.265 | 
     | \tx_core/tx_crc/crcpkt1 /U3641              | C ^ -> Y v         | OAI21X1 | 0.146 | 0.067 |  15.779 |    4.331 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[15] | D v                | DFFSR   | 0.146 | 0.000 |  15.779 |    4.331 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.448 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.659 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.968 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.288 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.475 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I5               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.629 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.205 |   1.386 |   12.834 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[15]        | CLK ^        | DFFSR   | 0.147 | 0.011 |   1.397 |   12.845 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\crcin64_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[27] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RID [1]                               (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.397
- Setup                         0.115
+ Phase Shift                   3.300
- Uncertainty                   0.250
= Required Time                 4.332
- Arrival Time                 15.778
= Slack Time                  -11.446
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                    |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RID [1] ^ |         | 0.000 |       |   0.600 |  -10.846 | 
     | \tx_core/axi_master /U624                   | A ^ -> Y v         | INVX2   | 0.021 | 0.043 |   0.643 |  -10.803 | 
     | \tx_core/axi_master /U623                   | B v -> Y ^         | NAND2X1 | 3.639 | 2.219 |   2.861 |   -8.584 | 
     | \tx_core/axi_master /U412                   | B ^ -> Y ^         | OR2X2   | 0.201 | 0.872 |   3.734 |   -7.712 | 
     | \tx_core/axi_master /U423                   | A ^ -> Y v         | INVX1   | 0.118 | 0.127 |   3.861 |   -7.585 | 
     | \tx_core/axi_master /U2229                  | S v -> Y v         | MUX2X1  | 0.326 | 0.299 |   4.160 |   -7.286 | 
     | \tx_core/tx_crc/crcpkt1 /U2449              | B v -> Y ^         | NOR2X1  | 0.153 | 0.185 |   4.345 |   -7.101 | 
     | \tx_core/tx_crc/crcpkt1 /U1565              | A ^ -> Y v         | INVX1   | 0.087 | 0.091 |   4.435 |   -7.010 | 
     | \tx_core/tx_crc/crcpkt1 /U1559              | A v -> Y v         | AND2X1  | 0.051 | 0.106 |   4.542 |   -6.904 | 
     | \tx_core/tx_crc/crcpkt1 /U1556              | A v -> Y ^         | OAI21X1 | 0.137 | 0.131 |   4.672 |   -6.773 | 
     | \tx_core/tx_crc/crcpkt1 /U1564              | A ^ -> Y ^         | OR2X2   | 5.775 | 4.289 |   8.961 |   -2.484 | 
     | \tx_core/tx_crc/crcpkt1 /U3476              | B ^ -> Y v         | NOR2X1  | 4.068 | 6.339 |  15.300 |    3.855 | 
     | \tx_core/tx_crc/crcpkt1 /U3619              | B v -> Y ^         | AOI21X1 | 0.447 | 0.412 |  15.712 |    4.267 | 
     | \tx_core/tx_crc/crcpkt1 /U3620              | C ^ -> Y v         | OAI21X1 | 0.142 | 0.065 |  15.778 |    4.332 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[27] | D v                | DFFSR   | 0.142 | 0.000 |  15.778 |    4.332 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |         | 0.000 |       |   0.000 |   11.446 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1 | 0.177 | 0.211 |   0.211 |   11.656 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1 | 0.223 | 0.309 |   0.520 |   11.966 | 
     | FECTS_clks_clk___L3_I8                             | A ^ -> Y ^   | CLKBUF1 | 0.273 | 0.321 |   0.841 |   12.286 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crcin64_d_reg/ma | B ^ -> Y ^   | AND2X2  | 0.140 | 0.187 |   1.027 |   12.473 | 
     | in_gate                                            |              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7384__I5               | A ^ -> Y ^   | CLKBUF1 | 0.037 | 0.154 |   1.181 |   12.627 | 
     | \tx_core/tx_crc/crcpkt1 /net7384__L1_I0            | A ^ -> Y ^   | CLKBUF1 | 0.145 | 0.205 |   1.386 |   12.832 | 
     | \tx_core/tx_crc/crcpkt1 /\crcin64_d_reg[27]        | CLK ^        | DFFSR   | 0.147 | 0.011 |   1.397 |   12.843 | 
     +------------------------------------------------------------------------------------------------------------------+ 

