// Seed: 3647652291
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output uwire id_2
);
  supply1 id_4 = 1;
  wire id_5;
endmodule
program module_1 (
    output tri   id_0
    , id_4,
    input  uwire id_1,
    output tri1  id_2
);
  assign id_0 = ~1;
  module_0(
      id_1, id_1, id_0
  );
  assign id_0 = 1;
  assign id_4 = id_4;
  always @(posedge id_4) begin
    id_4 <= id_4;
  end
  static id_5(
      .id_0(), .id_1(1), .id_2(id_1), .id_3(id_1), .id_4(), .id_5(1), .id_6(id_1)
  );
  wire id_6;
endprogram
