Information: linking reference library : /home/user001/vlsi/lab6/lab6_hw_lib/mwlib/M31GPSC900HL055PR. (PSYN-878)
Information: linking reference library : /home/user001/vlsi/lab6/lab6_hw_lib/mwlib/mem55lpw128d16sp. (PSYN-878)
Information: linking reference library : /home/user001/vlsi/lab6/lab6_hw_lib/mwlib/mem55lpw256d16sp. (PSYN-878)
Information: linking reference library : /home/user001/vlsi/lab6/lab6_hw_lib/mwlib/mem55lpw1024d16sp. (PSYN-878)
Information: Loading local_link_library attribute {/home/user001/vlsi/lab6/lab6_hw_lib/M31_db/M31GPSC900HL055PR_125CSS1P08_cworst_ccs.db}. (MWDC-290)

  Linking design 'mmForMLP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  mmForMLP                    placement.CEL
  M31GPSC900HL055PR_125CSS1P08_cworst_ccs (library)
                              /home/user001/vlsi/lab6/lab6_hw_lib/M31_db/M31GPSC900HL055PR_125CSS1P08_cworst_ccs.db
  mem55lpw128d16sp_lib (library)
                              /home/user001/vlsi/lab6/lab6_hw_lib/SRAM_db/mem55lpw128d16sp_ss1p08v125c.db
  mem55lpw256d16sp_lib (library)
                              /home/user001/vlsi/lab6/lab6_hw_lib/SRAM_db/mem55lpw256d16sp_ss1p08v125c.db
  mem55lpw1024d16sp_lib (library)
                              /home/user001/vlsi/lab6/lab6_hw_lib/SRAM_db/mem55lpw1024d16sp_ss1p08v125c.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
# GUI Debug: Building dc for netlist invalid. -- Time: 852ms
 
****************************************
Report : design
        -physical
Design : mmForMLP
Version: O-2018.06-SP5-3
Date   : Sun May 26 22:44:28 2024
****************************************

****************************** P&R Summary ********************************
Date : Sun May 26 22:44:28 2024
Machine Host Name: 2024-vlsi-22
Working Directory: /home/user001/vlsi/lab7
Library Name:      mmForMLP.mwlib
Cell Name:         placement.CEL;1
Design Statistics:
    Number of Macro Cells:         4
    Number of Module Cells:        4569
    Number of Pins:                82526
    Number of IO Pins:             40
    Number of Nets:                4669
    Average Pins Per Net (Signal): 2.84444

Chip Utilization:
    Total Macro Cell Area:         57792.38
    Total Std Cell Area:           17089.02
    Total Blockage Area:           61326.72
    Core Size:     width 492.70, height 491.40; area 242112.78
    Chip Size:     width 500.00, height 500.00; area 250000.00
    Std cells utilization:         9.45% 
    Cell/Core Ratio:               30.93%
    Cell/Chip Ratio:               29.95%
    Number of Cell Rows:            273

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	FILLERC16CR9	STD	15624
	TAP01CR9	STD	3320
	FILLER4AR9	STD	2958
	FILLERC8CR9	STD	2681
	FILLER2AR9	STD	1636
	FILLER3AR9	STD	1535
	FILLER1AR9	STD	1422
	FILLER16AR9	STD	708
	NAND2X2AR9	STD	357
	CLKINVX2AR9	STD	348
	NAND2X4AR9	STD	245
	FILLER8AR9	STD	187
	NAND2X6AR9	STD	152
	CLKNAND2X2AR9	STD	131
	INVX2AR9	STD	131
	NAND2X3AR9	STD	125
	NAND3X2AR9	STD	106
	NAND2X1AR9	STD	103
	INVX05AR9	STD	100
	NAND2X05AR9	STD	95
	INVX4AR9	STD	90
	CLKINVX3AR9	STD	90
	NAND2X8AR9	STD	84
	CLKINVX4AR9	STD	83
	INVX3AR9	STD	80
	NOR2X4OAR9	STD	78
	CLKINVX6AR9	STD	70
	CLKNAND2X4AR9	STD	67
	CLKINVX8AR9	STD	67
	NAND2X4OAR9	STD	66
	CLKINVX1AR9	STD	61
	CLKNAND2X8AR9	STD	60
	CLKNAND2X6AR9	STD	59
	NAND2X2OAR9	STD	54
	CLKNAND2X3AR9	STD	53
	CLKBUFX2AR9	STD	52
	OAI12X4IAR9	STD	51
	NAND3X4AR9	STD	48
	NOR2X2OAR9	STD	46
	INVX8AR9	STD	45
	INVX1AR9	STD	44
	NAND2X8OAR9	STD	44
	NOR2X1AR9	STD	38
	OAI12X2IAR9	STD	36
	INVX6AR9	STD	35
	CLKXNOR2X1AR9	STD	31
	CLKAND2X2AR9	STD	30
	BUFX12AR9	STD	29
	NAND2X1OAR9	STD	27
	OAI22X3AR9	STD	26
	NAND2X1IAR9	STD	25
	CLKOR2X2AR9	STD	24
	NOR2X2AR9	STD	23
	AND2X2AR9	STD	22
	INVX12AR9	STD	22
	AND2X1AR9	STD	21
	CLKXNOR2X2AR9	STD	21
	OR2X2AR9	STD	21
	XNOR2X1AR9	STD	21
	NAND3X3AR9	STD	20
	BUFX4AR9	STD	19
	NAND2X2IAR9	STD	19
	NAND2X4IAR9	STD	19
	NAND3X1AR9	STD	18
	OR2B1X2AR9	STD	18
	AND2X3AR9	STD	18
	CLKAND2X1AR9	STD	17
	BUFX16AR9	STD	16
	BUFX8AR9	STD	16
	XNOR2X2AR9	STD	15
	CLKINVX12AR9	STD	15
	CLKNAND2X1AR9	STD	14
	OAI22X4AR9	STD	14
	AOI12X4IAR9	STD	13
	NOR2X4AR9	STD	12
	AND3X2AR9	STD	12
	NOR2X8OAR9	STD	12
	DFFRBQBX4J1AR9	STD	12
	CLKNOR2X3AR9	STD	12
	NOR2X05AR9	STD	11
	OR2X1AR9	STD	11
	CLKINVX16AR9	STD	11
	DFFRBQX8J1AR9	STD	11
	CLKNOR2X4AR9	STD	11
	NAND3X8AR9	STD	11
	DFFRBQX4J1AR9	STD	11
	XNOR2X05AR9	STD	10
	OAI22X05AR9	STD	10
	DFFRBQX4K1AR9	STD	10
	NAND4X3AR9	STD	10
	CLKAND2X8AR9	STD	10
	AND2X05AR9	STD	9
	OAI22X2AR9	STD	9
	AOI12X2IAR9	STD	9
	OAI112X2AR9	STD	9
	OAI12X2AR9	STD	9
	CLKAND2X3AR9	STD	9
	CLKNOR2X1AR9	STD	9
	INVX16AR9	STD	9
	CLKOR2X3AR9	STD	9
	AOI12X05AR9	STD	8
	OA12X2AR9	STD	8
	OA22X2AR9	STD	8
	CLKNOR2X2AR9	STD	8
	AND2B1X2AR9	STD	7
	AOI12X2AR9	STD	7
	OAI12X1IAR9	STD	7
	OR2X05AR9	STD	7
	HAX2AR9		STD	7
	NAND4X2AR9	STD	7
	DFFRBQX05AR9	STD	7
	NOR2X3AR9	STD	6
	FAX1AR9		STD	6
	NOR2X1OAR9	STD	6
	NOR2X8AR9	STD	6
	OAI12X8IAR9	STD	6
	NAND4X4AR9	STD	6
	NAND2B1X3AR9	STD	6
	OAI112X1AR9	STD	6
	OA12X05AR9	STD	5
	XOR2X05AR9	STD	5
	AND2X8AR9	STD	5
	CLKBUFX3AR9	STD	5
	CLKOR2X4AR9	STD	5
	NAND3B1X4AR9	STD	5
	CLKBUFX1AR9	STD	4
	XOR2X1AR9	STD	4
	BUFX3AR9	STD	4
	BUFX1AR9	STD	4
	NOR2X1IAR9	STD	4
	NOR2X8IAR9	STD	4
	CLKAND2X4AR9	STD	4
	OAI12B2X2AR9	STD	4
	NAND3B1X3AR9	STD	4
	AO12X2AR9	STD	4
	BUFX05AR9	STD	3
	AO12X1AR9	STD	3
	AOI12X1AR9	STD	3
	NOR2X2IAR9	STD	3
	CLKXOR2X1AR9	STD	3
	OAI12X4AR9	STD	3
	NAND2B1X4AR9	STD	3
	AND4X2AR9	STD	3
	AND3X1AR9	STD	3
	AOI22B2X2AR9	STD	3
	AO22X1AR9	STD	2
	AOI22B2X05AR9	STD	2
	NAND4X1AR9	STD	2
	NAND2B1X1AR9	STD	2
	AOI22X05AR9	STD	2
	AOI12X1IAR9	STD	2
	OAI22X1AR9	STD	2
	AOI12X4AR9	STD	2
	AND2B1X1AR9	STD	2
	OAI112X3AR9	STD	2
	AOI21B1X4AR9	STD	2
	NAND2X8IAR9	STD	2
	AOI22X3AR9	STD	2
	NOR3X4AR9	STD	2
	CLKBUFX6AR9	STD	2
	DFFRBQX3AR9	STD	2
	AND4X3AR9	STD	2
	OR2X8AR9	STD	2
	NAND3B1X2AR9	STD	2
	CLKBUFX4AR9	STD	2
	OA22X1AR9	STD	2
	NOR3X1AR9	STD	1
	HAX1AR9		STD	1
	AND3B1X1AR9	STD	1
	AOI13X05AR9	STD	1
	AO12X05AR9	STD	1
	NOR4X1AR9	STD	1
	OAI12X1AR9	STD	1
	OA12X1AR9	STD	1
	AOI12X3AR9	STD	1
	AOI22X2AR9	STD	1
	NAND4X05AR9	STD	1
	NAND3X05AR9	STD	1
	AND3B2X1AR9	STD	1
	DFFRBQX8K1AR9	STD	1
	DFFRBQX1AR9	STD	1
	AOI21B1X2AR9	STD	1
	OR2X3AR9	STD	1
	AOI22X4AR9	STD	1
	OAI22B2X1AR9	STD	1
	AOI21B1X3AR9	STD	1
	AND2B1X3AR9	STD	1
	NOR4X2AR9	STD	1
	AOI12B2X4AR9	STD	1
	CLKXOR2X2AR9	STD	1
	AND3X05AR9	STD	1
	CLKOR2X1AR9	STD	1
	NOR3X8AR9	STD	1
	OAI112X4AR9	STD	1
	OAI12B2X4AR9	STD	1
	OR2B1X3AR9	STD	1
	NOR3X2AR9	STD	1
	AND2DFFRBQX2AR9	STD	1
	HAX3AR9		STD	1
	OAI12B2X3AR9	STD	1
	DFFRBQBX4K1AR9	STD	1
	DFFSBQX4K1AR9	STD	1
	AND2X6AR9	STD	1
	AND3B2X2AR9	STD	1
	OAI21B1X3AR9	STD	1
	AOI22B2X3AR9	STD	1
	AOI22X1AR9	STD	1
	DEL0N07X1CR9	STD	1
	mem55lpw1024d16sp	MACRO	2
	mem55lpw256d16sp	MACRO	2
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer M1, dir Hor, min width = 0.09, min space = 0.09 pitch = 0.20
    layer M2, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.26
    layer M3, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M4, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M5, dir Hor, min width = 0.10, min space = 0.10 pitch = 0.20
    layer M6, dir Ver, min width = 0.10, min space = 0.10 pitch = 0.20
    layer T4M2, dir Hor, min width = 0.40, min space = 0.40 pitch = 0.80
    layer RDL, dir Ver, min width = 3.00, min space = 2.00 pitch = 5.00
     
    Average gCell capacity  4.76	 on layer (1)	 M1
    Average gCell capacity  4.64	 on layer (2)	 M2
    Average gCell capacity  6.47	 on layer (3)	 M3
    Average gCell capacity  6.25	 on layer (4)	 M4
    Average gCell capacity  6.87	 on layer (5)	 M5
    Average gCell capacity  8.99	 on layer (6)	 M6
    Average gCell capacity  0.00	 on layer (7)	 T4M2
    Average gCell capacity  0.00	 on layer (8)	 RDL
     
    Initial. Both Dirs: Overflow =    89 Max = 3 GRCs =   143 (0.09%)
    Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    Initial. V routing: Overflow =    89 Max = 3 (GRCs =  2) GRCs =   143 (0.19%)
     
    phase1. Both Dirs: Overflow =   111 Max = 4 GRCs =   151 (0.10%)
    phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    phase1. V routing: Overflow =   111 Max = 4 (GRCs =  1) GRCs =   151 (0.20%)
     
    phase2. Both Dirs: Overflow =   108 Max = 4 GRCs =   144 (0.09%)
    phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    phase2. V routing: Overflow =   108 Max = 4 (GRCs =  1) GRCs =   144 (0.19%)
     
    phase3. Both Dirs: Overflow =   108 Max = 4 GRCs =   144 (0.09%)
    phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
    phase3. V routing: Overflow =   108 Max = 4 (GRCs =  1) GRCs =   144 (0.19%)
     
    Total Wire Length = 202513.92
    Layer M1 wire length = 2.06
    Layer M2 wire length = 59198.51
    Layer M3 wire length = 65454.95
    Layer M4 wire length = 42830.61
    Layer M5 wire length = 35027.79
    Layer M6 wire length = 0.00
    Layer T4M2 wire length = 0.00
    Layer RDL wire length = 0.00
    Total Number of Contacts = 32123
    Via V12_X_V1S1E11 count = 13122
    Via V23_X_V1S1E11 count = 13957
    Via V34_X_V1S1E11 count = 3242
    Via V45_X_V1S1E11 count = 1802
    Via V56_X_V1S1E11 count = 0
    Via V67_X_V1S1E11 count = 0
    Via V78_X_V1S1E11 count = 0
     
    Elapsed real time: 0:00:03
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:03 total = 0:00:03
    Total Proc Memory(MB): 2695

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 10388 of 37882

    Number of wires with overlap after iteration 1 = 3187 of 26820

    Total M1 wire length: 636.1
    Total M2 wire length: 57172.3
    Total M3 wire length: 65578.1
    Total M4 wire length: 44967.4
    Total M5 wire length: 34677.3
    Total M6 wire length: 0.0
    Total T4M2 wire length: 0.0
    Total RDL wire length: 0.0
    Total wire length: 203031.3

    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:02
    Total Proc Memory(MB): 2695

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Elapsed real time: 0:00:02
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:02 total = 0:00:02
    Total Proc Memory(MB): 2733
     
    Cumulative run time upto current stage: Elapsed = 0:00:02 CPU = 0:00:02
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4669
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2733
     
    Cumulative run time upto current stage: Elapsed = 0:00:02 CPU = 0:00:02
    

    ---------- Chip finish: insert redundant vias ----------

    RedundantVia finished with 7 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	Less than minimum area : 3
    	Less than minimum edge length : 4
     
    Begin DRC fixing ...

     
    Iteration 1: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
     
    Elapsed real time: 0:00:14
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:14 total = 0:00:14
    Total Proc Memory(MB): 2733
     
    Cumulative run time upto current stage: Elapsed = 0:00:16 CPU = 0:00:16
     
    Redundant via insertion finished with 0 open nets, of which 0 are frozen
    Redundant via insertion finished with 0 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	0
    Total number of nets = 4669
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 0
    Total number of antenna violations = antenna checking not active
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2733
     
    Cumulative run time upto current stage: Elapsed = 0:00:16 CPU = 0:00:16

DRC information: 
      Total error number: 0

Ring Wiring Statistics:

Stripe Wiring Statistics:
    metal2 Wire Length(count):               8239.20(10299)
    metal4 Wire Length(count):              42628.10(152)
    metal5 Wire Length(count):              47759.69(247)
  ==============================================
    Total Wire Length(count):               98626.99(10698)
    Number of via1 Contacts:          10299
    Number of via2 Contacts:          10299
    Number of via3 Contacts:          10307
    Number of via4 Contacts:           5964
  ==============================================
    Total Number of Contacts:    36869

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             102347.62(546)
    metal5 Wire Length(count):               1861.68(526)
  ==============================================
    Total Wire Length(count):              104209.30(1072)
    Number of via1 Contacts:            523
    Number of via2 Contacts:            523
    Number of via3 Contacts:            522
    Number of via4 Contacts:           1038
  ==============================================
    Total Number of Contacts:     2606

Signal Wiring Statistics:
    metal1 Wire Length(count):               1323.55(7131)
    metal2 Wire Length(count):              56802.04(13130)
    metal3 Wire Length(count):              65456.03(9574)
    metal4 Wire Length(count):              45738.56(2422)
    metal5 Wire Length(count):              34631.76(922)
  ==============================================
    Total Wire Length(count):              203951.92(33179)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1    V12_X_V1S1E11(1)               166	       1.25
        via1    V12_H_V1S1E11(2)                13	     0.0982
        via1    V12_X_V1S1E21(4)                13	     0.0982
        via1_2x1  V12_X_V1S1E12(3)                 2	     0.0151
        via1_1x2  V12_X_V1S1E12(3)                 6	     0.0453
        via1_2x1  V12_X_V1S1E21(4)                31	      0.234
        via1_1x2  V12_X_V1S1E21(4)               113	      0.853
        via1_1x2  V12_H_V1S1E11(2)              1064	       8.04
        via1_2x1  V12_H_V1S1E11(2)              5885	       44.4
        via1_2x1  V12_X_V1S1E11(1)              2846	       21.5
        via1_1x2  V12_X_V1S1E11(1)              3101	       23.4
 Default via for layer via1:                   1.45%
 Yield-optmized via for layer via1:            98.5%

        via2    V23_X_V1S1E11(10)                46	      0.302
        via2    V23_H_V1S1E11(11)                16	      0.105
        via2_1x2  V23_X_V1S1E21(13)                 1	    0.00656
        via2_2x1  V23_H_V1S1E11(11)              2668	       17.5
        via2_1x2  V23_H_V1S1E11(11)               715	       4.69
        via2_1x2  V23_X_V1S1E11(10)               404	       2.65
        via2_2x1  V23_X_V1S1E11(10)             11395	       74.7
 Default via for layer via2:                   0.407%
 Yield-optmized via for layer via2:            99.6%

        via3    V34_X_V1S1E11(19)                 6	      0.168
        via3_2x1  V34_H_V1S1E11(20)                 6	      0.168
        via3_1x2  V34_X_V1S1E21(22)                 1	      0.028
        via3_1x2  V34_H_V1S1E11(20)                 8	      0.224
        via3_1x2  V34_X_V1S1E11(19)               242	       6.78
        via3_2x1  V34_X_V1S1E11(19)              3304	       92.6
 Default via for layer via3:                   0.168%
 Yield-optmized via for layer via3:            99.8%

        via4_2x1  V45_H_V1S1E11(29)                 6	      0.345
        via4_1x2  V45_X_V1S1E11(28)                50	       2.88
        via4_2x1  V45_X_V1S1E11(28)              1683	       96.8
 Default via for layer via4:                   0%
 Yield-optmized via for layer via4:            100%


 Double Via rate for all layers:           99.2%
  ==============================================
    Total Number of Contacts:    33791

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1           711.07 ( 0.70%)           612.48 ( 0.60%)
    metal2           584.64 ( 0.58%)         56217.39 (54.76%)
    metal3         65346.35 (64.52%)           109.67 ( 0.11%)
    metal4            15.29 ( 0.02%)         45723.26 (44.54%)
    metal5         34630.17 (34.19%)             1.60 ( 0.00%)
  ==============================================================
    Total         101287.51                 102664.41
1
