library ieee;
use ieee.std_logic_1164.all;

entity alu is
	port map(
		p : in std_logic_vector(7 downto 0);
		q : in std_logic_vector(7 downto 0);
		f0 : in std_logic;
		f1 : in std_logic
	);