Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue May 25 22:22:23 2021
| Host         : Barry-Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_control_sets_placed.rpt
| Design       : VGA
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    23 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           12 |
| No           | No                    | Yes                    |             199 |           56 |
| No           | Yes                   | No                     |             131 |          101 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              55 |           27 |
| Yes          | Yes                   | No                     |              92 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------------------+-----------------------------------------+------------------+----------------+
|         Clock Signal        |         Enable Signal         |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------------------+-----------------------------------------+------------------+----------------+
|  CLK1_GEN_INST/inst/clk_40m | hsync_r_i_1_n_0               | RESET_IBUF                              |                1 |              1 |
|  CLK1_GEN_INST/inst/clk_40m | vsync_r_i_1_n_0               | RESET_IBUF                              |                1 |              1 |
|  data_reg[11]_LDC_i_1_n_0   |                               | data_reg[11]_LDC_i_2_n_0                |                1 |              1 |
|  CLK_IBUF_BUFG              | obstacles/gap1_reg[8]_i_1_n_0 | obstacles/new_game/pos1_reg_reg[8]      |                3 |              4 |
|  CLK_IBUF_BUFG              | obstacles/gap2_reg[8]_i_1_n_0 | obstacles/new_game/pos1_reg_reg[8]      |                2 |              6 |
|  CLK1_GEN_INST/inst/clk_40m | best_reg[7]_i_1_n_0           | RESET_IBUF                              |                4 |              8 |
|  CLK1_GEN_INST/inst/clk_40m | obstacles/score_reg_reg[0]    | crash_reg_i_2_n_0                       |                2 |              8 |
|  CLK_IBUF_BUFG              |                               | RESET_IBUF                              |                5 |              8 |
|  CLK_IBUF_BUFG              | bird_inst/tap/E[0]            | bird_inst/new_game/height_reg_reg[8]    |                9 |              9 |
|  CLK1_GEN_INST/inst/clk_40m | y_cnt[9]_i_1_n_0              | RESET_IBUF                              |                5 |             10 |
| ~CLK1_GEN_INST/inst/clk_40m |                               | data_reg[11]_LDC_i_1_n_0                |                5 |             10 |
| ~CLK1_GEN_INST/inst/clk_40m |                               | data_reg[11]_LDC_i_2_n_0                |                4 |             11 |
|  CLK_IBUF_BUFG              |                               | score/clear                             |                5 |             17 |
|  CLK_IBUF_BUFG              | bird_inst/new_game/count0     | bird_inst/new_game/count[19]_i_1__2_n_0 |                6 |             20 |
|  CLK_IBUF_BUFG              | bird_inst/tap/count0          | bird_inst/tap/count[19]_i_1__0_n_0      |                6 |             20 |
|  CLK_IBUF_BUFG              | obstacles/new_game/count0     | obstacles/new_game/count[19]_i_1__1_n_0 |                6 |             20 |
|  CLK_IBUF_BUFG              | obstacles/tap/count0          | obstacles/tap/count[19]_i_1_n_0         |                6 |             20 |
|  CLK_IBUF_BUFG              | obstacles/pos1_reg            | obstacles/new_game/pos1_reg_reg[8]      |                7 |             20 |
|  CLK1_GEN_INST/inst/clk_40m |                               | crash_reg_i_2_n_0                       |                5 |             21 |
|  CLK_IBUF_BUFG              |                               |                                         |               12 |             26 |
|  CLK_IBUF_BUFG              |                               | obstacles/new_game/pos1_reg_reg[8]      |               13 |             49 |
|  CLK_IBUF_BUFG              |                               | bird_inst/new_game/height_reg_reg[8]    |               19 |             89 |
|  CLK1_GEN_INST/inst/clk_40m |                               | RESET_IBUF                              |              100 |            124 |
+-----------------------------+-------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     3 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     1 |
| 16+    |                    11 |
+--------+-----------------------+


