2020.12.02.08:23:06 Info: Saving generation log to D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/pll/pll_generation.rpt
2020.12.02.08:23:06 Info: Starting: <b>Create HDL design files for synthesis</b>
2020.12.02.08:23:06 Info: qsys-generate D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\pll.qsys --synthesis=VHDL --output-directory=D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\quartus\pll --family="Arria 10" --part=10AS066H2F34I1HG
2020.12.02.08:23:06 Info: Loading quartus/pll.qsys
2020.12.02.08:23:06 Info: Reading input file
2020.12.02.08:23:06 Info: Adding iopll_0 [altera_iopll 19.1]
2020.12.02.08:23:06 Warning: iopll_0: Used altera_iopll <b>18.0</b> (instead of 19.1)
2020.12.02.08:23:06 Info: Parameterizing module iopll_0
2020.12.02.08:23:06 Info: Building connections
2020.12.02.08:23:06 Info: Parameterizing connections
2020.12.02.08:23:06 Info: Validating
2020.12.02.08:23:06 Info: Done reading input file
2020.12.02.08:23:07 Warning: pll.iopll_0: Able to implement PLL - Actual settings differ from Requested settings
2020.12.02.08:23:07 Info: pll: "Transforming system: pll"
2020.12.02.08:23:07 Info: pll: Running transform <b>generation_view_transform</b>
2020.12.02.08:23:07 Info: pll: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:23:07 Info: iopll_0: Running transform <b>generation_view_transform</b>
2020.12.02.08:23:07 Info: iopll_0: Running transform <b>generation_view_transform</b> took 0.000s
2020.12.02.08:23:07 Info: pll: Running transform <b>merlin_avalon_transform</b>
2020.12.02.08:23:07 Info: pll: Running transform <b>merlin_avalon_transform</b> took 0.033s
2020.12.02.08:23:07 Info: pll: "Naming system components in system: pll"
2020.12.02.08:23:07 Info: pll: "Processing generation queue"
2020.12.02.08:23:07 Info: pll: "Generating: pll"
2020.12.02.08:23:07 Info: pll: "Generating: pll_altera_iopll_180_di77tzi"
2020.12.02.08:23:07 Info: pll: Done "<b>pll</b>" with 2 modules, 3 files
2020.12.02.08:23:07 Info: qsys-generate succeeded.
2020.12.02.08:23:07 Info: Finished: <b>Create HDL design files for synthesis</b>
