//
// File created by:  ncxlmode
// Do not modify this file
//
/home/nathan/5710/MUX4X1_run1/testfixture.template
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/pmos/functional/verilog.v
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/nmos/functional/verilog.v
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/pmos4/functional/verilog.v
/uusoc/facility/cad_common/NCSU/CDK1.6beta.utah.2011/lib/NCSU_Analog_Parts/nmos4/functional/verilog.v
/home/nathan/5710/MUX4X1_run1/ihnl/cds0/netlist
/home/nathan/5710/MUX4X1_run1/hdlFilesDir/cds_globals.v
