--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Dec 19 21:11:10 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     piano
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk5 [get_nets \U2/mn_former_derived_1]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk4 [get_nets tone2_3__N_199]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets switch_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             music_num_63  (from switch_c +)
   Destination:    FD1S3AX    D              music_num_63  (to switch_c -)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path music_num_63 to music_num_63 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.364ns

 Path Details: music_num_63 to music_num_63

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              music_num_63 (from switch_c)
Route         8   e 1.598                                  music_num
LUT4        ---     0.493              A to Z              \U2/music_num_I_0_1_lut
Route         1   e 0.941                                  music_num_N_58
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets mode_c]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.300ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             mode_num_62  (from mode_c +)
   Destination:    FD1S3AX    D              mode_num_62  (to mode_c -)

   Delay:                   3.540ns  (26.5% logic, 73.5% route), 2 logic levels.

 Constraint Details:

      3.540ns data_path mode_num_62 to mode_num_62 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.300ns

 Path Details: mode_num_62 to mode_num_62

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              mode_num_62 (from mode_c)
Route        10   e 1.662                                  mode_num
LUT4        ---     0.493              A to Z              mode_num_I_0_1_lut_rep_20
Route         1   e 0.941                                  n1291
                  --------
                    3.540  (26.5% logic, 73.5% route), 2 logic levels.

Report: 3.700 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk_c]
            2410 items scored, 2410 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 9.212ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt8_236_237__i18  (from clk_c +)
   Destination:    FD1P3IX    CD             \U2/ptr1_240__i6  (to clk_c +)

   Delay:                  14.052ns  (27.7% logic, 72.3% route), 8 logic levels.

 Constraint Details:

     14.052ns data_path \U1/cnt8_236_237__i18 to \U2/ptr1_240__i6 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.212ns

 Path Details: \U1/cnt8_236_237__i18 to \U2/ptr1_240__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt8_236_237__i18 (from clk_c)
Route         2   e 1.198                                  \U1/cnt8[17]
LUT4        ---     0.493              B to Z              \U1/i954_4_lut
Route         1   e 0.941                                  \U1/n1174
LUT4        ---     0.493              B to Z              \U1/i958_3_lut
Route         1   e 0.941                                  \U1/n1178
LUT4        ---     0.493              A to Z              \U1/i9_4_lut
Route         1   e 0.941                                  \U1/n20
LUT4        ---     0.493              B to Z              \U1/i10_4_lut
Route         1   e 0.941                                  \U1/n1128
LUT4        ---     0.493              A to Z              \U1/i983_4_lut
Route        23   e 1.836                                  n569
LUT4        ---     0.493              B to Z              i979_2_lut_rep_11
Route        17   e 1.819                                  clk_c_enable_20
LUT4        ---     0.493              A to Z              \U2/i974_4_lut
Route         8   e 1.540                                  \U2/n572
                  --------
                   14.052  (27.7% logic, 72.3% route), 8 logic levels.


Error:  The following path violates requirements by 9.212ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt8_236_237__i18  (from clk_c +)
   Destination:    FD1P3IX    CD             \U2/ptr1_240__i0  (to clk_c +)

   Delay:                  14.052ns  (27.7% logic, 72.3% route), 8 logic levels.

 Constraint Details:

     14.052ns data_path \U1/cnt8_236_237__i18 to \U2/ptr1_240__i0 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.212ns

 Path Details: \U1/cnt8_236_237__i18 to \U2/ptr1_240__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt8_236_237__i18 (from clk_c)
Route         2   e 1.198                                  \U1/cnt8[17]
LUT4        ---     0.493              B to Z              \U1/i954_4_lut
Route         1   e 0.941                                  \U1/n1174
LUT4        ---     0.493              B to Z              \U1/i958_3_lut
Route         1   e 0.941                                  \U1/n1178
LUT4        ---     0.493              A to Z              \U1/i9_4_lut
Route         1   e 0.941                                  \U1/n20
LUT4        ---     0.493              B to Z              \U1/i10_4_lut
Route         1   e 0.941                                  \U1/n1128
LUT4        ---     0.493              A to Z              \U1/i983_4_lut
Route        23   e 1.836                                  n569
LUT4        ---     0.493              B to Z              i979_2_lut_rep_11
Route        17   e 1.819                                  clk_c_enable_20
LUT4        ---     0.493              A to Z              \U2/i974_4_lut
Route         8   e 1.540                                  \U2/n572
                  --------
                   14.052  (27.7% logic, 72.3% route), 8 logic levels.


Error:  The following path violates requirements by 9.212ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \U1/cnt8_236_237__i18  (from clk_c +)
   Destination:    FD1P3IX    CD             \U2/ptr1_240__i7  (to clk_c +)

   Delay:                  14.052ns  (27.7% logic, 72.3% route), 8 logic levels.

 Constraint Details:

     14.052ns data_path \U1/cnt8_236_237__i18 to \U2/ptr1_240__i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 9.212ns

 Path Details: \U1/cnt8_236_237__i18 to \U2/ptr1_240__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \U1/cnt8_236_237__i18 (from clk_c)
Route         2   e 1.198                                  \U1/cnt8[17]
LUT4        ---     0.493              B to Z              \U1/i954_4_lut
Route         1   e 0.941                                  \U1/n1174
LUT4        ---     0.493              B to Z              \U1/i958_3_lut
Route         1   e 0.941                                  \U1/n1178
LUT4        ---     0.493              A to Z              \U1/i9_4_lut
Route         1   e 0.941                                  \U1/n20
LUT4        ---     0.493              B to Z              \U1/i10_4_lut
Route         1   e 0.941                                  \U1/n1128
LUT4        ---     0.493              A to Z              \U1/i983_4_lut
Route        23   e 1.836                                  n569
LUT4        ---     0.493              B to Z              i979_2_lut_rep_11
Route        17   e 1.819                                  clk_c_enable_20
LUT4        ---     0.493              A to Z              \U2/i974_4_lut
Route         8   e 1.540                                  \U2/n572
                  --------
                   14.052  (27.7% logic, 72.3% route), 8 logic levels.

Warning: 14.212 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk40hz]
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.647ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S1A     CK             tmp_I_0_72  (from clk40hz +)
   Destination:    FD1S1A     D              tmp_I_0_72  (to clk40hz +)

   Delay:                   3.193ns  (29.3% logic, 70.7% route), 2 logic levels.

 Constraint Details:

      3.193ns data_path tmp_I_0_72 to tmp_I_0_72 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.647ns

 Path Details: tmp_I_0_72 to tmp_I_0_72

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              tmp_I_0_72 (from clk40hz)
Route         3   e 1.315                                  tmp
LUT4        ---     0.493              A to Z              tmp_I_0_1_lut
Route         1   e 0.941                                  tmp_N_62
                  --------
                    3.193  (29.3% logic, 70.7% route), 2 logic levels.

Report: 3.353 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk5 [get_nets \U2/mn_former_derived_1] |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk4 [get_nets tone2_3__N_199]          |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets switch_c]                |     5.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets mode_c]                  |     5.000 ns|     3.700 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |     5.000 ns|    14.212 ns|     8 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk40hz]                 |     5.000 ns|     3.353 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
cnt_19__N_55                            |      21|    1477|     61.29%
                                        |        |        |
n941                                    |       1|    1477|     61.29%
                                        |        |        |
n940                                    |       1|    1078|     44.73%
                                        |        |        |
n569                                    |      23|     806|     33.44%
                                        |        |        |
\U1/n1128                               |       1|     726|     30.12%
                                        |        |        |
n939                                    |       1|     616|     25.56%
                                        |        |        |
\U1/n20                                 |       1|     596|     24.73%
                                        |        |        |
clk_c_enable_20                         |      17|     448|     18.59%
                                        |        |        |
tone1[2]                                |       2|     404|     16.76%
                                        |        |        |
n1294                                   |      17|     399|     16.56%
                                        |        |        |
tone1[1]                                |       4|     383|     15.89%
                                        |        |        |
tone1[0]                                |       3|     362|     15.02%
                                        |        |        |
tone1[3]                                |       2|     341|     14.15%
                                        |        |        |
n1292                                   |      16|     336|     13.94%
                                        |        |        |
tone[3]                                 |      16|     336|     13.94%
                                        |        |        |
\U1/n1178                               |       1|     318|     13.20%
                                        |        |        |
n1293                                   |      14|     294|     12.20%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 2410  Score: 11699132

Constraints cover  4314 paths, 269 nets, and 607 connections (82.1% coverage)


Peak memory: 86081536 bytes, TRCE: 2781184 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
