Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:00:15 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_21_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 ModCount131_instance/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No3_instance/Y_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.451ns (14.331%)  route 2.696ns (85.669%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.571ns = ( 6.571 - 4.000 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.168ns (routing 0.921ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.911ns (routing 0.836ns, distribution 1.075ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=9970, routed)        2.168     3.119    ModCount131_instance/clk_IBUF_BUFG
    SLICE_X135Y312       FDCE                                         r  ModCount131_instance/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y312       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.198 r  ModCount131_instance/count_reg[1]/Q
                         net (fo=90, routed)          0.993     4.191    ModCount131_instance/Q[1]
    SLICE_X138Y296       LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.098     4.289 r  ModCount131_instance/Y[32]_i_5__5/O
                         net (fo=73, routed)          0.835     5.124    MUX_Product_1_impl_1_instance/MUX_Product_1_impl_1_LUT_out[0]
    SLICE_X126Y313       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     5.276 r  MUX_Product_1_impl_1_instance/Y[33]_i_4/O
                         net (fo=34, routed)          0.796     6.072    MUX_Product_1_impl_1_instance/Y[33]_i_4_n_0
    SLICE_X122Y286       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     6.194 r  MUX_Product_1_impl_1_instance/Y[8]_i_1/O
                         net (fo=1, routed)           0.072     6.266    Delay1No3_instance/Y_reg[33]_0[8]
    SLICE_X122Y286       FDCE                                         r  Delay1No3_instance/Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=9970, routed)        1.911     6.571    Delay1No3_instance/clk_IBUF_BUFG
    SLICE_X122Y286       FDCE                                         r  Delay1No3_instance/Y_reg[8]/C
                         clock pessimism              0.380     6.951    
                         clock uncertainty           -0.035     6.915    
    SLICE_X122Y286       FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.940    Delay1No3_instance/Y_reg[8]
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -6.266    
  -------------------------------------------------------------------
                         slack                                  0.675    




