// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2019 MediaTek Inc.
 */

#define pr_fmt(fmt)    "mtk_iommu: debug " fmt

#include <linux/bitfield.h>
#include <linux/bits.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/of_platform.h>
#include <linux/module.h>
#include <linux/debugfs.h>
#include <linux/mutex.h>
#include <linux/slab.h>
#include <linux/sched/clock.h>
#include <linux/export.h>
#include <dt-bindings/memory/mtk-memory-port.h>
#if 0 //IS_ENABLED(CONFIG_MTK_AEE_FEATURE)
#include <aee.h>
#endif
#include "iommu_debug.h"

#define ERROR_LARB_PORT_ID		0xFFFF
#define F_MMU_INT_TF_MSK		GENMASK(12, 2)
#define F_MMU_INT_TF_CCU(id)		FIELD_GET(GENMASK(12, 7), id)
#define F_MMU_INT_TF_COM_MISC(id)	FIELD_GET(GENMASK(12, 10), id)
#define F_MMU_INT_TF_SUB_MISC(id)	FIELD_GET(GENMASK(1, 0), id)
#define F_APU_MMU_INT_TF_MSK(id)	FIELD_GET(GENMASK(11, 7), id)

enum mtk_iova_space {
	MTK_IOVA_SPACE0, /* 0GB ~ 4GB */
	MTK_IOVA_SPACE1, /* 4GB ~ 8GB */
	MTK_IOVA_SPACE2, /* 8GB ~ 12GB */
	MTK_IOVA_SPACE3, /* 12GB ~ 16GB */
	MTK_IOVA_SPACE_NUM
};

#if 0 //IS_ENABLED(CONFIG_MTK_AEE_FEATURE)
#define m4u_aee_print(string, args...) do {\
		char m4u_name[100];\
		snprintf(m4u_name, 100, "[M4U]"string, ##args); \
	aee_kernel_warning_api(__FILE__, __LINE__, \
		DB_OPT_MMPROFILE_BUFFER | DB_OPT_DUMP_DISPLAY, \
		m4u_name, "[M4U] error"string, ##args); \
	pr_err("[M4U] error:"string, ##args);  \
	} while (0)

#else
#define m4u_aee_print(string, args...) do {\
		char m4u_name[100];\
		snprintf(m4u_name, 100, "[M4U]"string, ##args); \
	pr_err("[M4U] error:"string, ##args);  \
	} while (0)
#endif

#define MM_IOMMU_PORT_INIT(name, m4u_id, larb_id, tf_larb, port_id)  {\
	name, m4u_id, larb_id, port_id, (((tf_larb)<<7)|((port_id)<<2)), 1\
}

#define APU_IOMMU_PORT_INIT(name, m4u_id, larb_id, port_id, tf_id) {\
	name, m4u_id, larb_id, port_id, tf_id\
}

#define mmu_translation_log_format \
	"CRDISPATCH_KEY:M4U_%s\ntranslation fault:port=%s,mva=0x%llx,pa=0x%llx\n"

struct mtk_iommu_port {
	char *name;
	unsigned m4u_id: 2;
	unsigned larb_id: 6;
	unsigned port_id: 8;
	unsigned tf_id: 14;     /* 14 bits */
	bool enable_tf;
};

struct mtk_iommu_cb {
	mtk_iommu_fault_callback_t fault_fn;
	void *fault_data;
};

struct mtk_m4u_data {
	struct device			*dev;
	struct dentry			*debug_root;
	struct mtk_iommu_cb		*m4u_cb;
	const struct mtk_m4u_plat_data	*plat_data;
};

struct mtk_m4u_plat_data {
	const struct mtk_iommu_port	*port_list[TYPE_NUM];
	u32				port_nr[TYPE_NUM];
};

static const struct mtk_iommu_port iommu_port_mt6779[] = {
	/* larb0 -MMSYS-9 */
	MM_IOMMU_PORT_INIT("DISP_POSTMASK0", 0, 0, 0, 0),
	MM_IOMMU_PORT_INIT("DISP_OVL0_HDR", 0, 0, 0, 1),
	MM_IOMMU_PORT_INIT("DISP_OVL1_HDR", 0, 0, 0, 2),
	MM_IOMMU_PORT_INIT("DISP_OVL0", 0, 0, 0, 3),
	MM_IOMMU_PORT_INIT("DISP_OVL1", 0, 0, 0, 4),
	MM_IOMMU_PORT_INIT("DISP_PVRIC0", 0, 0, 0, 5),
	MM_IOMMU_PORT_INIT("DISP_RDMA0", 0, 0, 0, 6),
	MM_IOMMU_PORT_INIT("DISP_WDMA0", 0, 0, 0, 7),
	MM_IOMMU_PORT_INIT("DISP_FAKE0", 0, 0, 0, 8),
	/*larb1-MMSYS-14*/
	MM_IOMMU_PORT_INIT("DISP_OVL0_2L_HDR", 0, 1, 4, 0),
	MM_IOMMU_PORT_INIT("DISP_OVL1_2L_HDR", 0, 1, 4, 1),
	MM_IOMMU_PORT_INIT("DISP_OVL0_2L", 0, 1, 4, 2),
	MM_IOMMU_PORT_INIT("DISP_OVL1_2L", 0, 1, 4, 3),
	MM_IOMMU_PORT_INIT("DISP_RDMA1", 0, 1, 4, 4),
	MM_IOMMU_PORT_INIT("MDP_PVRIC0", 0, 1, 4, 5),
	MM_IOMMU_PORT_INIT("MDP_PVRIC1", 0, 1, 4, 6),
	MM_IOMMU_PORT_INIT("MDP_RDMA0", 0, 1, 4, 7),
	MM_IOMMU_PORT_INIT("MDP_RDMA1", 0, 1, 4, 8),
	MM_IOMMU_PORT_INIT("MDP_WROT0_R", 0, 1, 4, 9),
	MM_IOMMU_PORT_INIT("MDP_WROT0_W", 0, 1, 4, 10),
	MM_IOMMU_PORT_INIT("MDP_WROT1_R", 0, 1, 4, 11),
	MM_IOMMU_PORT_INIT("MDP_WROT1_W", 0, 1, 4, 12),
	MM_IOMMU_PORT_INIT("DISP_FAKE1", 0, 1, 4, 13),
	/*larb2-VDEC-12*/
	MM_IOMMU_PORT_INIT("VDEC_MC_EXT", 0, 2, 8, 0),
	MM_IOMMU_PORT_INIT("VDEC_UFO_EXT", 0, 2, 8, 1),
	MM_IOMMU_PORT_INIT("VDEC_PP_EXT", 0, 2, 8, 2),
	MM_IOMMU_PORT_INIT("VDEC_PRED_RD_EXT", 0, 2, 8, 3),
	MM_IOMMU_PORT_INIT("VDEC_PRED_WR_EXT", 0, 2, 8, 4),
	MM_IOMMU_PORT_INIT("VDEC_PPWRAP_EXT", 0, 2, 8, 5),
	MM_IOMMU_PORT_INIT("VDEC_TILE_EXT", 0, 2, 8, 6),
	MM_IOMMU_PORT_INIT("VDEC_VLD_EXT", 0, 2, 8, 7),
	MM_IOMMU_PORT_INIT("VDEC_VLD2_EXT", 0, 2, 8, 8),
	MM_IOMMU_PORT_INIT("VDEC_AVC_MV_EXT", 0, 2, 8, 9),
	MM_IOMMU_PORT_INIT("VDEC_UFO_ENC_EXT", 0, 2, 8, 10),
	MM_IOMMU_PORT_INIT("VDEC_RG_CTRL_DMA_EXT", 0, 2, 8, 11),
	/*larb3-VENC-19*/
	MM_IOMMU_PORT_INIT("VENC_RCPU", 0, 3, 12, 0),
	MM_IOMMU_PORT_INIT("VENC_REC", 0, 3, 12, 1),
	MM_IOMMU_PORT_INIT("VENC_BSDMA", 0, 3, 12, 2),
	MM_IOMMU_PORT_INIT("VENC_SV_COMV", 0, 3, 12, 3),
	MM_IOMMU_PORT_INIT("VENC_RD_COMV", 0, 3, 12, 4),
	MM_IOMMU_PORT_INIT("VENC_NBM_RDMA", 0, 3, 12, 5),
	MM_IOMMU_PORT_INIT("VENC_NBM_RDMA_LITE", 0, 3, 12, 6),
	MM_IOMMU_PORT_INIT("JPGENC_Y_RDMA", 0, 3, 12, 7),
	MM_IOMMU_PORT_INIT("JPGENC_C_RDMA", 0, 3, 12, 8),
	MM_IOMMU_PORT_INIT("JPGENC_Q_TABLE", 0, 3, 12, 9),
	MM_IOMMU_PORT_INIT("JPGENC_BSDMA", 0, 3, 12, 10),
	MM_IOMMU_PORT_INIT("JPGEDC_WDMA", 0, 3, 12, 11),
	MM_IOMMU_PORT_INIT("JPGEDC_BSDMA", 0, 3, 12, 12),
	MM_IOMMU_PORT_INIT("VENC_NBM_WDMA", 0, 3, 12, 13),
	MM_IOMMU_PORT_INIT("VENC_NBM_WDMA_LITE", 0, 3, 12, 14),
	MM_IOMMU_PORT_INIT("VENC_CUR_LUMA", 0, 3, 12, 15),
	MM_IOMMU_PORT_INIT("VENC_CUR_CHROMA", 0, 3, 12, 16),
	MM_IOMMU_PORT_INIT("VENC_REF_LUMA", 0, 3, 12, 17),
	MM_IOMMU_PORT_INIT("VENC_REF_CHROMA", 0, 3, 12, 18),
	/*larb4-dummy*/
	/*larb5-IMG-26*/
	MM_IOMMU_PORT_INIT("IMGI_D1", 0, 5, 16, 0),
	MM_IOMMU_PORT_INIT("IMGBI_D1", 0, 5, 16, 1),
	MM_IOMMU_PORT_INIT("DMGI_D1", 0, 5, 16, 2),
	MM_IOMMU_PORT_INIT("DEPI_D1", 0, 5, 16, 3),
	MM_IOMMU_PORT_INIT("LCEI_D1", 0, 5, 16, 4),
	MM_IOMMU_PORT_INIT("SMTI_D1", 0, 5, 16, 5),
	MM_IOMMU_PORT_INIT("SMTO_D2", 0, 5, 16, 6),
	MM_IOMMU_PORT_INIT("SMTO_D1", 0, 5, 16, 7),
	MM_IOMMU_PORT_INIT("CRZO_D1", 0, 5, 16, 8),
	MM_IOMMU_PORT_INIT("IMG3O_D1", 0, 5, 16, 9),
	MM_IOMMU_PORT_INIT("VIPI_D1", 0, 5, 16, 10),
	MM_IOMMU_PORT_INIT("WPE_A_RDMA1", 0, 5, 16, 11),
	MM_IOMMU_PORT_INIT("WPE_A_RDMA0", 0, 5, 16, 12),
	MM_IOMMU_PORT_INIT("WPE_A_WDMA", 0, 5, 16, 13),
	MM_IOMMU_PORT_INIT("TIMGO_D1", 0, 5, 16, 14),
	MM_IOMMU_PORT_INIT("MFB_RDMA0", 0, 5, 16, 15),
	MM_IOMMU_PORT_INIT("MFB_RDMA1", 0, 5, 16, 16),
	MM_IOMMU_PORT_INIT("MFB_RDMA2", 0, 5, 16, 17),
	MM_IOMMU_PORT_INIT("MFB_RDMA3", 0, 5, 16, 18),
	MM_IOMMU_PORT_INIT("MFB_WDMA", 0, 5, 16, 19),
	MM_IOMMU_PORT_INIT("RESERVED1", 0, 5, 16, 20),
	MM_IOMMU_PORT_INIT("RESERVED2", 0, 5, 16, 21),
	MM_IOMMU_PORT_INIT("RESERVED3", 0, 5, 16, 22),
	MM_IOMMU_PORT_INIT("RESERVED4", 0, 5, 16, 23),
	MM_IOMMU_PORT_INIT("RESERVED5", 0, 5, 16, 24),
	MM_IOMMU_PORT_INIT("RESERVED6", 0, 5, 16, 25),
	/*larb7-IPESYS-4*/
	MM_IOMMU_PORT_INIT("DVS_RDMA", 0, 7, 20, 0),
	MM_IOMMU_PORT_INIT("DVS_WDMA", 0, 7, 20, 1),
	MM_IOMMU_PORT_INIT("DVP_RDMA,", 0, 7, 20, 2),
	MM_IOMMU_PORT_INIT("DVP_WDMA,", 0, 7, 20, 3),
	/*larb8-IPESYS-10*/
	MM_IOMMU_PORT_INIT("FDVT_RDA", 0, 8, 21, 0),
	MM_IOMMU_PORT_INIT("FDVT_RDB", 0, 8, 21, 1),
	MM_IOMMU_PORT_INIT("FDVT_WRA", 0, 8, 21, 2),
	MM_IOMMU_PORT_INIT("FDVT_WRB", 0, 8, 21, 3),
	MM_IOMMU_PORT_INIT("FE_RD0", 0, 8, 21, 4),
	MM_IOMMU_PORT_INIT("FE_RD1", 0, 8, 21, 5),
	MM_IOMMU_PORT_INIT("FE_WR0", 0, 8, 21, 6),
	MM_IOMMU_PORT_INIT("FE_WR1", 0, 8, 21, 7),
	MM_IOMMU_PORT_INIT("RSC_RDMA0", 0, 8, 21, 8),
	MM_IOMMU_PORT_INIT("RSC_WDMA", 0, 8, 21, 9),
	/*larb9-CAM-24*/
	MM_IOMMU_PORT_INIT("CAM_IMGO_R1_C", 0, 9, 28, 0),
	MM_IOMMU_PORT_INIT("CAM_RRZO_R1_C", 0, 9, 28, 1),
	MM_IOMMU_PORT_INIT("CAM_LSCI_R1_C", 0, 9, 28, 2),
	MM_IOMMU_PORT_INIT("CAM_BPCI_R1_C", 0, 9, 28, 3),
	MM_IOMMU_PORT_INIT("CAM_YUVO_R1_C", 0, 9, 28, 4),
	MM_IOMMU_PORT_INIT("CAM_UFDI_R2_C", 0, 9, 28, 5),
	MM_IOMMU_PORT_INIT("CAM_RAWI_R2_C", 0, 9, 28, 6),
	MM_IOMMU_PORT_INIT("CAM_RAWI_R5_C", 0, 9, 28, 7),
	MM_IOMMU_PORT_INIT("CAM_CAMSV_1", 0, 9, 28, 8),
	MM_IOMMU_PORT_INIT("CAM_CAMSV_2", 0, 9, 28, 9),
	MM_IOMMU_PORT_INIT("CAM_CAMSV_3", 0, 9, 28, 10),
	MM_IOMMU_PORT_INIT("CAM_CAMSV_4", 0, 9, 28, 11),
	MM_IOMMU_PORT_INIT("CAM_CAMSV_5", 0, 9, 28, 12),
	MM_IOMMU_PORT_INIT("CAM_CAMSV_6", 0, 9, 28, 13),
	MM_IOMMU_PORT_INIT("CAM_AAO_R1_C", 0, 9, 28, 14),
	MM_IOMMU_PORT_INIT("CAM_AFO_R1_C", 0, 9, 28, 15),
	MM_IOMMU_PORT_INIT("CAM_FLKO_R1_C", 0, 9, 28, 16),
	MM_IOMMU_PORT_INIT("CAM_LCESO_R1_C", 0, 9, 28, 17),
	MM_IOMMU_PORT_INIT("CAM_CRZO_R1_C", 0, 9, 28, 18),
	MM_IOMMU_PORT_INIT("CAM_LTMSO_R1_C", 0, 9, 28, 19),
	MM_IOMMU_PORT_INIT("CAM_RSSO_R1_C", 0, 9, 28, 20),
	MM_IOMMU_PORT_INIT("CAM_CCUI", 0, 9, 28, 21),
	MM_IOMMU_PORT_INIT("CAM_CCUO", 0, 9, 28, 22),
	MM_IOMMU_PORT_INIT("CAM_FAKE", 0, 9, 28, 23),
	/*larb10-CAM-31*/
	MM_IOMMU_PORT_INIT("CAM_IMGO_R1_A", 0, 10, 25, 0),
	MM_IOMMU_PORT_INIT("CAM_RRZO_R1_A", 0, 10, 25, 1),
	MM_IOMMU_PORT_INIT("CAM_LSCI_R1_A", 0, 10, 25, 2),
	MM_IOMMU_PORT_INIT("CAM_BPCI_R1_A", 0, 10, 25, 3),
	MM_IOMMU_PORT_INIT("CAM_YUVO_R1_A", 0, 10, 25, 4),
	MM_IOMMU_PORT_INIT("CAM_UFDI_R2_A", 0, 10, 25, 5),
	MM_IOMMU_PORT_INIT("CAM_RAWI_R5_A", 0, 10, 25, 7),
	MM_IOMMU_PORT_INIT("CAM_IMGO_R1_B", 0, 10, 25, 8),
	MM_IOMMU_PORT_INIT("CAM_RRZO_R1_B", 0, 10, 25, 9),
	MM_IOMMU_PORT_INIT("CAM_LSCI_R1_B", 0, 10, 25, 10),
	MM_IOMMU_PORT_INIT("CAM_BPCI_R1_B", 0, 10, 25, 11),
	MM_IOMMU_PORT_INIT("CAM_YUVO_R1_B,", 0, 10, 25, 12),
	MM_IOMMU_PORT_INIT("CAM_UFDI_R2_B", 0, 10, 25, 13),
	MM_IOMMU_PORT_INIT("CAM_RAWI_R2_B", 0, 10, 25, 14),
	MM_IOMMU_PORT_INIT("CAM_RAWI_R5_B", 0, 10, 25, 15),
	MM_IOMMU_PORT_INIT("CAM_CAMSV_0", 0, 10, 25, 16),
	MM_IOMMU_PORT_INIT("CAM_AAO_R1_A", 0, 10, 25, 17),
	MM_IOMMU_PORT_INIT("CAM_AFO_R1_A", 0, 10, 25, 18),
	MM_IOMMU_PORT_INIT("CAM_FLKO_R1_A", 0, 10, 25, 19),
	MM_IOMMU_PORT_INIT("CAM_LCESO_R1_A", 0, 10, 25, 20),
	MM_IOMMU_PORT_INIT("CAM_CRZO_R1_A", 0, 10, 25, 21),
	MM_IOMMU_PORT_INIT("CAM_AAO_R1_B", 0, 10, 25, 22),
	MM_IOMMU_PORT_INIT("CAM_AFO_R1_B", 0, 10, 25, 23),
	MM_IOMMU_PORT_INIT("CAM_FLKO_R1_B", 0, 10, 25, 24),
	MM_IOMMU_PORT_INIT("CAM_LCESO_R1_B", 0, 10, 25, 25),
	MM_IOMMU_PORT_INIT("CAM_CRZO_R1_B", 0, 10, 25, 26),
	MM_IOMMU_PORT_INIT("CAM_LTMSO_R1_A", 0, 10, 25, 27),
	MM_IOMMU_PORT_INIT("CAM_RSSO_R1_A", 0, 10, 25, 28),
	MM_IOMMU_PORT_INIT("CAM_LTMSO_R1_B", 0, 10, 25, 29),
	MM_IOMMU_PORT_INIT("CAM_RSSO_R1_B", 0, 10, 25, 30),
	/* CCU */
	MM_IOMMU_PORT_INIT("CCU0", 0, 9, 24, 0),
	MM_IOMMU_PORT_INIT("CCU1", 0, 9, 24, 1),

	MM_IOMMU_PORT_INIT("UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port mm_port_mt6873[] = {
	/* Larb0 -- 6 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", 0, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", 0, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 5),
	/* Larb1 -- 8(14) */
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0, 1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA2_HDR", 0, 1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0, 1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA2", 0, 1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_MDP_RDMA4", 0, 1, 0x4, 4),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA4", 0, 1, 0x4, 5),
	MM_IOMMU_PORT_INIT("L1_DISP_UFBC_WDMA0", 0, 1, 0x4, 6),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0, 1, 0x4, 7),
	/* Larb2 --5(19) */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 0, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", 0, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 0, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", 0, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_FAKE0", 0, 2, 0x10, 4),
	/* Larb4 -- 11(30) */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", 0, 4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", 0, 4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", 0, 4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", 0, 4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", 0, 4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", 0, 4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", 0, 4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", 0, 4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", 0, 4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", 0, 4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT", 0, 4, 0x8, 10),
	/* Larb5 -- 8(38) */
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD_EXT", 0, 5, 0x9, 0),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD2_EXT", 0, 5, 0x9, 1),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_AVC_MV_EXT", 0, 5, 0x9, 2),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_PRED_RD_EXT", 0, 5, 0x9, 3),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_TILE_EXT", 0, 5, 0x9, 4),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_WDMA_EXT", 0, 5, 0x9, 5),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_RG_CTRL_DMA_EXT", 0, 5, 0x9, 6),
	MM_IOMMU_PORT_INIT("L5_VDEC_UFO_ENC_EXT", 0, 5, 0x9, 7),
	/* Larb6 --dummy */
	/* Larb7 --15(53) */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", 0, 7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC", 0, 7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA", 0, 7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", 0, 7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", 0, 7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", 0, 7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", 0, 7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", 0, 7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", 0, 7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", 0, 7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_RDMA", 0, 7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_TABLE", 0, 7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", 0, 7, 0xc, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA", 0, 7, 0xc, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA", 0, 7, 0xc, 14),
	/*Larb9 -- 29(82) */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1", 0, 9, 0x14, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1", 0, 9, 0x14, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1", 0, 9, 0x14, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1", 0, 9, 0x14, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1", 0, 9, 0x14, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1", 0, 9, 0x14, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2", 0, 9, 0x14, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1", 0, 9, 0x14, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1", 0, 9, 0x14, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1", 0, 9, 0x14, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1", 0, 9, 0x14, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5", 0, 9, 0x14, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1", 0, 9, 0x14, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0", 0, 9, 0x14, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0", 0, 9, 0x14, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1", 0, 9, 0x14, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0", 0, 9, 0x14, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA", 0, 9, 0x14, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0", 0, 9, 0x14, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1", 0, 9, 0x14, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2", 0, 9, 0x14, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3", 0, 9, 0x14, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4", 0, 9, 0x14, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5", 0, 9, 0x14, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0", 0, 9, 0x14, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1", 0, 9, 0x14, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6", 0, 9, 0x14, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7", 0, 9, 0x14, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8", 0, 9, 0x14, 28),
	/*Larb11 -- 29(111) */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1", 0, 11, 0x15, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1", 0, 11, 0x15, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1", 0, 11, 0x15, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1", 0, 11, 0x15, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1", 0, 11, 0x15, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1", 0, 11, 0x15, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2", 0, 11, 0x15, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1", 0, 11, 0x15, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1", 0, 11, 0x15, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1", 0, 11, 0x15, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1", 0, 11, 0x15, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5", 0, 11, 0x15, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1", 0, 11, 0x15, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0", 0, 11, 0x15, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0", 0, 11, 0x15, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1", 0, 11, 0x15, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0", 0, 11, 0x15, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA", 0, 11, 0x15, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0", 0, 11, 0x15, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1", 0, 11, 0x15, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2", 0, 11, 0x15, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3", 0, 11, 0x15, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4", 0, 11, 0x15, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5", 0, 11, 0x15, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0", 0, 11, 0x15, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1", 0, 11, 0x15, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6", 0, 11, 0x15, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7", 0, 11, 0x15, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8", 0, 11, 0x15, 28),
	/*Larb13 -- 12(123) */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI", 0, 13, 0x1d, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0", 0, 13, 0x1d, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1", 0, 13, 0x1d, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV1", 0, 13, 0x1d, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV2", 0, 13, 0x1d, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV3", 0, 13, 0x1d, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4", 0, 13, 0x1d, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5", 0, 13, 0x1d, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6", 0, 13, 0x1d, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI", 0, 13, 0x1d, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO", 0, 13, 0x1d, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE", 0, 13, 0x1d, 11),
	/*Larb14 -- 6(129) */
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE1", 0, 14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE2", 0, 14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE3", 0, 14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_CAMSV0", 0, 14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI", 0, 14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO", 0, 14, 0x19, 5),
	/*Larb16 -- 17(146) */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A", 0, 16, 0x1a, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A", 0, 16, 0x1a, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A", 0, 16, 0x1a, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A", 0, 16, 0x1a, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A", 0, 16, 0x1a, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A", 0, 16, 0x1a, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A", 0, 16, 0x1a, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A", 0, 16, 0x1a, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A", 0, 16, 0x1a, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A", 0, 16, 0x1a, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A", 0, 16, 0x1a, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A", 0, 16, 0x1a, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A", 0, 16, 0x1a, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A", 0, 16, 0x1a, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A", 0, 16, 0x1a, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A_", 0, 16, 0x1a, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A", 0, 16, 0x1a, 16),
	/*Larb17 -- 17(163) */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B", 0, 17, 0x1f, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B", 0, 17, 0x1f, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B", 0, 17, 0x1f, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B", 0, 17, 0x1f, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B", 0, 17, 0x1f, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B", 0, 17, 0x1f, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B", 0, 17, 0x1f, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B", 0, 17, 0x1f, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B", 0, 17, 0x1f, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B", 0, 17, 0x1f, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B", 0, 17, 0x1f, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B", 0, 17, 0x1f, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B", 0, 17, 0x1f, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B", 0, 17, 0x1f, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B", 0, 17, 0x1f, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B", 0, 17, 0x1f, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B", 0, 17, 0x1f, 16),
	/*Larb18 -- 17(180) */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C", 0, 18, 0x1e, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C", 0, 18, 0x1e, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C", 0, 18, 0x1e, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C", 0, 18, 0x1e, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C", 0, 18, 0x1e, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C", 0, 18, 0x1e, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C", 0, 18, 0x1e, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C", 0, 18, 0x1e, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C", 0, 18, 0x1e, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C", 0, 18, 0x1e, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C", 0, 18, 0x1e, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C", 0, 18, 0x1e, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C", 0, 18, 0x1e, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C", 0, 18, 0x1e, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C", 0, 18, 0x1e, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C", 0, 18, 0x1e, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C", 0, 18, 0x1e, 16),
	/*Larb19 -- 4(184) */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA", 0, 19, 0x16, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA", 0, 19, 0x16, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA", 0, 19, 0x16, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA", 0, 19, 0x16, 3),
	/*Larb20 -- 6(190) */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA", 0, 20, 0x17, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB", 0, 20, 0x17, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA", 0, 20, 0x17, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB", 0, 20, 0x17, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0", 0, 20, 0x17, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA", 0, 20, 0x17, 5),
	/*Larb22 -- 1(191) */
	MM_IOMMU_PORT_INIT("L22_CCU0", 0, 22, 0x1c, 0),
	/*Larb23  -- 1(192) */
	MM_IOMMU_PORT_INIT("L23_CCU1", 0, 23, 0x18, 0),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6873[] = {
	/* 8 */
	APU_IOMMU_PORT_INIT("APU_VP6_0", 0, 0, 0, 0x0),
	APU_IOMMU_PORT_INIT("APU_VP6_1", 0, 0, 0, 0x1),
	APU_IOMMU_PORT_INIT("APU_UP", 0, 0, 0, 0x2),
	APU_IOMMU_PORT_INIT("APU_RESERVED", 0, 0, 0, 0x3),
	APU_IOMMU_PORT_INIT("APU_XPU", 0, 0, 0, 0x4),
	APU_IOMMU_PORT_INIT("APU_EDMA", 0, 0, 0, 0x5),
	APU_IOMMU_PORT_INIT("APU_MDLA0", 0, 0, 0, 0x6),
	APU_IOMMU_PORT_INIT("APU_MDLA1", 0, 0, 0, 0x7),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0xf)
};

static const struct mtk_iommu_port mm_port_mt6853[] = {
	/* Larb0 -- 6 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", 0, 0, 0x0, 3),
	/* Larb1 -- 8(14) */
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0, 1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0, 1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA0", 0, 1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA0", 0, 1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0, 1, 0x4, 4),
	/* Larb2 --5(19) */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 0, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA1", 0, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 0, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT1", 0, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_DISP_FAKE0", 0, 2, 0x10, 4),
	/* Larb4 -- 11(30) */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", 0, 4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", 0, 4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", 0, 4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", 0, 4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", 0, 4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", 0, 4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", 0, 4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", 0, 4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", 0, 4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", 0, 4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT", 0, 4, 0x8, 10),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_ENC_EXT", 0, 4, 0x8, 11),
	/* Larb7 --15(53) */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU", 0, 7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC", 0, 7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA", 0, 7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV", 0, 7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV", 0, 7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA", 0, 7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA", 0, 7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA", 0, 7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA", 0, 7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA", 0, 7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA", 0, 7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE", 0, 7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA", 0, 7, 0xc, 12),
	/*Larb9 -- 29(82) */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1", 0, 9, 0x14, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1", 0, 9, 0x14, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1", 0, 9, 0x14, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1", 0, 9, 0x14, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1", 0, 9, 0x14, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1", 0, 9, 0x14, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2", 0, 9, 0x14, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1", 0, 9, 0x14, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1", 0, 9, 0x14, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1", 0, 9, 0x14, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1", 0, 9, 0x14, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5", 0, 9, 0x14, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1", 0, 9, 0x14, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0", 0, 9, 0x14, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0", 0, 9, 0x14, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1", 0, 9, 0x14, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0", 0, 9, 0x14, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA", 0, 9, 0x14, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0", 0, 9, 0x14, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1", 0, 9, 0x14, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2", 0, 9, 0x14, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3", 0, 9, 0x14, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4", 0, 9, 0x14, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5", 0, 9, 0x14, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0", 0, 9, 0x14, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1", 0, 9, 0x14, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6", 0, 9, 0x14, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7", 0, 9, 0x14, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8", 0, 9, 0x14, 28),
	/*Larb11 -- 29(111) */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1", 0, 11, 0x15, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1", 0, 11, 0x15, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1", 0, 11, 0x15, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1", 0, 11, 0x15, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1", 0, 11, 0x15, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1", 0, 11, 0x15, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2", 0, 11, 0x15, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1", 0, 11, 0x15, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1", 0, 11, 0x15, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1", 0, 11, 0x15, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1", 0, 11, 0x15, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5", 0, 11, 0x15, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1", 0, 11, 0x15, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0", 0, 11, 0x15, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0", 0, 11, 0x15, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1", 0, 11, 0x15, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0", 0, 11, 0x15, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA", 0, 11, 0x15, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0", 0, 11, 0x15, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1", 0, 11, 0x15, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2", 0, 11, 0x15, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3", 0, 11, 0x15, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4", 0, 11, 0x15, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5", 0, 11, 0x15, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0", 0, 11, 0x15, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1", 0, 11, 0x15, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6", 0, 11, 0x15, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7", 0, 11, 0x15, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8", 0, 11, 0x15, 28),
	/*Larb13 -- 12(123) */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI", 0, 13, 0x1d, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0", 0, 13, 0x1d, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1", 0, 13, 0x1d, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE1", 0, 13, 0x1d, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE2", 0, 13, 0x1d, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_RESERVE3", 0, 13, 0x1d, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4", 0, 13, 0x1d, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5", 0, 13, 0x1d, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6", 0, 13, 0x1d, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI", 0, 13, 0x1d, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO", 0, 13, 0x1d, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE", 0, 13, 0x1d, 11),
	/*Larb14 -- 6(129) */
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE1", 0, 14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE2", 0, 14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE3", 0, 14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_RESERVE4", 0, 14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI", 0, 14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO", 0, 14, 0x19, 5),
	/*Larb16 -- 17(146) */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A", 0, 16, 0x1a, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A", 0, 16, 0x1a, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A", 0, 16, 0x1a, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A", 0, 16, 0x1a, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A", 0, 16, 0x1a, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A", 0, 16, 0x1a, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A", 0, 16, 0x1a, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A", 0, 16, 0x1a, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A", 0, 16, 0x1a, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A", 0, 16, 0x1a, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A", 0, 16, 0x1a, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A", 0, 16, 0x1a, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A", 0, 16, 0x1a, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A", 0, 16, 0x1a, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A", 0, 16, 0x1a, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A_", 0, 16, 0x1a, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A", 0, 16, 0x1a, 16),
	/*Larb17 -- 17(163) */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B", 0, 17, 0x1f, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B", 0, 17, 0x1f, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B", 0, 17, 0x1f, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B", 0, 17, 0x1f, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B", 0, 17, 0x1f, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B", 0, 17, 0x1f, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B", 0, 17, 0x1f, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B", 0, 17, 0x1f, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B", 0, 17, 0x1f, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B", 0, 17, 0x1f, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B", 0, 17, 0x1f, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B", 0, 17, 0x1f, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B", 0, 17, 0x1f, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B", 0, 17, 0x1f, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B", 0, 17, 0x1f, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B", 0, 17, 0x1f, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B", 0, 17, 0x1f, 16),
	/*Larb18 -- 17(180) */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C", 0, 18, 0x1e, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C", 0, 18, 0x1e, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C", 0, 18, 0x1e, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C", 0, 18, 0x1e, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C", 0, 18, 0x1e, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C", 0, 18, 0x1e, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C", 0, 18, 0x1e, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C", 0, 18, 0x1e, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C", 0, 18, 0x1e, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C", 0, 18, 0x1e, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C", 0, 18, 0x1e, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C", 0, 18, 0x1e, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C", 0, 18, 0x1e, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C", 0, 18, 0x1e, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C", 0, 18, 0x1e, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C", 0, 18, 0x1e, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C", 0, 18, 0x1e, 16),
	/*Larb19 -- 4(184) */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA", 0, 19, 0x16, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA", 0, 19, 0x16, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA", 0, 19, 0x16, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA", 0, 19, 0x16, 3),
	/*Larb20 -- 6(190) */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA", 0, 20, 0x17, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB", 0, 20, 0x17, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA", 0, 20, 0x17, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB", 0, 20, 0x17, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0", 0, 20, 0x17, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA", 0, 20, 0x17, 5),
	/*Larb22 -- 1(191) */
	MM_IOMMU_PORT_INIT("L22_CCU0", 0, 22, 0x1c, 0),
	/*Larb23  -- 1(192) */
	MM_IOMMU_PORT_INIT("L23_CCU1", 0, 23, 0x18, 0),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6853[] = {
	/* 8 */
	APU_IOMMU_PORT_INIT("APU_VP6_0", 0, 0, 0, 0x0),
	APU_IOMMU_PORT_INIT("APU_VP6_1", 0, 0, 0, 0x1),
	APU_IOMMU_PORT_INIT("APU_UP", 0, 0, 0, 0x2),
	APU_IOMMU_PORT_INIT("APU_XPU", 0, 0, 0, 0x3),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0xf)
};

static const struct mtk_iommu_port mm_port_mt6893[] = {
	/*Larb0 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", 0,
		0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_MDP_RDMA4", 0,
		0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0_HDR", 0,
		0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA1_HDR", 0,
		0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA3_HDR", 0,
		0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA0", 0,
		0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA1", 0,
		0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA3", 0,
		0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_OVL_RDMA1_SYSRAM", 0,
		0, 0x0, 8),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA0_SYSRAM	", 0,
		0, 0x0, 9),
	MM_IOMMU_PORT_INIT("L0_OVL_2L_RDMA2_SYSRAM", 0,
		0, 0x0, 10),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", 0,
		0, 0x0, 11),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", 0,
		0, 0x0, 12),
	MM_IOMMU_PORT_INIT("L0_DISP_UFBC_WDMA0", 0,
		0, 0x0, 13),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0	", 0,
		0, 0x0, 14),
	/*Larb1 */
	MM_IOMMU_PORT_INIT("L1_DISP_POSTMASK1", 0,
		1, 0x4, 0),
	MM_IOMMU_PORT_INIT("L1_MDP_RDMA5", 0,
		1, 0x4, 1),
	MM_IOMMU_PORT_INIT("L1_OVL_RDMA1_HDR", 0,
		1, 0x4, 2),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0_HDR", 0,
		1, 0x4, 3),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA2_HDR", 0,
		1, 0x4, 4),
	MM_IOMMU_PORT_INIT("L1_OVL_RDMA1", 0,
		1, 0x4, 5),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA0", 0,
		1, 0x4, 6),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA2", 0,
		1, 0x4, 7),
	MM_IOMMU_PORT_INIT("L1_OVL_RDMA0_SYSRAM", 0,
		1, 0x4, 8),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA1_SYSRAM", 0,
		1, 0x4, 9),
	MM_IOMMU_PORT_INIT("L1_OVL_2L_RDMA3_SYSRAM", 0,
		1, 0x4, 10),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA1", 0,
		1, 0x4, 11),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA1", 0,
		1, 0x4, 12),
	MM_IOMMU_PORT_INIT("L1_DISP_UFBC_WDMA1", 0,
		1, 0x4, 13),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", 0,
		1, 0x4, 14),
	/*Larb2 */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", 1,
		2, 0x0, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA2", 1,
		2, 0x0, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", 1,
		2, 0x0, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT2", 1,
		2, 0x0, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_FILMGRAIN0", 1,
		2, 0x0, 4),
	MM_IOMMU_PORT_INIT("L2_MDP_FAKE0", 1,
		2, 0x0, 5),
	/*Larb3 */
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA1", 1,
		3, 0x4, 0),
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA3", 1,
		3, 0x4, 1),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT1", 1,
		3, 0x4, 2),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT3", 1,
		3, 0x4, 3),
	MM_IOMMU_PORT_INIT("L3_MDP_FILMGRAIN1", 1,
		3, 0x4, 4),
	MM_IOMMU_PORT_INIT("L3_MDP_FAKE1", 1,
		3, 0x4, 5),
	/*Larb4 */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT_MDP", 1,
		4, 0x8, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT_MDP", 1,
		4, 0x8, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT_MDP", 1,
		4, 0x8, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT_MDP", 1,
		4, 0x8, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT_MDP", 1,
		4, 0x8, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT_MDP", 1,
		4, 0x8, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT_MDP", 1,
		4, 0x8, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT_MDP", 1,
		4, 0x8, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT_MDP", 1,
		4, 0x8, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT_MDP", 1,
		4, 0x8, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_RG_CTRL_DMA_EXT_MDP", 1,
		4, 0x8, 10),
	/*Larb5 */
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD_EXT_DISP", 0,
		5, 0x8, 0),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD2_EXT_DISP", 0,
		5, 0x8, 1),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_AVC_MV_EXT_DISP", 0,
		5, 0x8, 2),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_PRED_RD_EXT_DISP", 0,
		5, 0x8, 3),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_TILE_EXT_DISP", 0,
		5, 0x8, 4),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_WDMA_EXT_DISP", 0,
		5, 0x8, 5),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_RG_CTRL_DMA_EXT_DISP", 0,
		5, 0x8, 6),
	MM_IOMMU_PORT_INIT("L5_VDEC_UFO_ENC_EXT_DISP", 0,
		5, 0x8, 7),
	/*Larb7 */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU_DISP", 0,
		7, 0xc, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC_DISP", 0,
		7, 0xc, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA_DISP", 0,
		7, 0xc, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV_DISP", 0,
		7, 0xc, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV_DISP", 0,
		7, 0xc, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_DISP", 0,
		7, 0xc, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_LITE_DISP", 0,
		7, 0xc, 6),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA_DISP", 0,
		7, 0xc, 7),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA_DISP", 0,
		7, 0xc, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE_DISP", 0,
		7, 0xc, 9),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA_DISP", 0,
		7, 0xc, 10),
	MM_IOMMU_PORT_INIT("L7_JPGENC_WDMA0_DISP", 0,
		7, 0xc, 11),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA0_DISP", 0,
		7, 0xc, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_DISP", 0,
		7, 0xc, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_LITE_DISP", 0,
		7, 0xc, 14),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA_DISP", 0,
		7, 0xc, 15),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA_DISP", 0,
		7, 0xc, 16),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA_DISP", 0,
		7, 0xc, 17),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA_DISP", 0,
		7, 0xc, 18),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA_DISP", 0,
		7, 0xc, 19),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA_DISP", 0,
		7, 0xc, 20),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_RDMA_DISP", 0,
		7, 0xc, 21),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_WDMA_DISP", 0,
		7, 0xc, 22),
	MM_IOMMU_PORT_INIT("L7_JPGENC_WDMA1_DISP", 0,
		7, 0xc, 23),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA1_DISP", 0,
		7, 0xc, 24),
	MM_IOMMU_PORT_INIT("L7_JPGENC_HUFF_OFFSET1_DISP", 0,
		7, 0xc, 25),
	MM_IOMMU_PORT_INIT("L7_JPGENC_HUFF_OFFSET0_DISP", 0,
		7, 0xc, 26),
	/*Larb8 */
	MM_IOMMU_PORT_INIT("L8_VENC_RCPU_MDP", 1,
		8, 0xc, 0),
	MM_IOMMU_PORT_INIT("L8_VENC_REC_MDP", 1,
		8, 0xc, 1),
	MM_IOMMU_PORT_INIT("L8_VENC_BSDMA_MDP", 1,
		8, 0xc, 2),
	MM_IOMMU_PORT_INIT("L8_VENC_SV_COMV_MDP", 1,
		8, 0xc, 3),
	MM_IOMMU_PORT_INIT("L8_VENC_RD_COMV_MDP", 1,
		8, 0xc, 4),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_MDP", 1,
		8, 0xc, 5),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_LITE_MDP", 1,
		8, 0xc, 6),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Y_RDMA_MDP", 1,
		8, 0xc, 7),
	MM_IOMMU_PORT_INIT("L8_JPGENC_C_RDMA_MDP", 1,
		8, 0xc, 8),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Q_TABLE_MDP", 1,
		8, 0xc, 9),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA_MDP", 1,
		8, 0xc, 10),
	MM_IOMMU_PORT_INIT("L8_JPGENC_WDMA0_MDP", 1,
		8, 0xc, 11),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA0_MDP", 1,
		8, 0xc, 12),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_MDP", 1,
		8, 0xc, 13),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_LITE_MDP", 1,
		8, 0xc, 14),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_LUMA_MDP", 1,
		8, 0xc, 15),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_CHROMA_MDP", 1,
		8, 0xc, 16),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_LUMA_MDP", 1,
		8, 0xc, 17),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_CHROMA_MDP", 1,
		8, 0xc, 18),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_R_LUMA_MDP", 1,
		8, 0xc, 19),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_W_LUMA_MDP", 1,
		8, 0xc, 20),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_RDMA_MDP", 1,
		8, 0xc, 21),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_WDMA_MDP", 1,
		8, 0xc, 22),
	MM_IOMMU_PORT_INIT("L8_JPGENC_WDMA1_MDP", 1,
		8, 0xc, 23),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA1_MDP", 1,
		8, 0xc, 24),
	MM_IOMMU_PORT_INIT("L8_JPGENC_HUFF_OFFSET1_MDP", 1,
		8, 0xc, 25),
	MM_IOMMU_PORT_INIT("L8_JPGENC_HUFF_OFFSET0_MDP", 1,
		8, 0xc, 26),
	/*Larb9 */
	MM_IOMMU_PORT_INIT("L9_IMG_IMGI_D1_MDP", 1,
		9, 0x10, 0),
	MM_IOMMU_PORT_INIT("L9_IMG_IMGBI_D1_MDP", 1,
		9, 0x10, 1),
	MM_IOMMU_PORT_INIT("L9_IMG_DMGI_D1_MDP", 1,
		9, 0x10, 2),
	MM_IOMMU_PORT_INIT("L9_IMG_DEPI_D1_MDP", 1,
		9, 0x10, 3),
	MM_IOMMU_PORT_INIT("L9_IMG_ICE_D1_MDP", 1,
		9, 0x10, 4),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D1_MDP", 1,
		9, 0x10, 5),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D2_MDP", 1,
		9, 0x10, 6),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTO_D1_MDP", 1,
		9, 0x10, 7),
	MM_IOMMU_PORT_INIT("L9_IMG_CRZO_D1_MDP", 1,
		9, 0x10, 8),
	MM_IOMMU_PORT_INIT("L9_IMG_IMG3O_D1_MDP", 1,
		9, 0x10, 9),
	MM_IOMMU_PORT_INIT("L9_IMG_VIPI_D1_MDP", 1,
		9, 0x10, 10),
	MM_IOMMU_PORT_INIT("L9_IMG_SMTI_D5_MDP", 1,
		9, 0x10, 11),
	MM_IOMMU_PORT_INIT("L9_IMG_TIMGO_D1_MDP", 1,
		9, 0x10, 12),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_W0_MDP", 1,
		9, 0x10, 13),
	MM_IOMMU_PORT_INIT("L9_IMG_UFBC_R0_MDP", 1,
		9, 0x10, 14),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA1_MDP", 1,
		9, 0x10, 15),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_RDMA0_MDP", 1,
		9, 0x10, 16),
	MM_IOMMU_PORT_INIT("L9_IMG_WPE_WDMA_MDP", 1,
		9, 0x10, 17),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA0_MDP", 1,
		9, 0x10, 18),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA1_MDP", 1,
		9, 0x10, 19),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA2_MDP", 1,
		9, 0x10, 20),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA3_MDP", 1,
		9, 0x10, 21),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA4_MDP", 1,
		9, 0x10, 22),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_RDMA5_MDP", 1,
		9, 0x10, 23),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA0_MDP", 1,
		9, 0x10, 24),
	MM_IOMMU_PORT_INIT("L9_IMG_MFB_WDMA1_MDP", 1,
		9, 0x10, 25),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE6_MDP", 1,
		9, 0x10, 26),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE7_MDP", 1,
		9, 0x10, 27),
	MM_IOMMU_PORT_INIT("L9_IMG_RESERVE8_MDP", 1,
		9, 0x10, 28),
	/*Larb11 */
	MM_IOMMU_PORT_INIT("L11_IMG_IMGI_D1_DISP", 0,
		11, 0x10, 0),
	MM_IOMMU_PORT_INIT("L11_IMG_IMGBI_D1_DISP", 0,
		11, 0x10, 1),
	MM_IOMMU_PORT_INIT("L11_IMG_DMGI_D1_DISP", 0,
		11, 0x10, 2),
	MM_IOMMU_PORT_INIT("L11_IMG_DEPI_D1_DISP", 0,
		11, 0x10, 3),
	MM_IOMMU_PORT_INIT("L11_IMG_ICE_D1_DISP", 0,
		11, 0x10, 4),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D1_DISP", 0,
		11, 0x10, 5),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D2_DISP", 0,
		11, 0x10, 6),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTO_D1_DISP", 0,
		11, 0x10, 7),
	MM_IOMMU_PORT_INIT("L11_IMG_CRZO_D1_DISP", 0,
		11, 0x10, 8),
	MM_IOMMU_PORT_INIT("L11_IMG_IMG3O_D1_DISP", 0,
		11, 0x10, 9),
	MM_IOMMU_PORT_INIT("L11_IMG_VIPI_D1_DISP", 0,
		11, 0x10, 10),
	MM_IOMMU_PORT_INIT("L11_IMG_SMTI_D5_DISP", 0,
		11, 0x10, 11),
	MM_IOMMU_PORT_INIT("L11_IMG_TIMGO_D1_DISP", 0,
		11, 0x10, 12),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_W0_DISP", 0,
		11, 0x10, 13),
	MM_IOMMU_PORT_INIT("L11_IMG_UFBC_R0_DISP", 0,
		11, 0x10, 14),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA1_DISP", 0,
		11, 0x10, 15),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_RDMA0_DISP", 0,
		11, 0x10, 16),
	MM_IOMMU_PORT_INIT("L11_IMG_WPE_WDMA_DISP", 0,
		11, 0x10, 17),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA0_DISP", 0,
		11, 0x10, 18),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA1_DISP", 0,
		11, 0x10, 19),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA2_DISP", 0,
		11, 0x10, 20),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA3_DISP", 0,
		11, 0x10, 21),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA4_DISP", 0,
		11, 0x10, 22),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_RDMA5_DISP", 0,
		11, 0x10, 23),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA0_DISP", 0,
		11, 0x10, 24),
	MM_IOMMU_PORT_INIT("L11_IMG_MFB_WDMA1_DISP", 0,
		11, 0x10, 25),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE6_DISP", 0,
		11, 0x10, 26),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE7_DISP", 0,
		11, 0x10, 27),
	MM_IOMMU_PORT_INIT("L11_IMG_RESERVE8_DISP", 0,
		11, 0x10, 28),
	/*Larb13 */
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWI_MDP", 1,
		13, 0x19, 0),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO0_MDP", 1,
		13, 0x19, 1),
	MM_IOMMU_PORT_INIT("L13_CAM_MRAWO1_MDP", 1,
		13, 0x19, 2),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV1_MDP", 1,
		13, 0x19, 3),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV2_MDP", 1,
		13, 0x19, 4),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV3_MDP", 1,
		13, 0x19, 5),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV4_MDP", 1,
		13, 0x19, 6),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV5_MDP", 1,
		13, 0x19, 7),
	MM_IOMMU_PORT_INIT("L13_CAM_CAMSV6_MDP", 1,
		13, 0x19, 8),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUI_MDP", 1,
		13, 0x19, 9),
	MM_IOMMU_PORT_INIT("L13_CAM_CCUO_MDP", 1,
		13, 0x19, 10),
	MM_IOMMU_PORT_INIT("L13_CAM_FAKE_MDP", 1,
		13, 0x19, 11),
	/*Larb14 */
	MM_IOMMU_PORT_INIT("L14_CAM_MRAWI_DISP", 0,
		14, 0x19, 0),
	MM_IOMMU_PORT_INIT("L14_CAM_MRAWO0_DISP", 0,
		14, 0x19, 1),
	MM_IOMMU_PORT_INIT("L14_CAM_MRAWO1_DISP", 0,
		14, 0x19, 2),
	MM_IOMMU_PORT_INIT("L14_CAM_CAMSV0_DISP", 0,
		14, 0x19, 3),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUI_DISP", 0,
		14, 0x19, 4),
	MM_IOMMU_PORT_INIT("L14_CAM_CCUO_DISP", 0,
		14, 0x19, 5),
	/*Larb16 */
	MM_IOMMU_PORT_INIT("L16_CAM_IMGO_R1_A_MDP", 1,
		16, 0x1c, 0),
	MM_IOMMU_PORT_INIT("L16_CAM_RRZO_R1_A_MDP", 1,
		16, 0x1c, 1),
	MM_IOMMU_PORT_INIT("L16_CAM_CQI_R1_A_MDP", 1,
		16, 0x1c, 2),
	MM_IOMMU_PORT_INIT("L16_CAM_BPCI_R1_A_MDP", 1,
		16, 0x1c, 3),
	MM_IOMMU_PORT_INIT("L16_CAM_YUVO_R1_A_MDP", 1,
		16, 0x1c, 4),
	MM_IOMMU_PORT_INIT("L16_CAM_UFDI_R2_A_MDP", 1,
		16, 0x1c, 5),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R2_A_MDP", 1,
		16, 0x1c, 6),
	MM_IOMMU_PORT_INIT("L16_CAM_RAWI_R3_A_MDP", 1,
		16, 0x1c, 7),
	MM_IOMMU_PORT_INIT("L16_CAM_AAO_R1_A_MDP", 1,
		16, 0x1c, 8),
	MM_IOMMU_PORT_INIT("L16_CAM_AFO_R1_A_MDP", 1,
		16, 0x1c, 9),
	MM_IOMMU_PORT_INIT("L16_CAM_FLKO_R1_A_MDP", 1,
		16, 0x1c, 10),
	MM_IOMMU_PORT_INIT("L16_CAM_LCESO_R1_A_MDP", 1,
		16, 0x1c, 11),
	MM_IOMMU_PORT_INIT("L16_CAM_CRZO_R1_A_MDP", 1,
		16, 0x1c, 12),
	MM_IOMMU_PORT_INIT("L16_CAM_LTMSO_R1_A_MDP", 1,
		16, 0x1c, 13),
	MM_IOMMU_PORT_INIT("L16_CAM_RSSO_R1_A_MDP", 1,
		16, 0x1c, 14),
	MM_IOMMU_PORT_INIT("L16_CAM_AAHO_R1_A_MDP", 1,
		16, 0x1c, 15),
	MM_IOMMU_PORT_INIT("L16_CAM_LSCI_R1_A_MDP", 1,
		16, 0x1c, 16),
	/*Larb17 */
	MM_IOMMU_PORT_INIT("L17_CAM_IMGO_R1_B_DISP", 0,
		17, 0x1c, 0),
	MM_IOMMU_PORT_INIT("L17_CAM_RRZO_R1_B_DISP", 0,
		17, 0x1c, 1),
	MM_IOMMU_PORT_INIT("L17_CAM_CQI_R1_B_DISP", 0,
		17, 0x1c, 2),
	MM_IOMMU_PORT_INIT("L17_CAM_BPCI_R1_B_DISP", 0,
		17, 0x1c, 3),
	MM_IOMMU_PORT_INIT("L17_CAM_YUVO_R1_B_DISP", 0,
		17, 0x1c, 4),
	MM_IOMMU_PORT_INIT("L17_CAM_UFDI_R2_B_DISP", 0,
		17, 0x1c, 5),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R2_B_DISP", 0,
		17, 0x1c, 6),
	MM_IOMMU_PORT_INIT("L17_CAM_RAWI_R3_B_DISP", 0,
		17, 0x1c, 7),
	MM_IOMMU_PORT_INIT("L17_CAM_AAO_R1_B_DISP", 0,
		17, 0x1c, 8),
	MM_IOMMU_PORT_INIT("L17_CAM_AFO_R1_B_DISP", 0,
		17, 0x1c, 9),
	MM_IOMMU_PORT_INIT("L17_CAM_FLKO_R1_B_DISP", 0,
		17, 0x1c, 10),
	MM_IOMMU_PORT_INIT("L17_CAM_LCESO_R1_B_DISP", 0,
		17, 0x1c, 11),
	MM_IOMMU_PORT_INIT("L17_CAM_CRZO_R1_B_DISP", 0,
		17, 0x1c, 12),
	MM_IOMMU_PORT_INIT("L17_CAM_LTMSO_R1_B_DISP", 0,
		17, 0x1c, 13),
	MM_IOMMU_PORT_INIT("L17_CAM_RSSO_R1_B_DISP", 0,
		17, 0x1c, 14),
	MM_IOMMU_PORT_INIT("L17_CAM_AAHO_R1_B_DISP", 0,
		17, 0x1c, 15),
	MM_IOMMU_PORT_INIT("L17_CAM_LSCI_R1_B_DISP", 0,
		17, 0x1c, 16),
	/*Larb18 */
	MM_IOMMU_PORT_INIT("L18_CAM_IMGO_R1_C_MDP", 1,
		18, 0x14, 0),
	MM_IOMMU_PORT_INIT("L18_CAM_RRZO_R1_C_MDP", 1,
		18, 0x14, 1),
	MM_IOMMU_PORT_INIT("L18_CAM_CQI_R1_C_MDP", 1,
		18, 0x14, 2),
	MM_IOMMU_PORT_INIT("L18_CAM_BPCI_R1_C_MDP", 1,
		18, 0x14, 3),
	MM_IOMMU_PORT_INIT("L18_CAM_YUVO_R1_C_MDP", 1,
		18, 0x14, 4),
	MM_IOMMU_PORT_INIT("L18_CAM_UFDI_R2_C_MDP", 1,
		18, 0x14, 5),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R2_C_MDP", 1,
		18, 0x14, 6),
	MM_IOMMU_PORT_INIT("L18_CAM_RAWI_R3_C_MDP", 1,
		18, 0x14, 7),
	MM_IOMMU_PORT_INIT("L18_CAM_AAO_R1_C_MDP", 1,
		18, 0x14, 8),
	MM_IOMMU_PORT_INIT("L18_CAM_AFO_R1_C_MDP", 1,
		18, 0x14, 9),
	MM_IOMMU_PORT_INIT("L18_CAM_FLKO_R1_C_MDP", 1,
		18, 0x14, 10),
	MM_IOMMU_PORT_INIT("L18_CAM_LCESO_R1_C_MDP", 1,
		18, 0x14, 11),
	MM_IOMMU_PORT_INIT("L18_CAM_CRZO_R1_C_MDP", 1,
		18, 0x14, 12),
	MM_IOMMU_PORT_INIT("L18_CAM_LTMSO_R1_C_MDP", 1,
		18, 0x14, 13),
	MM_IOMMU_PORT_INIT("L18_CAM_RSSO_R1_C_MDP", 1,
		18, 0x14, 14),
	MM_IOMMU_PORT_INIT("L18_CAM_AAHO_R1_C_MDP", 1,
		18, 0x14, 15),
	MM_IOMMU_PORT_INIT("L18_CAM_LSCI_R1_C_MDP", 1,
		18, 0x14, 16),
	/*Larb19 */
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_RDMA_DISP", 0,
		19, 0x14, 0),
	MM_IOMMU_PORT_INIT("L19_IPE_DVS_WDMA_DISP", 0,
		19, 0x14, 1),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_RDMA_DISP", 0,
		19, 0x14, 2),
	MM_IOMMU_PORT_INIT("L19_IPE_DVP_WDMA_DISP", 0,
		19, 0x14, 3),
	/*Larb20 */
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDA_DISP", 0,
		20, 0x15, 0),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_RDB_DISP", 0,
		20, 0x15, 1),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRA_DISP", 0,
		20, 0x15, 2),
	MM_IOMMU_PORT_INIT("L20_IPE_FDVT_WRB_DISP", 0,
		20, 0x15, 3),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_RDMA0_DISP", 0,
		20, 0x15, 4),
	MM_IOMMU_PORT_INIT("L20_IPE_RSC_WDMA_DISP", 0,
		20, 0x15, 5),
	/*Larb22 */
	MM_IOMMU_PORT_INIT("L22_CCU_DISP", 0,
		22, 0x18, 0),
	/*Larb23 */
	MM_IOMMU_PORT_INIT("L23_CCU_MDP", 1,
		23, 0x18, 0),

	MM_IOMMU_PORT_INIT("UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6893[] = {
	/*Larb21 */
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_DATA", 2,
		21, 0x0, 0),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_VLM", 2,
		21, 0x1, 1),
	APU_IOMMU_PORT_INIT("L21_APU_FAKE_CODE", 2,
		21, 0x2, 2),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x0)
};

static const struct mtk_iommu_port mm_port_mt6983[] = {
	/* Larb0 -- 16 */
	MM_IOMMU_PORT_INIT("L0_DISP_POSTMASK0", DISP_IOMMU, 0, 0x0, 0),
	MM_IOMMU_PORT_INIT("L0_DMDP_RDMA0", DISP_IOMMU, 0, 0x0, 1),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_HDR", DISP_IOMMU, 0, 0x0, 2),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_HDR", DISP_IOMMU, 0, 0x0, 3),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_HDR", DISP_IOMMU, 0, 0x0, 4),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_NWCG_HDR", DISP_IOMMU, 0, 0x0, 5),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_NWCG_HDR", DISP_IOMMU, 0, 0x0, 6),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_0_DISP", DISP_IOMMU, 0, 0x0, 7),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_0", DISP_IOMMU, 0, 0x0, 8),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_0", DISP_IOMMU, 0, 0x0, 9),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL0_2L_NWCG_0", DISP_IOMMU, 0, 0x0, 10),
	MM_IOMMU_PORT_INIT("L0_DISP_OVL1_2L_NWCG_0", DISP_IOMMU, 0, 0x0, 11),
	MM_IOMMU_PORT_INIT("L0_DISP_RDMA0", DISP_IOMMU, 0, 0x0, 12),
	MM_IOMMU_PORT_INIT("L0_DISP_WDMA0", DISP_IOMMU, 0, 0x0, 13),
	MM_IOMMU_PORT_INIT("L0_DISP_UFBC_WDMA0", DISP_IOMMU, 0, 0x0, 14),
	MM_IOMMU_PORT_INIT("L0_DISP_FAKE0", DISP_IOMMU, 0, 0x0, 15),

	/* Larb1 -- 8() */
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_1", MDP_IOMMU, 1, 0x0, 0),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_2L_1", MDP_IOMMU, 1, 0x0, 1),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL1_2L_1", MDP_IOMMU, 1, 0x0, 2),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL0_2L_NWCG_1", MDP_IOMMU, 1, 0x0, 3),
	MM_IOMMU_PORT_INIT("L1_DISP_OVL1_2L_NWCG_1", MDP_IOMMU, 1, 0x0, 4),
	MM_IOMMU_PORT_INIT("L1_DISP_RDMA1", MDP_IOMMU, 1, 0x0, 5),
	MM_IOMMU_PORT_INIT("L1_DISP_WDMA1", MDP_IOMMU, 1, 0x0, 6),
	MM_IOMMU_PORT_INIT("L1_DISP_FAKE1", MDP_IOMMU, 1, 0x0, 7),

	/* larb2  */
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA0", DISP_IOMMU, 2, 0x10, 0),
	MM_IOMMU_PORT_INIT("L2_MDP_RDMA2", DISP_IOMMU, 2, 0x10, 1),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT0", DISP_IOMMU, 2, 0x10, 2),
	MM_IOMMU_PORT_INIT("L2_MDP_WROT2", DISP_IOMMU, 2, 0x10, 3),
	MM_IOMMU_PORT_INIT("L2_MDP_DISP_FAKE0", DISP_IOMMU, 2, 0x10, 4),
	MM_IOMMU_PORT_INIT("L2_MDP_FILMGRAIN0", DISP_IOMMU, 2, 0x10, 5),
	MM_IOMMU_PORT_INIT("L2_MDP_FILMGRAIN2", DISP_IOMMU, 2, 0x10, 6),
	MM_IOMMU_PORT_INIT("L2_MDP_WDMA0", DISP_IOMMU, 2, 0x10, 7),
	MM_IOMMU_PORT_INIT("L2_MDP_WDMA2", DISP_IOMMU, 2, 0x10, 8),

	/* larb3  */
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA1", MDP_IOMMU, 3, 0x10, 0),
	MM_IOMMU_PORT_INIT("L3_MDP_RDMA3", MDP_IOMMU, 3, 0x10, 1),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT1", MDP_IOMMU, 3, 0x10, 2),
	MM_IOMMU_PORT_INIT("L3_MDP_WROT3", MDP_IOMMU, 3, 0x10, 3),
	MM_IOMMU_PORT_INIT("L3_MDP_DISP_FAKE1", MDP_IOMMU, 3, 0x10, 4),
	MM_IOMMU_PORT_INIT("L3_MDP_FILMGRAIN1", MDP_IOMMU, 3, 0x10, 5),
	MM_IOMMU_PORT_INIT("L3_MDP_FILMGRAIN3", MDP_IOMMU, 3, 0x10, 6),
	MM_IOMMU_PORT_INIT("L3_MDP_WDMA1", MDP_IOMMU, 3, 0x10, 7),
	MM_IOMMU_PORT_INIT("L3_MDP_WDMA3", MDP_IOMMU, 3, 0x10, 8),

	/* larb4 */
	MM_IOMMU_PORT_INIT("L4_VDEC_MC_EXT", MDP_IOMMU, 4, 0x18, 0),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT", MDP_IOMMU, 4, 0x18, 1),
	MM_IOMMU_PORT_INIT("L4_VDEC_PP_EXT", MDP_IOMMU, 4, 0x18, 2),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_RD_EXT", MDP_IOMMU, 4, 0x18, 3),
	MM_IOMMU_PORT_INIT("L4_VDEC_PRED_WR_EXT", MDP_IOMMU, 4, 0x18, 4),
	MM_IOMMU_PORT_INIT("L4_VDEC_PPWRAP_EXT", MDP_IOMMU, 4, 0x18, 5),
	MM_IOMMU_PORT_INIT("L4_VDEC_TILE_EXT", MDP_IOMMU, 4, 0x18, 6),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD_EXT", MDP_IOMMU, 4, 0x18, 7),
	MM_IOMMU_PORT_INIT("L4_VDEC_VLD2_EXT", MDP_IOMMU, 4, 0x18, 8),
	MM_IOMMU_PORT_INIT("L4_VDEC_AVC_MV_EXT", MDP_IOMMU, 4, 0x18, 9),
	MM_IOMMU_PORT_INIT("L4_VDEC_UFO_EXT_C", MDP_IOMMU, 4, 0x18, 10),

	/* larb5 */
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD_EXT", DISP_IOMMU, 5, 0x18, 0),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_VLD2_EXT", DISP_IOMMU, 5, 0x18, 1),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_AVC_MV_EXT", DISP_IOMMU, 5, 0x18, 2),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_PRED_RD_EXT", DISP_IOMMU, 5, 0x18, 3),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_TILE_EXT", DISP_IOMMU, 5, 0x18, 4),
	MM_IOMMU_PORT_INIT("L5_VDEC_LAT0_WDMA_EXT", DISP_IOMMU, 5, 0x18, 5),
	MM_IOMMU_PORT_INIT("L5_VDEC_UFO_ENC_EXT", DISP_IOMMU, 5, 0x18, 6),
	MM_IOMMU_PORT_INIT("L5_VDEC_UFO_ENC_EXT_C", DISP_IOMMU, 5, 0x18, 7),
	MM_IOMMU_PORT_INIT("L5_VDEC_MC_EXT_C", DISP_IOMMU, 5, 0x18, 8),

	/* larb6 */
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_R0_EXT", DISP_IOMMU, 6, 0x38, 0),
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_W0_EXT", DISP_IOMMU, 6, 0x38, 1),
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_R1_EXT", DISP_IOMMU, 6, 0x38, 2),
	MM_IOMMU_PORT_INIT("L6_VDEC_MINI_MDP_W1_EXT", DISP_IOMMU, 6, 0x38, 3),

	/* larb7 */
	MM_IOMMU_PORT_INIT("L7_VENC_RCPU_DISP", DISP_IOMMU, 7, 0x20, 0),
	MM_IOMMU_PORT_INIT("L7_VENC_REC_DISP", DISP_IOMMU, 7, 0x20, 1),
	MM_IOMMU_PORT_INIT("L7_VENC_BSDMA_DISP", DISP_IOMMU, 7, 0x20, 2),
	MM_IOMMU_PORT_INIT("L7_VENC_SV_COMV_DISP", DISP_IOMMU, 7, 0x20, 3),
	MM_IOMMU_PORT_INIT("L7_VENC_RD_COMV_DISP", DISP_IOMMU, 7, 0x20, 4),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_DISP", DISP_IOMMU, 7, 0x20, 5),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_RDMA_LITE_DISP", DISP_IOMMU, 7, 0x20, 6),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Y_RDMA_DISP", DISP_IOMMU, 7, 0x20, 7),
	MM_IOMMU_PORT_INIT("L7_JPGENC_C_RDMA_DISP", DISP_IOMMU, 7, 0x20, 8),
	MM_IOMMU_PORT_INIT("L7_JPGENC_Q_TABLE_DISP", DISP_IOMMU, 7, 0x20, 9),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_W_LUMA_DISP", DISP_IOMMU, 7, 0x20, 10),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_RDMA_DISP", DISP_IOMMU, 7, 0x20, 11),
	MM_IOMMU_PORT_INIT("L7_VENC_EC_WPP_BSDMA_DISP", DISP_IOMMU, 7, 0x20, 12),
	MM_IOMMU_PORT_INIT("L7_VENC_EC_WPP_RDMA_DISP", DISP_IOMMU, 7, 0x20, 13),
	MM_IOMMU_PORT_INIT("L7_VENC_DB_SYSRAM_WDMA_DISP", DISP_IOMMU, 7, 0x20, 14),
	MM_IOMMU_PORT_INIT("L7_VENC_DB_SYSRAM_RDMA_DISP", DISP_IOMMU, 7, 0x20, 15),
	MM_IOMMU_PORT_INIT("L7_JPGENC_BSDMA_DISP", DISP_IOMMU, 7, 0x20, 16),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_WDMA_0_DISP", DISP_IOMMU, 7, 0x20, 17),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_BSDMA_0_DISP", DISP_IOMMU, 7, 0x20, 18),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_DISP", DISP_IOMMU, 7, 0x20, 19),
	MM_IOMMU_PORT_INIT("L7_VENC_NBM_WDMA_LITE_DISP", DISP_IOMMU, 7, 0x20, 20),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_LUMA_DISP", DISP_IOMMU, 7, 0x20, 21),
	MM_IOMMU_PORT_INIT("L7_VENC_CUR_CHROMA_DISP", DISP_IOMMU, 7, 0x20, 22),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_LUMA_DISP", DISP_IOMMU, 7, 0x20, 23),
	MM_IOMMU_PORT_INIT("L7_VENC_REF_CHROMA_DISP", DISP_IOMMU, 7, 0x20, 24),
	MM_IOMMU_PORT_INIT("L7_VENC_SUB_R_LUMA_DISP", DISP_IOMMU, 7, 0x20, 25),
	MM_IOMMU_PORT_INIT("L7_VENC_FCS_NBM_WDMA_DISP", DISP_IOMMU, 7, 0x20, 26),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_WDMA_1_DISP", DISP_IOMMU, 7, 0x20, 27),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_BSDMA_1_DISP", DISP_IOMMU, 7, 0x20, 28),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_HUFF_OFFSET_1_DISP", DISP_IOMMU, 7, 0x20, 29),
	MM_IOMMU_PORT_INIT("L7_JPGDEC_HUFF_OFFSET_0_DISP", DISP_IOMMU, 7, 0x20, 30),

	/* larb8 */
	MM_IOMMU_PORT_INIT("L8_VENC_RCPU_MDP", MDP_IOMMU, 8, 0x20, 0),
	MM_IOMMU_PORT_INIT("L8_VENC_REC_MDP", MDP_IOMMU, 8, 0x20, 1),
	MM_IOMMU_PORT_INIT("L8_VENC_BSDMA_MDP", MDP_IOMMU, 8, 0x20, 2),
	MM_IOMMU_PORT_INIT("L8_VENC_SV_COMV_MDP", MDP_IOMMU, 8, 0x20, 3),
	MM_IOMMU_PORT_INIT("L8_VENC_RD_COMV_MDP", MDP_IOMMU, 8, 0x20, 4),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_MDP", MDP_IOMMU, 8, 0x20, 5),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_RDMA_LITE_MDP", MDP_IOMMU, 8, 0x20, 6),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Y_RDMA_MDP", MDP_IOMMU, 8, 0x20, 7),
	MM_IOMMU_PORT_INIT("L8_JPGENC_C_RDMA_MDP", MDP_IOMMU, 8, 0x20, 8),
	MM_IOMMU_PORT_INIT("L8_JPGENC_Q_TABLE_MDP", MDP_IOMMU, 8, 0x20, 9),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_W_LUMA_MDP", MDP_IOMMU, 8, 0x20, 10),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_RDMA_MDP", MDP_IOMMU, 8, 0x20, 11),
	MM_IOMMU_PORT_INIT("L8_VENC_EC_WPP_BSDMA_MDP", MDP_IOMMU, 8, 0x20, 12),
	MM_IOMMU_PORT_INIT("L8_VENC_EC_WPP_RDMA_MDP", MDP_IOMMU, 8, 0x20, 13),
	MM_IOMMU_PORT_INIT("L8_VENC_DB_SYSRAM_WDMA_MDP", MDP_IOMMU, 8, 0x20, 14),
	MM_IOMMU_PORT_INIT("L8_VENC_DB_SYSRAM_RDMA_MDP", MDP_IOMMU, 8, 0x20, 15),
	MM_IOMMU_PORT_INIT("L8_JPGENC_BSDMA_MDP", MDP_IOMMU, 8, 0x20, 16),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_WDMA_0_MDP", MDP_IOMMU, 8, 0x20, 17),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_BSDMA_0_MDP", MDP_IOMMU, 8, 0x20, 18),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_MDP", MDP_IOMMU, 8, 0x20, 19),
	MM_IOMMU_PORT_INIT("L8_VENC_NBM_WDMA_LITE_MDP", MDP_IOMMU, 8, 0x20, 20),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_LUMA_MDP", MDP_IOMMU, 8, 0x20, 21),
	MM_IOMMU_PORT_INIT("L8_VENC_CUR_CHROMA_MDP", MDP_IOMMU, 8, 0x20, 22),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_LUMA_MDP", MDP_IOMMU, 8, 0x20, 23),
	MM_IOMMU_PORT_INIT("L8_VENC_REF_CHROMA_MDP", MDP_IOMMU, 8, 0x20, 24),
	MM_IOMMU_PORT_INIT("L8_VENC_SUB_R_LUMA_MDP", MDP_IOMMU, 8, 0x20, 25),
	MM_IOMMU_PORT_INIT("L8_VENC_FCS_NBM_WDMA_MDP", MDP_IOMMU, 8, 0x20, 26),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_WDMA_1_MDP", MDP_IOMMU, 8, 0x20, 27),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_BSDMA_1_MDP", MDP_IOMMU, 8, 0x20, 28),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_HUFF_OFFSET_1_MDP", MDP_IOMMU, 8, 0x20, 29),
	MM_IOMMU_PORT_INIT("L8_JPGDEC_HUFF_OFFSET_0_MDP", MDP_IOMMU, 8, 0x20, 30),

	/* larb9 */
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGI_T1_A", DISP_IOMMU, 9, 0x28, 0),
	MM_IOMMU_PORT_INIT("L9_IMG1_UFDI_T1_A", DISP_IOMMU, 9, 0x28, 1),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGBI_T1_A", DISP_IOMMU, 9, 0x28, 2),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGCI_T1_A", DISP_IOMMU, 9, 0x28, 3),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTI_T1_A", DISP_IOMMU, 9, 0x28, 4),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTI_T4_A", DISP_IOMMU, 9, 0x28, 5),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSTI_T1_A", DISP_IOMMU, 9, 0x28, 6),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSTI_T4_A", DISP_IOMMU, 9, 0x28, 7),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T1_A", DISP_IOMMU, 9, 0x28, 8),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVBO_T1_A", DISP_IOMMU, 9, 0x28, 9),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVCO_T1_A", DISP_IOMMU, 9, 0x28, 10),
	MM_IOMMU_PORT_INIT("L9_IMG1_TIMGO_T1_A", DISP_IOMMU, 9, 0x28, 11),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T2_A", DISP_IOMMU, 9, 0x28, 12),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T5_A", DISP_IOMMU, 9, 0x28, 13),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGI_T1_B", DISP_IOMMU, 9, 0x28, 14),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGBI_T1_B", DISP_IOMMU, 9, 0x28, 15),
	MM_IOMMU_PORT_INIT("L9_IMG1_IMGCI_T1_B", DISP_IOMMU, 9, 0x28, 16),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTI_T4_B", DISP_IOMMU, 9, 0x28, 17),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSO_T1_A", DISP_IOMMU, 9, 0x28, 18),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTO_T1_A", DISP_IOMMU, 9, 0x28, 19),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTO_T4_A", DISP_IOMMU, 9, 0x28, 20),
	MM_IOMMU_PORT_INIT("L9_IMG1_TNCSTO_T1_A", DISP_IOMMU, 9, 0x28, 21),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T2_B", DISP_IOMMU, 9, 0x28, 22),
	MM_IOMMU_PORT_INIT("L9_IMG1_YUVO_T5_B", DISP_IOMMU, 9, 0x28, 23),
	MM_IOMMU_PORT_INIT("L9_IMG1_SMTO_T4_B", DISP_IOMMU, 9, 0x28, 24),

	/* larb10 */
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGI_D1", DISP_IOMMU, 10, 0x29, 0),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGBI_D1", DISP_IOMMU, 10, 0x29, 1),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGCI_D1", DISP_IOMMU, 10, 0x29, 2),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMGDI_D1", DISP_IOMMU, 10, 0x29, 3),
	MM_IOMMU_PORT_INIT("L10_IMG2_DEPI_D1", DISP_IOMMU, 10, 0x29, 4),
	MM_IOMMU_PORT_INIT("L10_IMG2_DMGI_D1", DISP_IOMMU, 10, 0x29, 5),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTI_D1", DISP_IOMMU, 10, 0x29, 6),
	MM_IOMMU_PORT_INIT("L10_IMG2_RECI_D1", DISP_IOMMU, 10, 0x29, 7),
	MM_IOMMU_PORT_INIT("L10_IMG2_RECI_D1_N", DISP_IOMMU, 10, 0x29, 8),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRWI_D1", DISP_IOMMU, 10, 0x29, 9),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRCI_D1", DISP_IOMMU, 10, 0x29, 10),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRCI_D1_N", DISP_IOMMU, 10, 0x29, 11),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMG4O_D1", DISP_IOMMU, 10, 0x29, 12),
	MM_IOMMU_PORT_INIT("L10_IMG2_IMG4BO_D1", DISP_IOMMU, 10, 0x29, 13),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTI_D8", DISP_IOMMU, 10, 0x29, 14),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTO_D1", DISP_IOMMU, 10, 0x29, 15),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRMO_D1", DISP_IOMMU, 10, 0x29, 16),
	MM_IOMMU_PORT_INIT("L10_IMG2_TNRMO_D1_N", DISP_IOMMU, 10, 0x29, 17),
	MM_IOMMU_PORT_INIT("L10_IMG2_SMTO_D8", DISP_IOMMU, 10, 0x29, 18),
	MM_IOMMU_PORT_INIT("L10_IMG2_DBGO_D1", DISP_IOMMU, 10, 0x29, 19),

	/* Larb11 */
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA0", DISP_IOMMU, 11, 0x2a, 0),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA1", DISP_IOMMU, 11, 0x2a, 1),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA_4P0", DISP_IOMMU, 11, 0x2a, 2),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_RDMA_4P1", DISP_IOMMU, 11, 0x2a, 3),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_CQ0", DISP_IOMMU, 11, 0x2a, 4),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_CQ1", DISP_IOMMU, 11, 0x2a, 5),
	MM_IOMMU_PORT_INIT("L11_IMG2_PIMGI_P1", DISP_IOMMU, 11, 0x2a, 6),
	MM_IOMMU_PORT_INIT("L11_IMG2_PIMGBI_P1", DISP_IOMMU, 11, 0x2a, 7),
	MM_IOMMU_PORT_INIT("L11_IMG2_PIMGCI_P1", DISP_IOMMU, 11, 0x2a, 8),
	MM_IOMMU_PORT_INIT("L11_IMG2_IMGI_T1_C", DISP_IOMMU, 11, 0x2a, 9),
	MM_IOMMU_PORT_INIT("L11_IMG2_IMGBI_T1_C", DISP_IOMMU, 11, 0x2a, 10),
	MM_IOMMU_PORT_INIT("L11_IMG2_IMGCI_T1_C", DISP_IOMMU, 11, 0x2a, 11),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTI_T1_C", DISP_IOMMU, 11, 0x2a, 12),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTI_T4_C", DISP_IOMMU, 11, 0x2a, 13),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTI_T6_C", DISP_IOMMU, 11, 0x2a, 14),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVO_T1_C", DISP_IOMMU, 11, 0x2a, 15),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVBO_T1_C", DISP_IOMMU, 11, 0x2a, 16),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVCO_T1_C", DISP_IOMMU, 11, 0x2a, 17),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_WDMA0", DISP_IOMMU, 11, 0x2a, 18),
	MM_IOMMU_PORT_INIT("L11_IMG2_WPE_WDMA_4P0", DISP_IOMMU, 11, 0x2a, 19),
	MM_IOMMU_PORT_INIT("L11_IMG2_WROT_P1", DISP_IOMMU, 11, 0x2a, 20),
	MM_IOMMU_PORT_INIT("L11_IMG2_TCCSO_P1", DISP_IOMMU, 11, 0x2a, 21),
	MM_IOMMU_PORT_INIT("L11_IMG2_TCCSI_P1", DISP_IOMMU, 11, 0x2a, 22),
	MM_IOMMU_PORT_INIT("L11_IMG2_TIMGO_T1_C", DISP_IOMMU, 11, 0x2a, 23),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVO_T2_C", DISP_IOMMU, 11, 0x2a, 24),
	MM_IOMMU_PORT_INIT("L11_IMG2_YUVO_T5_C", DISP_IOMMU, 11, 0x2a, 25),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTO_T1_C", DISP_IOMMU, 11, 0x2a, 26),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTO_T4_C", DISP_IOMMU, 11, 0x2a, 27),
	MM_IOMMU_PORT_INIT("L11_IMG2_SMTO_T6_C", DISP_IOMMU, 11, 0x2a, 28),
	MM_IOMMU_PORT_INIT("L11_IMG2_DBGO_T1_C", DISP_IOMMU, 11, 0x2a, 29),

	/* larb12 */
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_RDA0", MDP_IOMMU, 12, 0x29, 0),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_RDB0", MDP_IOMMU, 12, 0x29, 1),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_WRA0", MDP_IOMMU, 12, 0x29, 2),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_WR0B", MDP_IOMMU, 12, 0x29, 3),
	MM_IOMMU_PORT_INIT("L12_IPE_ME_RDMA", MDP_IOMMU, 12, 0x29, 4),
	MM_IOMMU_PORT_INIT("L12_IPE_ME_WDMA", MDP_IOMMU, 12, 0x29, 5),
	MM_IOMMU_PORT_INIT("L12_IPE_DVS_RDMA", MDP_IOMMU, 12, 0x29, 6),
	MM_IOMMU_PORT_INIT("L12_IPE_DVS_WDMA", MDP_IOMMU, 12, 0x29, 7),
	MM_IOMMU_PORT_INIT("L12_IPE_DVP_RDMA", MDP_IOMMU, 12, 0x29, 8),
	MM_IOMMU_PORT_INIT("L12_IPE_DVP_WDMA", MDP_IOMMU, 12, 0x29, 9),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_RDA0", MDP_IOMMU, 12, 0x29, 10),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_RDB0", MDP_IOMMU, 12, 0x29, 11),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_WRA0", MDP_IOMMU, 12, 0x29, 12),
	MM_IOMMU_PORT_INIT("L12_IPE_FDVT_2ND_WRB0", MDP_IOMMU, 12, 0x29, 13),
	MM_IOMMU_PORT_INIT("L12_IPE_DHZEI_E1", MDP_IOMMU, 12, 0x29, 14),
	MM_IOMMU_PORT_INIT("L12_IPE_DHZEO_E1", MDP_IOMMU, 12, 0x29, 15),

	/* larb13 */
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_E1", DISP_IOMMU, 13, 0x30, 0),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_E2", DISP_IOMMU, 13, 0x30, 1),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_IMGO_1", DISP_IOMMU, 13, 0x30, 2),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_IMGO_1", DISP_IOMMU, 13, 0x30, 3),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_IMGO_2", DISP_IOMMU, 13, 0x30, 4),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_IMGO_2", DISP_IOMMU, 13, 0x30, 5),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAI_A_0", DISP_IOMMU, 13, 0x30, 6),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAI_A_1", DISP_IOMMU, 13, 0x30, 7),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_B_E1", DISP_IOMMU, 13, 0x30, 8),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_B_E2", DISP_IOMMU, 13, 0x30, 9),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_C_E1", DISP_IOMMU, 13, 0x30, 10),
	MM_IOMMU_PORT_INIT("L13_CAM1_CAMSV_CQI_C_E2", DISP_IOMMU, 13, 0x30, 11),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_IMGO_1", DISP_IOMMU, 13, 0x30, 12),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_IMGO_2", DISP_IOMMU, 13, 0x30, 13),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_UFEO_1", DISP_IOMMU, 13, 0x30, 14),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_UFEO_1", DISP_IOMMU, 13, 0x30, 15),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_A_UFEO_2", DISP_IOMMU, 13, 0x30, 16),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_C_UFEO_2", DISP_IOMMU, 13, 0x30, 17),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_UFEO_1", DISP_IOMMU, 13, 0x30, 18),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_E_UFEO_2", DISP_IOMMU, 13, 0x30, 19),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_G_IMGO_1", DISP_IOMMU, 13, 0x30, 20),
	MM_IOMMU_PORT_INIT("L13_CAM1_GCAMSV_G_IMGO_2", DISP_IOMMU, 13, 0x30, 21),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAO_A", DISP_IOMMU, 13, 0x30, 22),
	MM_IOMMU_PORT_INIT("L13_CAM1_PDAO_C", DISP_IOMMU, 13, 0x30, 23),

	/* larb14 */
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_IMGO_1", MDP_IOMMU, 14, 0x30, 0),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_IMGO_2", MDP_IOMMU, 14, 0x30, 1),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_A_IMGO_1", MDP_IOMMU, 14, 0x30, 2),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_A_IMGO_2", MDP_IOMMU, 14, 0x30, 3),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_B_IMGO_1", MDP_IOMMU, 14, 0x30, 4),
	MM_IOMMU_PORT_INIT("L14_CAM1_SCAMSV_B_IMGO_2", MDP_IOMMU, 14, 0x30, 5),
	MM_IOMMU_PORT_INIT("L14_CAM1_PDAI_B_0", MDP_IOMMU, 14, 0x30, 6),
	MM_IOMMU_PORT_INIT("L14_CAM1_PDAI_B_1", MDP_IOMMU, 14, 0x30, 7),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_IMGO_1", MDP_IOMMU, 14, 0x30, 8),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_IMGO_2", MDP_IOMMU, 14, 0x30, 9),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_F_IMGO_1", MDP_IOMMU, 14, 0x30, 10),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_F_IMGO_2", MDP_IOMMU, 14, 0x30, 11),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_H_IMGO_1", MDP_IOMMU, 14, 0x30, 12),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_H_IMGO_2", MDP_IOMMU, 14, 0x30, 13),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_UFEO_1", MDP_IOMMU, 14, 0x30, 14),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_B_UFEO_2", MDP_IOMMU, 14, 0x30, 15),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_UFEO_1", MDP_IOMMU, 14, 0x30, 16),
	MM_IOMMU_PORT_INIT("L14_CAM1_GCAMSV_D_UFEO_2", MDP_IOMMU, 14, 0x30, 17),
	MM_IOMMU_PORT_INIT("L14_CAM1_PDAO_B", MDP_IOMMU, 14, 0x30, 18),
	MM_IOMMU_PORT_INIT("L14_CAM1_IPUI", MDP_IOMMU, 14, 0x30, 19),
	MM_IOMMU_PORT_INIT("L14_CAM1_IPUO", MDP_IOMMU, 14, 0x30, 20),
	MM_IOMMU_PORT_INIT("L14_CAM1_IPU3O", MDP_IOMMU, 14, 0x30, 21),

	/* Larb15 */
	MM_IOMMU_PORT_INIT("L15_IMG2_VIP1_D1", MDP_IOMMU, 15, 0x2a, 0),
	MM_IOMMU_PORT_INIT("L15_IMG2_VIPBI_D1", MDP_IOMMU, 15, 0x2a, 1),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTI_D6", MDP_IOMMU, 15, 0x2a, 2),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSTI_D1", MDP_IOMMU, 15, 0x2a, 3),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSTI_D4", MDP_IOMMU, 15, 0x2a, 4),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTI_D4", MDP_IOMMU, 15, 0x2a, 5),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG3O_D1", MDP_IOMMU, 15, 0x2a, 6),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG3BO_D1", MDP_IOMMU, 15, 0x2a, 7),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG3CO_D1", MDP_IOMMU, 15, 0x2a, 8),
	MM_IOMMU_PORT_INIT("L15_IMG2_IMG2O_D1", MDP_IOMMU, 15, 0x2a, 9),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTI_D9", MDP_IOMMU, 15, 0x2a, 10),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTO_D4", MDP_IOMMU, 15, 0x2a, 11),
	MM_IOMMU_PORT_INIT("L15_IMG2_FEO_D1", MDP_IOMMU, 15, 0x2a, 12),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSO_D1", MDP_IOMMU, 15, 0x2a, 13),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCSTO_D1", MDP_IOMMU, 15, 0x2a, 14),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTO_D6", MDP_IOMMU, 15, 0x2a, 15),
	MM_IOMMU_PORT_INIT("L15_IMG2_SMTO_D9", MDP_IOMMU, 15, 0x2a, 16),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCO_D1", MDP_IOMMU, 15, 0x2a, 17),
	MM_IOMMU_PORT_INIT("L15_IMG2_TNCO_D1_N", MDP_IOMMU, 15, 0x2a, 18),

	/* larb16 */
	MM_IOMMU_PORT_INIT("L16_CAM2_IMGP_R1", MDP_IOMMU, 16, 0x32, 0),
	MM_IOMMU_PORT_INIT("L16_CAM2_CQI_R1", MDP_IOMMU, 16, 0x32, 1),
	MM_IOMMU_PORT_INIT("L16_CAM2_CQI_R2", MDP_IOMMU, 16, 0x32, 2),
	MM_IOMMU_PORT_INIT("L16_CAM2_BPCI_R1", MDP_IOMMU, 16, 0x32, 3),
	MM_IOMMU_PORT_INIT("L16_CAM2_LSCI_R1", MDP_IOMMU, 16, 0x32, 4),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R2", MDP_IOMMU, 16, 0x32, 5),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R3", MDP_IOMMU, 16, 0x32, 6),
	MM_IOMMU_PORT_INIT("L16_CAM2_UFDI_R2", MDP_IOMMU, 16, 0x32, 7),
	MM_IOMMU_PORT_INIT("L16_CAM2_UFDI_R3", MDP_IOMMU, 16, 0x32, 8),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R4", MDP_IOMMU, 16, 0x32, 9),
	MM_IOMMU_PORT_INIT("L16_CAM2_RAWI_R5", MDP_IOMMU, 16, 0x32, 10),
	MM_IOMMU_PORT_INIT("L16_CAM2_AAI_R1", MDP_IOMMU, 16, 0x32, 11),
	MM_IOMMU_PORT_INIT("L16_CAM2_UFDI_R5", MDP_IOMMU, 16, 0x32, 12),
	MM_IOMMU_PORT_INIT("L16_CAM2_FHO_R1", MDP_IOMMU, 16, 0x32, 13),
	MM_IOMMU_PORT_INIT("L16_CAM2_AAO_R1", MDP_IOMMU, 16, 0x32, 14),
	MM_IOMMU_PORT_INIT("L16_CAM2_TSFSO_R1", MDP_IOMMU, 16, 0x32, 15),
	MM_IOMMU_PORT_INIT("L16_CAM2_FLKO_R1", MDP_IOMMU, 16, 0x32, 16),

	/* larb17 */
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVO_R1", MDP_IOMMU, 17, 0x33, 0),
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVO_R3", MDP_IOMMU, 17, 0x33, 1),
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVCO_R1", MDP_IOMMU, 17, 0x33, 2),
	MM_IOMMU_PORT_INIT("L17_CAM3_YUVO_R2", MDP_IOMMU, 17, 0x33, 3),
	MM_IOMMU_PORT_INIT("L17_CAM3_RZH1N2TO_R1", MDP_IOMMU, 17, 0x33, 4),
	MM_IOMMU_PORT_INIT("L17_CAM3_DRZS4NO_R1", MDP_IOMMU, 17, 0x33, 5),
	MM_IOMMU_PORT_INIT("L17_CAM3_TNCSO_R1", MDP_IOMMU, 17, 0x33, 6),

	/* larb18 */
	MM_IOMMU_PORT_INIT("L18_IMGADL0_CQI_E1", MDP_IOMMU, 18, 0x2b, 0),
	MM_IOMMU_PORT_INIT("L18_IMGADL0_CQI_E2", MDP_IOMMU, 18, 0x2b, 1),
	MM_IOMMU_PORT_INIT("L18_IMGADL0_IPUI_E1", MDP_IOMMU, 18, 0x2b, 2),
	MM_IOMMU_PORT_INIT("L18_IMGADL0_IPUO_E1", MDP_IOMMU, 18, 0x2b, 3),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_CQI_E1", MDP_IOMMU, 18, 0x2b, 4),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_CQI_E2", MDP_IOMMU, 18, 0x2b, 5),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_IPUI_E1", MDP_IOMMU, 18, 0x2b, 6),
	MM_IOMMU_PORT_INIT("L18_IMGADL1_IPUO_E1", MDP_IOMMU, 18, 0x2b, 7),

	/* larb19 */
	MM_IOMMU_PORT_INIT("L19_CAM_CCUI", MDP_IOMMU, 19, 0x35, 0),
	MM_IOMMU_PORT_INIT("L19_CAM_CCUO", MDP_IOMMU, 19, 0x35, 1),
	MM_IOMMU_PORT_INIT("L19_CAM_CCUI2", MDP_IOMMU, 19, 0x35, 2),
	MM_IOMMU_PORT_INIT("L19_CAM_CCUO2", MDP_IOMMU, 19, 0x35, 3),

	/* larb20 */
	MM_IOMMU_PORT_INIT("L20_DISP_POSTMASK0", MDP_IOMMU, 20, 0x8, 0),
	MM_IOMMU_PORT_INIT("L20_DMDP_RDMA0", MDP_IOMMU, 20, 0x8, 1),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_HDR", MDP_IOMMU, 20, 0x8, 2),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_HDR", MDP_IOMMU, 20, 0x8, 3),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_HDR", MDP_IOMMU, 20, 0x8, 4),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_NWCG_HDR", MDP_IOMMU, 20, 0x8, 5),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_NWCG_HDR", MDP_IOMMU, 20, 0x8, 6),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_0", MDP_IOMMU, 20, 0x8, 7),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_0", MDP_IOMMU, 20, 0x8, 8),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_0", MDP_IOMMU, 20, 0x8, 9),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL0_2L_NWCG_0", MDP_IOMMU, 20, 0x8, 10),
	MM_IOMMU_PORT_INIT("L20_DISP_OVL1_2L_NWCG_0", MDP_IOMMU, 20, 0x8, 11),
	MM_IOMMU_PORT_INIT("L20_DISP_RDMA0", MDP_IOMMU, 20, 0x8, 12),
	MM_IOMMU_PORT_INIT("L20_DISP_WDMA0", MDP_IOMMU, 20, 0x8, 13),
	MM_IOMMU_PORT_INIT("L20_DISP_UFBC_WDMA0", MDP_IOMMU, 20, 0x8, 14),
	MM_IOMMU_PORT_INIT("L20_DISP_FAKE0", MDP_IOMMU, 20, 0x8, 15),

	/* larb21 */
	MM_IOMMU_PORT_INIT("L21_DISP_OVL0_1", DISP_IOMMU, 21, 0x8, 0),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL0_2L_1", DISP_IOMMU, 21, 0x8, 1),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL1_2L_1", DISP_IOMMU, 21, 0x8, 2),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL0_2L_NWCG1", DISP_IOMMU, 21, 0x8, 3),
	MM_IOMMU_PORT_INIT("L21_DISP_OVL1_2L_NWCG1", DISP_IOMMU, 21, 0x8, 4),
	MM_IOMMU_PORT_INIT("L21_DISP_RDMA1", DISP_IOMMU, 21, 0x8, 5),
	MM_IOMMU_PORT_INIT("L21_DISP_WDMA1", DISP_IOMMU, 21, 0x8, 6),
	MM_IOMMU_PORT_INIT("L21_DISP_FAKE1", DISP_IOMMU, 21, 0x8, 7),

	/* Larb22 */
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_RDMA0", MDP_IOMMU, 22, 0x28, 0),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_RDMA1", MDP_IOMMU, 22, 0x28, 1),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_RDMA_4P0", MDP_IOMMU, 22, 0x28, 2),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_RDMA_4P1", MDP_IOMMU, 22, 0x28, 3),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_CQ0", MDP_IOMMU, 22, 0x28, 4),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_CQ1", MDP_IOMMU, 22, 0x28, 5),
	MM_IOMMU_PORT_INIT("L22_IMG2_PIMGI_P1", MDP_IOMMU, 22, 0x28, 6),
	MM_IOMMU_PORT_INIT("L22_IMG2_PIMGBI_P1", MDP_IOMMU, 22, 0x28, 7),
	MM_IOMMU_PORT_INIT("L22_IMG2_PIMGCI_P1", MDP_IOMMU, 22, 0x28, 8),
	MM_IOMMU_PORT_INIT("L22_IMG2_IMGI_T1_C", MDP_IOMMU, 22, 0x28, 9),
	MM_IOMMU_PORT_INIT("L22_IMG2_IMGBI_T1_C", MDP_IOMMU, 22, 0x28, 10),
	MM_IOMMU_PORT_INIT("L22_IMG2_IMGCI_T1_C", MDP_IOMMU, 22, 0x28, 11),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTI_T1_C", MDP_IOMMU, 22, 0x28, 12),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTI_T4_C", MDP_IOMMU, 22, 0x28, 13),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTI_T6_C", MDP_IOMMU, 22, 0x28, 14),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVO_T1_C", MDP_IOMMU, 22, 0x28, 15),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVBO_T1_C", MDP_IOMMU, 22, 0x28, 16),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVCO_T1_C", MDP_IOMMU, 22, 0x28, 17),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_WDMA0", MDP_IOMMU, 22, 0x28, 18),
	MM_IOMMU_PORT_INIT("L22_IMG2_WPE_WDMA_4P0", MDP_IOMMU, 22, 0x28, 19),
	MM_IOMMU_PORT_INIT("L22_IMG2_WROT_P1", MDP_IOMMU, 22, 0x28, 20),
	MM_IOMMU_PORT_INIT("L22_IMG2_TCCSO_P1", MDP_IOMMU, 22, 0x28, 21),
	MM_IOMMU_PORT_INIT("L22_IMG2_TCCSI_P1", MDP_IOMMU, 22, 0x28, 22),
	MM_IOMMU_PORT_INIT("L22_IMG2_TIMGO_T1_C", MDP_IOMMU, 22, 0x28, 23),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVO_T2_C", MDP_IOMMU, 22, 0x28, 24),
	MM_IOMMU_PORT_INIT("L22_IMG2_YUVO_T5_C", MDP_IOMMU, 22, 0x28, 25),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTO_T1_C", MDP_IOMMU, 22, 0x28, 26),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTO_T4_C", MDP_IOMMU, 22, 0x28, 27),
	MM_IOMMU_PORT_INIT("L22_IMG2_SMTO_T6_C", MDP_IOMMU, 22, 0x28, 28),
	MM_IOMMU_PORT_INIT("L22_IMG2_DBGO_T1_C", MDP_IOMMU, 22, 0x28, 29),

	/* Larb23 */
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA0", DISP_IOMMU, 23, 0x2b, 0),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA1", DISP_IOMMU, 23, 0x2b, 1),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA_4P0", DISP_IOMMU, 23, 0x2b, 2),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_RDMA_4P1", DISP_IOMMU, 23, 0x2b, 3),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_CQ0", DISP_IOMMU, 23, 0x2b, 4),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_CQ1", DISP_IOMMU, 23, 0x2b, 5),
	MM_IOMMU_PORT_INIT("L23_IMG2_PIMGI_P1", DISP_IOMMU, 23, 0x2b, 6),
	MM_IOMMU_PORT_INIT("L23_IMG2_PIMGBI_P1", DISP_IOMMU, 23, 0x2b, 7),
	MM_IOMMU_PORT_INIT("L23_IMG2_PIMGCI_P1", DISP_IOMMU, 23, 0x2b, 8),
	MM_IOMMU_PORT_INIT("L23_IMG2_IMGI_T1_C", DISP_IOMMU, 23, 0x2b, 9),
	MM_IOMMU_PORT_INIT("L23_IMG2_IMGBI_T1_C", DISP_IOMMU, 23, 0x2b, 10),
	MM_IOMMU_PORT_INIT("L23_IMG2_IMGCI_T1_C", DISP_IOMMU, 23, 0x2b, 11),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTI_T1_C", DISP_IOMMU, 23, 0x2b, 12),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTI_T4_C", DISP_IOMMU, 23, 0x2b, 13),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTI_T6_C", DISP_IOMMU, 23, 0x2b, 14),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVO_T1_C", DISP_IOMMU, 23, 0x2b, 15),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVBO_T1_C", DISP_IOMMU, 23, 0x2b, 16),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVCO_T1_C", DISP_IOMMU, 23, 0x2b, 17),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_WDMA0", DISP_IOMMU, 23, 0x2b, 18),
	MM_IOMMU_PORT_INIT("L23_IMG2_WPE_WDMA_4P0", DISP_IOMMU, 23, 0x2b, 19),
	MM_IOMMU_PORT_INIT("L23_IMG2_WROT_P1", DISP_IOMMU, 23, 0x2b, 20),
	MM_IOMMU_PORT_INIT("L23_IMG2_TCCSO_P1", DISP_IOMMU, 23, 0x2b, 21),
	MM_IOMMU_PORT_INIT("L23_IMG2_TCCSI_P1", DISP_IOMMU, 23, 0x2b, 22),
	MM_IOMMU_PORT_INIT("L23_IMG2_TIMGO_T1_C", DISP_IOMMU, 23, 0x2b, 23),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVO_T2_C", DISP_IOMMU, 23, 0x2b, 24),
	MM_IOMMU_PORT_INIT("L23_IMG2_YUVO_T5_C", DISP_IOMMU, 23, 0x2b, 25),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTO_T1_C", DISP_IOMMU, 23, 0x2b, 26),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTO_T4_C", DISP_IOMMU, 23, 0x2b, 27),
	MM_IOMMU_PORT_INIT("L23_IMG2_SMTO_T6_C", DISP_IOMMU, 23, 0x2b, 28),
	MM_IOMMU_PORT_INIT("L23_IMG2_DBGO_T1_C", DISP_IOMMU, 23, 0x2b, 29),

	/* larb25 */
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_LSCI_M1", DISP_IOMMU, 25, 0x31, 0),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_CQI_M1", DISP_IOMMU, 25, 0x31, 1),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_CQI_M2", DISP_IOMMU, 25, 0x31, 2),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_IMGO_M1", DISP_IOMMU, 25, 0x31, 3),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_IMGBO_M1", DISP_IOMMU, 25, 0x31, 4),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_LSCI_M1", DISP_IOMMU, 25, 0x31, 5),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_CQI_M1", DISP_IOMMU, 25, 0x31, 6),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_CQI_M2", DISP_IOMMU, 25, 0x31, 7),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_IMGO_M1", DISP_IOMMU, 25, 0x31, 8),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW2_IMGBO_M1", DISP_IOMMU, 25, 0x31, 9),
	MM_IOMMU_PORT_INIT("L25_CAM_MRAW0_AFO_M1", DISP_IOMMU, 25, 0x31, 10),
	MM_IOMMU_PORT_INIT("L25_CAM_PDAI_A0", DISP_IOMMU, 25, 0x31, 11),
	MM_IOMMU_PORT_INIT("L25_CAM_PDAI_A1", DISP_IOMMU, 25, 0x31, 12),
	MM_IOMMU_PORT_INIT("L25_CAM_PDAO_A", DISP_IOMMU, 25, 0x31, 13),

	/* larb26 */
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_LSCI_M1", MDP_IOMMU, 26, 0x31, 0),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_CQI_M1", MDP_IOMMU, 26, 0x31, 1),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_CQI_M2", MDP_IOMMU, 26, 0x31, 2),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_IMGO_M1", MDP_IOMMU, 26, 0x31, 3),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_IMGBO_M1", MDP_IOMMU, 26, 0x31, 4),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_LSCI_M1", MDP_IOMMU, 26, 0x31, 5),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_CQI_M1", MDP_IOMMU, 26, 0x31, 6),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_CQI_M2", MDP_IOMMU, 26, 0x31, 7),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_IMGO_M1", MDP_IOMMU, 26, 0x31, 8),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW3_IMGBO_M1", MDP_IOMMU, 26, 0x31, 9),
	MM_IOMMU_PORT_INIT("L26_CAM_MRAW1_AFO_M1", MDP_IOMMU, 26, 0x31, 10),
	MM_IOMMU_PORT_INIT("L26_CAM_PDAI_B0", MDP_IOMMU, 26, 0x31, 11),
	MM_IOMMU_PORT_INIT("L26_CAM_PDAI_B1", MDP_IOMMU, 26, 0x31, 12),
	MM_IOMMU_PORT_INIT("L26_CAM_PDAO_B", MDP_IOMMU, 26, 0x31, 13),

	/* larb27 */
	MM_IOMMU_PORT_INIT("L27_CAM2_IMGP_R1", DISP_IOMMU, 27, 0x32, 0),
	MM_IOMMU_PORT_INIT("L27_CAM2_CQI_R1", DISP_IOMMU, 27, 0x32, 1),
	MM_IOMMU_PORT_INIT("L27_CAM2_CQI_R2", DISP_IOMMU, 27, 0x32, 2),
	MM_IOMMU_PORT_INIT("L27_CAM2_BPCI_R1", DISP_IOMMU, 27, 0x32, 3),
	MM_IOMMU_PORT_INIT("L27_CAM2_LSCI_R1", DISP_IOMMU, 27, 0x32, 4),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R2", DISP_IOMMU, 27, 0x32, 5),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R3", DISP_IOMMU, 27, 0x32, 6),
	MM_IOMMU_PORT_INIT("L27_CAM2_UFDI_R2", DISP_IOMMU, 27, 0x32, 7),
	MM_IOMMU_PORT_INIT("L27_CAM2_UFDI_R3", DISP_IOMMU, 27, 0x32, 8),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R4", DISP_IOMMU, 27, 0x32, 9),
	MM_IOMMU_PORT_INIT("L27_CAM2_RAWI_R5", DISP_IOMMU, 27, 0x32, 10),
	MM_IOMMU_PORT_INIT("L27_CAM2_AAI_R1", DISP_IOMMU, 27, 0x32, 11),
	MM_IOMMU_PORT_INIT("L27_CAM2_UFDI_R5", DISP_IOMMU, 27, 0x32, 12),
	MM_IOMMU_PORT_INIT("L27_CAM2_FHO_R1", DISP_IOMMU, 27, 0x32, 13),
	MM_IOMMU_PORT_INIT("L27_CAM2_AAO_R1", DISP_IOMMU, 27, 0x32, 14),
	MM_IOMMU_PORT_INIT("L27_CAM2_TSFSO_R1", DISP_IOMMU, 27, 0x32, 15),
	MM_IOMMU_PORT_INIT("L27_CAM2_FLKO_R1", DISP_IOMMU, 27, 0x32, 16),

	/* larb28 */
	MM_IOMMU_PORT_INIT("L28_CAM2_IMGP_R1", MDP_IOMMU, 28, 0x34, 0),
	MM_IOMMU_PORT_INIT("L28_CAM2_CQI_R1", MDP_IOMMU, 28, 0x34, 1),
	MM_IOMMU_PORT_INIT("L28_CAM2_CQI_R2", MDP_IOMMU, 28, 0x34, 2),
	MM_IOMMU_PORT_INIT("L28_CAM2_BPCI_R1", MDP_IOMMU, 28, 0x34, 3),
	MM_IOMMU_PORT_INIT("L28_CAM2_LSCI_R1", MDP_IOMMU, 28, 0x34, 4),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R2", MDP_IOMMU, 28, 0x34, 5),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R3", MDP_IOMMU, 28, 0x34, 6),
	MM_IOMMU_PORT_INIT("L28_CAM2_UFDI_R2", MDP_IOMMU, 28, 0x34, 7),
	MM_IOMMU_PORT_INIT("L28_CAM2_UFDI_R3", MDP_IOMMU, 28, 0x34, 8),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R4", MDP_IOMMU, 28, 0x34, 9),
	MM_IOMMU_PORT_INIT("L28_CAM2_RAWI_R5", MDP_IOMMU, 28, 0x34, 10),
	MM_IOMMU_PORT_INIT("L28_CAM2_AAI_R1", MDP_IOMMU, 28, 0x34, 11),
	MM_IOMMU_PORT_INIT("L28_CAM2_UFDI_R5", MDP_IOMMU, 28, 0x34, 12),
	MM_IOMMU_PORT_INIT("L28_CAM2_FHO_R1", MDP_IOMMU, 28, 0x34, 13),
	MM_IOMMU_PORT_INIT("L28_CAM2_AAO_R1", MDP_IOMMU, 28, 0x34, 14),
	MM_IOMMU_PORT_INIT("L28_CAM2_TSFSO_R1", MDP_IOMMU, 28, 0x34, 15),
	MM_IOMMU_PORT_INIT("L28_CAM2_FLKO_R1", MDP_IOMMU, 28, 0x34, 16),

	/* larb29 */
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVO_R1", DISP_IOMMU, 29, 0x33, 0),
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVO_R3", DISP_IOMMU, 29, 0x33, 1),
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVCO_R1", DISP_IOMMU, 29, 0x33, 2),
	MM_IOMMU_PORT_INIT("L29_CAM3_YUVO_R2", DISP_IOMMU, 29, 0x33, 3),
	MM_IOMMU_PORT_INIT("L29_CAM3_RZH1N2TO_R1", DISP_IOMMU, 29, 0x33, 4),
	MM_IOMMU_PORT_INIT("L29_CAM3_DRZS4NO_R1", DISP_IOMMU, 29, 0x33, 5),
	MM_IOMMU_PORT_INIT("L29_CAM3_TNCSO_R1", DISP_IOMMU, 29, 0x33, 6),

	/* larb30 */
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVO_R1", DISP_IOMMU, 30, 0x34, 0),
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVO_R3", DISP_IOMMU, 30, 0x34, 1),
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVCO_R1", DISP_IOMMU, 30, 0x34, 2),
	MM_IOMMU_PORT_INIT("L30_CAM3_YUVO_R2", DISP_IOMMU, 30, 0x34, 3),
	MM_IOMMU_PORT_INIT("L30_CAM3_RZH1N2TO_R1", DISP_IOMMU, 30, 0x34, 4),
	MM_IOMMU_PORT_INIT("L30_CAM3_DRZS4NO_R1", DISP_IOMMU, 30, 0x34, 5),
	MM_IOMMU_PORT_INIT("L30_CAM3_TNCSO_R1", DISP_IOMMU, 30, 0x34, 6),

	/* Larb31 -- 2 */
	MM_IOMMU_PORT_INIT("CCU0", MDP_IOMMU, 31, 0x36, 0),
	MM_IOMMU_PORT_INIT("CCU1", MDP_IOMMU, 31, 0x37, 1),

	/* Larb32 -- 2 */
	MM_IOMMU_PORT_INIT("VIDEO_uP", MDP_IOMMU, 32, 0x7, 0),
	MM_IOMMU_PORT_INIT("GCE_D_M", MDP_IOMMU, 32, 0x7, 1),
	MM_IOMMU_PORT_INIT("GCE_M_M", MDP_IOMMU, 32, 0x7, 2),

	MM_IOMMU_PORT_INIT("MM_UNKNOWN", 0, 0, 0, 0)
};

static const struct mtk_iommu_port apu_port_mt6983[] = {
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 0, 0, 0, 0),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 0, 0, 0, 1),
	APU_IOMMU_PORT_INIT("APU_EDMA", 0, 0, 0, 2),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 0, 0, 0, 3),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 0, 0, 0, 4),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 0, 0, 0, 5),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 0, 0, 0, 6),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 0, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 0, 0, 0, 8),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 0, 0, 0, 9),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 0, 0, 0, 10),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 0, 0, 0, 11),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 0, 0, 0, 12),
	APU_IOMMU_PORT_INIT("APU_EDMA", 0, 0, 0, 13),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 0, 0, 0, 14),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 0, 0, 0, 15),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 0, 0, 0, 16),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 0, 0, 0, 17),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 0, 0, 0, 18),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 0, 0, 0, 19),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 0, 0, 0, 20),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 0, 0, 0, 21),
	APU_IOMMU_PORT_INIT("APU_uP", 0, 0, 0, 22),
	APU_IOMMU_PORT_INIT("APU_LOGGER", 0, 0, 0, 23),
	APU_IOMMU_PORT_INIT("APU_APB2AXI", 0, 0, 0, 24),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 1, 0, 0, 0),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 1, 0, 0, 1),
	APU_IOMMU_PORT_INIT("APU_EDMA", 1, 0, 0, 2),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 1, 0, 0, 3),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 1, 0, 0, 4),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 1, 0, 0, 5),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 1, 0, 0, 6),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 1, 0, 0, 7),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 1, 0, 0, 8),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 1, 0, 0, 9),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 1, 0, 0, 10),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI0", 1, 0, 0, 11),
	APU_IOMMU_PORT_INIT("APU_MVPU0_AXI1", 1, 0, 0, 12),
	APU_IOMMU_PORT_INIT("APU_EDMA", 1, 0, 0, 13),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI0", 1, 0, 0, 14),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI1", 1, 0, 0, 15),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI2", 1, 0, 0, 16),
	APU_IOMMU_PORT_INIT("APU_MDLA0_AXI3", 1, 0, 0, 17),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI0", 1, 0, 0, 18),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI1", 1, 0, 0, 19),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI2", 1, 0, 0, 20),
	APU_IOMMU_PORT_INIT("APU_MDLA1_AXI3", 1, 0, 0, 21),
	APU_IOMMU_PORT_INIT("APU_uP", 1, 0, 0, 22),
	APU_IOMMU_PORT_INIT("APU_LOGGER", 1, 0, 0, 23),
	APU_IOMMU_PORT_INIT("APU_APB2AXI", 1, 0, 0, 24),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0x1f)
};

static const struct mtk_iommu_port peri_port_mt6983[] = {
	/* 8 */
	APU_IOMMU_PORT_INIT("APU_VP6_0", 0, 0, 0, 0x0),
	APU_IOMMU_PORT_INIT("APU_VP6_1", 0, 0, 0, 0x1),
	APU_IOMMU_PORT_INIT("APU_UP", 0, 0, 0, 0x2),
	APU_IOMMU_PORT_INIT("APU_RESERVED", 0, 0, 0, 0x3),
	APU_IOMMU_PORT_INIT("APU_XPU", 0, 0, 0, 0x4),
	APU_IOMMU_PORT_INIT("APU_EDMA", 0, 0, 0, 0x5),
	APU_IOMMU_PORT_INIT("APU_MDLA0", 0, 0, 0, 0x6),
	APU_IOMMU_PORT_INIT("APU_MDLA1", 0, 0, 0, 0x7),

	APU_IOMMU_PORT_INIT("APU_UNKNOWN", 0, 0, 0, 0xf)
};

struct iova_map_info {
	u64			iova;
	u64			time_high;
	u64			time_low;
	size_t			size;
	struct list_head	list_node;
};

struct iova_map_list {
	atomic_t		init_flag;
	spinlock_t		lock;
	struct list_head	head[MTK_IOVA_SPACE_NUM];
};

static struct iova_map_list map_list = {.init_flag = ATOMIC_INIT(0)};

void mtk_iova_map(u64 iova, size_t size)
{
	u32 id = (iova >> 32);
	unsigned long flags;
	struct iova_map_info *iova_buf;

	if (!atomic_cmpxchg(&map_list.init_flag, 0, 1)) {
		pr_info("iommu map list init\n");
		spin_lock_init(&map_list.lock);
		INIT_LIST_HEAD(&map_list.head[MTK_IOVA_SPACE0]);
		INIT_LIST_HEAD(&map_list.head[MTK_IOVA_SPACE1]);
		INIT_LIST_HEAD(&map_list.head[MTK_IOVA_SPACE2]);
		INIT_LIST_HEAD(&map_list.head[MTK_IOVA_SPACE3]);
	}
	iova_buf = kzalloc(sizeof(*iova_buf), GFP_KERNEL);
	if (!iova_buf)
		return;

	iova_buf->time_high = sched_clock();
	do_div(iova_buf->time_high, 1000);
	iova_buf->time_low = do_div(iova_buf->time_high, 1000000);
	iova_buf->iova = iova;
	iova_buf->size = size;
	spin_lock_irqsave(&map_list.lock, flags);
	list_add(&iova_buf->list_node, &map_list.head[id]);
	spin_unlock_irqrestore(&map_list.lock, flags);
}
EXPORT_SYMBOL_GPL(mtk_iova_map);

void mtk_iova_unmap(u64 iova, size_t size)
{
	u32 id = (iova >> 32);
	u64 start_t, end_t;
	size_t total = 0;
	unsigned long flags;
	struct iova_map_info *plist;
	struct iova_map_info *tmp_plist;

	spin_lock_irqsave(&map_list.lock, flags);
	start_t = sched_clock();
	list_for_each_entry_safe(plist, tmp_plist,
				 &map_list.head[id], list_node) {
		if (plist->iova >= iova &&
		    (plist->iova + plist->size) <= (iova + size)) {
			total += plist->size;
			list_del(&plist->list_node);
			kfree(plist);
			if (total == size)
				break;
		}
	}
	end_t = sched_clock();
	if ((end_t - start_t) > 5000000) //5ms
		pr_info("%s time:%llu\n", __func__, (end_t - start_t));
	spin_unlock_irqrestore(&map_list.lock, flags);
}
EXPORT_SYMBOL_GPL(mtk_iova_unmap);

void mtk_iova_map_dump(u64 iova)
{
	u32 i, id = (iova >> 32);
	unsigned long flags;
	struct iova_map_info *plist = NULL;
	struct iova_map_info *n = NULL;

	spin_lock_irqsave(&map_list.lock, flags);
	pr_info("%-4s %-14s %-10s %-18s\n", "id", "start_iova", "size", "time");

	if (!iova) {
		for (i = 0; i < MTK_IOVA_SPACE_NUM; i++) {
			list_for_each_entry_safe(plist, n, &map_list.head[i],
					 list_node)
				pr_info("%-4u 0x%-12llx 0x%-8zx %llu.%llus\n",
					i, plist->iova,
					plist->size,
					plist->time_high,
					plist->time_low);
		}
		spin_unlock_irqrestore(&map_list.lock, flags);
		return;
	}

	list_for_each_entry_safe(plist, n, &map_list.head[id],
				 list_node)
		if (iova <= (plist->iova + SZ_4M) &&
		    iova >= (plist->iova - SZ_4M))
			pr_info("%-4u 0x%-12llx 0x%-8zx %llu.%llus\n",
				id, plist->iova,
				plist->size,
				plist->time_high,
				plist->time_low);
	spin_unlock_irqrestore(&map_list.lock, flags);
}
EXPORT_SYMBOL_GPL(mtk_iova_map_dump);

static struct mtk_m4u_data *m4u_data;
static int mtk_iommu_get_tf_port_idx(int tf_id, enum mtk_iommu_type type, int id)
{
	int i;
	u32 vld_id, port_nr;
	const struct mtk_iommu_port *port_list;

	if (type == APU_IOMMU)
		vld_id = F_APU_MMU_INT_TF_MSK(tf_id);
	else
		vld_id = tf_id & F_MMU_INT_TF_MSK;

	pr_info("get vld tf_id:0x%x\n", vld_id);
	port_nr =  m4u_data->plat_data->port_nr[type];
	port_list = m4u_data->plat_data->port_list[type];
	/* check (larb | port) for smi_larb or apu_bus */
	for (i = 0; i < port_nr; i++) {
		if (port_list[i].tf_id == vld_id &&
		    port_list[i].m4u_id == id)
			return i;
	}
	/* check larb for smi_common */
	for (i = 0; i < port_nr; i++) {
		if (port_list[i].tf_id == F_MMU_INT_TF_CCU(vld_id) &&
		    port_list[i].m4u_id == id)
			return i;
	}

	/* check gce/video_uP */
	for (i = 0; i < port_nr; i++) {
		if (port_list[i].tf_id == (F_MMU_INT_TF_COM_MISC(tf_id)) &&
		    port_list[i].port_id == (F_MMU_INT_TF_SUB_MISC(tf_id)) &&
		    port_list[i].m4u_id == id)
			return i;
	}

	return port_nr;
}

static int mtk_iommu_port_idx(int id, enum mtk_iommu_type type)
{
	int i;
	u32 port_nr = m4u_data->plat_data->port_nr[type];
	const struct mtk_iommu_port *port_list;

	port_list = m4u_data->plat_data->port_list[type];
	for (i = 0; i < port_nr; i++) {
		if ((port_list[i].larb_id == MTK_M4U_TO_LARB(id)) &&
		     (port_list[i].port_id == MTK_M4U_TO_PORT(id)))
			return i;
	}
	return port_nr;
}

void report_custom_iommu_fault(
	u64 fault_iova, u64 fault_pa,
	u32 fault_id, enum mtk_iommu_type type,
	int id)
{
	int idx, port;
	u32 port_nr = m4u_data->plat_data->port_nr[type];
	const struct mtk_iommu_port *port_list;

	pr_info("error, tf report start fault_id:0x%x\n", fault_id);
	port_list = m4u_data->plat_data->port_list[type];
	idx = mtk_iommu_get_tf_port_idx(fault_id, type, id);
	if (idx >= port_nr) {
		pr_warn("fail,iova:0x%x, port:0x%x\n",
			fault_iova, fault_id);
		return;
	}
	goto aee_dump;

	port = MTK_M4U_ID(port_list[idx].larb_id,
			  port_list[idx].port_id);
	pr_info("error, tf report port:0x%x(%u--%u), idx:%d\n",
		port, port_list[idx].larb_id,
		port_list[idx].port_id, idx);

	if (port_list[idx].enable_tf &&
		m4u_data->m4u_cb[idx].fault_fn)
		m4u_data->m4u_cb[idx].fault_fn(port,
		fault_iova, m4u_data->m4u_cb[idx].fault_data);

aee_dump:
	m4u_aee_print(mmu_translation_log_format,
		port_list[idx].name,
		port_list[idx].name, fault_iova,
		fault_pa);
}
EXPORT_SYMBOL_GPL(report_custom_iommu_fault);

int mtk_iommu_register_fault_callback(int port,
			       mtk_iommu_fault_callback_t fn,
			       void *cb_data, bool is_vpu)
{
	enum mtk_iommu_type type = is_vpu ? APU_IOMMU : MM_IOMMU;
	int idx = mtk_iommu_port_idx(port, type);

	if (idx >= m4u_data->plat_data->port_nr[type]) {
		pr_info("%s fail, port=%d\n", __func__, port);
		return -1;
	}
	pr_info("%s, %s, port:0x%x(%s), idx:%d\n",
		__func__, is_vpu ? "apu_port" : "mm_port",
		port, m4u_data->plat_data->port_list[type][idx].name,
		idx);
	if (is_vpu)
		idx += m4u_data->plat_data->port_nr[type];
	m4u_data->m4u_cb[idx].fault_fn = fn;
	m4u_data->m4u_cb[idx].fault_data = cb_data;

	return 0;
}
EXPORT_SYMBOL_GPL(mtk_iommu_register_fault_callback);

int mtk_iommu_unregister_fault_callback(int port, bool is_vpu)
{
	enum mtk_iommu_type type = is_vpu ? APU_IOMMU : MM_IOMMU;
	int idx = mtk_iommu_port_idx(port, type);

	if (idx >= m4u_data->plat_data->port_nr[type]) {
		pr_info("%s fail, port=%d\n", __func__, port);
		return -1;
	}
	if (is_vpu)
		idx += m4u_data->plat_data->port_nr[type];
	m4u_data->m4u_cb[idx].fault_fn = NULL;
	m4u_data->m4u_cb[idx].fault_data = NULL;

	return 0;
}
EXPORT_SYMBOL_GPL(mtk_iommu_unregister_fault_callback);

static int m4u_debug_set(void *data, u64 val)
{
	pr_info("%s:val=%llu\n", __func__, val);

	switch (val) {
	case 1:	/* dump iova map info */
		mtk_iova_map_dump(0);
		break;
	case 2: /* mm translation fault test */
		report_custom_iommu_fault(0, 0, 0x500000f, MM_IOMMU, 0);
		break;
	case 3: /* apu translation fault test */
		report_custom_iommu_fault(0, 0, 0x102, APU_IOMMU, 0);
		break;
	case 4: /* peri translation fault test */
		report_custom_iommu_fault(0, 0, 0x102, PERI_IOMMU, 0);
	break;
	default:
		pr_err("%s error,val=%llu\n", __func__, val);
	}

	return 0;
}

static int m4u_debug_get(void *data, u64 *val)
{
	*val = 0;
	return 0;
}

DEFINE_SIMPLE_ATTRIBUTE(m4u_debug_fops, m4u_debug_get, m4u_debug_set, "%llu\n");

static int m4u_debug_init(struct mtk_m4u_data *data)
{
	struct dentry *debug_file;

	data->debug_root = debugfs_create_dir("m4u", NULL);

	if (IS_ERR_OR_NULL(data->debug_root))
		pr_err("failed to create debug dir.\n");

	debug_file = debugfs_create_file("debug",
		0644, data->debug_root, NULL, &m4u_debug_fops);

	if (IS_ERR_OR_NULL(debug_file))
		pr_err("failed to create debug files 2.\n");

	return 0;
}

static int mtk_m4u_dbg_probe(struct platform_device *pdev)
{
	struct device *dev = &pdev->dev;
	u32 total_port;

	pr_info("%s start\n", __func__);
	m4u_data = devm_kzalloc(dev, sizeof(struct mtk_m4u_data), GFP_KERNEL);
	if (!m4u_data)
		return -ENOMEM;

	m4u_data->dev = dev;
	m4u_data->plat_data = of_device_get_match_data(dev);
	total_port = m4u_data->plat_data->port_nr[MM_IOMMU] +
		     m4u_data->plat_data->port_nr[APU_IOMMU] +
		     m4u_data->plat_data->port_nr[PERI_IOMMU];
	m4u_data->m4u_cb = devm_kzalloc(dev, total_port *
		sizeof(struct mtk_iommu_cb), GFP_KERNEL);
	if (!m4u_data->m4u_cb)
		return -ENOMEM;

	m4u_debug_init(m4u_data);
	pr_info("%s done: total:%u, apu:%u -- %s, mm:%u -- %s, 0x%x\n", __func__,
		total_port,
		m4u_data->plat_data->port_nr[APU_IOMMU],
		m4u_data->plat_data->port_list[APU_IOMMU][3].name,
		m4u_data->plat_data->port_nr[MM_IOMMU],
		m4u_data->plat_data->port_list[MM_IOMMU][10].name,
		F_APU_MMU_INT_TF_MSK(0x111));
	return 0;
}

static const struct mtk_m4u_plat_data mt6779_data = {
	.port_list[MM_IOMMU] = iommu_port_mt6779,
	.port_nr[MM_IOMMU]   = ARRAY_SIZE(iommu_port_mt6779),
};

static const struct mtk_m4u_plat_data mt6873_data = {
	.port_list[MM_IOMMU] = mm_port_mt6873,
	.port_nr[MM_IOMMU]   = ARRAY_SIZE(mm_port_mt6873),
	.port_list[APU_IOMMU] = apu_port_mt6873,
	.port_nr[APU_IOMMU]   = ARRAY_SIZE(apu_port_mt6873),
};

static const struct mtk_m4u_plat_data mt6853_data = {
	.port_list[MM_IOMMU] = mm_port_mt6853,
	.port_nr[MM_IOMMU]   = ARRAY_SIZE(mm_port_mt6853),
	.port_list[APU_IOMMU] = apu_port_mt6853,
	.port_nr[APU_IOMMU]   = ARRAY_SIZE(apu_port_mt6853),
};

static const struct mtk_m4u_plat_data mt6893_data = {
	.port_list[MM_IOMMU] = mm_port_mt6893,
	.port_nr[MM_IOMMU]   = ARRAY_SIZE(mm_port_mt6893),
	.port_list[APU_IOMMU] = apu_port_mt6893,
	.port_nr[APU_IOMMU]   = ARRAY_SIZE(apu_port_mt6893),
};

static const struct mtk_m4u_plat_data mt6983_data = {
	.port_list[MM_IOMMU] = mm_port_mt6983,
	.port_nr[MM_IOMMU]   = ARRAY_SIZE(mm_port_mt6983),
	.port_list[APU_IOMMU] = apu_port_mt6983,
	.port_nr[APU_IOMMU]   = ARRAY_SIZE(apu_port_mt6983),
	.port_list[PERI_IOMMU] = peri_port_mt6983,
	.port_nr[PERI_IOMMU]   = ARRAY_SIZE(peri_port_mt6983),
};

static const struct of_device_id mtk_m4u_dbg_of_ids[] = {
	{ .compatible = "mediatek,mt6779-iommu-debug", .data = &mt6779_data},
	{ .compatible = "mediatek,mt6873-iommu-debug", .data = &mt6873_data},
	{ .compatible = "mediatek,mt6853-iommu-debug", .data = &mt6853_data},
	{ .compatible = "mediatek,mt6893-iommu-debug", .data = &mt6893_data},
	{ .compatible = "mediatek,mt6983-iommu-debug", .data = &mt6983_data},
	{},
};

static struct platform_driver mtk_m4u_dbg_drv = {
	.probe	= mtk_m4u_dbg_probe,
	.driver	= {
		.name = "mtk-m4u-debug",
		.of_match_table = of_match_ptr(mtk_m4u_dbg_of_ids),
	}
};

module_platform_driver(mtk_m4u_dbg_drv);
MODULE_LICENSE("GPL v2");
