INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mlatif/HintBitUnpack/HintBitUnpack.sim/sim_1/synth/func/xsim/sequential_logic_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_logic
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_logic
WARNING: [VRFC 10-2845] overwriting previous definition of module sequential_logic [/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sources_1/new/HintBitUnpack.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/mlatif/HintBitUnpack/HintBitUnpack.srcs/sim_1/new/HintBitUnpack_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sequential_logic_tb
