{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 06 09:15:59 2018 " "Info: Processing started: Fri Apr 06 09:15:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ripple_adder -c ripple_adder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ripple_adder -c ripple_adder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Cin s1 13.853 ns Longest " "Info: Longest tpd from source pin \"Cin\" to destination pin \"s1\" is 13.853 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Cin 1 PIN PIN_D12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D12; Fanout = 2; PIN Node = 'Cin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "ripple_adder.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ripple_adder/ripple_adder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.330 ns) + CELL(0.420 ns) 6.590 ns full_add:U1\|or_function:U3\|y~0 2 COMB LCCOMB_X24_Y21_N10 3 " "Info: 2: + IC(5.330 ns) + CELL(0.420 ns) = 6.590 ns; Loc. = LCCOMB_X24_Y21_N10; Fanout = 3; COMB Node = 'full_add:U1\|or_function:U3\|y~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.750 ns" { Cin full_add:U1|or_function:U3|y~0 } "NODE_NAME" } } { "or_function.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ripple_adder/or_function.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.438 ns) 7.307 ns full_add:U2\|half_adder:U2\|s 3 COMB LCCOMB_X24_Y21_N4 1 " "Info: 3: + IC(0.279 ns) + CELL(0.438 ns) = 7.307 ns; Loc. = LCCOMB_X24_Y21_N4; Fanout = 1; COMB Node = 'full_add:U2\|half_adder:U2\|s'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.717 ns" { full_add:U1|or_function:U3|y~0 full_add:U2|half_adder:U2|s } "NODE_NAME" } } { "half_adder.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ripple_adder/half_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.874 ns) + CELL(2.672 ns) 13.853 ns s1 4 PIN PIN_B24 0 " "Info: 4: + IC(3.874 ns) + CELL(2.672 ns) = 13.853 ns; Loc. = PIN_B24; Fanout = 0; PIN Node = 's1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.546 ns" { full_add:U2|half_adder:U2|s s1 } "NODE_NAME" } } { "ripple_adder.vhd" "" { Text "C:/Users/NISSILK/Documents/Quartus Projects/ripple_adder/ripple_adder.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.370 ns ( 31.55 % ) " "Info: Total cell delay = 4.370 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.483 ns ( 68.45 % ) " "Info: Total interconnect delay = 9.483 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.853 ns" { Cin full_add:U1|or_function:U3|y~0 full_add:U2|half_adder:U2|s s1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.853 ns" { Cin {} Cin~combout {} full_add:U1|or_function:U3|y~0 {} full_add:U2|half_adder:U2|s {} s1 {} } { 0.000ns 0.000ns 5.330ns 0.279ns 3.874ns } { 0.000ns 0.840ns 0.420ns 0.438ns 2.672ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 06 09:15:59 2018 " "Info: Processing ended: Fri Apr 06 09:15:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
