

================================================================
== Vivado HLS Report for 'SubBytes'
================================================================
* Date:           Sat Jan 23 11:19:13 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_hls_prj
* Solution:       sol2
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     2.771|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%state_3_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_3_read)" [c_src/aes.c:272]   --->   Operation 3 'read' 'state_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%state_3_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_2_read)" [c_src/aes.c:272]   --->   Operation 4 'read' 'state_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_3_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_1_read)" [c_src/aes.c:272]   --->   Operation 5 'read' 'state_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_3_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_3_0_read)" [c_src/aes.c:272]   --->   Operation 6 'read' 'state_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_2_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_3_read)" [c_src/aes.c:272]   --->   Operation 7 'read' 'state_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%state_2_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_2_read)" [c_src/aes.c:272]   --->   Operation 8 'read' 'state_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%state_2_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_1_read)" [c_src/aes.c:272]   --->   Operation 9 'read' 'state_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%state_2_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_2_0_read)" [c_src/aes.c:272]   --->   Operation 10 'read' 'state_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_1_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_3_read)" [c_src/aes.c:272]   --->   Operation 11 'read' 'state_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%state_1_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_2_read)" [c_src/aes.c:272]   --->   Operation 12 'read' 'state_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%state_1_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_1_read)" [c_src/aes.c:272]   --->   Operation 13 'read' 'state_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%state_1_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_1_0_read)" [c_src/aes.c:272]   --->   Operation 14 'read' 'state_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%state_0_3_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_3_read)" [c_src/aes.c:272]   --->   Operation 15 'read' 'state_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%state_0_2_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_2_read)" [c_src/aes.c:272]   --->   Operation 16 'read' 'state_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%state_0_1_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_1_read)" [c_src/aes.c:272]   --->   Operation 17 'read' 'state_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_0_0_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %state_0_0_read)" [c_src/aes.c:272]   --->   Operation 18 'read' 'state_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i8 %state_0_0_read_1 to i64" [c_src/aes.c:276]   --->   Operation 19 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276" [c_src/aes.c:276]   --->   Operation 20 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:276]   --->   Operation 21 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln276_1 = zext i8 %state_1_0_read_1 to i64" [c_src/aes.c:276]   --->   Operation 22 'zext' 'zext_ln276_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_1" [c_src/aes.c:276]   --->   Operation 23 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.77ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [c_src/aes.c:276]   --->   Operation 24 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln276_2 = zext i8 %state_2_0_read_1 to i64" [c_src/aes.c:276]   --->   Operation 25 'zext' 'zext_ln276_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_2" [c_src/aes.c:276]   --->   Operation 26 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (2.77ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [c_src/aes.c:276]   --->   Operation 27 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln276_3 = zext i8 %state_3_0_read_1 to i64" [c_src/aes.c:276]   --->   Operation 28 'zext' 'zext_ln276_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_3" [c_src/aes.c:276]   --->   Operation 29 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.77ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [c_src/aes.c:276]   --->   Operation 30 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln276_4 = zext i8 %state_0_1_read_1 to i64" [c_src/aes.c:276]   --->   Operation 31 'zext' 'zext_ln276_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_4" [c_src/aes.c:276]   --->   Operation 32 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:276]   --->   Operation 33 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln276_5 = zext i8 %state_1_1_read_1 to i64" [c_src/aes.c:276]   --->   Operation 34 'zext' 'zext_ln276_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_5" [c_src/aes.c:276]   --->   Operation 35 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.77ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [c_src/aes.c:276]   --->   Operation 36 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln276_6 = zext i8 %state_2_1_read_1 to i64" [c_src/aes.c:276]   --->   Operation 37 'zext' 'zext_ln276_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_6" [c_src/aes.c:276]   --->   Operation 38 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.77ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [c_src/aes.c:276]   --->   Operation 39 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln276_7 = zext i8 %state_3_1_read_1 to i64" [c_src/aes.c:276]   --->   Operation 40 'zext' 'zext_ln276_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_7" [c_src/aes.c:276]   --->   Operation 41 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.77ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [c_src/aes.c:276]   --->   Operation 42 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln276_8 = zext i8 %state_0_2_read_1 to i64" [c_src/aes.c:276]   --->   Operation 43 'zext' 'zext_ln276_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_8" [c_src/aes.c:276]   --->   Operation 44 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:276]   --->   Operation 45 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln276_9 = zext i8 %state_1_2_read_1 to i64" [c_src/aes.c:276]   --->   Operation 46 'zext' 'zext_ln276_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_9" [c_src/aes.c:276]   --->   Operation 47 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.77ns)   --->   "%sbox_load_9 = load i8* %sbox_addr_9, align 1" [c_src/aes.c:276]   --->   Operation 48 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln276_10 = zext i8 %state_2_2_read_1 to i64" [c_src/aes.c:276]   --->   Operation 49 'zext' 'zext_ln276_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_10" [c_src/aes.c:276]   --->   Operation 50 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.77ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [c_src/aes.c:276]   --->   Operation 51 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln276_11 = zext i8 %state_3_2_read_1 to i64" [c_src/aes.c:276]   --->   Operation 52 'zext' 'zext_ln276_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_11" [c_src/aes.c:276]   --->   Operation 53 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.77ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [c_src/aes.c:276]   --->   Operation 54 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln276_12 = zext i8 %state_0_3_read_1 to i64" [c_src/aes.c:276]   --->   Operation 55 'zext' 'zext_ln276_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_12" [c_src/aes.c:276]   --->   Operation 56 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:276]   --->   Operation 57 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln276_13 = zext i8 %state_1_3_read_1 to i64" [c_src/aes.c:276]   --->   Operation 58 'zext' 'zext_ln276_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_13" [c_src/aes.c:276]   --->   Operation 59 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (2.77ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [c_src/aes.c:276]   --->   Operation 60 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln276_14 = zext i8 %state_2_3_read_1 to i64" [c_src/aes.c:276]   --->   Operation 61 'zext' 'zext_ln276_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_14" [c_src/aes.c:276]   --->   Operation 62 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.77ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [c_src/aes.c:276]   --->   Operation 63 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln276_15 = zext i8 %state_3_3_read_1 to i64" [c_src/aes.c:276]   --->   Operation 64 'zext' 'zext_ln276_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln276_15" [c_src/aes.c:276]   --->   Operation 65 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.77ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [c_src/aes.c:276]   --->   Operation 66 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 67 [1/2] (2.77ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [c_src/aes.c:276]   --->   Operation 67 'load' 'sbox_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 68 [1/2] (2.77ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [c_src/aes.c:276]   --->   Operation 68 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 69 [1/2] (2.77ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [c_src/aes.c:276]   --->   Operation 69 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 70 [1/2] (2.77ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [c_src/aes.c:276]   --->   Operation 70 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 71 [1/2] (2.77ns)   --->   "%sbox_load_4 = load i8* %sbox_addr_4, align 1" [c_src/aes.c:276]   --->   Operation 71 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 72 [1/2] (2.77ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [c_src/aes.c:276]   --->   Operation 72 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 73 [1/2] (2.77ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [c_src/aes.c:276]   --->   Operation 73 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 74 [1/2] (2.77ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [c_src/aes.c:276]   --->   Operation 74 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 75 [1/2] (2.77ns)   --->   "%sbox_load_8 = load i8* %sbox_addr_8, align 1" [c_src/aes.c:276]   --->   Operation 75 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 76 [1/2] (2.77ns)   --->   "%sbox_load_9 = load i8* %sbox_addr_9, align 1" [c_src/aes.c:276]   --->   Operation 76 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 77 [1/2] (2.77ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [c_src/aes.c:276]   --->   Operation 77 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 78 [1/2] (2.77ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [c_src/aes.c:276]   --->   Operation 78 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 79 [1/2] (2.77ns)   --->   "%sbox_load_12 = load i8* %sbox_addr_12, align 1" [c_src/aes.c:276]   --->   Operation 79 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 80 [1/2] (2.77ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [c_src/aes.c:276]   --->   Operation 80 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 81 [1/2] (2.77ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [c_src/aes.c:276]   --->   Operation 81 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 82 [1/2] (2.77ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [c_src/aes.c:276]   --->   Operation 82 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } undef, i8 %sbox_load, 0" [c_src/aes.c:279]   --->   Operation 83 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv, i8 %sbox_load_4, 1" [c_src/aes.c:279]   --->   Operation 84 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_1, i8 %sbox_load_8, 2" [c_src/aes.c:279]   --->   Operation 85 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_2, i8 %sbox_load_12, 3" [c_src/aes.c:279]   --->   Operation 86 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_3, i8 %sbox_load_1, 4" [c_src/aes.c:279]   --->   Operation 87 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_4, i8 %sbox_load_5, 5" [c_src/aes.c:279]   --->   Operation 88 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_5, i8 %sbox_load_9, 6" [c_src/aes.c:279]   --->   Operation 89 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_6, i8 %sbox_load_13, 7" [c_src/aes.c:279]   --->   Operation 90 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_7, i8 %sbox_load_2, 8" [c_src/aes.c:279]   --->   Operation 91 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_8, i8 %sbox_load_6, 9" [c_src/aes.c:279]   --->   Operation 92 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_9, i8 %sbox_load_10, 10" [c_src/aes.c:279]   --->   Operation 93 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_10, i8 %sbox_load_14, 11" [c_src/aes.c:279]   --->   Operation 94 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_11, i8 %sbox_load_3, 12" [c_src/aes.c:279]   --->   Operation 95 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_12, i8 %sbox_load_7, 13" [c_src/aes.c:279]   --->   Operation 96 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_13, i8 %sbox_load_11, 14" [c_src/aes.c:279]   --->   Operation 97 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_14, i8 %sbox_load_15, 15" [c_src/aes.c:279]   --->   Operation 98 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "ret { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %mrv_s" [c_src/aes.c:279]   --->   Operation 99 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 2.77ns
The critical path consists of the following:
	wire read on port 'state_3_3_read' (c_src/aes.c:272) [18]  (0 ns)
	'getelementptr' operation ('sbox_addr_15', c_src/aes.c:276) [80]  (0 ns)
	'load' operation ('state[3][3]', c_src/aes.c:276) on array 'sbox' [81]  (2.77 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'load' operation ('state[0][0]', c_src/aes.c:276) on array 'sbox' [36]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
