Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu May 20 22:54:48 2021
| Host         : DEVPC running 64-bit major release  (build 9200)
| Command      : report_methodology -file cell_methodology_drc_routed.rpt -rpx cell_methodology_drc_routed.rpx
| Design       : \cell 
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 14
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-23 | Critical Warning | Combinatorial loop found      | 3          |
| TIMING-18 | Warning          | Missing input or output delay | 11         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between LUT6_LAST_BIT1/I2 and LUT6_LAST_BIT1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between LUT6_LAST_BIT1/I3 and LUT6_LAST_BIT1/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Critical Warning
Combinatorial loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between LUT6_LAST_BIT1/I4 and LUT6_LAST_BIT1/O to disable the timing loop
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ce relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on prox[0] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on prox[1] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on prox[2] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on prox[3] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on prox[4] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on prox[5] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on prox[6] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on prox[7] relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on shift relative to clock(s) sys_clk_pin 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Q relative to clock(s) sys_clk_pin 
Related violations: <none>


