// Seed: 3352231049
module module_0;
  assign id_1 = 1;
  assign module_1.type_11 = 0;
  assign id_2 = id_2;
  wire id_3;
  wire id_4 = 1;
  wire id_6;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wor id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output wor id_6,
    input wire id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    input supply0 id_13,
    output tri1 id_14
    , id_47,
    input wand id_15,
    input uwire id_16,
    output wor id_17,
    input uwire id_18,
    input supply1 id_19,
    input tri1 id_20,
    input wor id_21,
    output tri0 id_22,
    output uwire id_23,
    input tri id_24,
    input wor id_25,
    input wor id_26,
    output uwire id_27,
    output wire id_28
    , id_48,
    input tri id_29,
    input tri id_30
    , id_49,
    output wand id_31,
    input wire id_32,
    input tri1 id_33,
    output tri0 id_34,
    output wire id_35,
    input tri id_36,
    output tri0 id_37,
    input tri id_38,
    input tri0 id_39,
    input wor id_40,
    output supply1 id_41,
    input wire id_42,
    output wor id_43,
    output supply0 id_44,
    input supply0 id_45
);
  module_0 modCall_1 ();
  supply1 id_50 = 1;
  wire id_51;
  and primCall (
      id_0,
      id_1,
      id_10,
      id_13,
      id_15,
      id_16,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_24,
      id_25,
      id_26,
      id_29,
      id_3,
      id_30,
      id_32,
      id_33,
      id_36,
      id_38,
      id_39,
      id_40,
      id_42,
      id_45,
      id_47,
      id_48,
      id_49,
      id_5,
      id_7,
      id_8,
      id_9
  );
  assign id_6 = id_7;
endmodule
