# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Logic_Gates.srcs/sources_1/new/Logic_Gates.vhd" \

# Do not sort compile order
nosort
