{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 09:54:05 2016 " "Info: Processing started: Tue Dec 20 09:54:05 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CCU -c CCU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CCU -c CCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/CU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rons.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file rons.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RONs " "Info: Found entity 1: RONs" {  } { { "RONs.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/RONs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file stack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Stack " "Info: Found entity 1: Stack" {  } { { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_or4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_or4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or4-SYN " "Info: Found design unit 1: lpm_or4-SYN" {  } { { "lpm_or4.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_or4.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or4 " "Info: Found entity 1: lpm_or4" {  } { { "lpm_or4.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_or4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_and5.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_and5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and5-SYN " "Info: Found design unit 1: lpm_and5-SYN" {  } { { "lpm_and5.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and5.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and5 " "Info: Found entity 1: lpm_and5" {  } { { "lpm_and5.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and5.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Stack " "Info: Elaborating entity \"Stack\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff1.vhd 2 1 " "Warning: Using design file lpm_dff1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff1-SYN " "Info: Found design unit 1: lpm_dff1-SYN" {  } { { "lpm_dff1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff1 " "Info: Found entity 1: lpm_dff1" {  } { { "lpm_dff1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff1 lpm_dff1:inst37 " "Info: Elaborating entity \"lpm_dff1\" for hierarchy \"lpm_dff1:inst37\"" {  } { { "Stack.bdf" "inst37" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 400 1096 1240 480 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff1:inst37\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff1:inst37\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "lpm_ff_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff1.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff1:inst37\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff1:inst37\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff1.vhd" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff1:inst37\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff1:inst37\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Info: Parameter \"lpm_width\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff1.vhd" 80 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode3.vhd 2 1 " "Warning: Using design file lpm_decode3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode3-SYN " "Info: Found design unit 1: lpm_decode3-SYN" {  } { { "lpm_decode3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_decode3.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3 " "Info: Found entity 1: lpm_decode3" {  } { { "lpm_decode3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_decode3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode3 lpm_decode3:inst33 " "Info: Elaborating entity \"lpm_decode3\" for hierarchy \"lpm_decode3:inst33\"" {  } { { "Stack.bdf" "inst33" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 360 -32 96 488 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode3:inst33\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode3:inst33\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.vhd" "lpm_decode_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_decode3.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode3:inst33\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode3:inst33\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_decode3.vhd" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode3:inst33\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode3:inst33\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info: Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info: Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_decode3.vhd" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lbf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_lbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lbf " "Info: Found entity 1: decode_lbf" {  } { { "db/decode_lbf.tdf" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/db/decode_lbf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lbf lpm_decode3:inst33\|lpm_decode:lpm_decode_component\|decode_lbf:auto_generated " "Info: Elaborating entity \"decode_lbf\" for hierarchy \"lpm_decode3:inst33\|lpm_decode:lpm_decode_component\|decode_lbf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter3.vhd 2 1 " "Warning: Using design file lpm_counter3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Info: Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_counter3.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_counter3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 lpm_counter3:inst10 " "Info: Elaborating entity \"lpm_counter3\" for hierarchy \"lpm_counter3:inst10\"" {  } { { "Stack.bdf" "inst10" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 408 -232 -88 520 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter3:inst10\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter3:inst10\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter3.vhd" "lpm_counter_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_counter3.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter3:inst10\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter3:inst10\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_counter3.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter3:inst10\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter3:inst10\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Info: Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_USED " "Info: Parameter \"lpm_port_updown\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info: Parameter \"lpm_width\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter3.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_counter3.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_34h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_34h " "Info: Found entity 1: cntr_34h" {  } { { "db/cntr_34h.tdf" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/db/cntr_34h.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_34h lpm_counter3:inst10\|lpm_counter:lpm_counter_component\|cntr_34h:auto_generated " "Info: Elaborating entity \"cntr_34h\" for hierarchy \"lpm_counter3:inst10\|lpm_counter:lpm_counter_component\|cntr_34h:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_or0.vhd 2 1 " "Warning: Using design file lpm_or0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or0-SYN " "Info: Found design unit 1: lpm_or0-SYN" {  } { { "lpm_or0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_or0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or0 " "Info: Found entity 1: lpm_or0" {  } { { "lpm_or0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_or0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_or0 lpm_or0:inst18 " "Info: Elaborating entity \"lpm_or0\" for hierarchy \"lpm_or0:inst18\"" {  } { { "Stack.bdf" "inst18" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 456 -336 -272 512 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR lpm_or0:inst18\|LPM_OR:lpm_or_component " "Info: Elaborating entity \"LPM_OR\" for hierarchy \"lpm_or0:inst18\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or0.vhd" "lpm_or_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_or0.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_or0:inst18\|LPM_OR:lpm_or_component " "Info: Elaborated megafunction instantiation \"lpm_or0:inst18\|LPM_OR:lpm_or_component\"" {  } { { "lpm_or0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_or0.vhd" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_or0:inst18\|LPM_OR:lpm_or_component " "Info: Instantiated megafunction \"lpm_or0:inst18\|LPM_OR:lpm_or_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_OR " "Info: Parameter \"LPM_TYPE\" = \"LPM_OR\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_or0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_or0.vhd" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and1.vhd 2 1 " "Warning: Using design file lpm_and1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and1-SYN " "Info: Found design unit 1: lpm_and1-SYN" {  } { { "lpm_and1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and1 " "Info: Found entity 1: lpm_and1" {  } { { "lpm_and1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and1 lpm_and1:inst16 " "Info: Elaborating entity \"lpm_and1\" for hierarchy \"lpm_and1:inst16\"" {  } { { "Stack.bdf" "inst16" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 128 -16 48 200 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND lpm_and1:inst16\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"lpm_and1:inst16\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and1.vhd" "lpm_and_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and1.vhd" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_and1:inst16\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"lpm_and1:inst16\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and1.vhd" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_and1:inst16\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"lpm_and1:inst16\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info: Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and1.vhd" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri1.vhd 2 1 " "Warning: Using design file lpm_bustri1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri1-SYN " "Info: Found design unit 1: lpm_bustri1-SYN" {  } { { "lpm_bustri1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 lpm_bustri1:inst22 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"lpm_bustri1:inst22\"" {  } { { "Stack.bdf" "inst22" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 256 1320 1400 296 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri1:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri1:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.vhd" "lpm_bustri_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri1.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri1:inst22\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri1:inst22\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri1.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri1:inst22\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri1:inst22\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri1.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_and0.vhd 2 1 " "Warning: Using design file lpm_and0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and0-SYN " "Info: Found design unit 1: lpm_and0-SYN" {  } { { "lpm_and0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and0 " "Info: Found entity 1: lpm_and0" {  } { { "lpm_and0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_and0 lpm_and0:inst38 " "Info: Elaborating entity \"lpm_and0\" for hierarchy \"lpm_and0:inst38\"" {  } { { "Stack.bdf" "inst38" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 320 1280 1344 376 "inst38" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND lpm_and0:inst38\|LPM_AND:lpm_and_component " "Info: Elaborating entity \"LPM_AND\" for hierarchy \"lpm_and0:inst38\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "lpm_and_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and0.vhd" 70 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_and0:inst38\|LPM_AND:lpm_and_component " "Info: Elaborated megafunction instantiation \"lpm_and0:inst38\|LPM_AND:lpm_and_component\"" {  } { { "lpm_and0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and0.vhd" 70 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_and0:inst38\|LPM_AND:lpm_and_component " "Info: Instantiated megafunction \"lpm_and0:inst38\|LPM_AND:lpm_and_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_AND " "Info: Parameter \"LPM_TYPE\" = \"LPM_AND\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_and0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_and0.vhd" 70 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux1.vhd 2 1 " "Warning: Using design file lpm_mux1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_mux1.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst19 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst19\"" {  } { { "Stack.bdf" "inst19" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 208 800 952 336 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lpm_mux1:inst19\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "lpm_mux_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_mux1.vhd" 213 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst19\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_mux1.vhd" 213 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst19\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Info: Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Info: Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_mux1.vhd" 213 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_78e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_78e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_78e " "Info: Found entity 1: mux_78e" {  } { { "db/mux_78e.tdf" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/db/mux_78e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_78e lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\|mux_78e:auto_generated " "Info: Elaborating entity \"mux_78e\" for hierarchy \"lpm_mux1:inst19\|LPM_MUX:lpm_mux_component\|mux_78e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.vhd 2 1 " "Warning: Using design file lpm_dff0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff0-SYN " "Info: Found design unit 1: lpm_dff0-SYN" {  } { { "lpm_dff0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 lpm_dff0:inst3 " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"lpm_dff0:inst3\"" {  } { { "Stack.bdf" "inst3" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 304 392 536 400 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff lpm_dff0:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"lpm_dff0:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "lpm_ff_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff0.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"lpm_dff0:inst3\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff0.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_dff0:inst3\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"lpm_dff0:inst3\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info: Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info: Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_dff0.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri4.vhd 2 1 " "Warning: Using design file lpm_bustri4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_bustri4-SYN " "Info: Found design unit 1: lpm_bustri4-SYN" {  } { { "lpm_bustri4.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri4.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri4 " "Info: Found entity 1: lpm_bustri4" {  } { { "lpm_bustri4.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri4.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri4 lpm_bustri4:inst34 " "Info: Elaborating entity \"lpm_bustri4\" for hierarchy \"lpm_bustri4:inst34\"" {  } { { "Stack.bdf" "inst34" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 312 168 248 352 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri lpm_bustri4:inst34\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"lpm_bustri4:inst34\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri4.vhd" "lpm_bustri_component" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri4.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_bustri4:inst34\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"lpm_bustri4:inst34\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri4.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri4.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_bustri4:inst34\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"lpm_bustri4:inst34\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_BUSTRI " "Info: Parameter \"lpm_type\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Info: Parameter \"lpm_width\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri4.vhd" "" { Text "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/lpm_bustri4.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[15\]\" " "Warning: Converted tri-state node feeding \"lpm_dff0:inst3\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]\" " "Warning: Converted tri-state node feeding \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]\" " "Warning: Converted tri-state node feeding \"lpm_dff0:inst1\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" " "Warning: Converted tri-state node feeding \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[15\]\" " "Warning: Converted tri-state node feeding \"lpm_dff0:inst13\|lpm_ff:lpm_ff_component\|dffs\[15\]\" into a selector" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Info: Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Info: Implemented 21 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Info: Implemented 145 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 09:54:08 2016 " "Info: Processing ended: Tue Dec 20 09:54:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 09:54:09 2016 " "Info: Processing started: Tue Dec 20 09:54:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CCU -c CCU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CCU -c CCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CCU EP3C5F256C6 " "Info: Automatically selected device EP3C5F256C6 for design CCU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Info: Device EP3C16F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "9 " "Info: Fitter converted 9 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1828 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1830 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1832 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1834 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DEV_OE~ J16 " "Info: Pin ~ALTERA_DEV_OE~ is reserved at location J16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DEV_OE~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DEV_OE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1836 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DEV_CLRn~ J15 " "Info: Pin ~ALTERA_DEV_CLRn~ is reserved at location J15" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_DEV_CLRn~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DEV_CLRn~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1838 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_INIT_DONE~ G16 " "Info: Pin ~ALTERA_INIT_DONE~ is reserved at location G16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_INIT_DONE~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_INIT_DONE~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1840 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1842 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CLKUSR~ F15 " "Info: Pin ~ALTERA_CLKUSR~ is reserved at location F15" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ALTERA_CLKUSR~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_CLKUSR~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1844 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "Critical Warning: No exact pin location assignment(s) for 40 pins of 40 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "empty " "Info: Pin empty not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { empty } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 440 1336 1512 456 "empty" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1296 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[3\] " "Info: Pin COUNTER\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[3] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 616 16 192 632 "COUNTER\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1168 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[2\] " "Info: Pin COUNTER\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[2] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 616 16 192 632 "COUNTER\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1169 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[1\] " "Info: Pin COUNTER\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[1] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 616 16 192 632 "COUNTER\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1170 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "COUNTER\[0\] " "Info: Pin COUNTER\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { COUNTER[0] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 616 16 192 632 "COUNTER\[3..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { COUNTER[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1171 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[15\] " "Info: Pin DO\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[15] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1172 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[14\] " "Info: Pin DO\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[14] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1173 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[13\] " "Info: Pin DO\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[13] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1174 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[12\] " "Info: Pin DO\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[12] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1175 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[11\] " "Info: Pin DO\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[11] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1176 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[10\] " "Info: Pin DO\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[10] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1177 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[9\] " "Info: Pin DO\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[9] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[8\] " "Info: Pin DO\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[8] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1179 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[7\] " "Info: Pin DO\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[7] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1180 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[6\] " "Info: Pin DO\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[6] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1181 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[5\] " "Info: Pin DO\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[5] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1182 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[4\] " "Info: Pin DO\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[4] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1183 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[3\] " "Info: Pin DO\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[3] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1184 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[2\] " "Info: Pin DO\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[2] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1185 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[1\] " "Info: Pin DO\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[1] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1186 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DO\[0\] " "Info: Pin DO\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DO[0] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 272 1416 1592 288 "DO\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1187 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 56 -56 112 72 "clk" "" } { 440 -264 -232 456 "clk" "" } { 432 1072 1096 448 "clk" "" } { 328 1072 1096 344 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1298 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "push_pop " "Info: Pin push_pop not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { push_pop } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 88 -56 112 104 "push_pop" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { push_pop } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1297 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "exe " "Info: Pin exe not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { exe } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 72 -56 112 88 "exe" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { exe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1300 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[15\] " "Info: Pin DI\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[15] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1216 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[14\] " "Info: Pin DI\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[14] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1217 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[13\] " "Info: Pin DI\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[13] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1218 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[12\] " "Info: Pin DI\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[12] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1219 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[11\] " "Info: Pin DI\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[11] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1220 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[10\] " "Info: Pin DI\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[10] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1221 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[9\] " "Info: Pin DI\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[9] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1222 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[8\] " "Info: Pin DI\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[8] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1223 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[7\] " "Info: Pin DI\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[7] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[6\] " "Info: Pin DI\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[6] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[5\] " "Info: Pin DI\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[5] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[4\] " "Info: Pin DI\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[4] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[3\] " "Info: Pin DI\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[3] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[2\] " "Info: Pin DI\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[2] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[1\] " "Info: Pin DI\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[1] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[0\] " "Info: Pin DI\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DI[0] } } } { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 40 -56 112 56 "DI\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CCU.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "Info:    1.000          clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Stack.bdf" "" { Schematic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/Stack.bdf" { { 56 -56 112 72 "clk" "" } { 440 -264 -232 456 "clk" "" } { 432 1072 1096 448 "clk" "" } { 328 1072 1096 344 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/StudFiles/СиФО/КУРСОВОЙ/В РАБОТЕ/Ворошкевич/Курсовой СИФО В26 - Final/CU_ALU_RONs_Stack/" 0 { } { { 0 { 0 ""} 0 1806 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "39 unused 2.5V 18 21 0 " "Info: Number of I/O pins in group: 39 (unused VREF, 2.5V VCCIO, 18 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 13 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 23 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 13 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  13 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X10_Y24 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 09:54:12 2016 " "Info: Processing ended: Tue Dec 20 09:54:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 09:54:13 2016 " "Info: Processing started: Tue Dec 20 09:54:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CCU -c CCU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CCU -c CCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 20 09:54:13 2016 " "Info: Processing started: Tue Dec 20 09:54:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CCU -c CCU " "Info: Command: quartus_sta CCU -c CCU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CCU.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CCU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.202 " "Info: Worst-case setup slack is -1.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202       -92.847 clk  " "Info:    -1.202       -92.847 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.415 " "Info: Worst-case hold slack is 0.415" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415         0.000 clk  " "Info:     0.415         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -89.000 clk  " "Info:    -3.000       -89.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 09:54:14 2016 " "Info: Processing ended: Tue Dec 20 09:54:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.997 " "Info: Worst-case setup slack is -0.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.997       -76.444 clk  " "Info:    -0.997       -76.444 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.366 " "Info: Worst-case hold slack is 0.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366         0.000 clk  " "Info:     0.366         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -89.000 clk  " "Info:    -3.000       -89.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.216 " "Info: Worst-case setup slack is -0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216       -13.492 clk  " "Info:    -0.216       -13.492 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Info: Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217         0.000 clk  " "Info:     0.217         0.000 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -94.197 clk  " "Info:    -3.000       -94.197 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 20 09:54:15 2016 " "Info: Processing ended: Tue Dec 20 09:54:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 24 s " "Info: Quartus II Full Compilation was successful. 0 errors, 24 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
