#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 26 16:17:04 2016
# Process ID: 7084
# Current directory: C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2880 C:\Users\IIIT\Desktop\abhay aman shadab\001Group\decoder4by1\decoder4by1.xpr
# Log file: C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/vivado.log
# Journal file: C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decodertest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav'
"xvlog -m64 --relax -prj decodertest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sources_1/new/decoder2by4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2by4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodertest
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1040] module decodertest ignored due to previous errors [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decodertest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav'
"xvlog -m64 --relax -prj decodertest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sources_1/new/decoder2by4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2by4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodertest
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1040] module decodertest ignored due to previous errors [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decodertest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav'
"xvlog -m64 --relax -prj decodertest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sources_1/new/decoder2by4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2by4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodertest
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1040] module decodertest ignored due to previous errors [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decodertest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav'
"xvlog -m64 --relax -prj decodertest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sources_1/new/decoder2by4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2by4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodertest
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1040] module decodertest ignored due to previous errors [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.srcs/sim_1/new/decodertest.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
create_project project_4 {C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4} -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new
file mkdir {C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new}
close [ open {C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new/decoder.v} w ]
add_files {{C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new/decoder.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new
file mkdir {C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new}
close [ open {C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v} w ]
add_files -fileset sim_1 {{C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v}}
update_compile_order -fileset sim_1
open_project {C:/Users/IIIT/Desktop/abhay aman shadab/001Group/decoder4by1/decoder4by1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
update_compile_order -fileset sources_1
current_project project_4
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decodertest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj decodertest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2by4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodertest
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1040] module decodertest ignored due to previous errors [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decodertest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj decodertest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2by4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodertest
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1040] module decodertest ignored due to previous errors [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
current_project decoder4by1
close_project
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'decodertest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav'
"xvlog -m64 --relax -prj decodertest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder2by4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decodertest
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Y is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:36]
ERROR: [VRFC 10-1040] module decodertest ignored due to previous errors [C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.srcs/sim_1/new/decodertest.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/IIIT/Desktop/abhay aman shadab/001Group/project_4/project_4.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 16:23:09 2016...
