
EDIII_Control_Acceso.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014b90  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00017f24  08014d30  08014d30  00015d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802cc54  0802cc54  0002e6d4  2**0
                  CONTENTS
  4 .ARM          00000008  0802cc54  0802cc54  0002dc54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802cc5c  0802cc5c  0002e6d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802cc5c  0802cc5c  0002dc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0802cc60  0802cc60  0002dc60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006d4  20000000  0802cc64  0002e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001313c  200006d8  0802d338  0002e6d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000a04  20013814  0802d338  0002e814  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002e6d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ab54  00000000  00000000  0002e704  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000079d5  00000000  00000000  00059258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002670  00000000  00000000  00060c30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001c12  00000000  00000000  000632a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000246a7  00000000  00000000  00064eb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003e687  00000000  00000000  00089559  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b3476  00000000  00000000  000c7be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b3  00000000  00000000  0017b056  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a4b4  00000000  00000000  0017b10c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  001855c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00004c56  00000000  00000000  0018561d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001b0  00000000  00000000  0018a273  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200006d8 	.word	0x200006d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08014d18 	.word	0x08014d18

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200006dc 	.word	0x200006dc
 80001dc:	08014d18 	.word	0x08014d18

080001e0 <arm_bitreversal_32>:
 80001e0:	1c4b      	adds	r3, r1, #1
 80001e2:	2b01      	cmp	r3, #1
 80001e4:	bf98      	it	ls
 80001e6:	4770      	bxls	lr
 80001e8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001ec:	1c91      	adds	r1, r2, #2
 80001ee:	089b      	lsrs	r3, r3, #2

080001f0 <arm_bitreversal_32_0>:
 80001f0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001f4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001f8:	880a      	ldrh	r2, [r1, #0]
 80001fa:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001fe:	4480      	add	r8, r0
 8000200:	4481      	add	r9, r0
 8000202:	4402      	add	r2, r0
 8000204:	4484      	add	ip, r0
 8000206:	f8d9 7000 	ldr.w	r7, [r9]
 800020a:	f8d8 6000 	ldr.w	r6, [r8]
 800020e:	6815      	ldr	r5, [r2, #0]
 8000210:	f8dc 4000 	ldr.w	r4, [ip]
 8000214:	f8c9 6000 	str.w	r6, [r9]
 8000218:	f8c8 7000 	str.w	r7, [r8]
 800021c:	f8cc 5000 	str.w	r5, [ip]
 8000220:	6014      	str	r4, [r2, #0]
 8000222:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000226:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800022a:	6855      	ldr	r5, [r2, #4]
 800022c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000230:	f8c9 6004 	str.w	r6, [r9, #4]
 8000234:	f8c8 7004 	str.w	r7, [r8, #4]
 8000238:	f8cc 5004 	str.w	r5, [ip, #4]
 800023c:	6054      	str	r4, [r2, #4]
 800023e:	3108      	adds	r1, #8
 8000240:	3b01      	subs	r3, #1
 8000242:	d1d5      	bne.n	80001f0 <arm_bitreversal_32_0>
 8000244:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000248:	4770      	bx	lr

0800024a <arm_bitreversal_16>:
 800024a:	1c4b      	adds	r3, r1, #1
 800024c:	2b01      	cmp	r3, #1
 800024e:	bf98      	it	ls
 8000250:	4770      	bxls	lr
 8000252:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000256:	1c91      	adds	r1, r2, #2
 8000258:	089b      	lsrs	r3, r3, #2

0800025a <arm_bitreversal_16_0>:
 800025a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800025e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000262:	880a      	ldrh	r2, [r1, #0]
 8000264:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000268:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800026c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000270:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000274:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000278:	f8d9 7000 	ldr.w	r7, [r9]
 800027c:	f8d8 6000 	ldr.w	r6, [r8]
 8000280:	6815      	ldr	r5, [r2, #0]
 8000282:	f8dc 4000 	ldr.w	r4, [ip]
 8000286:	f8c9 6000 	str.w	r6, [r9]
 800028a:	f8c8 7000 	str.w	r7, [r8]
 800028e:	f8cc 5000 	str.w	r5, [ip]
 8000292:	6014      	str	r4, [r2, #0]
 8000294:	3108      	adds	r1, #8
 8000296:	3b01      	subs	r3, #1
 8000298:	d1df      	bne.n	800025a <arm_bitreversal_16_0>
 800029a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800029e:	4770      	bx	lr

080002a0 <strcmp>:
 80002a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a8:	2a01      	cmp	r2, #1
 80002aa:	bf28      	it	cs
 80002ac:	429a      	cmpcs	r2, r3
 80002ae:	d0f7      	beq.n	80002a0 <strcmp>
 80002b0:	1ad0      	subs	r0, r2, r3
 80002b2:	4770      	bx	lr

080002b4 <strlen>:
 80002b4:	4603      	mov	r3, r0
 80002b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002ba:	2a00      	cmp	r2, #0
 80002bc:	d1fb      	bne.n	80002b6 <strlen+0x2>
 80002be:	1a18      	subs	r0, r3, r0
 80002c0:	3801      	subs	r0, #1
 80002c2:	4770      	bx	lr
	...

080002d0 <memchr>:
 80002d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002d4:	2a10      	cmp	r2, #16
 80002d6:	db2b      	blt.n	8000330 <memchr+0x60>
 80002d8:	f010 0f07 	tst.w	r0, #7
 80002dc:	d008      	beq.n	80002f0 <memchr+0x20>
 80002de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002e2:	3a01      	subs	r2, #1
 80002e4:	428b      	cmp	r3, r1
 80002e6:	d02d      	beq.n	8000344 <memchr+0x74>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	b342      	cbz	r2, 8000340 <memchr+0x70>
 80002ee:	d1f6      	bne.n	80002de <memchr+0xe>
 80002f0:	b4f0      	push	{r4, r5, r6, r7}
 80002f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002fa:	f022 0407 	bic.w	r4, r2, #7
 80002fe:	f07f 0700 	mvns.w	r7, #0
 8000302:	2300      	movs	r3, #0
 8000304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000308:	3c08      	subs	r4, #8
 800030a:	ea85 0501 	eor.w	r5, r5, r1
 800030e:	ea86 0601 	eor.w	r6, r6, r1
 8000312:	fa85 f547 	uadd8	r5, r5, r7
 8000316:	faa3 f587 	sel	r5, r3, r7
 800031a:	fa86 f647 	uadd8	r6, r6, r7
 800031e:	faa5 f687 	sel	r6, r5, r7
 8000322:	b98e      	cbnz	r6, 8000348 <memchr+0x78>
 8000324:	d1ee      	bne.n	8000304 <memchr+0x34>
 8000326:	bcf0      	pop	{r4, r5, r6, r7}
 8000328:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800032c:	f002 0207 	and.w	r2, r2, #7
 8000330:	b132      	cbz	r2, 8000340 <memchr+0x70>
 8000332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000336:	3a01      	subs	r2, #1
 8000338:	ea83 0301 	eor.w	r3, r3, r1
 800033c:	b113      	cbz	r3, 8000344 <memchr+0x74>
 800033e:	d1f8      	bne.n	8000332 <memchr+0x62>
 8000340:	2000      	movs	r0, #0
 8000342:	4770      	bx	lr
 8000344:	3801      	subs	r0, #1
 8000346:	4770      	bx	lr
 8000348:	2d00      	cmp	r5, #0
 800034a:	bf06      	itte	eq
 800034c:	4635      	moveq	r5, r6
 800034e:	3803      	subeq	r0, #3
 8000350:	3807      	subne	r0, #7
 8000352:	f015 0f01 	tst.w	r5, #1
 8000356:	d107      	bne.n	8000368 <memchr+0x98>
 8000358:	3001      	adds	r0, #1
 800035a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800035e:	bf02      	ittt	eq
 8000360:	3001      	addeq	r0, #1
 8000362:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000366:	3001      	addeq	r0, #1
 8000368:	bcf0      	pop	{r4, r5, r6, r7}
 800036a:	3801      	subs	r0, #1
 800036c:	4770      	bx	lr
 800036e:	bf00      	nop

08000370 <__aeabi_drsub>:
 8000370:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000374:	e002      	b.n	800037c <__adddf3>
 8000376:	bf00      	nop

08000378 <__aeabi_dsub>:
 8000378:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800037c <__adddf3>:
 800037c:	b530      	push	{r4, r5, lr}
 800037e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000382:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000386:	ea94 0f05 	teq	r4, r5
 800038a:	bf08      	it	eq
 800038c:	ea90 0f02 	teqeq	r0, r2
 8000390:	bf1f      	itttt	ne
 8000392:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000396:	ea55 0c02 	orrsne.w	ip, r5, r2
 800039a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800039e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003a2:	f000 80e2 	beq.w	800056a <__adddf3+0x1ee>
 80003a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ae:	bfb8      	it	lt
 80003b0:	426d      	neglt	r5, r5
 80003b2:	dd0c      	ble.n	80003ce <__adddf3+0x52>
 80003b4:	442c      	add	r4, r5
 80003b6:	ea80 0202 	eor.w	r2, r0, r2
 80003ba:	ea81 0303 	eor.w	r3, r1, r3
 80003be:	ea82 0000 	eor.w	r0, r2, r0
 80003c2:	ea83 0101 	eor.w	r1, r3, r1
 80003c6:	ea80 0202 	eor.w	r2, r0, r2
 80003ca:	ea81 0303 	eor.w	r3, r1, r3
 80003ce:	2d36      	cmp	r5, #54	@ 0x36
 80003d0:	bf88      	it	hi
 80003d2:	bd30      	pophi	{r4, r5, pc}
 80003d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80003d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80003e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003e4:	d002      	beq.n	80003ec <__adddf3+0x70>
 80003e6:	4240      	negs	r0, r0
 80003e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80003f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003f8:	d002      	beq.n	8000400 <__adddf3+0x84>
 80003fa:	4252      	negs	r2, r2
 80003fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000400:	ea94 0f05 	teq	r4, r5
 8000404:	f000 80a7 	beq.w	8000556 <__adddf3+0x1da>
 8000408:	f1a4 0401 	sub.w	r4, r4, #1
 800040c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000410:	db0d      	blt.n	800042e <__adddf3+0xb2>
 8000412:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000416:	fa22 f205 	lsr.w	r2, r2, r5
 800041a:	1880      	adds	r0, r0, r2
 800041c:	f141 0100 	adc.w	r1, r1, #0
 8000420:	fa03 f20e 	lsl.w	r2, r3, lr
 8000424:	1880      	adds	r0, r0, r2
 8000426:	fa43 f305 	asr.w	r3, r3, r5
 800042a:	4159      	adcs	r1, r3
 800042c:	e00e      	b.n	800044c <__adddf3+0xd0>
 800042e:	f1a5 0520 	sub.w	r5, r5, #32
 8000432:	f10e 0e20 	add.w	lr, lr, #32
 8000436:	2a01      	cmp	r2, #1
 8000438:	fa03 fc0e 	lsl.w	ip, r3, lr
 800043c:	bf28      	it	cs
 800043e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000442:	fa43 f305 	asr.w	r3, r3, r5
 8000446:	18c0      	adds	r0, r0, r3
 8000448:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000450:	d507      	bpl.n	8000462 <__adddf3+0xe6>
 8000452:	f04f 0e00 	mov.w	lr, #0
 8000456:	f1dc 0c00 	rsbs	ip, ip, #0
 800045a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800045e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000462:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000466:	d31b      	bcc.n	80004a0 <__adddf3+0x124>
 8000468:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800046c:	d30c      	bcc.n	8000488 <__adddf3+0x10c>
 800046e:	0849      	lsrs	r1, r1, #1
 8000470:	ea5f 0030 	movs.w	r0, r0, rrx
 8000474:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000478:	f104 0401 	add.w	r4, r4, #1
 800047c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000480:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000484:	f080 809a 	bcs.w	80005bc <__adddf3+0x240>
 8000488:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800048c:	bf08      	it	eq
 800048e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000492:	f150 0000 	adcs.w	r0, r0, #0
 8000496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800049a:	ea41 0105 	orr.w	r1, r1, r5
 800049e:	bd30      	pop	{r4, r5, pc}
 80004a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004a4:	4140      	adcs	r0, r0
 80004a6:	eb41 0101 	adc.w	r1, r1, r1
 80004aa:	3c01      	subs	r4, #1
 80004ac:	bf28      	it	cs
 80004ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004b2:	d2e9      	bcs.n	8000488 <__adddf3+0x10c>
 80004b4:	f091 0f00 	teq	r1, #0
 80004b8:	bf04      	itt	eq
 80004ba:	4601      	moveq	r1, r0
 80004bc:	2000      	moveq	r0, #0
 80004be:	fab1 f381 	clz	r3, r1
 80004c2:	bf08      	it	eq
 80004c4:	3320      	addeq	r3, #32
 80004c6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ca:	f1b3 0220 	subs.w	r2, r3, #32
 80004ce:	da0c      	bge.n	80004ea <__adddf3+0x16e>
 80004d0:	320c      	adds	r2, #12
 80004d2:	dd08      	ble.n	80004e6 <__adddf3+0x16a>
 80004d4:	f102 0c14 	add.w	ip, r2, #20
 80004d8:	f1c2 020c 	rsb	r2, r2, #12
 80004dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80004e0:	fa21 f102 	lsr.w	r1, r1, r2
 80004e4:	e00c      	b.n	8000500 <__adddf3+0x184>
 80004e6:	f102 0214 	add.w	r2, r2, #20
 80004ea:	bfd8      	it	le
 80004ec:	f1c2 0c20 	rsble	ip, r2, #32
 80004f0:	fa01 f102 	lsl.w	r1, r1, r2
 80004f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004f8:	bfdc      	itt	le
 80004fa:	ea41 010c 	orrle.w	r1, r1, ip
 80004fe:	4090      	lslle	r0, r2
 8000500:	1ae4      	subs	r4, r4, r3
 8000502:	bfa2      	ittt	ge
 8000504:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000508:	4329      	orrge	r1, r5
 800050a:	bd30      	popge	{r4, r5, pc}
 800050c:	ea6f 0404 	mvn.w	r4, r4
 8000510:	3c1f      	subs	r4, #31
 8000512:	da1c      	bge.n	800054e <__adddf3+0x1d2>
 8000514:	340c      	adds	r4, #12
 8000516:	dc0e      	bgt.n	8000536 <__adddf3+0x1ba>
 8000518:	f104 0414 	add.w	r4, r4, #20
 800051c:	f1c4 0220 	rsb	r2, r4, #32
 8000520:	fa20 f004 	lsr.w	r0, r0, r4
 8000524:	fa01 f302 	lsl.w	r3, r1, r2
 8000528:	ea40 0003 	orr.w	r0, r0, r3
 800052c:	fa21 f304 	lsr.w	r3, r1, r4
 8000530:	ea45 0103 	orr.w	r1, r5, r3
 8000534:	bd30      	pop	{r4, r5, pc}
 8000536:	f1c4 040c 	rsb	r4, r4, #12
 800053a:	f1c4 0220 	rsb	r2, r4, #32
 800053e:	fa20 f002 	lsr.w	r0, r0, r2
 8000542:	fa01 f304 	lsl.w	r3, r1, r4
 8000546:	ea40 0003 	orr.w	r0, r0, r3
 800054a:	4629      	mov	r1, r5
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	fa21 f004 	lsr.w	r0, r1, r4
 8000552:	4629      	mov	r1, r5
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f094 0f00 	teq	r4, #0
 800055a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800055e:	bf06      	itte	eq
 8000560:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000564:	3401      	addeq	r4, #1
 8000566:	3d01      	subne	r5, #1
 8000568:	e74e      	b.n	8000408 <__adddf3+0x8c>
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf18      	it	ne
 8000570:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000574:	d029      	beq.n	80005ca <__adddf3+0x24e>
 8000576:	ea94 0f05 	teq	r4, r5
 800057a:	bf08      	it	eq
 800057c:	ea90 0f02 	teqeq	r0, r2
 8000580:	d005      	beq.n	800058e <__adddf3+0x212>
 8000582:	ea54 0c00 	orrs.w	ip, r4, r0
 8000586:	bf04      	itt	eq
 8000588:	4619      	moveq	r1, r3
 800058a:	4610      	moveq	r0, r2
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	ea91 0f03 	teq	r1, r3
 8000592:	bf1e      	ittt	ne
 8000594:	2100      	movne	r1, #0
 8000596:	2000      	movne	r0, #0
 8000598:	bd30      	popne	{r4, r5, pc}
 800059a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800059e:	d105      	bne.n	80005ac <__adddf3+0x230>
 80005a0:	0040      	lsls	r0, r0, #1
 80005a2:	4149      	adcs	r1, r1
 80005a4:	bf28      	it	cs
 80005a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005aa:	bd30      	pop	{r4, r5, pc}
 80005ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005b0:	bf3c      	itt	cc
 80005b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005b6:	bd30      	popcc	{r4, r5, pc}
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80005c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80005c4:	f04f 0000 	mov.w	r0, #0
 80005c8:	bd30      	pop	{r4, r5, pc}
 80005ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ce:	bf1a      	itte	ne
 80005d0:	4619      	movne	r1, r3
 80005d2:	4610      	movne	r0, r2
 80005d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005d8:	bf1c      	itt	ne
 80005da:	460b      	movne	r3, r1
 80005dc:	4602      	movne	r2, r0
 80005de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005e2:	bf06      	itte	eq
 80005e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005e8:	ea91 0f03 	teqeq	r1, r3
 80005ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80005f0:	bd30      	pop	{r4, r5, pc}
 80005f2:	bf00      	nop

080005f4 <__aeabi_ui2d>:
 80005f4:	f090 0f00 	teq	r0, #0
 80005f8:	bf04      	itt	eq
 80005fa:	2100      	moveq	r1, #0
 80005fc:	4770      	bxeq	lr
 80005fe:	b530      	push	{r4, r5, lr}
 8000600:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000604:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000608:	f04f 0500 	mov.w	r5, #0
 800060c:	f04f 0100 	mov.w	r1, #0
 8000610:	e750      	b.n	80004b4 <__adddf3+0x138>
 8000612:	bf00      	nop

08000614 <__aeabi_i2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000628:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800062c:	bf48      	it	mi
 800062e:	4240      	negmi	r0, r0
 8000630:	f04f 0100 	mov.w	r1, #0
 8000634:	e73e      	b.n	80004b4 <__adddf3+0x138>
 8000636:	bf00      	nop

08000638 <__aeabi_f2d>:
 8000638:	0042      	lsls	r2, r0, #1
 800063a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800063e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000642:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000646:	bf1f      	itttt	ne
 8000648:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800064c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000650:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000654:	4770      	bxne	lr
 8000656:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800065a:	bf08      	it	eq
 800065c:	4770      	bxeq	lr
 800065e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000662:	bf04      	itt	eq
 8000664:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000668:	4770      	bxeq	lr
 800066a:	b530      	push	{r4, r5, lr}
 800066c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000670:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000674:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000678:	e71c      	b.n	80004b4 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_ul2d>:
 800067c:	ea50 0201 	orrs.w	r2, r0, r1
 8000680:	bf08      	it	eq
 8000682:	4770      	bxeq	lr
 8000684:	b530      	push	{r4, r5, lr}
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	e00a      	b.n	80006a2 <__aeabi_l2d+0x16>

0800068c <__aeabi_l2d>:
 800068c:	ea50 0201 	orrs.w	r2, r0, r1
 8000690:	bf08      	it	eq
 8000692:	4770      	bxeq	lr
 8000694:	b530      	push	{r4, r5, lr}
 8000696:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800069a:	d502      	bpl.n	80006a2 <__aeabi_l2d+0x16>
 800069c:	4240      	negs	r0, r0
 800069e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ae:	f43f aed8 	beq.w	8000462 <__adddf3+0xe6>
 80006b2:	f04f 0203 	mov.w	r2, #3
 80006b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006ba:	bf18      	it	ne
 80006bc:	3203      	addne	r2, #3
 80006be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006c2:	bf18      	it	ne
 80006c4:	3203      	addne	r2, #3
 80006c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ca:	f1c2 0320 	rsb	r3, r2, #32
 80006ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80006d2:	fa20 f002 	lsr.w	r0, r0, r2
 80006d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006da:	ea40 000e 	orr.w	r0, r0, lr
 80006de:	fa21 f102 	lsr.w	r1, r1, r2
 80006e2:	4414      	add	r4, r2
 80006e4:	e6bd      	b.n	8000462 <__adddf3+0xe6>
 80006e6:	bf00      	nop

080006e8 <__aeabi_dmul>:
 80006e8:	b570      	push	{r4, r5, r6, lr}
 80006ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80006ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80006f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006f6:	bf1d      	ittte	ne
 80006f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006fc:	ea94 0f0c 	teqne	r4, ip
 8000700:	ea95 0f0c 	teqne	r5, ip
 8000704:	f000 f8de 	bleq	80008c4 <__aeabi_dmul+0x1dc>
 8000708:	442c      	add	r4, r5
 800070a:	ea81 0603 	eor.w	r6, r1, r3
 800070e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000712:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000716:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800071a:	bf18      	it	ne
 800071c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000720:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000724:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000728:	d038      	beq.n	800079c <__aeabi_dmul+0xb4>
 800072a:	fba0 ce02 	umull	ip, lr, r0, r2
 800072e:	f04f 0500 	mov.w	r5, #0
 8000732:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000736:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800073a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800073e:	f04f 0600 	mov.w	r6, #0
 8000742:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000746:	f09c 0f00 	teq	ip, #0
 800074a:	bf18      	it	ne
 800074c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000750:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000754:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000758:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800075c:	d204      	bcs.n	8000768 <__aeabi_dmul+0x80>
 800075e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000762:	416d      	adcs	r5, r5
 8000764:	eb46 0606 	adc.w	r6, r6, r6
 8000768:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800076c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000770:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000774:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000778:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800077c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000780:	bf88      	it	hi
 8000782:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000786:	d81e      	bhi.n	80007c6 <__aeabi_dmul+0xde>
 8000788:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800078c:	bf08      	it	eq
 800078e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000792:	f150 0000 	adcs.w	r0, r0, #0
 8000796:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80007a0:	ea46 0101 	orr.w	r1, r6, r1
 80007a4:	ea40 0002 	orr.w	r0, r0, r2
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007b0:	bfc2      	ittt	gt
 80007b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007ba:	bd70      	popgt	{r4, r5, r6, pc}
 80007bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80007c0:	f04f 0e00 	mov.w	lr, #0
 80007c4:	3c01      	subs	r4, #1
 80007c6:	f300 80ab 	bgt.w	8000920 <__aeabi_dmul+0x238>
 80007ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80007ce:	bfde      	ittt	le
 80007d0:	2000      	movle	r0, #0
 80007d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80007d6:	bd70      	pople	{r4, r5, r6, pc}
 80007d8:	f1c4 0400 	rsb	r4, r4, #0
 80007dc:	3c20      	subs	r4, #32
 80007de:	da35      	bge.n	800084c <__aeabi_dmul+0x164>
 80007e0:	340c      	adds	r4, #12
 80007e2:	dc1b      	bgt.n	800081c <__aeabi_dmul+0x134>
 80007e4:	f104 0414 	add.w	r4, r4, #20
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f305 	lsl.w	r3, r0, r5
 80007f0:	fa20 f004 	lsr.w	r0, r0, r4
 80007f4:	fa01 f205 	lsl.w	r2, r1, r5
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000800:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000808:	fa21 f604 	lsr.w	r6, r1, r4
 800080c:	eb42 0106 	adc.w	r1, r2, r6
 8000810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000814:	bf08      	it	eq
 8000816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800081a:	bd70      	pop	{r4, r5, r6, pc}
 800081c:	f1c4 040c 	rsb	r4, r4, #12
 8000820:	f1c4 0520 	rsb	r5, r4, #32
 8000824:	fa00 f304 	lsl.w	r3, r0, r4
 8000828:	fa20 f005 	lsr.w	r0, r0, r5
 800082c:	fa01 f204 	lsl.w	r2, r1, r4
 8000830:	ea40 0002 	orr.w	r0, r0, r2
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800083c:	f141 0100 	adc.w	r1, r1, #0
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f1c4 0520 	rsb	r5, r4, #32
 8000850:	fa00 f205 	lsl.w	r2, r0, r5
 8000854:	ea4e 0e02 	orr.w	lr, lr, r2
 8000858:	fa20 f304 	lsr.w	r3, r0, r4
 800085c:	fa01 f205 	lsl.w	r2, r1, r5
 8000860:	ea43 0302 	orr.w	r3, r3, r2
 8000864:	fa21 f004 	lsr.w	r0, r1, r4
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800086c:	fa21 f204 	lsr.w	r2, r1, r4
 8000870:	ea20 0002 	bic.w	r0, r0, r2
 8000874:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800087c:	bf08      	it	eq
 800087e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f094 0f00 	teq	r4, #0
 8000888:	d10f      	bne.n	80008aa <__aeabi_dmul+0x1c2>
 800088a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800088e:	0040      	lsls	r0, r0, #1
 8000890:	eb41 0101 	adc.w	r1, r1, r1
 8000894:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000898:	bf08      	it	eq
 800089a:	3c01      	subeq	r4, #1
 800089c:	d0f7      	beq.n	800088e <__aeabi_dmul+0x1a6>
 800089e:	ea41 0106 	orr.w	r1, r1, r6
 80008a2:	f095 0f00 	teq	r5, #0
 80008a6:	bf18      	it	ne
 80008a8:	4770      	bxne	lr
 80008aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80008ae:	0052      	lsls	r2, r2, #1
 80008b0:	eb43 0303 	adc.w	r3, r3, r3
 80008b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80008b8:	bf08      	it	eq
 80008ba:	3d01      	subeq	r5, #1
 80008bc:	d0f7      	beq.n	80008ae <__aeabi_dmul+0x1c6>
 80008be:	ea43 0306 	orr.w	r3, r3, r6
 80008c2:	4770      	bx	lr
 80008c4:	ea94 0f0c 	teq	r4, ip
 80008c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008cc:	bf18      	it	ne
 80008ce:	ea95 0f0c 	teqne	r5, ip
 80008d2:	d00c      	beq.n	80008ee <__aeabi_dmul+0x206>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	d1d1      	bne.n	8000884 <__aeabi_dmul+0x19c>
 80008e0:	ea81 0103 	eor.w	r1, r1, r3
 80008e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008e8:	f04f 0000 	mov.w	r0, #0
 80008ec:	bd70      	pop	{r4, r5, r6, pc}
 80008ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f2:	bf06      	itte	eq
 80008f4:	4610      	moveq	r0, r2
 80008f6:	4619      	moveq	r1, r3
 80008f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fc:	d019      	beq.n	8000932 <__aeabi_dmul+0x24a>
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	d102      	bne.n	800090a <__aeabi_dmul+0x222>
 8000904:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000908:	d113      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800090a:	ea95 0f0c 	teq	r5, ip
 800090e:	d105      	bne.n	800091c <__aeabi_dmul+0x234>
 8000910:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000914:	bf1c      	itt	ne
 8000916:	4610      	movne	r0, r2
 8000918:	4619      	movne	r1, r3
 800091a:	d10a      	bne.n	8000932 <__aeabi_dmul+0x24a>
 800091c:	ea81 0103 	eor.w	r1, r1, r3
 8000920:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000924:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000928:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	bd70      	pop	{r4, r5, r6, pc}
 8000932:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000936:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800093a:	bd70      	pop	{r4, r5, r6, pc}

0800093c <__aeabi_ddiv>:
 800093c:	b570      	push	{r4, r5, r6, lr}
 800093e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000942:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000946:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800094a:	bf1d      	ittte	ne
 800094c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000950:	ea94 0f0c 	teqne	r4, ip
 8000954:	ea95 0f0c 	teqne	r5, ip
 8000958:	f000 f8a7 	bleq	8000aaa <__aeabi_ddiv+0x16e>
 800095c:	eba4 0405 	sub.w	r4, r4, r5
 8000960:	ea81 0e03 	eor.w	lr, r1, r3
 8000964:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000968:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800096c:	f000 8088 	beq.w	8000a80 <__aeabi_ddiv+0x144>
 8000970:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000974:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000978:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800097c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000980:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000984:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000988:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800098c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000990:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000994:	429d      	cmp	r5, r3
 8000996:	bf08      	it	eq
 8000998:	4296      	cmpeq	r6, r2
 800099a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800099e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80009a2:	d202      	bcs.n	80009aa <__aeabi_ddiv+0x6e>
 80009a4:	085b      	lsrs	r3, r3, #1
 80009a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009aa:	1ab6      	subs	r6, r6, r2
 80009ac:	eb65 0503 	sbc.w	r5, r5, r3
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80009ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80009be:	ebb6 0e02 	subs.w	lr, r6, r2
 80009c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009c6:	bf22      	ittt	cs
 80009c8:	1ab6      	subcs	r6, r6, r2
 80009ca:	4675      	movcs	r5, lr
 80009cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80009d0:	085b      	lsrs	r3, r3, #1
 80009d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009de:	bf22      	ittt	cs
 80009e0:	1ab6      	subcs	r6, r6, r2
 80009e2:	4675      	movcs	r5, lr
 80009e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009e8:	085b      	lsrs	r3, r3, #1
 80009ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80009f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009f6:	bf22      	ittt	cs
 80009f8:	1ab6      	subcs	r6, r6, r2
 80009fa:	4675      	movcs	r5, lr
 80009fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a00:	085b      	lsrs	r3, r3, #1
 8000a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0e:	bf22      	ittt	cs
 8000a10:	1ab6      	subcs	r6, r6, r2
 8000a12:	4675      	movcs	r5, lr
 8000a14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a18:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a1c:	d018      	beq.n	8000a50 <__aeabi_ddiv+0x114>
 8000a1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a26:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a3a:	d1c0      	bne.n	80009be <__aeabi_ddiv+0x82>
 8000a3c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a40:	d10b      	bne.n	8000a5a <__aeabi_ddiv+0x11e>
 8000a42:	ea41 0100 	orr.w	r1, r1, r0
 8000a46:	f04f 0000 	mov.w	r0, #0
 8000a4a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000a4e:	e7b6      	b.n	80009be <__aeabi_ddiv+0x82>
 8000a50:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000a54:	bf04      	itt	eq
 8000a56:	4301      	orreq	r1, r0
 8000a58:	2000      	moveq	r0, #0
 8000a5a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000a5e:	bf88      	it	hi
 8000a60:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000a64:	f63f aeaf 	bhi.w	80007c6 <__aeabi_dmul+0xde>
 8000a68:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a6c:	bf04      	itt	eq
 8000a6e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a76:	f150 0000 	adcs.w	r0, r0, #0
 8000a7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a7e:	bd70      	pop	{r4, r5, r6, pc}
 8000a80:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a8c:	bfc2      	ittt	gt
 8000a8e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a96:	bd70      	popgt	{r4, r5, r6, pc}
 8000a98:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a9c:	f04f 0e00 	mov.w	lr, #0
 8000aa0:	3c01      	subs	r4, #1
 8000aa2:	e690      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aa4:	ea45 0e06 	orr.w	lr, r5, r6
 8000aa8:	e68d      	b.n	80007c6 <__aeabi_dmul+0xde>
 8000aaa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aae:	ea94 0f0c 	teq	r4, ip
 8000ab2:	bf08      	it	eq
 8000ab4:	ea95 0f0c 	teqeq	r5, ip
 8000ab8:	f43f af3b 	beq.w	8000932 <__aeabi_dmul+0x24a>
 8000abc:	ea94 0f0c 	teq	r4, ip
 8000ac0:	d10a      	bne.n	8000ad8 <__aeabi_ddiv+0x19c>
 8000ac2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ac6:	f47f af34 	bne.w	8000932 <__aeabi_dmul+0x24a>
 8000aca:	ea95 0f0c 	teq	r5, ip
 8000ace:	f47f af25 	bne.w	800091c <__aeabi_dmul+0x234>
 8000ad2:	4610      	mov	r0, r2
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	e72c      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000ad8:	ea95 0f0c 	teq	r5, ip
 8000adc:	d106      	bne.n	8000aec <__aeabi_ddiv+0x1b0>
 8000ade:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000ae2:	f43f aefd 	beq.w	80008e0 <__aeabi_dmul+0x1f8>
 8000ae6:	4610      	mov	r0, r2
 8000ae8:	4619      	mov	r1, r3
 8000aea:	e722      	b.n	8000932 <__aeabi_dmul+0x24a>
 8000aec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000af0:	bf18      	it	ne
 8000af2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000af6:	f47f aec5 	bne.w	8000884 <__aeabi_dmul+0x19c>
 8000afa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000afe:	f47f af0d 	bne.w	800091c <__aeabi_dmul+0x234>
 8000b02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b06:	f47f aeeb 	bne.w	80008e0 <__aeabi_dmul+0x1f8>
 8000b0a:	e712      	b.n	8000932 <__aeabi_dmul+0x24a>

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b96a 	b.w	8000e98 <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	460c      	mov	r4, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14e      	bne.n	8000c86 <__udivmoddi4+0xaa>
 8000be8:	4694      	mov	ip, r2
 8000bea:	458c      	cmp	ip, r1
 8000bec:	4686      	mov	lr, r0
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	d962      	bls.n	8000cba <__udivmoddi4+0xde>
 8000bf4:	b14a      	cbz	r2, 8000c0a <__udivmoddi4+0x2e>
 8000bf6:	f1c2 0320 	rsb	r3, r2, #32
 8000bfa:	4091      	lsls	r1, r2
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c04:	4319      	orrs	r1, r3
 8000c06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0e:	fa1f f68c 	uxth.w	r6, ip
 8000c12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c22:	fb04 f106 	mul.w	r1, r4, r6
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x64>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c32:	f080 8112 	bcs.w	8000e5a <__udivmoddi4+0x27e>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 810f 	bls.w	8000e5a <__udivmoddi4+0x27e>
 8000c3c:	3c02      	subs	r4, #2
 8000c3e:	4463      	add	r3, ip
 8000c40:	1a59      	subs	r1, r3, r1
 8000c42:	fa1f f38e 	uxth.w	r3, lr
 8000c46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c52:	fb00 f606 	mul.w	r6, r0, r6
 8000c56:	429e      	cmp	r6, r3
 8000c58:	d90a      	bls.n	8000c70 <__udivmoddi4+0x94>
 8000c5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c62:	f080 80fc 	bcs.w	8000e5e <__udivmoddi4+0x282>
 8000c66:	429e      	cmp	r6, r3
 8000c68:	f240 80f9 	bls.w	8000e5e <__udivmoddi4+0x282>
 8000c6c:	4463      	add	r3, ip
 8000c6e:	3802      	subs	r0, #2
 8000c70:	1b9b      	subs	r3, r3, r6
 8000c72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa6>
 8000c7a:	40d3      	lsrs	r3, r2
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xba>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb4>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d146      	bne.n	8000d2c <__udivmoddi4+0x150>
 8000c9e:	42a3      	cmp	r3, r4
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xcc>
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	f0c0 80f0 	bcc.w	8000e88 <__udivmoddi4+0x2ac>
 8000ca8:	1a86      	subs	r6, r0, r2
 8000caa:	eb64 0303 	sbc.w	r3, r4, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d0e6      	beq.n	8000c82 <__udivmoddi4+0xa6>
 8000cb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb8:	e7e3      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000cba:	2a00      	cmp	r2, #0
 8000cbc:	f040 8090 	bne.w	8000de0 <__udivmoddi4+0x204>
 8000cc0:	eba1 040c 	sub.w	r4, r1, ip
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	fa1f f78c 	uxth.w	r7, ip
 8000ccc:	2101      	movs	r1, #1
 8000cce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000cda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cde:	fb07 f006 	mul.w	r0, r7, r6
 8000ce2:	4298      	cmp	r0, r3
 8000ce4:	d908      	bls.n	8000cf8 <__udivmoddi4+0x11c>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cee:	d202      	bcs.n	8000cf6 <__udivmoddi4+0x11a>
 8000cf0:	4298      	cmp	r0, r3
 8000cf2:	f200 80cd 	bhi.w	8000e90 <__udivmoddi4+0x2b4>
 8000cf6:	4626      	mov	r6, r4
 8000cf8:	1a1c      	subs	r4, r3, r0
 8000cfa:	fa1f f38e 	uxth.w	r3, lr
 8000cfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d02:	fb08 4410 	mls	r4, r8, r0, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb00 f707 	mul.w	r7, r0, r7
 8000d0e:	429f      	cmp	r7, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x148>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x146>
 8000d1c:	429f      	cmp	r7, r3
 8000d1e:	f200 80b0 	bhi.w	8000e82 <__udivmoddi4+0x2a6>
 8000d22:	4620      	mov	r0, r4
 8000d24:	1bdb      	subs	r3, r3, r7
 8000d26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0x9c>
 8000d2c:	f1c1 0620 	rsb	r6, r1, #32
 8000d30:	408b      	lsls	r3, r1
 8000d32:	fa22 f706 	lsr.w	r7, r2, r6
 8000d36:	431f      	orrs	r7, r3
 8000d38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d40:	ea43 030c 	orr.w	r3, r3, ip
 8000d44:	40f4      	lsrs	r4, r6
 8000d46:	fa00 f801 	lsl.w	r8, r0, r1
 8000d4a:	0c38      	lsrs	r0, r7, #16
 8000d4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d50:	fbb4 fef0 	udiv	lr, r4, r0
 8000d54:	fa1f fc87 	uxth.w	ip, r7
 8000d58:	fb00 441e 	mls	r4, r0, lr, r4
 8000d5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d60:	fb0e f90c 	mul.w	r9, lr, ip
 8000d64:	45a1      	cmp	r9, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	d90a      	bls.n	8000d82 <__udivmoddi4+0x1a6>
 8000d6c:	193c      	adds	r4, r7, r4
 8000d6e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d72:	f080 8084 	bcs.w	8000e7e <__udivmoddi4+0x2a2>
 8000d76:	45a1      	cmp	r9, r4
 8000d78:	f240 8081 	bls.w	8000e7e <__udivmoddi4+0x2a2>
 8000d7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d80:	443c      	add	r4, r7
 8000d82:	eba4 0409 	sub.w	r4, r4, r9
 8000d86:	fa1f f983 	uxth.w	r9, r3
 8000d8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d9a:	45a4      	cmp	ip, r4
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x1d2>
 8000d9e:	193c      	adds	r4, r7, r4
 8000da0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da4:	d267      	bcs.n	8000e76 <__udivmoddi4+0x29a>
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d965      	bls.n	8000e76 <__udivmoddi4+0x29a>
 8000daa:	3b02      	subs	r3, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000db2:	fba0 9302 	umull	r9, r3, r0, r2
 8000db6:	eba4 040c 	sub.w	r4, r4, ip
 8000dba:	429c      	cmp	r4, r3
 8000dbc:	46ce      	mov	lr, r9
 8000dbe:	469c      	mov	ip, r3
 8000dc0:	d351      	bcc.n	8000e66 <__udivmoddi4+0x28a>
 8000dc2:	d04e      	beq.n	8000e62 <__udivmoddi4+0x286>
 8000dc4:	b155      	cbz	r5, 8000ddc <__udivmoddi4+0x200>
 8000dc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000dca:	eb64 040c 	sbc.w	r4, r4, ip
 8000dce:	fa04 f606 	lsl.w	r6, r4, r6
 8000dd2:	40cb      	lsrs	r3, r1
 8000dd4:	431e      	orrs	r6, r3
 8000dd6:	40cc      	lsrs	r4, r1
 8000dd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	e750      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f103 	lsr.w	r1, r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa24 f303 	lsr.w	r3, r4, r3
 8000df0:	4094      	lsls	r4, r2
 8000df2:	430c      	orrs	r4, r1
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dfc:	fa1f f78c 	uxth.w	r7, ip
 8000e00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e04:	fb08 3110 	mls	r1, r8, r0, r3
 8000e08:	0c23      	lsrs	r3, r4, #16
 8000e0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0e:	fb00 f107 	mul.w	r1, r0, r7
 8000e12:	4299      	cmp	r1, r3
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x24c>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1e:	d22c      	bcs.n	8000e7a <__udivmoddi4+0x29e>
 8000e20:	4299      	cmp	r1, r3
 8000e22:	d92a      	bls.n	8000e7a <__udivmoddi4+0x29e>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e30:	fb08 3311 	mls	r3, r8, r1, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb01 f307 	mul.w	r3, r1, r7
 8000e3c:	42a3      	cmp	r3, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x276>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e48:	d213      	bcs.n	8000e72 <__udivmoddi4+0x296>
 8000e4a:	42a3      	cmp	r3, r4
 8000e4c:	d911      	bls.n	8000e72 <__udivmoddi4+0x296>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	1ae4      	subs	r4, r4, r3
 8000e54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e58:	e739      	b.n	8000cce <__udivmoddi4+0xf2>
 8000e5a:	4604      	mov	r4, r0
 8000e5c:	e6f0      	b.n	8000c40 <__udivmoddi4+0x64>
 8000e5e:	4608      	mov	r0, r1
 8000e60:	e706      	b.n	8000c70 <__udivmoddi4+0x94>
 8000e62:	45c8      	cmp	r8, r9
 8000e64:	d2ae      	bcs.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6e:	3801      	subs	r0, #1
 8000e70:	e7a8      	b.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e72:	4631      	mov	r1, r6
 8000e74:	e7ed      	b.n	8000e52 <__udivmoddi4+0x276>
 8000e76:	4603      	mov	r3, r0
 8000e78:	e799      	b.n	8000dae <__udivmoddi4+0x1d2>
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	e7d4      	b.n	8000e28 <__udivmoddi4+0x24c>
 8000e7e:	46d6      	mov	lr, sl
 8000e80:	e77f      	b.n	8000d82 <__udivmoddi4+0x1a6>
 8000e82:	4463      	add	r3, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	e74d      	b.n	8000d24 <__udivmoddi4+0x148>
 8000e88:	4606      	mov	r6, r0
 8000e8a:	4623      	mov	r3, r4
 8000e8c:	4608      	mov	r0, r1
 8000e8e:	e70f      	b.n	8000cb0 <__udivmoddi4+0xd4>
 8000e90:	3e02      	subs	r6, #2
 8000e92:	4463      	add	r3, ip
 8000e94:	e730      	b.n	8000cf8 <__udivmoddi4+0x11c>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <SELECT>:
static uint8_t PowerFlag = 0;                           /* Power condition Flag */


/* SPI Chip Select */
static void SELECT(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ea6:	4802      	ldr	r0, [pc, #8]	@ (8000eb0 <SELECT+0x14>)
 8000ea8:	f005 fc0a 	bl	80066c0 <HAL_GPIO_WritePin>
}
 8000eac:	bf00      	nop
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	40020000 	.word	0x40020000

08000eb4 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ebe:	4802      	ldr	r0, [pc, #8]	@ (8000ec8 <DESELECT+0x14>)
 8000ec0:	f005 fbfe 	bl	80066c0 <HAL_GPIO_WritePin>
}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40020000 	.word	0x40020000

08000ecc <SPI_TxByte>:

/* SPI Transmit*/
static void SPI_TxByte(BYTE data)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY);
 8000ed6:	bf00      	nop
 8000ed8:	4808      	ldr	r0, [pc, #32]	@ (8000efc <SPI_TxByte+0x30>)
 8000eda:	f007 fcf3 	bl	80088c4 <HAL_SPI_GetState>
 8000ede:	4603      	mov	r3, r0
 8000ee0:	2b01      	cmp	r3, #1
 8000ee2:	d1f9      	bne.n	8000ed8 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi3, &data, 1, SPI_TIMEOUT);
 8000ee4:	1df9      	adds	r1, r7, #7
 8000ee6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000eea:	2201      	movs	r2, #1
 8000eec:	4803      	ldr	r0, [pc, #12]	@ (8000efc <SPI_TxByte+0x30>)
 8000eee:	f007 f9fc 	bl	80082ea <HAL_SPI_Transmit>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	20000814 	.word	0x20000814

08000f00 <SPI_RxByte>:

/* SPI Data send / receive return type function */
static uint8_t SPI_RxByte(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b084      	sub	sp, #16
 8000f04:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000f06:	23ff      	movs	r3, #255	@ 0xff
 8000f08:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi3) != HAL_SPI_STATE_READY));
 8000f0e:	bf00      	nop
 8000f10:	4809      	ldr	r0, [pc, #36]	@ (8000f38 <SPI_RxByte+0x38>)
 8000f12:	f007 fcd7 	bl	80088c4 <HAL_SPI_GetState>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b01      	cmp	r3, #1
 8000f1a:	d1f9      	bne.n	8000f10 <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi3, &dummy, &data, 1, SPI_TIMEOUT);
 8000f1c:	1dba      	adds	r2, r7, #6
 8000f1e:	1df9      	adds	r1, r7, #7
 8000f20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2301      	movs	r3, #1
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <SPI_RxByte+0x38>)
 8000f2a:	f007 fb22 	bl	8008572 <HAL_SPI_TransmitReceive>
  
  return data;
 8000f2e:	79bb      	ldrb	r3, [r7, #6]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3708      	adds	r7, #8
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000814 	.word	0x20000814

08000f3c <SPI_RxBytePtr>:

/* SPI Data send / receive pointer type function*/
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000f44:	f7ff ffdc 	bl	8000f00 <SPI_RxByte>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	461a      	mov	r2, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	701a      	strb	r2, [r3, #0]
}
 8000f50:	bf00      	nop
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <SD_ReadyWait>:

/* SD CARD Ready wait */
static uint8_t SD_ReadyWait(void) 
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms Counter preparation*/
  Timer2 = 50;
 8000f5e:	4b0b      	ldr	r3, [pc, #44]	@ (8000f8c <SD_ReadyWait+0x34>)
 8000f60:	2232      	movs	r2, #50	@ 0x32
 8000f62:	701a      	strb	r2, [r3, #0]

  SPI_RxByte();
 8000f64:	f7ff ffcc 	bl	8000f00 <SPI_RxByte>
  
  do
  {
    /* 0xFF SPI communication until a value is received */
    res = SPI_RxByte();
 8000f68:	f7ff ffca 	bl	8000f00 <SPI_RxByte>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000f70:	79fb      	ldrb	r3, [r7, #7]
 8000f72:	2bff      	cmp	r3, #255	@ 0xff
 8000f74:	d004      	beq.n	8000f80 <SD_ReadyWait+0x28>
 8000f76:	4b05      	ldr	r3, [pc, #20]	@ (8000f8c <SD_ReadyWait+0x34>)
 8000f78:	781b      	ldrb	r3, [r3, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d1f3      	bne.n	8000f68 <SD_ReadyWait+0x10>
  
  return res;
 8000f80:	79fb      	ldrb	r3, [r7, #7]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	2000095e 	.word	0x2000095e

08000f90 <SD_PowerOn>:

/*Power on*/
static void SD_PowerOn(void) 
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000f96:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000f9a:	617b      	str	r3, [r7, #20]
  

  DESELECT();
 8000f9c:	f7ff ff8a 	bl	8000eb4 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	613b      	str	r3, [r7, #16]
 8000fa4:	e005      	b.n	8000fb2 <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000fa6:	20ff      	movs	r0, #255	@ 0xff
 8000fa8:	f7ff ff90 	bl	8000ecc <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000fac:	693b      	ldr	r3, [r7, #16]
 8000fae:	3301      	adds	r3, #1
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	693b      	ldr	r3, [r7, #16]
 8000fb4:	2b09      	cmp	r3, #9
 8000fb6:	ddf6      	ble.n	8000fa6 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8000fb8:	f7ff ff70 	bl	8000e9c <SELECT>
  
  /*  GO_IDLE_STATE State transitions*/
  cmd_arg[0] = (CMD0 | 0x40);
 8000fbc:	2340      	movs	r3, #64	@ 0x40
 8000fbe:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000fd0:	2395      	movs	r3, #149	@ 0x95
 8000fd2:	727b      	strb	r3, [r7, #9]
  
  /* Command transmission*/
  for (int i = 0; i < 6; i++)
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
 8000fd8:	e009      	b.n	8000fee <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000fda:	1d3a      	adds	r2, r7, #4
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	4413      	add	r3, r2
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff ff72 	bl	8000ecc <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	3301      	adds	r3, #1
 8000fec:	60fb      	str	r3, [r7, #12]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	2b05      	cmp	r3, #5
 8000ff2:	ddf2      	ble.n	8000fda <SD_PowerOn+0x4a>
  }
  
  /* Answer waiting*/
  while ((SPI_RxByte() != 0x01) && Count)
 8000ff4:	e002      	b.n	8000ffc <SD_PowerOn+0x6c>
  {
    Count--;
 8000ff6:	697b      	ldr	r3, [r7, #20]
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000ffc:	f7ff ff80 	bl	8000f00 <SPI_RxByte>
 8001000:	4603      	mov	r3, r0
 8001002:	2b01      	cmp	r3, #1
 8001004:	d002      	beq.n	800100c <SD_PowerOn+0x7c>
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d1f4      	bne.n	8000ff6 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 800100c:	f7ff ff52 	bl	8000eb4 <DESELECT>
  SPI_TxByte(0XFF);
 8001010:	20ff      	movs	r0, #255	@ 0xff
 8001012:	f7ff ff5b 	bl	8000ecc <SPI_TxByte>
  
  PowerFlag = 1;
 8001016:	4b03      	ldr	r3, [pc, #12]	@ (8001024 <SD_PowerOn+0x94>)
 8001018:	2201      	movs	r2, #1
 800101a:	701a      	strb	r2, [r3, #0]
}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200006f5 	.word	0x200006f5

08001028 <SD_PowerOff>:

/*   */
static void SD_PowerOff(void) 
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 800102c:	4b03      	ldr	r3, [pc, #12]	@ (800103c <SD_PowerOff+0x14>)
 800102e:	2200      	movs	r2, #0
 8001030:	701a      	strb	r2, [r3, #0]
}
 8001032:	bf00      	nop
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr
 800103c:	200006f5 	.word	0x200006f5

08001040 <SD_CheckPower>:

/*    */
static uint8_t SD_CheckPower(void) 
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001044:	4b03      	ldr	r3, [pc, #12]	@ (8001054 <SD_CheckPower+0x14>)
 8001046:	781b      	ldrb	r3, [r3, #0]
}
 8001048:	4618      	mov	r0, r3
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	200006f5 	.word	0x200006f5

08001058 <SD_RxDataBlock>:

/*    */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms  */
  Timer1 = 10;
 8001062:	4b17      	ldr	r3, [pc, #92]	@ (80010c0 <SD_RxDataBlock+0x68>)
 8001064:	220a      	movs	r2, #10
 8001066:	701a      	strb	r2, [r3, #0]

  /*   */		
  do 
  {    
    token = SPI_RxByte();
 8001068:	f7ff ff4a 	bl	8000f00 <SPI_RxByte>
 800106c:	4603      	mov	r3, r0
 800106e:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001070:	7bfb      	ldrb	r3, [r7, #15]
 8001072:	2bff      	cmp	r3, #255	@ 0xff
 8001074:	d104      	bne.n	8001080 <SD_RxDataBlock+0x28>
 8001076:	4b12      	ldr	r3, [pc, #72]	@ (80010c0 <SD_RxDataBlock+0x68>)
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	2b00      	cmp	r3, #0
 800107e:	d1f3      	bne.n	8001068 <SD_RxDataBlock+0x10>
  
  /* 0xFE  Token     */
  if(token != 0xFE)
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	2bfe      	cmp	r3, #254	@ 0xfe
 8001084:	d001      	beq.n	800108a <SD_RxDataBlock+0x32>
    return FALSE;
 8001086:	2300      	movs	r3, #0
 8001088:	e016      	b.n	80010b8 <SD_RxDataBlock+0x60>
  
  /*    */
  do 
  {     
    SPI_RxBytePtr(buff++);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	1c5a      	adds	r2, r3, #1
 800108e:	607a      	str	r2, [r7, #4]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff53 	bl	8000f3c <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	1c5a      	adds	r2, r3, #1
 800109a:	607a      	str	r2, [r7, #4]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff ff4d 	bl	8000f3c <SPI_RxBytePtr>
  } while(btr -= 2);
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	3b02      	subs	r3, #2
 80010a6:	603b      	str	r3, [r7, #0]
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d1ed      	bne.n	800108a <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC  */
 80010ae:	f7ff ff27 	bl	8000f00 <SPI_RxByte>
  SPI_RxByte();
 80010b2:	f7ff ff25 	bl	8000f00 <SPI_RxByte>
  
  return TRUE;
 80010b6:	2301      	movs	r3, #1
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	2000095d 	.word	0x2000095d

080010c4 <SD_TxDataBlock>:

/*    */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	460b      	mov	r3, r1
 80010ce:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	737b      	strb	r3, [r7, #13]
    
  /* SD   */
  if (SD_ReadyWait() != 0xFF)
 80010d4:	f7ff ff40 	bl	8000f58 <SD_ReadyWait>
 80010d8:	4603      	mov	r3, r0
 80010da:	2bff      	cmp	r3, #255	@ 0xff
 80010dc:	d001      	beq.n	80010e2 <SD_TxDataBlock+0x1e>
    return FALSE;
 80010de:	2300      	movs	r3, #0
 80010e0:	e040      	b.n	8001164 <SD_TxDataBlock+0xa0>
  
  /*   */
  SPI_TxByte(token);      
 80010e2:	78fb      	ldrb	r3, [r7, #3]
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff fef1 	bl	8000ecc <SPI_TxByte>
  
  /*    */
  if (token != 0xFD) 
 80010ea:	78fb      	ldrb	r3, [r7, #3]
 80010ec:	2bfd      	cmp	r3, #253	@ 0xfd
 80010ee:	d031      	beq.n	8001154 <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 80010f0:	2300      	movs	r3, #0
 80010f2:	73bb      	strb	r3, [r7, #14]
    
    /* 512    */
    do 
    { 
      SPI_TxByte(*buff++);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	1c5a      	adds	r2, r3, #1
 80010f8:	607a      	str	r2, [r7, #4]
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	4618      	mov	r0, r3
 80010fe:	f7ff fee5 	bl	8000ecc <SPI_TxByte>
      SPI_TxByte(*buff++);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	1c5a      	adds	r2, r3, #1
 8001106:	607a      	str	r2, [r7, #4]
 8001108:	781b      	ldrb	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	f7ff fede 	bl	8000ecc <SPI_TxByte>
    } while (--wc);
 8001110:	7bbb      	ldrb	r3, [r7, #14]
 8001112:	3b01      	subs	r3, #1
 8001114:	73bb      	strb	r3, [r7, #14]
 8001116:	7bbb      	ldrb	r3, [r7, #14]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d1eb      	bne.n	80010f4 <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC  */
 800111c:	f7ff fef0 	bl	8000f00 <SPI_RxByte>
    SPI_RxByte();
 8001120:	f7ff feee 	bl	8000f00 <SPI_RxByte>
    
    /*    */        
    while (i <= 64) 
 8001124:	e00b      	b.n	800113e <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 8001126:	f7ff feeb 	bl	8000f00 <SPI_RxByte>
 800112a:	4603      	mov	r3, r0
 800112c:	73fb      	strb	r3, [r7, #15]
      
      /*    */
      if ((resp & 0x1F) == 0x05) 
 800112e:	7bfb      	ldrb	r3, [r7, #15]
 8001130:	f003 031f 	and.w	r3, r3, #31
 8001134:	2b05      	cmp	r3, #5
 8001136:	d006      	beq.n	8001146 <SD_TxDataBlock+0x82>
        break;
      
      i++;
 8001138:	7b7b      	ldrb	r3, [r7, #13]
 800113a:	3301      	adds	r3, #1
 800113c:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 800113e:	7b7b      	ldrb	r3, [r7, #13]
 8001140:	2b40      	cmp	r3, #64	@ 0x40
 8001142:	d9f0      	bls.n	8001126 <SD_TxDataBlock+0x62>
 8001144:	e000      	b.n	8001148 <SD_TxDataBlock+0x84>
        break;
 8001146:	bf00      	nop
    }
    
    /* SPI   Clear */
    while (SPI_RxByte() == 0);
 8001148:	bf00      	nop
 800114a:	f7ff fed9 	bl	8000f00 <SPI_RxByte>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d0fa      	beq.n	800114a <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 8001154:	7bfb      	ldrb	r3, [r7, #15]
 8001156:	f003 031f 	and.w	r3, r3, #31
 800115a:	2b05      	cmp	r3, #5
 800115c:	d101      	bne.n	8001162 <SD_TxDataBlock+0x9e>
    return TRUE;
 800115e:	2301      	movs	r3, #1
 8001160:	e000      	b.n	8001164 <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 8001162:	2300      	movs	r3, #0
}
 8001164:	4618      	mov	r0, r3
 8001166:	3710      	adds	r7, #16
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <SD_SendCmd>:
#endif /* _READONLY */

/* CMD   */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD  */
  if (SD_ReadyWait() != 0xFF)
 8001178:	f7ff feee 	bl	8000f58 <SD_ReadyWait>
 800117c:	4603      	mov	r3, r0
 800117e:	2bff      	cmp	r3, #255	@ 0xff
 8001180:	d001      	beq.n	8001186 <SD_SendCmd+0x1a>
    return 0xFF;
 8001182:	23ff      	movs	r3, #255	@ 0xff
 8001184:	e040      	b.n	8001208 <SD_SendCmd+0x9c>
  
  /*    */
  SPI_TxByte(cmd); 			/* Command */
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fe9f 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	0e1b      	lsrs	r3, r3, #24
 8001192:	b2db      	uxtb	r3, r3
 8001194:	4618      	mov	r0, r3
 8001196:	f7ff fe99 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	0c1b      	lsrs	r3, r3, #16
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	4618      	mov	r0, r3
 80011a2:	f7ff fe93 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	0a1b      	lsrs	r3, r3, #8
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff fe8d 	bl	8000ecc <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff fe88 	bl	8000ecc <SPI_TxByte>
  
  /*  CRC  */
  crc = 0;  
 80011bc:	2300      	movs	r3, #0
 80011be:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 80011c0:	79fb      	ldrb	r3, [r7, #7]
 80011c2:	2b40      	cmp	r3, #64	@ 0x40
 80011c4:	d101      	bne.n	80011ca <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 80011c6:	2395      	movs	r3, #149	@ 0x95
 80011c8:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b48      	cmp	r3, #72	@ 0x48
 80011ce:	d101      	bne.n	80011d4 <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 80011d0:	2387      	movs	r3, #135	@ 0x87
 80011d2:	73fb      	strb	r3, [r7, #15]
  
  /* CRC  */
  SPI_TxByte(crc);
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	4618      	mov	r0, r3
 80011d8:	f7ff fe78 	bl	8000ecc <SPI_TxByte>
  
  /* CMD12 Stop Reading       */
  if (cmd == CMD12)
 80011dc:	79fb      	ldrb	r3, [r7, #7]
 80011de:	2b4c      	cmp	r3, #76	@ 0x4c
 80011e0:	d101      	bne.n	80011e6 <SD_SendCmd+0x7a>
    SPI_RxByte();
 80011e2:	f7ff fe8d 	bl	8000f00 <SPI_RxByte>
  
  /* 10    . */
  uint8_t n = 10; 
 80011e6:	230a      	movs	r3, #10
 80011e8:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 80011ea:	f7ff fe89 	bl	8000f00 <SPI_RxByte>
 80011ee:	4603      	mov	r3, r0
 80011f0:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80011f2:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	da05      	bge.n	8001206 <SD_SendCmd+0x9a>
 80011fa:	7bbb      	ldrb	r3, [r7, #14]
 80011fc:	3b01      	subs	r3, #1
 80011fe:	73bb      	strb	r3, [r7, #14]
 8001200:	7bbb      	ldrb	r3, [r7, #14]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d1f1      	bne.n	80011ea <SD_SendCmd+0x7e>
  
  return res;
 8001206:	7b7b      	ldrb	r3, [r7, #13]
}
 8001208:	4618      	mov	r0, r3
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <SD_disk_initialize>:
  user_diskio.c  .
-----------------------------------------------------------------------*/

/* SD  */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /*    */
  if(drv)
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	d001      	beq.n	8001224 <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 8001220:	2301      	movs	r3, #1
 8001222:	e0d5      	b.n	80013d0 <SD_disk_initialize+0x1c0>
  
  /* SD  */
  if(Stat & STA_NODISK)
 8001224:	4b6c      	ldr	r3, [pc, #432]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	f003 0302 	and.w	r3, r3, #2
 800122e:	2b00      	cmp	r3, #0
 8001230:	d003      	beq.n	800123a <SD_disk_initialize+0x2a>
    return Stat;        
 8001232:	4b69      	ldr	r3, [pc, #420]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 8001234:	781b      	ldrb	r3, [r3, #0]
 8001236:	b2db      	uxtb	r3, r3
 8001238:	e0ca      	b.n	80013d0 <SD_disk_initialize+0x1c0>
  
  /* SD Power On */
  SD_PowerOn();         
 800123a:	f7ff fea9 	bl	8000f90 <SD_PowerOn>
  
  /* SPI   Chip Select */
  SELECT();             
 800123e:	f7ff fe2d 	bl	8000e9c <SELECT>
  
  /* SD   */
  type = 0;
 8001242:	2300      	movs	r3, #0
 8001244:	73bb      	strb	r3, [r7, #14]
  
  /* Idle   */
  if (SD_SendCmd(CMD0, 0) == 1) 
 8001246:	2100      	movs	r1, #0
 8001248:	2040      	movs	r0, #64	@ 0x40
 800124a:	f7ff ff8f 	bl	800116c <SD_SendCmd>
 800124e:	4603      	mov	r3, r0
 8001250:	2b01      	cmp	r3, #1
 8001252:	f040 80a5 	bne.w	80013a0 <SD_disk_initialize+0x190>
  { 
    /*  1  */
    Timer1 = 100;
 8001256:	4b61      	ldr	r3, [pc, #388]	@ (80013dc <SD_disk_initialize+0x1cc>)
 8001258:	2264      	movs	r2, #100	@ 0x64
 800125a:	701a      	strb	r2, [r3, #0]
    
    /* SD     */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 800125c:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 8001260:	2048      	movs	r0, #72	@ 0x48
 8001262:	f7ff ff83 	bl	800116c <SD_SendCmd>
 8001266:	4603      	mov	r3, r0
 8001268:	2b01      	cmp	r3, #1
 800126a:	d158      	bne.n	800131e <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 800126c:	2300      	movs	r3, #0
 800126e:	73fb      	strb	r3, [r7, #15]
 8001270:	e00c      	b.n	800128c <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 8001272:	7bfc      	ldrb	r4, [r7, #15]
 8001274:	f7ff fe44 	bl	8000f00 <SPI_RxByte>
 8001278:	4603      	mov	r3, r0
 800127a:	461a      	mov	r2, r3
 800127c:	f104 0310 	add.w	r3, r4, #16
 8001280:	443b      	add	r3, r7
 8001282:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001286:	7bfb      	ldrb	r3, [r7, #15]
 8001288:	3301      	adds	r3, #1
 800128a:	73fb      	strb	r3, [r7, #15]
 800128c:	7bfb      	ldrb	r3, [r7, #15]
 800128e:	2b03      	cmp	r3, #3
 8001290:	d9ef      	bls.n	8001272 <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 8001292:	7abb      	ldrb	r3, [r7, #10]
 8001294:	2b01      	cmp	r3, #1
 8001296:	f040 8083 	bne.w	80013a0 <SD_disk_initialize+0x190>
 800129a:	7afb      	ldrb	r3, [r7, #11]
 800129c:	2baa      	cmp	r3, #170	@ 0xaa
 800129e:	d17f      	bne.n	80013a0 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V   */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 80012a0:	2100      	movs	r1, #0
 80012a2:	2077      	movs	r0, #119	@ 0x77
 80012a4:	f7ff ff62 	bl	800116c <SD_SendCmd>
 80012a8:	4603      	mov	r3, r0
 80012aa:	2b01      	cmp	r3, #1
 80012ac:	d807      	bhi.n	80012be <SD_disk_initialize+0xae>
 80012ae:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80012b2:	2069      	movs	r0, #105	@ 0x69
 80012b4:	f7ff ff5a 	bl	800116c <SD_SendCmd>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d005      	beq.n	80012ca <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 80012be:	4b47      	ldr	r3, [pc, #284]	@ (80013dc <SD_disk_initialize+0x1cc>)
 80012c0:	781b      	ldrb	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1eb      	bne.n	80012a0 <SD_disk_initialize+0x90>
 80012c8:	e000      	b.n	80012cc <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 80012ca:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 80012cc:	4b43      	ldr	r3, [pc, #268]	@ (80013dc <SD_disk_initialize+0x1cc>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d064      	beq.n	80013a0 <SD_disk_initialize+0x190>
 80012d6:	2100      	movs	r1, #0
 80012d8:	207a      	movs	r0, #122	@ 0x7a
 80012da:	f7ff ff47 	bl	800116c <SD_SendCmd>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d15d      	bne.n	80013a0 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 80012e4:	2300      	movs	r3, #0
 80012e6:	73fb      	strb	r3, [r7, #15]
 80012e8:	e00c      	b.n	8001304 <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 80012ea:	7bfc      	ldrb	r4, [r7, #15]
 80012ec:	f7ff fe08 	bl	8000f00 <SPI_RxByte>
 80012f0:	4603      	mov	r3, r0
 80012f2:	461a      	mov	r2, r3
 80012f4:	f104 0310 	add.w	r3, r4, #16
 80012f8:	443b      	add	r3, r7
 80012fa:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
 8001300:	3301      	adds	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	2b03      	cmp	r3, #3
 8001308:	d9ef      	bls.n	80012ea <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 800130a:	7a3b      	ldrb	r3, [r7, #8]
 800130c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <SD_disk_initialize+0x108>
 8001314:	2306      	movs	r3, #6
 8001316:	e000      	b.n	800131a <SD_disk_initialize+0x10a>
 8001318:	2302      	movs	r3, #2
 800131a:	73bb      	strb	r3, [r7, #14]
 800131c:	e040      	b.n	80013a0 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 800131e:	2100      	movs	r1, #0
 8001320:	2077      	movs	r0, #119	@ 0x77
 8001322:	f7ff ff23 	bl	800116c <SD_SendCmd>
 8001326:	4603      	mov	r3, r0
 8001328:	2b01      	cmp	r3, #1
 800132a:	d808      	bhi.n	800133e <SD_disk_initialize+0x12e>
 800132c:	2100      	movs	r1, #0
 800132e:	2069      	movs	r0, #105	@ 0x69
 8001330:	f7ff ff1c 	bl	800116c <SD_SendCmd>
 8001334:	4603      	mov	r3, r0
 8001336:	2b01      	cmp	r3, #1
 8001338:	d801      	bhi.n	800133e <SD_disk_initialize+0x12e>
 800133a:	2302      	movs	r3, #2
 800133c:	e000      	b.n	8001340 <SD_disk_initialize+0x130>
 800133e:	2301      	movs	r3, #1
 8001340:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 8001342:	7bbb      	ldrb	r3, [r7, #14]
 8001344:	2b02      	cmp	r3, #2
 8001346:	d10e      	bne.n	8001366 <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001348:	2100      	movs	r1, #0
 800134a:	2077      	movs	r0, #119	@ 0x77
 800134c:	f7ff ff0e 	bl	800116c <SD_SendCmd>
 8001350:	4603      	mov	r3, r0
 8001352:	2b01      	cmp	r3, #1
 8001354:	d80e      	bhi.n	8001374 <SD_disk_initialize+0x164>
 8001356:	2100      	movs	r1, #0
 8001358:	2069      	movs	r0, #105	@ 0x69
 800135a:	f7ff ff07 	bl	800116c <SD_SendCmd>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d107      	bne.n	8001374 <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 8001364:	e00d      	b.n	8001382 <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 8001366:	2100      	movs	r1, #0
 8001368:	2041      	movs	r0, #65	@ 0x41
 800136a:	f7ff feff 	bl	800116c <SD_SendCmd>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d005      	beq.n	8001380 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 8001374:	4b19      	ldr	r3, [pc, #100]	@ (80013dc <SD_disk_initialize+0x1cc>)
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1e1      	bne.n	8001342 <SD_disk_initialize+0x132>
 800137e:	e000      	b.n	8001382 <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001380:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 8001382:	4b16      	ldr	r3, [pc, #88]	@ (80013dc <SD_disk_initialize+0x1cc>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b2db      	uxtb	r3, r3
 8001388:	2b00      	cmp	r3, #0
 800138a:	d007      	beq.n	800139c <SD_disk_initialize+0x18c>
 800138c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001390:	2050      	movs	r0, #80	@ 0x50
 8001392:	f7ff feeb 	bl	800116c <SD_SendCmd>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <SD_disk_initialize+0x190>
      {
        /*    */
        type = 0;
 800139c:	2300      	movs	r3, #0
 800139e:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 80013a0:	4a0f      	ldr	r2, [pc, #60]	@ (80013e0 <SD_disk_initialize+0x1d0>)
 80013a2:	7bbb      	ldrb	r3, [r7, #14]
 80013a4:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 80013a6:	f7ff fd85 	bl	8000eb4 <DESELECT>
  
  SPI_RxByte(); /* Idle   (Release DO) */
 80013aa:	f7ff fda9 	bl	8000f00 <SPI_RxByte>
  
  if (type) 
 80013ae:	7bbb      	ldrb	r3, [r7, #14]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d008      	beq.n	80013c6 <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 80013b4:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	f023 0301 	bic.w	r3, r3, #1
 80013be:	b2da      	uxtb	r2, r3
 80013c0:	4b05      	ldr	r3, [pc, #20]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 80013c2:	701a      	strb	r2, [r3, #0]
 80013c4:	e001      	b.n	80013ca <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 80013c6:	f7ff fe2f 	bl	8001028 <SD_PowerOff>
  }
  
  return Stat;
 80013ca:	4b03      	ldr	r3, [pc, #12]	@ (80013d8 <SD_disk_initialize+0x1c8>)
 80013cc:	781b      	ldrb	r3, [r3, #0]
 80013ce:	b2db      	uxtb	r3, r3
}
 80013d0:	4618      	mov	r0, r3
 80013d2:	3714      	adds	r7, #20
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd90      	pop	{r4, r7, pc}
 80013d8:	20000000 	.word	0x20000000
 80013dc:	2000095d 	.word	0x2000095d
 80013e0:	200006f4 	.word	0x200006f4

080013e4 <SD_disk_status>:

/*    */
DSTATUS SD_disk_status(BYTE drv) 
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	4603      	mov	r3, r0
 80013ec:	71fb      	strb	r3, [r7, #7]
  if (drv)
 80013ee:	79fb      	ldrb	r3, [r7, #7]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d001      	beq.n	80013f8 <SD_disk_status+0x14>
    return STA_NOINIT; 
 80013f4:	2301      	movs	r3, #1
 80013f6:	e002      	b.n	80013fe <SD_disk_status+0x1a>
  
  return Stat;
 80013f8:	4b04      	ldr	r3, [pc, #16]	@ (800140c <SD_disk_status+0x28>)
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	b2db      	uxtb	r3, r3
}
 80013fe:	4618      	mov	r0, r3
 8001400:	370c      	adds	r7, #12
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	20000000 	.word	0x20000000

08001410 <SD_disk_read>:

/*   */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	60b9      	str	r1, [r7, #8]
 8001418:	607a      	str	r2, [r7, #4]
 800141a:	603b      	str	r3, [r7, #0]
 800141c:	4603      	mov	r3, r0
 800141e:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d102      	bne.n	800142c <SD_disk_read+0x1c>
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <SD_disk_read+0x20>
    return RES_PARERR;
 800142c:	2304      	movs	r3, #4
 800142e:	e051      	b.n	80014d4 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 8001430:	4b2a      	ldr	r3, [pc, #168]	@ (80014dc <SD_disk_read+0xcc>)
 8001432:	781b      	ldrb	r3, [r3, #0]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	f003 0301 	and.w	r3, r3, #1
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <SD_disk_read+0x32>
    return RES_NOTRDY;
 800143e:	2303      	movs	r3, #3
 8001440:	e048      	b.n	80014d4 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 8001442:	4b27      	ldr	r3, [pc, #156]	@ (80014e0 <SD_disk_read+0xd0>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	f003 0304 	and.w	r3, r3, #4
 800144a:	2b00      	cmp	r3, #0
 800144c:	d102      	bne.n	8001454 <SD_disk_read+0x44>
    sector *= 512;      /*  sector Byte addressing   */
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	025b      	lsls	r3, r3, #9
 8001452:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001454:	f7ff fd22 	bl	8000e9c <SELECT>
  
  if (count == 1) 
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d111      	bne.n	8001482 <SD_disk_read+0x72>
  { 
    /*    */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 800145e:	6879      	ldr	r1, [r7, #4]
 8001460:	2051      	movs	r0, #81	@ 0x51
 8001462:	f7ff fe83 	bl	800116c <SD_SendCmd>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d129      	bne.n	80014c0 <SD_disk_read+0xb0>
 800146c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001470:	68b8      	ldr	r0, [r7, #8]
 8001472:	f7ff fdf1 	bl	8001058 <SD_RxDataBlock>
 8001476:	4603      	mov	r3, r0
 8001478:	2b00      	cmp	r3, #0
 800147a:	d021      	beq.n	80014c0 <SD_disk_read+0xb0>
      count = 0;
 800147c:	2300      	movs	r3, #0
 800147e:	603b      	str	r3, [r7, #0]
 8001480:	e01e      	b.n	80014c0 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /*    */
    if (SD_SendCmd(CMD18, sector) == 0) 
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	2052      	movs	r0, #82	@ 0x52
 8001486:	f7ff fe71 	bl	800116c <SD_SendCmd>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d117      	bne.n	80014c0 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001490:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001494:	68b8      	ldr	r0, [r7, #8]
 8001496:	f7ff fddf 	bl	8001058 <SD_RxDataBlock>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00a      	beq.n	80014b6 <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80014a6:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	603b      	str	r3, [r7, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1ed      	bne.n	8001490 <SD_disk_read+0x80>
 80014b4:	e000      	b.n	80014b8 <SD_disk_read+0xa8>
          break;
 80014b6:	bf00      	nop
      
      /* STOP_TRANSMISSION,     ,    */
      SD_SendCmd(CMD12, 0); 
 80014b8:	2100      	movs	r1, #0
 80014ba:	204c      	movs	r0, #76	@ 0x4c
 80014bc:	f7ff fe56 	bl	800116c <SD_SendCmd>
    }
  }
  
  DESELECT();
 80014c0:	f7ff fcf8 	bl	8000eb4 <DESELECT>
  SPI_RxByte(); /* Idle (Release DO) */
 80014c4:	f7ff fd1c 	bl	8000f00 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	bf14      	ite	ne
 80014ce:	2301      	movne	r3, #1
 80014d0:	2300      	moveq	r3, #0
 80014d2:	b2db      	uxtb	r3, r3
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000000 	.word	0x20000000
 80014e0:	200006f4 	.word	0x200006f4

080014e4 <SD_disk_write>:

/*   */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b084      	sub	sp, #16
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60b9      	str	r1, [r7, #8]
 80014ec:	607a      	str	r2, [r7, #4]
 80014ee:	603b      	str	r3, [r7, #0]
 80014f0:	4603      	mov	r3, r0
 80014f2:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d102      	bne.n	8001500 <SD_disk_write+0x1c>
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d101      	bne.n	8001504 <SD_disk_write+0x20>
    return RES_PARERR;
 8001500:	2304      	movs	r3, #4
 8001502:	e06b      	b.n	80015dc <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 8001504:	4b37      	ldr	r3, [pc, #220]	@ (80015e4 <SD_disk_write+0x100>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	b2db      	uxtb	r3, r3
 800150a:	f003 0301 	and.w	r3, r3, #1
 800150e:	2b00      	cmp	r3, #0
 8001510:	d001      	beq.n	8001516 <SD_disk_write+0x32>
    return RES_NOTRDY;
 8001512:	2303      	movs	r3, #3
 8001514:	e062      	b.n	80015dc <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 8001516:	4b33      	ldr	r3, [pc, #204]	@ (80015e4 <SD_disk_write+0x100>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	b2db      	uxtb	r3, r3
 800151c:	f003 0304 	and.w	r3, r3, #4
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <SD_disk_write+0x44>
    return RES_WRPRT;
 8001524:	2302      	movs	r3, #2
 8001526:	e059      	b.n	80015dc <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 8001528:	4b2f      	ldr	r3, [pc, #188]	@ (80015e8 <SD_disk_write+0x104>)
 800152a:	781b      	ldrb	r3, [r3, #0]
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	2b00      	cmp	r3, #0
 8001532:	d102      	bne.n	800153a <SD_disk_write+0x56>
    sector *= 512; /*  sector Byte addressing   */
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	025b      	lsls	r3, r3, #9
 8001538:	607b      	str	r3, [r7, #4]
  
  SELECT();
 800153a:	f7ff fcaf 	bl	8000e9c <SELECT>
  
  if (count == 1) 
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	2b01      	cmp	r3, #1
 8001542:	d110      	bne.n	8001566 <SD_disk_write+0x82>
  { 
    /*    */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 8001544:	6879      	ldr	r1, [r7, #4]
 8001546:	2058      	movs	r0, #88	@ 0x58
 8001548:	f7ff fe10 	bl	800116c <SD_SendCmd>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d13a      	bne.n	80015c8 <SD_disk_write+0xe4>
 8001552:	21fe      	movs	r1, #254	@ 0xfe
 8001554:	68b8      	ldr	r0, [r7, #8]
 8001556:	f7ff fdb5 	bl	80010c4 <SD_TxDataBlock>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d033      	beq.n	80015c8 <SD_disk_write+0xe4>
      count = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	e030      	b.n	80015c8 <SD_disk_write+0xe4>
  } 
  else 
  { 
    /*    */
    if (CardType & 2) 
 8001566:	4b20      	ldr	r3, [pc, #128]	@ (80015e8 <SD_disk_write+0x104>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d007      	beq.n	8001582 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001572:	2100      	movs	r1, #0
 8001574:	2077      	movs	r0, #119	@ 0x77
 8001576:	f7ff fdf9 	bl	800116c <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800157a:	6839      	ldr	r1, [r7, #0]
 800157c:	2057      	movs	r0, #87	@ 0x57
 800157e:	f7ff fdf5 	bl	800116c <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 8001582:	6879      	ldr	r1, [r7, #4]
 8001584:	2059      	movs	r0, #89	@ 0x59
 8001586:	f7ff fdf1 	bl	800116c <SD_SendCmd>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d11b      	bne.n	80015c8 <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001590:	21fc      	movs	r1, #252	@ 0xfc
 8001592:	68b8      	ldr	r0, [r7, #8]
 8001594:	f7ff fd96 	bl	80010c4 <SD_TxDataBlock>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d00a      	beq.n	80015b4 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80015a4:	60bb      	str	r3, [r7, #8]
      } while (--count);
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	3b01      	subs	r3, #1
 80015aa:	603b      	str	r3, [r7, #0]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1ee      	bne.n	8001590 <SD_disk_write+0xac>
 80015b2:	e000      	b.n	80015b6 <SD_disk_write+0xd2>
          break;
 80015b4:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 80015b6:	21fd      	movs	r1, #253	@ 0xfd
 80015b8:	2000      	movs	r0, #0
 80015ba:	f7ff fd83 	bl	80010c4 <SD_TxDataBlock>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <SD_disk_write+0xe4>
      {        
        count = 1;
 80015c4:	2301      	movs	r3, #1
 80015c6:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 80015c8:	f7ff fc74 	bl	8000eb4 <DESELECT>
  SPI_RxByte();
 80015cc:	f7ff fc98 	bl	8000f00 <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 80015d0:	683b      	ldr	r3, [r7, #0]
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	bf14      	ite	ne
 80015d6:	2301      	movne	r3, #1
 80015d8:	2300      	moveq	r3, #0
 80015da:	b2db      	uxtb	r3, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	3710      	adds	r7, #16
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	20000000 	.word	0x20000000
 80015e8:	200006f4 	.word	0x200006f4

080015ec <SD_disk_ioctl>:
#endif /* _READONLY */

/*   */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80015ec:	b590      	push	{r4, r7, lr}
 80015ee:	b08b      	sub	sp, #44	@ 0x2c
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	4603      	mov	r3, r0
 80015f4:	603a      	str	r2, [r7, #0]
 80015f6:	71fb      	strb	r3, [r7, #7]
 80015f8:	460b      	mov	r3, r1
 80015fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d001      	beq.n	800160a <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 8001606:	2304      	movs	r3, #4
 8001608:	e119      	b.n	800183e <SD_disk_ioctl+0x252>
  
  res = RES_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  
  if (ctrl == CTRL_POWER) 
 8001610:	79bb      	ldrb	r3, [r7, #6]
 8001612:	2b05      	cmp	r3, #5
 8001614:	d129      	bne.n	800166a <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 8001616:	6a3b      	ldr	r3, [r7, #32]
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d017      	beq.n	800164e <SD_disk_ioctl+0x62>
 800161e:	2b02      	cmp	r3, #2
 8001620:	dc1f      	bgt.n	8001662 <SD_disk_ioctl+0x76>
 8001622:	2b00      	cmp	r3, #0
 8001624:	d002      	beq.n	800162c <SD_disk_ioctl+0x40>
 8001626:	2b01      	cmp	r3, #1
 8001628:	d00b      	beq.n	8001642 <SD_disk_ioctl+0x56>
 800162a:	e01a      	b.n	8001662 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 800162c:	f7ff fd08 	bl	8001040 <SD_CheckPower>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 8001636:	f7ff fcf7 	bl	8001028 <SD_PowerOff>
      res = RES_OK;
 800163a:	2300      	movs	r3, #0
 800163c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001640:	e0fb      	b.n	800183a <SD_disk_ioctl+0x24e>
    case 1:
      SD_PowerOn();             /* Power On */
 8001642:	f7ff fca5 	bl	8000f90 <SD_PowerOn>
      res = RES_OK;
 8001646:	2300      	movs	r3, #0
 8001648:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800164c:	e0f5      	b.n	800183a <SD_disk_ioctl+0x24e>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	1c5c      	adds	r4, r3, #1
 8001652:	f7ff fcf5 	bl	8001040 <SD_CheckPower>
 8001656:	4603      	mov	r3, r0
 8001658:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 800165a:	2300      	movs	r3, #0
 800165c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001660:	e0eb      	b.n	800183a <SD_disk_ioctl+0x24e>
    default:
      res = RES_PARERR;
 8001662:	2304      	movs	r3, #4
 8001664:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001668:	e0e7      	b.n	800183a <SD_disk_ioctl+0x24e>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 800166a:	4b77      	ldr	r3, [pc, #476]	@ (8001848 <SD_disk_ioctl+0x25c>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	b2db      	uxtb	r3, r3
 8001670:	f003 0301 	and.w	r3, r3, #1
 8001674:	2b00      	cmp	r3, #0
 8001676:	d001      	beq.n	800167c <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 8001678:	2303      	movs	r3, #3
 800167a:	e0e0      	b.n	800183e <SD_disk_ioctl+0x252>
    
    SELECT();
 800167c:	f7ff fc0e 	bl	8000e9c <SELECT>
    
    switch (ctrl) 
 8001680:	79bb      	ldrb	r3, [r7, #6]
 8001682:	2b0d      	cmp	r3, #13
 8001684:	f200 80ca 	bhi.w	800181c <SD_disk_ioctl+0x230>
 8001688:	a201      	add	r2, pc, #4	@ (adr r2, 8001690 <SD_disk_ioctl+0xa4>)
 800168a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800168e:	bf00      	nop
 8001690:	08001787 	.word	0x08001787
 8001694:	080016c9 	.word	0x080016c9
 8001698:	08001777 	.word	0x08001777
 800169c:	0800181d 	.word	0x0800181d
 80016a0:	0800181d 	.word	0x0800181d
 80016a4:	0800181d 	.word	0x0800181d
 80016a8:	0800181d 	.word	0x0800181d
 80016ac:	0800181d 	.word	0x0800181d
 80016b0:	0800181d 	.word	0x0800181d
 80016b4:	0800181d 	.word	0x0800181d
 80016b8:	0800181d 	.word	0x0800181d
 80016bc:	08001799 	.word	0x08001799
 80016c0:	080017bd 	.word	0x080017bd
 80016c4:	080017e1 	.word	0x080017e1
    {
    case GET_SECTOR_COUNT: 
      /* SD  Sector  (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 80016c8:	2100      	movs	r1, #0
 80016ca:	2049      	movs	r0, #73	@ 0x49
 80016cc:	f7ff fd4e 	bl	800116c <SD_SendCmd>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	f040 80a6 	bne.w	8001824 <SD_disk_ioctl+0x238>
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	2110      	movs	r1, #16
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff fcba 	bl	8001058 <SD_RxDataBlock>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	f000 809c 	beq.w	8001824 <SD_disk_ioctl+0x238>
      {
        if ((csd[0] >> 6) == 1) 
 80016ec:	7b3b      	ldrb	r3, [r7, #12]
 80016ee:	099b      	lsrs	r3, r3, #6
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d10d      	bne.n	8001712 <SD_disk_ioctl+0x126>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80016f6:	7d7b      	ldrb	r3, [r7, #21]
 80016f8:	461a      	mov	r2, r3
 80016fa:	7d3b      	ldrb	r3, [r7, #20]
 80016fc:	021b      	lsls	r3, r3, #8
 80016fe:	b29b      	uxth	r3, r3
 8001700:	4413      	add	r3, r2
 8001702:	b29b      	uxth	r3, r3
 8001704:	3301      	adds	r3, #1
 8001706:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001708:	8bfb      	ldrh	r3, [r7, #30]
 800170a:	029a      	lsls	r2, r3, #10
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	e02d      	b.n	800176e <SD_disk_ioctl+0x182>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001712:	7c7b      	ldrb	r3, [r7, #17]
 8001714:	f003 030f 	and.w	r3, r3, #15
 8001718:	b2da      	uxtb	r2, r3
 800171a:	7dbb      	ldrb	r3, [r7, #22]
 800171c:	09db      	lsrs	r3, r3, #7
 800171e:	b2db      	uxtb	r3, r3
 8001720:	4413      	add	r3, r2
 8001722:	b2da      	uxtb	r2, r3
 8001724:	7d7b      	ldrb	r3, [r7, #21]
 8001726:	005b      	lsls	r3, r3, #1
 8001728:	b2db      	uxtb	r3, r3
 800172a:	f003 0306 	and.w	r3, r3, #6
 800172e:	b2db      	uxtb	r3, r3
 8001730:	4413      	add	r3, r2
 8001732:	b2db      	uxtb	r3, r3
 8001734:	3302      	adds	r3, #2
 8001736:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 800173a:	7d3b      	ldrb	r3, [r7, #20]
 800173c:	099b      	lsrs	r3, r3, #6
 800173e:	b2db      	uxtb	r3, r3
 8001740:	461a      	mov	r2, r3
 8001742:	7cfb      	ldrb	r3, [r7, #19]
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	b29b      	uxth	r3, r3
 8001748:	4413      	add	r3, r2
 800174a:	b29a      	uxth	r2, r3
 800174c:	7cbb      	ldrb	r3, [r7, #18]
 800174e:	029b      	lsls	r3, r3, #10
 8001750:	b29b      	uxth	r3, r3
 8001752:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001756:	b29b      	uxth	r3, r3
 8001758:	4413      	add	r3, r2
 800175a:	b29b      	uxth	r3, r3
 800175c:	3301      	adds	r3, #1
 800175e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001760:	8bfa      	ldrh	r2, [r7, #30]
 8001762:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001766:	3b09      	subs	r3, #9
 8001768:	409a      	lsls	r2, r3
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 800176e:	2300      	movs	r3, #0
 8001770:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001774:	e056      	b.n	8001824 <SD_disk_ioctl+0x238>
      
    case GET_SECTOR_SIZE: 
      /*    (WORD) */
      *(WORD*) buff = 512;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800177c:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 800177e:	2300      	movs	r3, #0
 8001780:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001784:	e055      	b.n	8001832 <SD_disk_ioctl+0x246>
      
    case CTRL_SYNC: 
      /*   */
      if (SD_ReadyWait() == 0xFF)
 8001786:	f7ff fbe7 	bl	8000f58 <SD_ReadyWait>
 800178a:	4603      	mov	r3, r0
 800178c:	2bff      	cmp	r3, #255	@ 0xff
 800178e:	d14b      	bne.n	8001828 <SD_disk_ioctl+0x23c>
        res = RES_OK;
 8001790:	2300      	movs	r3, #0
 8001792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001796:	e047      	b.n	8001828 <SD_disk_ioctl+0x23c>
      
    case MMC_GET_CSD: 
      /* CSD   (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001798:	2100      	movs	r1, #0
 800179a:	2049      	movs	r0, #73	@ 0x49
 800179c:	f7ff fce6 	bl	800116c <SD_SendCmd>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d142      	bne.n	800182c <SD_disk_ioctl+0x240>
 80017a6:	2110      	movs	r1, #16
 80017a8:	6a38      	ldr	r0, [r7, #32]
 80017aa:	f7ff fc55 	bl	8001058 <SD_RxDataBlock>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d03b      	beq.n	800182c <SD_disk_ioctl+0x240>
        res = RES_OK;
 80017b4:	2300      	movs	r3, #0
 80017b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80017ba:	e037      	b.n	800182c <SD_disk_ioctl+0x240>
      
    case MMC_GET_CID: 
      /* CID   (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 80017bc:	2100      	movs	r1, #0
 80017be:	204a      	movs	r0, #74	@ 0x4a
 80017c0:	f7ff fcd4 	bl	800116c <SD_SendCmd>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d132      	bne.n	8001830 <SD_disk_ioctl+0x244>
 80017ca:	2110      	movs	r1, #16
 80017cc:	6a38      	ldr	r0, [r7, #32]
 80017ce:	f7ff fc43 	bl	8001058 <SD_RxDataBlock>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d02b      	beq.n	8001830 <SD_disk_ioctl+0x244>
        res = RES_OK;
 80017d8:	2300      	movs	r3, #0
 80017da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80017de:	e027      	b.n	8001830 <SD_disk_ioctl+0x244>
      
    case MMC_GET_OCR: 
      /* OCR   (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 80017e0:	2100      	movs	r1, #0
 80017e2:	207a      	movs	r0, #122	@ 0x7a
 80017e4:	f7ff fcc2 	bl	800116c <SD_SendCmd>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d116      	bne.n	800181c <SD_disk_ioctl+0x230>
      {         
        for (n = 0; n < 4; n++)
 80017ee:	2300      	movs	r3, #0
 80017f0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80017f4:	e00b      	b.n	800180e <SD_disk_ioctl+0x222>
        {
          *ptr++ = SPI_RxByte();
 80017f6:	6a3c      	ldr	r4, [r7, #32]
 80017f8:	1c63      	adds	r3, r4, #1
 80017fa:	623b      	str	r3, [r7, #32]
 80017fc:	f7ff fb80 	bl	8000f00 <SPI_RxByte>
 8001800:	4603      	mov	r3, r0
 8001802:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001804:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001808:	3301      	adds	r3, #1
 800180a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800180e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001812:	2b03      	cmp	r3, #3
 8001814:	d9ef      	bls.n	80017f6 <SD_disk_ioctl+0x20a>
        }
        
        res = RES_OK;
 8001816:	2300      	movs	r3, #0
 8001818:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }     
      
    default:
      res = RES_PARERR;
 800181c:	2304      	movs	r3, #4
 800181e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001822:	e006      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 8001824:	bf00      	nop
 8001826:	e004      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 8001828:	bf00      	nop
 800182a:	e002      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 800182c:	bf00      	nop
 800182e:	e000      	b.n	8001832 <SD_disk_ioctl+0x246>
      break;
 8001830:	bf00      	nop
    }
    
    DESELECT();
 8001832:	f7ff fb3f 	bl	8000eb4 <DESELECT>
    SPI_RxByte();
 8001836:	f7ff fb63 	bl	8000f00 <SPI_RxByte>
  }
  
  return res;
 800183a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800183e:	4618      	mov	r0, r3
 8001840:	372c      	adds	r7, #44	@ 0x2c
 8001842:	46bd      	mov	sp, r7
 8001844:	bd90      	pop	{r4, r7, pc}
 8001846:	bf00      	nop
 8001848:	20000000 	.word	0x20000000

0800184c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b082      	sub	sp, #8
 8001850:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001852:	f003 fb0b 	bl	8004e6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001856:	f000 f891 	bl	800197c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800185a:	f000 faa3 	bl	8001da4 <MX_GPIO_Init>
  MX_DMA_Init();
 800185e:	f000 fa81 	bl	8001d64 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001862:	f000 fa55 	bl	8001d10 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001866:	f000 f947 	bl	8001af8 <MX_I2C1_Init>
  MX_SPI3_Init();
 800186a:	f000 f9cd 	bl	8001c08 <MX_SPI3_Init>
  MX_RTC_Init();
 800186e:	f000 f971 	bl	8001b54 <MX_RTC_Init>
  MX_ADC1_Init();
 8001872:	f000 f8ef 	bl	8001a54 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001876:	f000 f9fd 	bl	8001c74 <MX_TIM3_Init>
  MX_FATFS_Init();
 800187a:	f008 f981 	bl	8009b80 <MX_FATFS_Init>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  keypad_sd_sync = xSemaphoreCreateBinary();
 800187e:	2203      	movs	r2, #3
 8001880:	2100      	movs	r1, #0
 8001882:	2001      	movs	r0, #1
 8001884:	f00e f9b2 	bl	800fbec <xQueueGenericCreate>
 8001888:	4603      	mov	r3, r0
 800188a:	4a2d      	ldr	r2, [pc, #180]	@ (8001940 <main+0xf4>)
 800188c:	6013      	str	r3, [r2, #0]
  sd_display_sync = xSemaphoreCreateBinary();
 800188e:	2203      	movs	r2, #3
 8001890:	2100      	movs	r1, #0
 8001892:	2001      	movs	r0, #1
 8001894:	f00e f9aa 	bl	800fbec <xQueueGenericCreate>
 8001898:	4603      	mov	r3, r0
 800189a:	4a2a      	ldr	r2, [pc, #168]	@ (8001944 <main+0xf8>)
 800189c:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_TIMERS */
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  display_queue = xQueueCreate(1, sizeof(display_message_t));
 800189e:	2200      	movs	r2, #0
 80018a0:	2101      	movs	r1, #1
 80018a2:	2001      	movs	r0, #1
 80018a4:	f00e f9a2 	bl	800fbec <xQueueGenericCreate>
 80018a8:	4603      	mov	r3, r0
 80018aa:	4a27      	ldr	r2, [pc, #156]	@ (8001948 <main+0xfc>)
 80018ac:	6013      	str	r3, [r2, #0]
  sequence_queue = xQueueCreate(1, sizeof(char));
 80018ae:	2200      	movs	r2, #0
 80018b0:	2101      	movs	r1, #1
 80018b2:	2001      	movs	r0, #1
 80018b4:	f00e f99a 	bl	800fbec <xQueueGenericCreate>
 80018b8:	4603      	mov	r3, r0
 80018ba:	4a24      	ldr	r2, [pc, #144]	@ (800194c <main+0x100>)
 80018bc:	6013      	str	r3, [r2, #0]
  lock_state_queue = xQueueCreate(1, sizeof(bool));
 80018be:	2200      	movs	r2, #0
 80018c0:	2101      	movs	r1, #1
 80018c2:	2001      	movs	r0, #1
 80018c4:	f00e f992 	bl	800fbec <xQueueGenericCreate>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4a21      	ldr	r2, [pc, #132]	@ (8001950 <main+0x104>)
 80018cc:	6013      	str	r3, [r2, #0]
  /* Create the thread(s) */
  /* definition and creation of defaultTask */


  /* USER CODE BEGIN RTOS_THREADS */
  xTaskCreate(display_task, "Tarea display", 3* configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 4, NULL);
 80018ce:	2300      	movs	r3, #0
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	2304      	movs	r3, #4
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	2300      	movs	r3, #0
 80018d8:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80018dc:	491d      	ldr	r1, [pc, #116]	@ (8001954 <main+0x108>)
 80018de:	481e      	ldr	r0, [pc, #120]	@ (8001958 <main+0x10c>)
 80018e0:	f00e ff52 	bl	8010788 <xTaskCreate>
  xTaskCreate(lock_task, "Tarea Lock", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 3, NULL);
 80018e4:	2300      	movs	r3, #0
 80018e6:	9301      	str	r3, [sp, #4]
 80018e8:	2303      	movs	r3, #3
 80018ea:	9300      	str	r3, [sp, #0]
 80018ec:	2300      	movs	r3, #0
 80018ee:	2280      	movs	r2, #128	@ 0x80
 80018f0:	491a      	ldr	r1, [pc, #104]	@ (800195c <main+0x110>)
 80018f2:	481b      	ldr	r0, [pc, #108]	@ (8001960 <main+0x114>)
 80018f4:	f00e ff48 	bl	8010788 <xTaskCreate>
  //xTaskCreate(VoiceProcessing, "Tarea 03", configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 2, NULL);
  xTaskCreate(sd_task, "Tarea SD", 15000, NULL, tskIDLE_PRIORITY + 2, NULL);
 80018f8:	2300      	movs	r3, #0
 80018fa:	9301      	str	r3, [sp, #4]
 80018fc:	2302      	movs	r3, #2
 80018fe:	9300      	str	r3, [sp, #0]
 8001900:	2300      	movs	r3, #0
 8001902:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8001906:	4917      	ldr	r1, [pc, #92]	@ (8001964 <main+0x118>)
 8001908:	4817      	ldr	r0, [pc, #92]	@ (8001968 <main+0x11c>)
 800190a:	f00e ff3d 	bl	8010788 <xTaskCreate>
  xTaskCreate(keypad_task, "Tarea keypad", 1 * configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY + 1, NULL);
 800190e:	2300      	movs	r3, #0
 8001910:	9301      	str	r3, [sp, #4]
 8001912:	2301      	movs	r3, #1
 8001914:	9300      	str	r3, [sp, #0]
 8001916:	2300      	movs	r3, #0
 8001918:	2280      	movs	r2, #128	@ 0x80
 800191a:	4914      	ldr	r1, [pc, #80]	@ (800196c <main+0x120>)
 800191c:	4814      	ldr	r0, [pc, #80]	@ (8001970 <main+0x124>)
 800191e:	f00e ff33 	bl	8010788 <xTaskCreate>
  xTaskCreate(idle_task, "Tarea Idle", 1 * configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY, NULL);
 8001922:	2300      	movs	r3, #0
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	2300      	movs	r3, #0
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	2300      	movs	r3, #0
 800192c:	2280      	movs	r2, #128	@ 0x80
 800192e:	4911      	ldr	r1, [pc, #68]	@ (8001974 <main+0x128>)
 8001930:	4811      	ldr	r0, [pc, #68]	@ (8001978 <main+0x12c>)
 8001932:	f00e ff29 	bl	8010788 <xTaskCreate>
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  vTaskStartScheduler();
 8001936:	f00f f891 	bl	8010a5c <vTaskStartScheduler>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 800193a:	bf00      	nop
 800193c:	e7fd      	b.n	800193a <main+0xee>
 800193e:	bf00      	nop
 8001940:	20000908 	.word	0x20000908
 8001944:	2000090c 	.word	0x2000090c
 8001948:	20000900 	.word	0x20000900
 800194c:	200008fc 	.word	0x200008fc
 8001950:	20000904 	.word	0x20000904
 8001954:	08014d30 	.word	0x08014d30
 8001958:	08004929 	.word	0x08004929
 800195c:	08014d40 	.word	0x08014d40
 8001960:	08004c09 	.word	0x08004c09
 8001964:	08014d4c 	.word	0x08014d4c
 8001968:	08004c51 	.word	0x08004c51
 800196c:	08014d58 	.word	0x08014d58
 8001970:	08004b69 	.word	0x08004b69
 8001974:	08014d68 	.word	0x08014d68
 8001978:	08001ec9 	.word	0x08001ec9

0800197c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b094      	sub	sp, #80	@ 0x50
 8001980:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001982:	f107 0320 	add.w	r3, r7, #32
 8001986:	2230      	movs	r2, #48	@ 0x30
 8001988:	2100      	movs	r1, #0
 800198a:	4618      	mov	r0, r3
 800198c:	f012 f8ed 	bl	8013b6a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001990:	f107 030c 	add.w	r3, r7, #12
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a0:	2300      	movs	r3, #0
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	4b29      	ldr	r3, [pc, #164]	@ (8001a4c <SystemClock_Config+0xd0>)
 80019a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019a8:	4a28      	ldr	r2, [pc, #160]	@ (8001a4c <SystemClock_Config+0xd0>)
 80019aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b0:	4b26      	ldr	r3, [pc, #152]	@ (8001a4c <SystemClock_Config+0xd0>)
 80019b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b8:	60bb      	str	r3, [r7, #8]
 80019ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80019bc:	2300      	movs	r3, #0
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	4b23      	ldr	r3, [pc, #140]	@ (8001a50 <SystemClock_Config+0xd4>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80019c8:	4a21      	ldr	r2, [pc, #132]	@ (8001a50 <SystemClock_Config+0xd4>)
 80019ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a50 <SystemClock_Config+0xd4>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80019dc:	2309      	movs	r3, #9
 80019de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80019e0:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019e6:	2301      	movs	r3, #1
 80019e8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019ea:	2302      	movs	r3, #2
 80019ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019f4:	2304      	movs	r3, #4
 80019f6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 80019f8:	2340      	movs	r3, #64	@ 0x40
 80019fa:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019fc:	2302      	movs	r3, #2
 80019fe:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001a00:	2307      	movs	r3, #7
 8001a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a04:	f107 0320 	add.w	r3, r7, #32
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f005 fb21 	bl	8007050 <HAL_RCC_OscConfig>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001a14:	f000 fa85 	bl	8001f22 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a18:	230f      	movs	r3, #15
 8001a1a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a28:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a2e:	f107 030c 	add.w	r3, r7, #12
 8001a32:	2102      	movs	r1, #2
 8001a34:	4618      	mov	r0, r3
 8001a36:	f005 fd83 	bl	8007540 <HAL_RCC_ClockConfig>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001a40:	f000 fa6f 	bl	8001f22 <Error_Handler>
  }
}
 8001a44:	bf00      	nop
 8001a46:	3750      	adds	r7, #80	@ 0x50
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40007000 	.word	0x40007000

08001a54 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a5a:	463b      	mov	r3, r7
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a68:	4a22      	ldr	r2, [pc, #136]	@ (8001af4 <MX_ADC1_Init+0xa0>)
 8001a6a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a6c:	4b20      	ldr	r3, [pc, #128]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a72:	4b1f      	ldr	r3, [pc, #124]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001a78:	4b1d      	ldr	r3, [pc, #116]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a84:	4b1a      	ldr	r3, [pc, #104]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001a8c:	4b18      	ldr	r3, [pc, #96]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001a92:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001a94:	4b16      	ldr	r3, [pc, #88]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a96:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a9c:	4b14      	ldr	r3, [pc, #80]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001aa2:	4b13      	ldr	r3, [pc, #76]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001aa8:	4b11      	ldr	r3, [pc, #68]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ab0:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001ab2:	2201      	movs	r2, #1
 8001ab4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ab6:	480e      	ldr	r0, [pc, #56]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001ab8:	f003 fa3e 	bl	8004f38 <HAL_ADC_Init>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001ac2:	f000 fa2e 	bl	8001f22 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001aca:	2301      	movs	r3, #1
 8001acc:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ad2:	463b      	mov	r3, r7
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	4806      	ldr	r0, [pc, #24]	@ (8001af0 <MX_ADC1_Init+0x9c>)
 8001ad8:	f003 fcea 	bl	80054b0 <HAL_ADC_ConfigChannel>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d001      	beq.n	8001ae6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001ae2:	f000 fa1e 	bl	8001f22 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ae6:	bf00      	nop
 8001ae8:	3710      	adds	r7, #16
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	200006f8 	.word	0x200006f8
 8001af4:	40012000 	.word	0x40012000

08001af8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001afe:	4a13      	ldr	r2, [pc, #76]	@ (8001b4c <MX_I2C1_Init+0x54>)
 8001b00:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001b02:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b04:	4a12      	ldr	r2, [pc, #72]	@ (8001b50 <MX_I2C1_Init+0x58>)
 8001b06:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b0e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b14:	4b0c      	ldr	r3, [pc, #48]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b1a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b22:	4b09      	ldr	r3, [pc, #36]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b28:	4b07      	ldr	r3, [pc, #28]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b2e:	4b06      	ldr	r3, [pc, #24]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b34:	4804      	ldr	r0, [pc, #16]	@ (8001b48 <MX_I2C1_Init+0x50>)
 8001b36:	f004 fddd 	bl	80066f4 <HAL_I2C_Init>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b40:	f000 f9ef 	bl	8001f22 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	200007a0 	.word	0x200007a0
 8001b4c:	40005400 	.word	0x40005400
 8001b50:	00061a80 	.word	0x00061a80

08001b54 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b086      	sub	sp, #24
 8001b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001b5a:	1d3b      	adds	r3, r7, #4
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001b68:	2300      	movs	r3, #0
 8001b6a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001b6c:	4b24      	ldr	r3, [pc, #144]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b6e:	4a25      	ldr	r2, [pc, #148]	@ (8001c04 <MX_RTC_Init+0xb0>)
 8001b70:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001b72:	4b23      	ldr	r3, [pc, #140]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001b78:	4b21      	ldr	r3, [pc, #132]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b7a:	227f      	movs	r2, #127	@ 0x7f
 8001b7c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001b7e:	4b20      	ldr	r3, [pc, #128]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b80:	22ff      	movs	r2, #255	@ 0xff
 8001b82:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b84:	4b1e      	ldr	r3, [pc, #120]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b90:	4b1b      	ldr	r3, [pc, #108]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b96:	481a      	ldr	r0, [pc, #104]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001b98:	f006 f812 	bl	8007bc0 <HAL_RTC_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001ba2:	f000 f9be 	bl	8001f22 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 15;
 8001ba6:	230f      	movs	r3, #15
 8001ba8:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8001bba:	1d3b      	adds	r3, r7, #4
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	4619      	mov	r1, r3
 8001bc0:	480f      	ldr	r0, [pc, #60]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001bc2:	f006 f880 	bl	8007cc6 <HAL_RTC_SetTime>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001bcc:	f000 f9a9 	bl	8001f22 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SATURDAY;
 8001bd0:	2306      	movs	r3, #6
 8001bd2:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 8001bd4:	2307      	movs	r3, #7
 8001bd6:	707b      	strb	r3, [r7, #1]
  sDate.Date = 6;
 8001bd8:	2306      	movs	r3, #6
 8001bda:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 24;
 8001bdc:	2318      	movs	r3, #24
 8001bde:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8001be0:	463b      	mov	r3, r7
 8001be2:	2200      	movs	r2, #0
 8001be4:	4619      	mov	r1, r3
 8001be6:	4806      	ldr	r0, [pc, #24]	@ (8001c00 <MX_RTC_Init+0xac>)
 8001be8:	f006 f965 	bl	8007eb6 <HAL_RTC_SetDate>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001bf2:	f000 f996 	bl	8001f22 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001bf6:	bf00      	nop
 8001bf8:	3718      	adds	r7, #24
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	200007f4 	.word	0x200007f4
 8001c04:	40002800 	.word	0x40002800

08001c08 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001c0c:	4b17      	ldr	r3, [pc, #92]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c0e:	4a18      	ldr	r2, [pc, #96]	@ (8001c70 <MX_SPI3_Init+0x68>)
 8001c10:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001c12:	4b16      	ldr	r3, [pc, #88]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c14:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c18:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001c1a:	4b14      	ldr	r3, [pc, #80]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c20:	4b12      	ldr	r3, [pc, #72]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c26:	4b11      	ldr	r3, [pc, #68]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001c32:	4b0e      	ldr	r3, [pc, #56]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c38:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c3c:	2210      	movs	r2, #16
 8001c3e:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c40:	4b0a      	ldr	r3, [pc, #40]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c46:	4b09      	ldr	r3, [pc, #36]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c4c:	4b07      	ldr	r3, [pc, #28]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8001c52:	4b06      	ldr	r3, [pc, #24]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c54:	220a      	movs	r2, #10
 8001c56:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8001c58:	4804      	ldr	r0, [pc, #16]	@ (8001c6c <MX_SPI3_Init+0x64>)
 8001c5a:	f006 fabd 	bl	80081d8 <HAL_SPI_Init>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d001      	beq.n	8001c68 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8001c64:	f000 f95d 	bl	8001f22 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20000814 	.word	0x20000814
 8001c70:	40003c00 	.word	0x40003c00

08001c74 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001c92:	4a1e      	ldr	r2, [pc, #120]	@ (8001d0c <MX_TIM3_Init+0x98>)
 8001c94:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001c96:	4b1c      	ldr	r3, [pc, #112]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 4000 - 1;
 8001ca2:	4b19      	ldr	r3, [pc, #100]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001ca4:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001ca8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001caa:	4b17      	ldr	r3, [pc, #92]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb0:	4b15      	ldr	r3, [pc, #84]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cb6:	4814      	ldr	r0, [pc, #80]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cb8:	f006 feee 	bl	8008a98 <HAL_TIM_Base_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001cc2:	f000 f92e 	bl	8001f22 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cca:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001ccc:	f107 0308 	add.w	r3, r7, #8
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	480d      	ldr	r0, [pc, #52]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cd4:	f007 f8b1 	bl	8008e3a <HAL_TIM_ConfigClockSource>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8001cde:	f000 f920 	bl	8001f22 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ce2:	2320      	movs	r3, #32
 8001ce4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cea:	463b      	mov	r3, r7
 8001cec:	4619      	mov	r1, r3
 8001cee:	4806      	ldr	r0, [pc, #24]	@ (8001d08 <MX_TIM3_Init+0x94>)
 8001cf0:	f007 fab8 	bl	8009264 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8001cfa:	f000 f912 	bl	8001f22 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cfe:	bf00      	nop
 8001d00:	3718      	adds	r7, #24
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	2000086c 	.word	0x2000086c
 8001d0c:	40000400 	.word	0x40000400

08001d10 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d14:	4b11      	ldr	r3, [pc, #68]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d16:	4a12      	ldr	r2, [pc, #72]	@ (8001d60 <MX_USART2_UART_Init+0x50>)
 8001d18:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d1a:	4b10      	ldr	r3, [pc, #64]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d1c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001d20:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d22:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d28:	4b0c      	ldr	r3, [pc, #48]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d34:	4b09      	ldr	r3, [pc, #36]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d36:	220c      	movs	r2, #12
 8001d38:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3a:	4b08      	ldr	r3, [pc, #32]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d40:	4b06      	ldr	r3, [pc, #24]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d46:	4805      	ldr	r0, [pc, #20]	@ (8001d5c <MX_USART2_UART_Init+0x4c>)
 8001d48:	f007 fb0e 	bl	8009368 <HAL_UART_Init>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d001      	beq.n	8001d56 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001d52:	f000 f8e6 	bl	8001f22 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200008b4 	.word	0x200008b4
 8001d60:	40004400 	.word	0x40004400

08001d64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b082      	sub	sp, #8
 8001d68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	607b      	str	r3, [r7, #4]
 8001d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001da0 <MX_DMA_Init+0x3c>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d72:	4a0b      	ldr	r2, [pc, #44]	@ (8001da0 <MX_DMA_Init+0x3c>)
 8001d74:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001d78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d7a:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <MX_DMA_Init+0x3c>)
 8001d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d82:	607b      	str	r3, [r7, #4]
 8001d84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	2105      	movs	r1, #5
 8001d8a:	2038      	movs	r0, #56	@ 0x38
 8001d8c:	f003 fef2 	bl	8005b74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d90:	2038      	movs	r0, #56	@ 0x38
 8001d92:	f003 ff0b 	bl	8005bac <HAL_NVIC_EnableIRQ>

}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	40023800 	.word	0x40023800

08001da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b08a      	sub	sp, #40	@ 0x28
 8001da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
 8001db8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4b3f      	ldr	r3, [pc, #252]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc2:	4a3e      	ldr	r2, [pc, #248]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001dc4:	f043 0304 	orr.w	r3, r3, #4
 8001dc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dca:	4b3c      	ldr	r3, [pc, #240]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dce:	f003 0304 	and.w	r3, r3, #4
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	4b38      	ldr	r3, [pc, #224]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dde:	4a37      	ldr	r2, [pc, #220]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001de0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001de4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de6:	4b35      	ldr	r3, [pc, #212]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	4b31      	ldr	r3, [pc, #196]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	4a30      	ldr	r2, [pc, #192]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e02:	4b2e      	ldr	r3, [pc, #184]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	4b2a      	ldr	r3, [pc, #168]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a29      	ldr	r2, [pc, #164]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001e18:	f043 0302 	orr.w	r3, r3, #2
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b27      	ldr	r3, [pc, #156]	@ (8001ebc <MX_GPIO_Init+0x118>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|CS_SD_Pin, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001e30:	4823      	ldr	r0, [pc, #140]	@ (8001ec0 <MX_GPIO_Init+0x11c>)
 8001e32:	f004 fc45 	bl	80066c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Lock_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001e36:	2200      	movs	r2, #0
 8001e38:	f44f 7178 	mov.w	r1, #992	@ 0x3e0
 8001e3c:	4821      	ldr	r0, [pc, #132]	@ (8001ec4 <MX_GPIO_Init+0x120>)
 8001e3e:	f004 fc3f 	bl	80066c0 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e42:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e48:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001e4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	4619      	mov	r1, r3
 8001e58:	481a      	ldr	r0, [pc, #104]	@ (8001ec4 <MX_GPIO_Init+0x120>)
 8001e5a:	f004 fa95 	bl	8006388 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001e5e:	230f      	movs	r3, #15
 8001e60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001e66:	2302      	movs	r3, #2
 8001e68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6a:	f107 0314 	add.w	r3, r7, #20
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4814      	ldr	r0, [pc, #80]	@ (8001ec4 <MX_GPIO_Init+0x120>)
 8001e72:	f004 fa89 	bl	8006388 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin CS_SD_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|CS_SD_Pin;
 8001e76:	f248 0320 	movw	r3, #32800	@ 0x8020
 8001e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e84:	2300      	movs	r3, #0
 8001e86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e88:	f107 0314 	add.w	r3, r7, #20
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	480c      	ldr	r0, [pc, #48]	@ (8001ec0 <MX_GPIO_Init+0x11c>)
 8001e90:	f004 fa7a 	bl	8006388 <HAL_GPIO_Init>

  /*Configure GPIO pins : Lock_Pin PC6 PC7 PC8
                           PC9 */
  GPIO_InitStruct.Pin = Lock_Pin|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
 8001e94:	f44f 7378 	mov.w	r3, #992	@ 0x3e0
 8001e98:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	4619      	mov	r1, r3
 8001eac:	4805      	ldr	r0, [pc, #20]	@ (8001ec4 <MX_GPIO_Init+0x120>)
 8001eae:	f004 fa6b 	bl	8006388 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001eb2:	bf00      	nop
 8001eb4:	3728      	adds	r7, #40	@ 0x28
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40020000 	.word	0x40020000
 8001ec4:	40020800 	.word	0x40020800

08001ec8 <idle_task>:

/* USER CODE BEGIN 4 */
void idle_task(void *pvParameters){
 8001ec8:	b480      	push	{r7}
 8001eca:	b083      	sub	sp, #12
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
	while(1);
 8001ed0:	bf00      	nop
 8001ed2:	e7fd      	b.n	8001ed0 <idle_task+0x8>

08001ed4 <HAL_ADC_ConvCpltCallback>:
}
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop_IT(&htim3);
 8001edc:	4806      	ldr	r0, [pc, #24]	@ (8001ef8 <HAL_ADC_ConvCpltCallback+0x24>)
 8001ede:	f006 fe8d 	bl	8008bfc <HAL_TIM_Base_Stop_IT>
	HAL_ADC_Stop_DMA(&hadc1);
 8001ee2:	4806      	ldr	r0, [pc, #24]	@ (8001efc <HAL_ADC_ConvCpltCallback+0x28>)
 8001ee4:	f003 fa6c 	bl	80053c0 <HAL_ADC_Stop_DMA>
	conv_cplt_flag = true;
 8001ee8:	4b05      	ldr	r3, [pc, #20]	@ (8001f00 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001eea:	2201      	movs	r2, #1
 8001eec:	701a      	strb	r2, [r3, #0]
}
 8001eee:	bf00      	nop
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	2000086c 	.word	0x2000086c
 8001efc:	200006f8 	.word	0x200006f8
 8001f00:	20000910 	.word	0x20000910

08001f04 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f14:	d101      	bne.n	8001f1a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f16:	f002 ffcb 	bl	8004eb0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f22:	b480      	push	{r7}
 8001f24:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f26:	b672      	cpsid	i
}
 8001f28:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f2a:	bf00      	nop
 8001f2c:	e7fd      	b.n	8001f2a <Error_Handler+0x8>
	...

08001f30 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f36:	2300      	movs	r3, #0
 8001f38:	607b      	str	r3, [r7, #4]
 8001f3a:	4b12      	ldr	r3, [pc, #72]	@ (8001f84 <HAL_MspInit+0x54>)
 8001f3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f3e:	4a11      	ldr	r2, [pc, #68]	@ (8001f84 <HAL_MspInit+0x54>)
 8001f40:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f44:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f46:	4b0f      	ldr	r3, [pc, #60]	@ (8001f84 <HAL_MspInit+0x54>)
 8001f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f4a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	603b      	str	r3, [r7, #0]
 8001f56:	4b0b      	ldr	r3, [pc, #44]	@ (8001f84 <HAL_MspInit+0x54>)
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f84 <HAL_MspInit+0x54>)
 8001f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f62:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <HAL_MspInit+0x54>)
 8001f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f6a:	603b      	str	r3, [r7, #0]
 8001f6c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f6e:	2200      	movs	r2, #0
 8001f70:	210f      	movs	r1, #15
 8001f72:	f06f 0001 	mvn.w	r0, #1
 8001f76:	f003 fdfd 	bl	8005b74 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f7a:	bf00      	nop
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	40023800 	.word	0x40023800

08001f88 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	@ 0x28
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0314 	add.w	r3, r7, #20
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
 8001f9e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a32      	ldr	r2, [pc, #200]	@ (8002070 <HAL_ADC_MspInit+0xe8>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d15e      	bne.n	8002068 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	613b      	str	r3, [r7, #16]
 8001fae:	4b31      	ldr	r3, [pc, #196]	@ (8002074 <HAL_ADC_MspInit+0xec>)
 8001fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fb2:	4a30      	ldr	r2, [pc, #192]	@ (8002074 <HAL_ADC_MspInit+0xec>)
 8001fb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001fba:	4b2e      	ldr	r3, [pc, #184]	@ (8002074 <HAL_ADC_MspInit+0xec>)
 8001fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	4b2a      	ldr	r3, [pc, #168]	@ (8002074 <HAL_ADC_MspInit+0xec>)
 8001fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fce:	4a29      	ldr	r2, [pc, #164]	@ (8002074 <HAL_ADC_MspInit+0xec>)
 8001fd0:	f043 0301 	orr.w	r3, r3, #1
 8001fd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd6:	4b27      	ldr	r3, [pc, #156]	@ (8002074 <HAL_ADC_MspInit+0xec>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	f003 0301 	and.w	r3, r3, #1
 8001fde:	60fb      	str	r3, [r7, #12]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fee:	f107 0314 	add.w	r3, r7, #20
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4820      	ldr	r0, [pc, #128]	@ (8002078 <HAL_ADC_MspInit+0xf0>)
 8001ff6:	f004 f9c7 	bl	8006388 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001ffa:	4b20      	ldr	r3, [pc, #128]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8001ffc:	4a20      	ldr	r2, [pc, #128]	@ (8002080 <HAL_ADC_MspInit+0xf8>)
 8001ffe:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002000:	4b1e      	ldr	r3, [pc, #120]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002002:	2200      	movs	r2, #0
 8002004:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002006:	4b1d      	ldr	r3, [pc, #116]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800200c:	4b1b      	ldr	r3, [pc, #108]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 800200e:	2200      	movs	r2, #0
 8002010:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002012:	4b1a      	ldr	r3, [pc, #104]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002014:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002018:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800201a:	4b18      	ldr	r3, [pc, #96]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 800201c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002020:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002022:	4b16      	ldr	r3, [pc, #88]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002024:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002028:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800202a:	4b14      	ldr	r3, [pc, #80]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 800202c:	2200      	movs	r2, #0
 800202e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002030:	4b12      	ldr	r3, [pc, #72]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002032:	2200      	movs	r2, #0
 8002034:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002036:	4b11      	ldr	r3, [pc, #68]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002038:	2200      	movs	r2, #0
 800203a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800203c:	480f      	ldr	r0, [pc, #60]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 800203e:	f003 fdc3 	bl	8005bc8 <HAL_DMA_Init>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8002048:	f7ff ff6b 	bl	8001f22 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	4a0b      	ldr	r2, [pc, #44]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002050:	639a      	str	r2, [r3, #56]	@ 0x38
 8002052:	4a0a      	ldr	r2, [pc, #40]	@ (800207c <HAL_ADC_MspInit+0xf4>)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 5, 0);
 8002058:	2200      	movs	r2, #0
 800205a:	2105      	movs	r1, #5
 800205c:	2012      	movs	r0, #18
 800205e:	f003 fd89 	bl	8005b74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002062:	2012      	movs	r0, #18
 8002064:	f003 fda2 	bl	8005bac <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002068:	bf00      	nop
 800206a:	3728      	adds	r7, #40	@ 0x28
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	40012000 	.word	0x40012000
 8002074:	40023800 	.word	0x40023800
 8002078:	40020000 	.word	0x40020000
 800207c:	20000740 	.word	0x20000740
 8002080:	40026410 	.word	0x40026410

08002084 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b08a      	sub	sp, #40	@ 0x28
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800208c:	f107 0314 	add.w	r3, r7, #20
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]
 8002094:	605a      	str	r2, [r3, #4]
 8002096:	609a      	str	r2, [r3, #8]
 8002098:	60da      	str	r2, [r3, #12]
 800209a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	4a19      	ldr	r2, [pc, #100]	@ (8002108 <HAL_I2C_MspInit+0x84>)
 80020a2:	4293      	cmp	r3, r2
 80020a4:	d12b      	bne.n	80020fe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a6:	2300      	movs	r3, #0
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	4b18      	ldr	r3, [pc, #96]	@ (800210c <HAL_I2C_MspInit+0x88>)
 80020ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ae:	4a17      	ldr	r2, [pc, #92]	@ (800210c <HAL_I2C_MspInit+0x88>)
 80020b0:	f043 0302 	orr.w	r3, r3, #2
 80020b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020b6:	4b15      	ldr	r3, [pc, #84]	@ (800210c <HAL_I2C_MspInit+0x88>)
 80020b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ba:	f003 0302 	and.w	r3, r3, #2
 80020be:	613b      	str	r3, [r7, #16]
 80020c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80020c2:	23c0      	movs	r3, #192	@ 0xc0
 80020c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020c6:	2312      	movs	r3, #18
 80020c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020ce:	2303      	movs	r3, #3
 80020d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80020d2:	2304      	movs	r3, #4
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d6:	f107 0314 	add.w	r3, r7, #20
 80020da:	4619      	mov	r1, r3
 80020dc:	480c      	ldr	r0, [pc, #48]	@ (8002110 <HAL_I2C_MspInit+0x8c>)
 80020de:	f004 f953 	bl	8006388 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b09      	ldr	r3, [pc, #36]	@ (800210c <HAL_I2C_MspInit+0x88>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020ea:	4a08      	ldr	r2, [pc, #32]	@ (800210c <HAL_I2C_MspInit+0x88>)
 80020ec:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020f2:	4b06      	ldr	r3, [pc, #24]	@ (800210c <HAL_I2C_MspInit+0x88>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80020fe:	bf00      	nop
 8002100:	3728      	adds	r7, #40	@ 0x28
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
 8002106:	bf00      	nop
 8002108:	40005400 	.word	0x40005400
 800210c:	40023800 	.word	0x40023800
 8002110:	40020400 	.word	0x40020400

08002114 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a0c      	ldr	r2, [pc, #48]	@ (8002164 <HAL_RTC_MspInit+0x50>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d111      	bne.n	800215a <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002136:	2302      	movs	r3, #2
 8002138:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800213a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800213e:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002140:	f107 030c 	add.w	r3, r7, #12
 8002144:	4618      	mov	r0, r3
 8002146:	f005 fc4d 	bl	80079e4 <HAL_RCCEx_PeriphCLKConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8002150:	f7ff fee7 	bl	8001f22 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002154:	4b04      	ldr	r3, [pc, #16]	@ (8002168 <HAL_RTC_MspInit+0x54>)
 8002156:	2201      	movs	r2, #1
 8002158:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 800215a:	bf00      	nop
 800215c:	3720      	adds	r7, #32
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	40002800 	.word	0x40002800
 8002168:	42470e3c 	.word	0x42470e3c

0800216c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b08a      	sub	sp, #40	@ 0x28
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002174:	f107 0314 	add.w	r3, r7, #20
 8002178:	2200      	movs	r2, #0
 800217a:	601a      	str	r2, [r3, #0]
 800217c:	605a      	str	r2, [r3, #4]
 800217e:	609a      	str	r2, [r3, #8]
 8002180:	60da      	str	r2, [r3, #12]
 8002182:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	4a22      	ldr	r2, [pc, #136]	@ (8002214 <HAL_SPI_MspInit+0xa8>)
 800218a:	4293      	cmp	r3, r2
 800218c:	d13d      	bne.n	800220a <HAL_SPI_MspInit+0x9e>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	613b      	str	r3, [r7, #16]
 8002192:	4b21      	ldr	r3, [pc, #132]	@ (8002218 <HAL_SPI_MspInit+0xac>)
 8002194:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002196:	4a20      	ldr	r2, [pc, #128]	@ (8002218 <HAL_SPI_MspInit+0xac>)
 8002198:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800219c:	6413      	str	r3, [r2, #64]	@ 0x40
 800219e:	4b1e      	ldr	r3, [pc, #120]	@ (8002218 <HAL_SPI_MspInit+0xac>)
 80021a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <HAL_SPI_MspInit+0xac>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	4a19      	ldr	r2, [pc, #100]	@ (8002218 <HAL_SPI_MspInit+0xac>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ba:	4b17      	ldr	r3, [pc, #92]	@ (8002218 <HAL_SPI_MspInit+0xac>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d4:	2303      	movs	r3, #3
 80021d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021d8:	2306      	movs	r3, #6
 80021da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	4619      	mov	r1, r3
 80021e2:	480e      	ldr	r0, [pc, #56]	@ (800221c <HAL_SPI_MspInit+0xb0>)
 80021e4:	f004 f8d0 	bl	8006388 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80021e8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80021ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ee:	2302      	movs	r3, #2
 80021f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021f2:	2301      	movs	r3, #1
 80021f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f6:	2303      	movs	r3, #3
 80021f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021fa:	2306      	movs	r3, #6
 80021fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021fe:	f107 0314 	add.w	r3, r7, #20
 8002202:	4619      	mov	r1, r3
 8002204:	4805      	ldr	r0, [pc, #20]	@ (800221c <HAL_SPI_MspInit+0xb0>)
 8002206:	f004 f8bf 	bl	8006388 <HAL_GPIO_Init>

  /* USER CODE END SPI3_MspInit 1 */

  }

}
 800220a:	bf00      	nop
 800220c:	3728      	adds	r7, #40	@ 0x28
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40003c00 	.word	0x40003c00
 8002218:	40023800 	.word	0x40023800
 800221c:	40020800 	.word	0x40020800

08002220 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0e      	ldr	r2, [pc, #56]	@ (8002268 <HAL_TIM_Base_MspInit+0x48>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d115      	bne.n	800225e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60fb      	str	r3, [r7, #12]
 8002236:	4b0d      	ldr	r3, [pc, #52]	@ (800226c <HAL_TIM_Base_MspInit+0x4c>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223a:	4a0c      	ldr	r2, [pc, #48]	@ (800226c <HAL_TIM_Base_MspInit+0x4c>)
 800223c:	f043 0302 	orr.w	r3, r3, #2
 8002240:	6413      	str	r3, [r2, #64]	@ 0x40
 8002242:	4b0a      	ldr	r3, [pc, #40]	@ (800226c <HAL_TIM_Base_MspInit+0x4c>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	60fb      	str	r3, [r7, #12]
 800224c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800224e:	2200      	movs	r2, #0
 8002250:	2105      	movs	r1, #5
 8002252:	201d      	movs	r0, #29
 8002254:	f003 fc8e 	bl	8005b74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002258:	201d      	movs	r0, #29
 800225a:	f003 fca7 	bl	8005bac <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 800225e:	bf00      	nop
 8002260:	3710      	adds	r7, #16
 8002262:	46bd      	mov	sp, r7
 8002264:	bd80      	pop	{r7, pc}
 8002266:	bf00      	nop
 8002268:	40000400 	.word	0x40000400
 800226c:	40023800 	.word	0x40023800

08002270 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08a      	sub	sp, #40	@ 0x28
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	f107 0314 	add.w	r3, r7, #20
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a19      	ldr	r2, [pc, #100]	@ (80022f4 <HAL_UART_MspInit+0x84>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d12b      	bne.n	80022ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	4b18      	ldr	r3, [pc, #96]	@ (80022f8 <HAL_UART_MspInit+0x88>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800229a:	4a17      	ldr	r2, [pc, #92]	@ (80022f8 <HAL_UART_MspInit+0x88>)
 800229c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80022a2:	4b15      	ldr	r3, [pc, #84]	@ (80022f8 <HAL_UART_MspInit+0x88>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022aa:	613b      	str	r3, [r7, #16]
 80022ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	4b11      	ldr	r3, [pc, #68]	@ (80022f8 <HAL_UART_MspInit+0x88>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	4a10      	ldr	r2, [pc, #64]	@ (80022f8 <HAL_UART_MspInit+0x88>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022be:	4b0e      	ldr	r3, [pc, #56]	@ (80022f8 <HAL_UART_MspInit+0x88>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	60fb      	str	r3, [r7, #12]
 80022c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80022ca:	230c      	movs	r3, #12
 80022cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ce:	2302      	movs	r3, #2
 80022d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d2:	2300      	movs	r3, #0
 80022d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022d6:	2300      	movs	r3, #0
 80022d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022da:	2307      	movs	r3, #7
 80022dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022de:	f107 0314 	add.w	r3, r7, #20
 80022e2:	4619      	mov	r1, r3
 80022e4:	4805      	ldr	r0, [pc, #20]	@ (80022fc <HAL_UART_MspInit+0x8c>)
 80022e6:	f004 f84f 	bl	8006388 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80022ea:	bf00      	nop
 80022ec:	3728      	adds	r7, #40	@ 0x28
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	40004400 	.word	0x40004400
 80022f8:	40023800 	.word	0x40023800
 80022fc:	40020000 	.word	0x40020000

08002300 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b08e      	sub	sp, #56	@ 0x38
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002308:	2300      	movs	r3, #0
 800230a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002310:	2300      	movs	r3, #0
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	4b34      	ldr	r3, [pc, #208]	@ (80023e8 <HAL_InitTick+0xe8>)
 8002316:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002318:	4a33      	ldr	r2, [pc, #204]	@ (80023e8 <HAL_InitTick+0xe8>)
 800231a:	f043 0301 	orr.w	r3, r3, #1
 800231e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002320:	4b31      	ldr	r3, [pc, #196]	@ (80023e8 <HAL_InitTick+0xe8>)
 8002322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	68fb      	ldr	r3, [r7, #12]

/* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800232c:	f107 0210 	add.w	r2, r7, #16
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	4611      	mov	r1, r2
 8002336:	4618      	mov	r0, r3
 8002338:	f005 fb22 	bl	8007980 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800233c:	6a3b      	ldr	r3, [r7, #32]
 800233e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002342:	2b00      	cmp	r3, #0
 8002344:	d103      	bne.n	800234e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002346:	f005 faf3 	bl	8007930 <HAL_RCC_GetPCLK1Freq>
 800234a:	6378      	str	r0, [r7, #52]	@ 0x34
 800234c:	e004      	b.n	8002358 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800234e:	f005 faef 	bl	8007930 <HAL_RCC_GetPCLK1Freq>
 8002352:	4603      	mov	r3, r0
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800235a:	4a24      	ldr	r2, [pc, #144]	@ (80023ec <HAL_InitTick+0xec>)
 800235c:	fba2 2303 	umull	r2, r3, r2, r3
 8002360:	0c9b      	lsrs	r3, r3, #18
 8002362:	3b01      	subs	r3, #1
 8002364:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8002366:	4b22      	ldr	r3, [pc, #136]	@ (80023f0 <HAL_InitTick+0xf0>)
 8002368:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800236c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800236e:	4b20      	ldr	r3, [pc, #128]	@ (80023f0 <HAL_InitTick+0xf0>)
 8002370:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002374:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8002376:	4a1e      	ldr	r2, [pc, #120]	@ (80023f0 <HAL_InitTick+0xf0>)
 8002378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800237a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800237c:	4b1c      	ldr	r3, [pc, #112]	@ (80023f0 <HAL_InitTick+0xf0>)
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002382:	4b1b      	ldr	r3, [pc, #108]	@ (80023f0 <HAL_InitTick+0xf0>)
 8002384:	2200      	movs	r2, #0
 8002386:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002388:	4b19      	ldr	r3, [pc, #100]	@ (80023f0 <HAL_InitTick+0xf0>)
 800238a:	2200      	movs	r2, #0
 800238c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800238e:	4818      	ldr	r0, [pc, #96]	@ (80023f0 <HAL_InitTick+0xf0>)
 8002390:	f006 fb82 	bl	8008a98 <HAL_TIM_Base_Init>
 8002394:	4603      	mov	r3, r0
 8002396:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800239a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d11b      	bne.n	80023da <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80023a2:	4813      	ldr	r0, [pc, #76]	@ (80023f0 <HAL_InitTick+0xf0>)
 80023a4:	f006 fbc8 	bl	8008b38 <HAL_TIM_Base_Start_IT>
 80023a8:	4603      	mov	r3, r0
 80023aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80023ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d111      	bne.n	80023da <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023b6:	201c      	movs	r0, #28
 80023b8:	f003 fbf8 	bl	8005bac <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b0f      	cmp	r3, #15
 80023c0:	d808      	bhi.n	80023d4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80023c2:	2200      	movs	r2, #0
 80023c4:	6879      	ldr	r1, [r7, #4]
 80023c6:	201c      	movs	r0, #28
 80023c8:	f003 fbd4 	bl	8005b74 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80023cc:	4a09      	ldr	r2, [pc, #36]	@ (80023f4 <HAL_InitTick+0xf4>)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6013      	str	r3, [r2, #0]
 80023d2:	e002      	b.n	80023da <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80023da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3738      	adds	r7, #56	@ 0x38
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40023800 	.word	0x40023800
 80023ec:	431bde83 	.word	0x431bde83
 80023f0:	20000914 	.word	0x20000914
 80023f4:	20000658 	.word	0x20000658

080023f8 <SDTimer_Handler>:
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  if(Timer1 > 0)
 80023fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002438 <SDTimer_Handler+0x40>)
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	b2db      	uxtb	r3, r3
 8002402:	2b00      	cmp	r3, #0
 8002404:	d006      	beq.n	8002414 <SDTimer_Handler+0x1c>
    Timer1--;
 8002406:	4b0c      	ldr	r3, [pc, #48]	@ (8002438 <SDTimer_Handler+0x40>)
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	3b01      	subs	r3, #1
 800240e:	b2da      	uxtb	r2, r3
 8002410:	4b09      	ldr	r3, [pc, #36]	@ (8002438 <SDTimer_Handler+0x40>)
 8002412:	701a      	strb	r2, [r3, #0]

  if(Timer2 > 0)
 8002414:	4b09      	ldr	r3, [pc, #36]	@ (800243c <SDTimer_Handler+0x44>)
 8002416:	781b      	ldrb	r3, [r3, #0]
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d006      	beq.n	800242c <SDTimer_Handler+0x34>
    Timer2--;
 800241e:	4b07      	ldr	r3, [pc, #28]	@ (800243c <SDTimer_Handler+0x44>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	b2db      	uxtb	r3, r3
 8002424:	3b01      	subs	r3, #1
 8002426:	b2da      	uxtb	r2, r3
 8002428:	4b04      	ldr	r3, [pc, #16]	@ (800243c <SDTimer_Handler+0x44>)
 800242a:	701a      	strb	r2, [r3, #0]
}
 800242c:	bf00      	nop
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	2000095d 	.word	0x2000095d
 800243c:	2000095e 	.word	0x2000095e

08002440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002444:	bf00      	nop
 8002446:	e7fd      	b.n	8002444 <NMI_Handler+0x4>

08002448 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800244c:	bf00      	nop
 800244e:	e7fd      	b.n	800244c <HardFault_Handler+0x4>

08002450 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002454:	bf00      	nop
 8002456:	e7fd      	b.n	8002454 <MemManage_Handler+0x4>

08002458 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800245c:	bf00      	nop
 800245e:	e7fd      	b.n	800245c <BusFault_Handler+0x4>

08002460 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002464:	bf00      	nop
 8002466:	e7fd      	b.n	8002464 <UsageFault_Handler+0x4>

08002468 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
	...

08002478 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800247c:	4802      	ldr	r0, [pc, #8]	@ (8002488 <ADC_IRQHandler+0x10>)
 800247e:	f002 fd9e 	bl	8004fbe <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	200006f8 	.word	0x200006f8

0800248c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  FatFsCnt++;
 8002490:	4b0a      	ldr	r3, [pc, #40]	@ (80024bc <TIM2_IRQHandler+0x30>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	b2db      	uxtb	r3, r3
 8002496:	3301      	adds	r3, #1
 8002498:	b2da      	uxtb	r2, r3
 800249a:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <TIM2_IRQHandler+0x30>)
 800249c:	701a      	strb	r2, [r3, #0]
  if(FatFsCnt >= 10){
 800249e:	4b07      	ldr	r3, [pc, #28]	@ (80024bc <TIM2_IRQHandler+0x30>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b09      	cmp	r3, #9
 80024a6:	d904      	bls.n	80024b2 <TIM2_IRQHandler+0x26>
	  FatFsCnt = 0;
 80024a8:	4b04      	ldr	r3, [pc, #16]	@ (80024bc <TIM2_IRQHandler+0x30>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]
	  SDTimer_Handler();
 80024ae:	f7ff ffa3 	bl	80023f8 <SDTimer_Handler>
  }
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80024b2:	4803      	ldr	r0, [pc, #12]	@ (80024c0 <TIM2_IRQHandler+0x34>)
 80024b4:	f006 fbd1 	bl	8008c5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80024b8:	bf00      	nop
 80024ba:	bd80      	pop	{r7, pc}
 80024bc:	2000095c 	.word	0x2000095c
 80024c0:	20000914 	.word	0x20000914

080024c4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024c8:	4802      	ldr	r0, [pc, #8]	@ (80024d4 <TIM3_IRQHandler+0x10>)
 80024ca:	f006 fbc6 	bl	8008c5a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024ce:	bf00      	nop
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	2000086c 	.word	0x2000086c

080024d8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024dc:	4802      	ldr	r0, [pc, #8]	@ (80024e8 <DMA2_Stream0_IRQHandler+0x10>)
 80024de:	f003 fce9 	bl	8005eb4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000740 	.word	0x20000740

080024ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  return 1;
 80024f0:	2301      	movs	r3, #1
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr

080024fc <_kill>:

int _kill(int pid, int sig)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002506:	f011 fbfd 	bl	8013d04 <__errno>
 800250a:	4603      	mov	r3, r0
 800250c:	2216      	movs	r2, #22
 800250e:	601a      	str	r2, [r3, #0]
  return -1;
 8002510:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002514:	4618      	mov	r0, r3
 8002516:	3708      	adds	r7, #8
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <_exit>:

void _exit (int status)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002524:	f04f 31ff 	mov.w	r1, #4294967295
 8002528:	6878      	ldr	r0, [r7, #4]
 800252a:	f7ff ffe7 	bl	80024fc <_kill>
  while (1) {}    /* Make sure we hang here */
 800252e:	bf00      	nop
 8002530:	e7fd      	b.n	800252e <_exit+0x12>

08002532 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002532:	b580      	push	{r7, lr}
 8002534:	b086      	sub	sp, #24
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253e:	2300      	movs	r3, #0
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	e00a      	b.n	800255a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002544:	f3af 8000 	nop.w
 8002548:	4601      	mov	r1, r0
 800254a:	68bb      	ldr	r3, [r7, #8]
 800254c:	1c5a      	adds	r2, r3, #1
 800254e:	60ba      	str	r2, [r7, #8]
 8002550:	b2ca      	uxtb	r2, r1
 8002552:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	3301      	adds	r3, #1
 8002558:	617b      	str	r3, [r7, #20]
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	429a      	cmp	r2, r3
 8002560:	dbf0      	blt.n	8002544 <_read+0x12>
  }

  return len;
 8002562:	687b      	ldr	r3, [r7, #4]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3718      	adds	r7, #24
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}

0800256c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0
 8002572:	60f8      	str	r0, [r7, #12]
 8002574:	60b9      	str	r1, [r7, #8]
 8002576:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002578:	2300      	movs	r3, #0
 800257a:	617b      	str	r3, [r7, #20]
 800257c:	e009      	b.n	8002592 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	1c5a      	adds	r2, r3, #1
 8002582:	60ba      	str	r2, [r7, #8]
 8002584:	781b      	ldrb	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	3301      	adds	r3, #1
 8002590:	617b      	str	r3, [r7, #20]
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	429a      	cmp	r2, r3
 8002598:	dbf1      	blt.n	800257e <_write+0x12>
  }
  return len;
 800259a:	687b      	ldr	r3, [r7, #4]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}

080025a4 <_close>:

int _close(int file)
{
 80025a4:	b480      	push	{r7}
 80025a6:	b083      	sub	sp, #12
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr

080025bc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025bc:	b480      	push	{r7}
 80025be:	b083      	sub	sp, #12
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
 80025c4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025cc:	605a      	str	r2, [r3, #4]
  return 0;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	370c      	adds	r7, #12
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <_isatty>:

int _isatty(int file)
{
 80025dc:	b480      	push	{r7}
 80025de:	b083      	sub	sp, #12
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025e4:	2301      	movs	r3, #1
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	370c      	adds	r7, #12
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025f2:	b480      	push	{r7}
 80025f4:	b085      	sub	sp, #20
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	60b9      	str	r1, [r7, #8]
 80025fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025fe:	2300      	movs	r3, #0
}
 8002600:	4618      	mov	r0, r3
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b086      	sub	sp, #24
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002614:	4a14      	ldr	r2, [pc, #80]	@ (8002668 <_sbrk+0x5c>)
 8002616:	4b15      	ldr	r3, [pc, #84]	@ (800266c <_sbrk+0x60>)
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002620:	4b13      	ldr	r3, [pc, #76]	@ (8002670 <_sbrk+0x64>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d102      	bne.n	800262e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002628:	4b11      	ldr	r3, [pc, #68]	@ (8002670 <_sbrk+0x64>)
 800262a:	4a12      	ldr	r2, [pc, #72]	@ (8002674 <_sbrk+0x68>)
 800262c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800262e:	4b10      	ldr	r3, [pc, #64]	@ (8002670 <_sbrk+0x64>)
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4413      	add	r3, r2
 8002636:	693a      	ldr	r2, [r7, #16]
 8002638:	429a      	cmp	r2, r3
 800263a:	d207      	bcs.n	800264c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800263c:	f011 fb62 	bl	8013d04 <__errno>
 8002640:	4603      	mov	r3, r0
 8002642:	220c      	movs	r2, #12
 8002644:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002646:	f04f 33ff 	mov.w	r3, #4294967295
 800264a:	e009      	b.n	8002660 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800264c:	4b08      	ldr	r3, [pc, #32]	@ (8002670 <_sbrk+0x64>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002652:	4b07      	ldr	r3, [pc, #28]	@ (8002670 <_sbrk+0x64>)
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4413      	add	r3, r2
 800265a:	4a05      	ldr	r2, [pc, #20]	@ (8002670 <_sbrk+0x64>)
 800265c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800265e:	68fb      	ldr	r3, [r7, #12]
}
 8002660:	4618      	mov	r0, r3
 8002662:	3718      	adds	r7, #24
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	20018000 	.word	0x20018000
 800266c:	00000800 	.word	0x00000800
 8002670:	20000960 	.word	0x20000960
 8002674:	20013818 	.word	0x20013818

08002678 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002678:	b480      	push	{r7}
 800267a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800267c:	4b06      	ldr	r3, [pc, #24]	@ (8002698 <SystemInit+0x20>)
 800267e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002682:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <SystemInit+0x20>)
 8002684:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002688:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800268c:	bf00      	nop
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr
 8002696:	bf00      	nop
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <Reset_Handler>:
    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

  ldr   sp, =_estack    		 /* set stack pointer */
 800269c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80026a0:	f7ff ffea 	bl	8002678 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026a4:	480c      	ldr	r0, [pc, #48]	@ (80026d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026a6:	490d      	ldr	r1, [pc, #52]	@ (80026dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026a8:	4a0d      	ldr	r2, [pc, #52]	@ (80026e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026ac:	e002      	b.n	80026b4 <LoopCopyDataInit>

080026ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026b2:	3304      	adds	r3, #4

080026b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026b8:	d3f9      	bcc.n	80026ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026ba:	4a0a      	ldr	r2, [pc, #40]	@ (80026e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026bc:	4c0a      	ldr	r4, [pc, #40]	@ (80026e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026c0:	e001      	b.n	80026c6 <LoopFillZerobss>

080026c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026c4:	3204      	adds	r2, #4

080026c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026c8:	d3fb      	bcc.n	80026c2 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80026ca:	f011 fb21 	bl	8013d10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026ce:	f7ff f8bd 	bl	800184c <main>
  bx  lr    
 80026d2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80026d4:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80026d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026dc:	200006d4 	.word	0x200006d4
  ldr r2, =_sidata
 80026e0:	0802cc64 	.word	0x0802cc64
  ldr r2, =_sbss
 80026e4:	200006d8 	.word	0x200006d8
  ldr r4, =_ebss
 80026e8:	20013814 	.word	0x20013814

080026ec <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026ec:	e7fe      	b.n	80026ec <DMA1_Stream0_IRQHandler>

080026ee <display_init>:

#define LINE_HEIGHT 18  // Altura de la fuente (ajustar segn la fuente usada)
#define DISPLAY_WIDTH 128
#define DISPLAY_HEIGHT 64
/*================[Public functions]=====================*/
void display_init(void){
 80026ee:	b580      	push	{r7, lr}
 80026f0:	af00      	add	r7, sp, #0
	/*Wrapper de la funcin que inicializa el display*/
	ssd1306_Init();
 80026f2:	f000 fa53 	bl	8002b9c <ssd1306_Init>
	return;
 80026f6:	bf00      	nop
}
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <display_text>:

void display_text(const char *text,  uint8_t font_size) {
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b086      	sub	sp, #24
 8002700:	af02      	add	r7, sp, #8
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	460b      	mov	r3, r1
 8002706:	70fb      	strb	r3, [r7, #3]
    uint8_t x = 0;  			// Posicin inicial en X
 8002708:	2300      	movs	r3, #0
 800270a:	73fb      	strb	r3, [r7, #15]
    uint8_t y = 0;  			// Posicin inicial en Y
 800270c:	2300      	movs	r3, #0
 800270e:	73bb      	strb	r3, [r7, #14]
    uint8_t char_width = 0;   	// Ancho del carcter actual
 8002710:	2300      	movs	r3, #0
 8002712:	737b      	strb	r3, [r7, #13]
    uint8_t line_height = 0;  	// Altura de la lnea actual
 8002714:	2300      	movs	r3, #0
 8002716:	733b      	strb	r3, [r7, #12]
    // Configurar la fuente segn el tamao
    switch (font_size) {
 8002718:	78fb      	ldrb	r3, [r7, #3]
 800271a:	2b03      	cmp	r3, #3
 800271c:	d010      	beq.n	8002740 <display_text+0x44>
 800271e:	2b03      	cmp	r3, #3
 8002720:	dc13      	bgt.n	800274a <display_text+0x4e>
 8002722:	2b01      	cmp	r3, #1
 8002724:	d002      	beq.n	800272c <display_text+0x30>
 8002726:	2b02      	cmp	r3, #2
 8002728:	d005      	beq.n	8002736 <display_text+0x3a>
 800272a:	e00e      	b.n	800274a <display_text+0x4e>
        case 1: 									// Tamao pequeo
            char_width = 7;
 800272c:	2307      	movs	r3, #7
 800272e:	737b      	strb	r3, [r7, #13]
            line_height = 10;
 8002730:	230a      	movs	r3, #10
 8002732:	733b      	strb	r3, [r7, #12]
            break;
 8002734:	e00e      	b.n	8002754 <display_text+0x58>
        case 2: 									// Tamao mediano
            char_width = 11;
 8002736:	230b      	movs	r3, #11
 8002738:	737b      	strb	r3, [r7, #13]
            line_height = 18;
 800273a:	2312      	movs	r3, #18
 800273c:	733b      	strb	r3, [r7, #12]
            break;
 800273e:	e009      	b.n	8002754 <display_text+0x58>
        case 3: 									// Tamao grande
            char_width = 16;
 8002740:	2310      	movs	r3, #16
 8002742:	737b      	strb	r3, [r7, #13]
            line_height = 24;
 8002744:	2318      	movs	r3, #24
 8002746:	733b      	strb	r3, [r7, #12]
            break;
 8002748:	e004      	b.n	8002754 <display_text+0x58>
        default: 									// Tamao por defecto
            char_width = 7;
 800274a:	2307      	movs	r3, #7
 800274c:	737b      	strb	r3, [r7, #13]
            line_height = 10;
 800274e:	230a      	movs	r3, #10
 8002750:	733b      	strb	r3, [r7, #12]
            break;
 8002752:	bf00      	nop
    }

    ssd1306_Fill(Black);  // Limpiar la pantalla
 8002754:	2000      	movs	r0, #0
 8002756:	f000 fa8b 	bl	8002c70 <ssd1306_Fill>

    while (*text) {
 800275a:	e053      	b.n	8002804 <display_text+0x108>
        // Verificar si es un salto de lnea manual
        if (*text == '\n') {
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	781b      	ldrb	r3, [r3, #0]
 8002760:	2b0a      	cmp	r3, #10
 8002762:	d106      	bne.n	8002772 <display_text+0x76>
            y += line_height;  											// Avanzo a la siguiente linea
 8002764:	7bba      	ldrb	r2, [r7, #14]
 8002766:	7b3b      	ldrb	r3, [r7, #12]
 8002768:	4413      	add	r3, r2
 800276a:	73bb      	strb	r3, [r7, #14]
            x = 0;             											// Reinicio x
 800276c:	2300      	movs	r3, #0
 800276e:	73fb      	strb	r3, [r7, #15]
 8002770:	e040      	b.n	80027f4 <display_text+0xf8>
        } else {
            // Escribir el carcter actual
            ssd1306_SetCursor(x, y);
 8002772:	7bba      	ldrb	r2, [r7, #14]
 8002774:	7bfb      	ldrb	r3, [r7, #15]
 8002776:	4611      	mov	r1, r2
 8002778:	4618      	mov	r0, r3
 800277a:	f000 fbc3 	bl	8002f04 <ssd1306_SetCursor>
            if(font_size == 1){
 800277e:	78fb      	ldrb	r3, [r7, #3]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d108      	bne.n	8002796 <display_text+0x9a>
            	ssd1306_WriteChar(*text, Font_7x10, White);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	7818      	ldrb	r0, [r3, #0]
 8002788:	4b24      	ldr	r3, [pc, #144]	@ (800281c <display_text+0x120>)
 800278a:	2201      	movs	r2, #1
 800278c:	9200      	str	r2, [sp, #0]
 800278e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002790:	f000 fb02 	bl	8002d98 <ssd1306_WriteChar>
 8002794:	e01f      	b.n	80027d6 <display_text+0xda>
            }
            else if(font_size == 2){
 8002796:	78fb      	ldrb	r3, [r7, #3]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d108      	bne.n	80027ae <display_text+0xb2>
            	ssd1306_WriteChar(*text, Font_11x18, White);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	7818      	ldrb	r0, [r3, #0]
 80027a0:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <display_text+0x124>)
 80027a2:	2201      	movs	r2, #1
 80027a4:	9200      	str	r2, [sp, #0]
 80027a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027a8:	f000 faf6 	bl	8002d98 <ssd1306_WriteChar>
 80027ac:	e013      	b.n	80027d6 <display_text+0xda>
            }
            else if(font_size == 3){
 80027ae:	78fb      	ldrb	r3, [r7, #3]
 80027b0:	2b03      	cmp	r3, #3
 80027b2:	d108      	bne.n	80027c6 <display_text+0xca>
            	ssd1306_WriteChar(*text, Font_16x24, White);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	7818      	ldrb	r0, [r3, #0]
 80027b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002824 <display_text+0x128>)
 80027ba:	2201      	movs	r2, #1
 80027bc:	9200      	str	r2, [sp, #0]
 80027be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027c0:	f000 faea 	bl	8002d98 <ssd1306_WriteChar>
 80027c4:	e007      	b.n	80027d6 <display_text+0xda>
            }
            else{
            	ssd1306_WriteChar(*text, Font_7x10, White);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	7818      	ldrb	r0, [r3, #0]
 80027ca:	4b14      	ldr	r3, [pc, #80]	@ (800281c <display_text+0x120>)
 80027cc:	2201      	movs	r2, #1
 80027ce:	9200      	str	r2, [sp, #0]
 80027d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80027d2:	f000 fae1 	bl	8002d98 <ssd1306_WriteChar>
            }

            // Avanzar la posicin X
            x += char_width;  // Avanzar por el ancho de la fuente
 80027d6:	7bfa      	ldrb	r2, [r7, #15]
 80027d8:	7b7b      	ldrb	r3, [r7, #13]
 80027da:	4413      	add	r3, r2
 80027dc:	73fb      	strb	r3, [r7, #15]
            if (x + char_width > DISPLAY_WIDTH) {  							// Si se pasa del ancho de pantalla
 80027de:	7bfa      	ldrb	r2, [r7, #15]
 80027e0:	7b7b      	ldrb	r3, [r7, #13]
 80027e2:	4413      	add	r3, r2
 80027e4:	2b80      	cmp	r3, #128	@ 0x80
 80027e6:	dd05      	ble.n	80027f4 <display_text+0xf8>
                x = 0;                      								// Reinicio x
 80027e8:	2300      	movs	r3, #0
 80027ea:	73fb      	strb	r3, [r7, #15]
                y += line_height;           								// Avanzo a la siguiente linea
 80027ec:	7bba      	ldrb	r2, [r7, #14]
 80027ee:	7b3b      	ldrb	r3, [r7, #12]
 80027f0:	4413      	add	r3, r2
 80027f2:	73bb      	strb	r3, [r7, #14]
            }
        }

        // Avanzar al siguiente carcter
        text++;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3301      	adds	r3, #1
 80027f8:	607b      	str	r3, [r7, #4]

        // Verificar si alcanzamos el final de la pantalla
        if (y + line_height > DISPLAY_HEIGHT) {
 80027fa:	7bba      	ldrb	r2, [r7, #14]
 80027fc:	7b3b      	ldrb	r3, [r7, #12]
 80027fe:	4413      	add	r3, r2
 8002800:	2b40      	cmp	r3, #64	@ 0x40
 8002802:	dc04      	bgt.n	800280e <display_text+0x112>
    while (*text) {
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d1a7      	bne.n	800275c <display_text+0x60>
 800280c:	e000      	b.n	8002810 <display_text+0x114>
            break;  // No hay ms espacio para mostrar texto
 800280e:	bf00      	nop
        }
    }

    ssd1306_UpdateScreen();  // Actualizar pantalla
 8002810:	f000 fa46 	bl	8002ca0 <ssd1306_UpdateScreen>
}
 8002814:	bf00      	nop
 8002816:	3710      	adds	r7, #16
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	08018a90 	.word	0x08018a90
 8002820:	08018a9c 	.word	0x08018a9c
 8002824:	08018ab4 	.word	0x08018ab4

08002828 <display_start_msg>:

void display_start_msg(void){
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af02      	add	r7, sp, #8
	/*Muestra mensaje de insertar clave*/
	uint8_t x = 5;
 800282e:	2305      	movs	r3, #5
 8002830:	71fb      	strb	r3, [r7, #7]
	uint8_t y = 0;
 8002832:	2300      	movs	r3, #0
 8002834:	71bb      	strb	r3, [r7, #6]
	ssd1306_Fill(Black);
 8002836:	2000      	movs	r0, #0
 8002838:	f000 fa1a 	bl	8002c70 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 800283c:	79ba      	ldrb	r2, [r7, #6]
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	4611      	mov	r1, r2
 8002842:	4618      	mov	r0, r3
 8002844:	f000 fb5e 	bl	8002f04 <ssd1306_SetCursor>
	ssd1306_WriteString("Ingrese", Font_16x26, White);
 8002848:	4b0f      	ldr	r3, [pc, #60]	@ (8002888 <display_start_msg+0x60>)
 800284a:	2201      	movs	r2, #1
 800284c:	9200      	str	r2, [sp, #0]
 800284e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002850:	480e      	ldr	r0, [pc, #56]	@ (800288c <display_start_msg+0x64>)
 8002852:	f000 fb31 	bl	8002eb8 <ssd1306_WriteString>
	x += 15;
 8002856:	79fb      	ldrb	r3, [r7, #7]
 8002858:	330f      	adds	r3, #15
 800285a:	71fb      	strb	r3, [r7, #7]
	y += 28;
 800285c:	79bb      	ldrb	r3, [r7, #6]
 800285e:	331c      	adds	r3, #28
 8002860:	71bb      	strb	r3, [r7, #6]
	ssd1306_SetCursor(x, y);
 8002862:	79ba      	ldrb	r2, [r7, #6]
 8002864:	79fb      	ldrb	r3, [r7, #7]
 8002866:	4611      	mov	r1, r2
 8002868:	4618      	mov	r0, r3
 800286a:	f000 fb4b 	bl	8002f04 <ssd1306_SetCursor>
	ssd1306_WriteString("clave", Font_16x26, White);
 800286e:	4b06      	ldr	r3, [pc, #24]	@ (8002888 <display_start_msg+0x60>)
 8002870:	2201      	movs	r2, #1
 8002872:	9200      	str	r2, [sp, #0]
 8002874:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002876:	4806      	ldr	r0, [pc, #24]	@ (8002890 <display_start_msg+0x68>)
 8002878:	f000 fb1e 	bl	8002eb8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 800287c:	f000 fa10 	bl	8002ca0 <ssd1306_UpdateScreen>
	return;
 8002880:	bf00      	nop
}
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	08018aa8 	.word	0x08018aa8
 800288c:	08014d74 	.word	0x08014d74
 8002890:	08014d7c 	.word	0x08014d7c

08002894 <display_sequence_entry_msg>:

void display_sequence_entry_msg(uint8_t input_cont){
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af02      	add	r7, sp, #8
 800289a:	4603      	mov	r3, r0
 800289c:	71fb      	strb	r3, [r7, #7]
	/*Maneja el ingreso de digitos en el display*/
	char message[SEQUENCE_LENGTH + 1] = {0};
 800289e:	2300      	movs	r3, #0
 80028a0:	60fb      	str	r3, [r7, #12]
 80028a2:	f107 0310 	add.w	r3, r7, #16
 80028a6:	2100      	movs	r1, #0
 80028a8:	460a      	mov	r2, r1
 80028aa:	801a      	strh	r2, [r3, #0]
 80028ac:	460a      	mov	r2, r1
 80028ae:	709a      	strb	r2, [r3, #2]
	uint8_t x = 10;														//x e y definen coordenadas en pantalla
 80028b0:	230a      	movs	r3, #10
 80028b2:	75bb      	strb	r3, [r7, #22]
	uint8_t y = 26;
 80028b4:	231a      	movs	r3, #26
 80028b6:	757b      	strb	r3, [r7, #21]
	//Chequeo que counter no supere el numero maximo de digitos
	if(input_cont <= SEQUENCE_LENGTH){
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	2b06      	cmp	r3, #6
 80028bc:	d823      	bhi.n	8002906 <display_sequence_entry_msg+0x72>
		//Armo el string a mostrar en el display
		for(uint8_t i = 0; i < input_cont; i++){
 80028be:	2300      	movs	r3, #0
 80028c0:	75fb      	strb	r3, [r7, #23]
 80028c2:	e008      	b.n	80028d6 <display_sequence_entry_msg+0x42>
			message[i] = '*';
 80028c4:	7dfb      	ldrb	r3, [r7, #23]
 80028c6:	3318      	adds	r3, #24
 80028c8:	443b      	add	r3, r7
 80028ca:	222a      	movs	r2, #42	@ 0x2a
 80028cc:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t i = 0; i < input_cont; i++){
 80028d0:	7dfb      	ldrb	r3, [r7, #23]
 80028d2:	3301      	adds	r3, #1
 80028d4:	75fb      	strb	r3, [r7, #23]
 80028d6:	7dfa      	ldrb	r2, [r7, #23]
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d3f2      	bcc.n	80028c4 <display_sequence_entry_msg+0x30>
		}
		//Muestro el string
		ssd1306_Fill(Black);
 80028de:	2000      	movs	r0, #0
 80028e0:	f000 f9c6 	bl	8002c70 <ssd1306_Fill>
		ssd1306_SetCursor(x, y);
 80028e4:	7d7a      	ldrb	r2, [r7, #21]
 80028e6:	7dbb      	ldrb	r3, [r7, #22]
 80028e8:	4611      	mov	r1, r2
 80028ea:	4618      	mov	r0, r3
 80028ec:	f000 fb0a 	bl	8002f04 <ssd1306_SetCursor>
		ssd1306_WriteString(message, Font_16x26, White);
 80028f0:	4b07      	ldr	r3, [pc, #28]	@ (8002910 <display_sequence_entry_msg+0x7c>)
 80028f2:	f107 000c 	add.w	r0, r7, #12
 80028f6:	2201      	movs	r2, #1
 80028f8:	9200      	str	r2, [sp, #0]
 80028fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80028fc:	f000 fadc 	bl	8002eb8 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 8002900:	f000 f9ce 	bl	8002ca0 <ssd1306_UpdateScreen>
	}
	return;
 8002904:	bf00      	nop
 8002906:	bf00      	nop
}
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	08018aa8 	.word	0x08018aa8

08002914 <display_timeout_msg>:


void display_timeout_msg(void){
 8002914:	b580      	push	{r7, lr}
 8002916:	af00      	add	r7, sp, #0
	display_text("\n Timeout!!!", 2);
 8002918:	2102      	movs	r1, #2
 800291a:	4802      	ldr	r0, [pc, #8]	@ (8002924 <display_timeout_msg+0x10>)
 800291c:	f7ff feee 	bl	80026fc <display_text>
	return;
 8002920:	bf00      	nop
}
 8002922:	bd80      	pop	{r7, pc}
 8002924:	08014d84 	.word	0x08014d84

08002928 <display_incomplete_entry_msg>:

void display_incomplete_entry_msg(void){
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
	display_text("  Ingrese\n secuencia\n  valida", 2);
 800292c:	2102      	movs	r1, #2
 800292e:	4802      	ldr	r0, [pc, #8]	@ (8002938 <display_incomplete_entry_msg+0x10>)
 8002930:	f7ff fee4 	bl	80026fc <display_text>
	return;
 8002934:	bf00      	nop
}
 8002936:	bd80      	pop	{r7, pc}
 8002938:	08014d94 	.word	0x08014d94

0800293c <display_access_granted_msg>:

void display_access_granted_msg(void){
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	display_text("  Acceso\n concedido", 2);
 8002940:	2102      	movs	r1, #2
 8002942:	4802      	ldr	r0, [pc, #8]	@ (800294c <display_access_granted_msg+0x10>)
 8002944:	f7ff feda 	bl	80026fc <display_text>
	return;
 8002948:	bf00      	nop
}
 800294a:	bd80      	pop	{r7, pc}
 800294c:	08014db4 	.word	0x08014db4

08002950 <display_access_denied_msg>:

void display_access_denied_msg(void){
 8002950:	b580      	push	{r7, lr}
 8002952:	af00      	add	r7, sp, #0
	display_text("  Acceso\n denegado", 2);
 8002954:	2102      	movs	r1, #2
 8002956:	4802      	ldr	r0, [pc, #8]	@ (8002960 <display_access_denied_msg+0x10>)
 8002958:	f7ff fed0 	bl	80026fc <display_text>
	return;
 800295c:	bf00      	nop
}
 800295e:	bd80      	pop	{r7, pc}
 8002960:	08014dc8 	.word	0x08014dc8

08002964 <display_user_found_msg>:

void display_user_found_msg(void){
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
	display_text("  Usuario\n  hallado", 2);
 8002968:	2102      	movs	r1, #2
 800296a:	4802      	ldr	r0, [pc, #8]	@ (8002974 <display_user_found_msg+0x10>)
 800296c:	f7ff fec6 	bl	80026fc <display_text>
	return;
 8002970:	bf00      	nop
}
 8002972:	bd80      	pop	{r7, pc}
 8002974:	08014ddc 	.word	0x08014ddc

08002978 <display_user_not_found_msg>:

void display_user_not_found_msg(void){
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
	display_text("  Usuario\n    no\n  existe", 2);
 800297c:	2102      	movs	r1, #2
 800297e:	4802      	ldr	r0, [pc, #8]	@ (8002988 <display_user_not_found_msg+0x10>)
 8002980:	f7ff febc 	bl	80026fc <display_text>
	return;
 8002984:	bf00      	nop
}
 8002986:	bd80      	pop	{r7, pc}
 8002988:	08014df0 	.word	0x08014df0

0800298c <display_start_voice_recognition_msg>:

void display_start_voice_recognition_msg(void){
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
	display_text("  Comienza\n  captura\n  de voz", 2);
 8002990:	2102      	movs	r1, #2
 8002992:	4802      	ldr	r0, [pc, #8]	@ (800299c <display_start_voice_recognition_msg+0x10>)
 8002994:	f7ff feb2 	bl	80026fc <display_text>
	return;
 8002998:	bf00      	nop
}
 800299a:	bd80      	pop	{r7, pc}
 800299c:	08014e0c 	.word	0x08014e0c

080029a0 <countdown_msg>:

void countdown_msg(void){
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af02      	add	r7, sp, #8
	/*Muestra mensaje de cuenta regresiva en pantalla*/
	uint8_t x = 50;
 80029a6:	2332      	movs	r3, #50	@ 0x32
 80029a8:	71fb      	strb	r3, [r7, #7]
	uint8_t y = 26;
 80029aa:	231a      	movs	r3, #26
 80029ac:	71bb      	strb	r3, [r7, #6]
	ssd1306_Fill(Black);
 80029ae:	2000      	movs	r0, #0
 80029b0:	f000 f95e 	bl	8002c70 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 80029b4:	79ba      	ldrb	r2, [r7, #6]
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	4611      	mov	r1, r2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f000 faa2 	bl	8002f04 <ssd1306_SetCursor>
	ssd1306_WriteString("3", Font_16x26, White);
 80029c0:	4b1e      	ldr	r3, [pc, #120]	@ (8002a3c <countdown_msg+0x9c>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	9200      	str	r2, [sp, #0]
 80029c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029c8:	481d      	ldr	r0, [pc, #116]	@ (8002a40 <countdown_msg+0xa0>)
 80029ca:	f000 fa75 	bl	8002eb8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80029ce:	f000 f967 	bl	8002ca0 <ssd1306_UpdateScreen>
	vTaskDelay(1000/portTICK_RATE_MS);
 80029d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029d6:	f00e f80b 	bl	80109f0 <vTaskDelay>
	ssd1306_Fill(Black);
 80029da:	2000      	movs	r0, #0
 80029dc:	f000 f948 	bl	8002c70 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 80029e0:	79ba      	ldrb	r2, [r7, #6]
 80029e2:	79fb      	ldrb	r3, [r7, #7]
 80029e4:	4611      	mov	r1, r2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f000 fa8c 	bl	8002f04 <ssd1306_SetCursor>
	ssd1306_WriteString("2", Font_16x26, White);
 80029ec:	4b13      	ldr	r3, [pc, #76]	@ (8002a3c <countdown_msg+0x9c>)
 80029ee:	2201      	movs	r2, #1
 80029f0:	9200      	str	r2, [sp, #0]
 80029f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029f4:	4813      	ldr	r0, [pc, #76]	@ (8002a44 <countdown_msg+0xa4>)
 80029f6:	f000 fa5f 	bl	8002eb8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 80029fa:	f000 f951 	bl	8002ca0 <ssd1306_UpdateScreen>
	vTaskDelay(1000/portTICK_RATE_MS);
 80029fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a02:	f00d fff5 	bl	80109f0 <vTaskDelay>
	ssd1306_Fill(Black);
 8002a06:	2000      	movs	r0, #0
 8002a08:	f000 f932 	bl	8002c70 <ssd1306_Fill>
	ssd1306_SetCursor(x, y);
 8002a0c:	79ba      	ldrb	r2, [r7, #6]
 8002a0e:	79fb      	ldrb	r3, [r7, #7]
 8002a10:	4611      	mov	r1, r2
 8002a12:	4618      	mov	r0, r3
 8002a14:	f000 fa76 	bl	8002f04 <ssd1306_SetCursor>
	ssd1306_WriteString("1", Font_16x26, White);
 8002a18:	4b08      	ldr	r3, [pc, #32]	@ (8002a3c <countdown_msg+0x9c>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	9200      	str	r2, [sp, #0]
 8002a1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a20:	4809      	ldr	r0, [pc, #36]	@ (8002a48 <countdown_msg+0xa8>)
 8002a22:	f000 fa49 	bl	8002eb8 <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8002a26:	f000 f93b 	bl	8002ca0 <ssd1306_UpdateScreen>
	vTaskDelay(1000/portTICK_RATE_MS);
 8002a2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a2e:	f00d ffdf 	bl	80109f0 <vTaskDelay>
}
 8002a32:	bf00      	nop
 8002a34:	3708      	adds	r7, #8
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	08018aa8 	.word	0x08018aa8
 8002a40:	08014e2c 	.word	0x08014e2c
 8002a44:	08014e30 	.word	0x08014e30
 8002a48:	08014e34 	.word	0x08014e34

08002a4c <display_capturing_voice_msg>:

void display_capturing_voice_msg(void){
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
	display_text("  Captura\n    ...", 2);
 8002a50:	2102      	movs	r1, #2
 8002a52:	4802      	ldr	r0, [pc, #8]	@ (8002a5c <display_capturing_voice_msg+0x10>)
 8002a54:	f7ff fe52 	bl	80026fc <display_text>
	return;
 8002a58:	bf00      	nop
}
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	08014e38 	.word	0x08014e38

08002a60 <display_processing_data_msg>:
void display_not_recognized_voice_msg(void){
	display_text("   Voz no\n reconocida", 2);
	return;
}

void display_processing_data_msg(void){
 8002a60:	b580      	push	{r7, lr}
 8002a62:	af00      	add	r7, sp, #0
	display_text("  Aguarde\n    ...", 2);
 8002a64:	2102      	movs	r1, #2
 8002a66:	4802      	ldr	r0, [pc, #8]	@ (8002a70 <display_processing_data_msg+0x10>)
 8002a68:	f7ff fe48 	bl	80026fc <display_text>
	return;
 8002a6c:	bf00      	nop
}
 8002a6e:	bd80      	pop	{r7, pc}
 8002a70:	08014e78 	.word	0x08014e78

08002a74 <display_missing_database_msg>:

void display_missing_database_msg(void){
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
	display_text("  Database\n  faltante", 2);
 8002a78:	2102      	movs	r1, #2
 8002a7a:	4802      	ldr	r0, [pc, #8]	@ (8002a84 <display_missing_database_msg+0x10>)
 8002a7c:	f7ff fe3e 	bl	80026fc <display_text>
	return;
 8002a80:	bf00      	nop
}
 8002a82:	bd80      	pop	{r7, pc}
 8002a84:	08014e8c 	.word	0x08014e8c

08002a88 <display_missing_template_msg>:

void display_missing_template_msg(void){
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
	display_text("  Template\n  faltante", 2);
 8002a8c:	2102      	movs	r1, #2
 8002a8e:	4802      	ldr	r0, [pc, #8]	@ (8002a98 <display_missing_template_msg+0x10>)
 8002a90:	f7ff fe34 	bl	80026fc <display_text>
	return;
 8002a94:	bf00      	nop
}
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	08014ea4 	.word	0x08014ea4

08002a9c <display_template_saved_msg>:

void display_template_saved_msg(void){
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	af00      	add	r7, sp, #0
	display_text("  Template\n  guardado", 2);
 8002aa0:	2102      	movs	r1, #2
 8002aa2:	4802      	ldr	r0, [pc, #8]	@ (8002aac <display_template_saved_msg+0x10>)
 8002aa4:	f7ff fe2a 	bl	80026fc <display_text>
	return;
 8002aa8:	bf00      	nop
}
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	08014ebc 	.word	0x08014ebc

08002ab0 <display_template_not_created_msg>:

void display_template_not_created_msg(void){
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
	display_text("  Template\n  Fallo", 2);
 8002ab4:	2102      	movs	r1, #2
 8002ab6:	4802      	ldr	r0, [pc, #8]	@ (8002ac0 <display_template_not_created_msg+0x10>)
 8002ab8:	f7ff fe20 	bl	80026fc <display_text>
	return;
 8002abc:	bf00      	nop
}
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	08014ed4 	.word	0x08014ed4

08002ac4 <display_mounting_error_msg>:

void display_mounting_error_msg(void){
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
	display_text("  Mounting\n  Error", 2);
 8002ac8:	2102      	movs	r1, #2
 8002aca:	4802      	ldr	r0, [pc, #8]	@ (8002ad4 <display_mounting_error_msg+0x10>)
 8002acc:	f7ff fe16 	bl	80026fc <display_text>
	return;
 8002ad0:	bf00      	nop
}
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	08014ee8 	.word	0x08014ee8

08002ad8 <display_register_not_created_msg>:

void display_register_not_created_msg(void){
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
	display_text("  Registro\n  Fallo", 2);
 8002adc:	2102      	movs	r1, #2
 8002ade:	4802      	ldr	r0, [pc, #8]	@ (8002ae8 <display_register_not_created_msg+0x10>)
 8002ae0:	f7ff fe0c 	bl	80026fc <display_text>
	return;
 8002ae4:	bf00      	nop
}
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	08014efc 	.word	0x08014efc

08002aec <display_memory_error_msg>:

void display_memory_error_msg(void){
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0
	display_text("  Error\n  Malloc", 2);
 8002af0:	2102      	movs	r1, #2
 8002af2:	4802      	ldr	r0, [pc, #8]	@ (8002afc <display_memory_error_msg+0x10>)
 8002af4:	f7ff fe02 	bl	80026fc <display_text>
	return;
 8002af8:	bf00      	nop
}
 8002afa:	bd80      	pop	{r7, pc}
 8002afc:	08014f10 	.word	0x08014f10

08002b00 <display_read_sd_error_msg>:

void display_read_sd_error_msg(void){
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
	display_text("  Error\n Read SD", 2);
 8002b04:	2102      	movs	r1, #2
 8002b06:	4802      	ldr	r0, [pc, #8]	@ (8002b10 <display_read_sd_error_msg+0x10>)
 8002b08:	f7ff fdf8 	bl	80026fc <display_text>
	return;
 8002b0c:	bf00      	nop
}
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	08014f24 	.word	0x08014f24

08002b14 <display_write_sd_error_msg>:

void display_write_sd_error_msg(void){
 8002b14:	b580      	push	{r7, lr}
 8002b16:	af00      	add	r7, sp, #0
	display_text("  Error\n Write SD", 2);
 8002b18:	2102      	movs	r1, #2
 8002b1a:	4802      	ldr	r0, [pc, #8]	@ (8002b24 <display_write_sd_error_msg+0x10>)
 8002b1c:	f7ff fdee 	bl	80026fc <display_text>
	return;
 8002b20:	bf00      	nop
}
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	08014f38 	.word	0x08014f38

08002b28 <ssd1306_Reset>:
#include "main.h"
#include "cmsis_os.h"

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002b28:	b480      	push	{r7}
 8002b2a:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002b2c:	bf00      	nop
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
	...

08002b38 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af04      	add	r7, sp, #16
 8002b3e:	4603      	mov	r3, r0
 8002b40:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002b42:	f04f 33ff 	mov.w	r3, #4294967295
 8002b46:	9302      	str	r3, [sp, #8]
 8002b48:	2301      	movs	r3, #1
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	1dfb      	adds	r3, r7, #7
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2301      	movs	r3, #1
 8002b52:	2200      	movs	r2, #0
 8002b54:	2178      	movs	r1, #120	@ 0x78
 8002b56:	4803      	ldr	r0, [pc, #12]	@ (8002b64 <ssd1306_WriteCommand+0x2c>)
 8002b58:	f003 ff10 	bl	800697c <HAL_I2C_Mem_Write>
}
 8002b5c:	bf00      	nop
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	200007a0 	.word	0x200007a0

08002b68 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b086      	sub	sp, #24
 8002b6c:	af04      	add	r7, sp, #16
 8002b6e:	6078      	str	r0, [r7, #4]
 8002b70:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	f04f 32ff 	mov.w	r2, #4294967295
 8002b7a:	9202      	str	r2, [sp, #8]
 8002b7c:	9301      	str	r3, [sp, #4]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	9300      	str	r3, [sp, #0]
 8002b82:	2301      	movs	r3, #1
 8002b84:	2240      	movs	r2, #64	@ 0x40
 8002b86:	2178      	movs	r1, #120	@ 0x78
 8002b88:	4803      	ldr	r0, [pc, #12]	@ (8002b98 <ssd1306_WriteData+0x30>)
 8002b8a:	f003 fef7 	bl	800697c <HAL_I2C_Mem_Write>
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	200007a0 	.word	0x200007a0

08002b9c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8002ba0:	f7ff ffc2 	bl	8002b28 <ssd1306_Reset>

    // Wait for the screen to boot
    vTaskDelay(100 / portTICK_RATE_MS);
 8002ba4:	2064      	movs	r0, #100	@ 0x64
 8002ba6:	f00d ff23 	bl	80109f0 <vTaskDelay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002baa:	2000      	movs	r0, #0
 8002bac:	f000 f9d6 	bl	8002f5c <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002bb0:	2020      	movs	r0, #32
 8002bb2:	f7ff ffc1 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	f7ff ffbe 	bl	8002b38 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002bbc:	20b0      	movs	r0, #176	@ 0xb0
 8002bbe:	f7ff ffbb 	bl	8002b38 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002bc2:	20c8      	movs	r0, #200	@ 0xc8
 8002bc4:	f7ff ffb8 	bl	8002b38 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8002bc8:	2000      	movs	r0, #0
 8002bca:	f7ff ffb5 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8002bce:	2010      	movs	r0, #16
 8002bd0:	f7ff ffb2 	bl	8002b38 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8002bd4:	2040      	movs	r0, #64	@ 0x40
 8002bd6:	f7ff ffaf 	bl	8002b38 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8002bda:	20ff      	movs	r0, #255	@ 0xff
 8002bdc:	f000 f9aa 	bl	8002f34 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002be0:	20a1      	movs	r0, #161	@ 0xa1
 8002be2:	f7ff ffa9 	bl	8002b38 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8002be6:	20a6      	movs	r0, #166	@ 0xa6
 8002be8:	f7ff ffa6 	bl	8002b38 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002bec:	20a8      	movs	r0, #168	@ 0xa8
 8002bee:	f7ff ffa3 	bl	8002b38 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002bf2:	203f      	movs	r0, #63	@ 0x3f
 8002bf4:	f7ff ffa0 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002bf8:	20a4      	movs	r0, #164	@ 0xa4
 8002bfa:	f7ff ff9d 	bl	8002b38 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002bfe:	20d3      	movs	r0, #211	@ 0xd3
 8002c00:	f7ff ff9a 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002c04:	2000      	movs	r0, #0
 8002c06:	f7ff ff97 	bl	8002b38 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8002c0a:	20d5      	movs	r0, #213	@ 0xd5
 8002c0c:	f7ff ff94 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002c10:	20f0      	movs	r0, #240	@ 0xf0
 8002c12:	f7ff ff91 	bl	8002b38 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8002c16:	20d9      	movs	r0, #217	@ 0xd9
 8002c18:	f7ff ff8e 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002c1c:	2022      	movs	r0, #34	@ 0x22
 8002c1e:	f7ff ff8b 	bl	8002b38 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002c22:	20da      	movs	r0, #218	@ 0xda
 8002c24:	f7ff ff88 	bl	8002b38 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002c28:	2012      	movs	r0, #18
 8002c2a:	f7ff ff85 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002c2e:	20db      	movs	r0, #219	@ 0xdb
 8002c30:	f7ff ff82 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002c34:	2020      	movs	r0, #32
 8002c36:	f7ff ff7f 	bl	8002b38 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002c3a:	208d      	movs	r0, #141	@ 0x8d
 8002c3c:	f7ff ff7c 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002c40:	2014      	movs	r0, #20
 8002c42:	f7ff ff79 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002c46:	2001      	movs	r0, #1
 8002c48:	f000 f988 	bl	8002f5c <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002c4c:	2000      	movs	r0, #0
 8002c4e:	f000 f80f 	bl	8002c70 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002c52:	f000 f825 	bl	8002ca0 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002c56:	4b05      	ldr	r3, [pc, #20]	@ (8002c6c <ssd1306_Init+0xd0>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002c5c:	4b03      	ldr	r3, [pc, #12]	@ (8002c6c <ssd1306_Init+0xd0>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8002c62:	4b02      	ldr	r3, [pc, #8]	@ (8002c6c <ssd1306_Init+0xd0>)
 8002c64:	2201      	movs	r2, #1
 8002c66:	711a      	strb	r2, [r3, #4]
}
 8002c68:	bf00      	nop
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000d64 	.word	0x20000d64

08002c70 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b082      	sub	sp, #8
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	4603      	mov	r3, r0
 8002c78:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002c7a:	79fb      	ldrb	r3, [r7, #7]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <ssd1306_Fill+0x14>
 8002c80:	2300      	movs	r3, #0
 8002c82:	e000      	b.n	8002c86 <ssd1306_Fill+0x16>
 8002c84:	23ff      	movs	r3, #255	@ 0xff
 8002c86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	4803      	ldr	r0, [pc, #12]	@ (8002c9c <ssd1306_Fill+0x2c>)
 8002c8e:	f010 ff6c 	bl	8013b6a <memset>
}
 8002c92:	bf00      	nop
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20000964 	.word	0x20000964

08002ca0 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	71fb      	strb	r3, [r7, #7]
 8002caa:	e016      	b.n	8002cda <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	3b50      	subs	r3, #80	@ 0x50
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7ff ff40 	bl	8002b38 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002cb8:	2000      	movs	r0, #0
 8002cba:	f7ff ff3d 	bl	8002b38 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8002cbe:	2010      	movs	r0, #16
 8002cc0:	f7ff ff3a 	bl	8002b38 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	01db      	lsls	r3, r3, #7
 8002cc8:	4a08      	ldr	r2, [pc, #32]	@ (8002cec <ssd1306_UpdateScreen+0x4c>)
 8002cca:	4413      	add	r3, r2
 8002ccc:	2180      	movs	r1, #128	@ 0x80
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f7ff ff4a 	bl	8002b68 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002cd4:	79fb      	ldrb	r3, [r7, #7]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	71fb      	strb	r3, [r7, #7]
 8002cda:	79fb      	ldrb	r3, [r7, #7]
 8002cdc:	2b07      	cmp	r3, #7
 8002cde:	d9e5      	bls.n	8002cac <ssd1306_UpdateScreen+0xc>
    }
}
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
 8002ce4:	3708      	adds	r7, #8
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000964 	.word	0x20000964

08002cf0 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8002cf0:	b480      	push	{r7}
 8002cf2:	b083      	sub	sp, #12
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	71fb      	strb	r3, [r7, #7]
 8002cfa:	460b      	mov	r3, r1
 8002cfc:	71bb      	strb	r3, [r7, #6]
 8002cfe:	4613      	mov	r3, r2
 8002d00:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002d02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	db3d      	blt.n	8002d86 <ssd1306_DrawPixel+0x96>
 8002d0a:	79bb      	ldrb	r3, [r7, #6]
 8002d0c:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d0e:	d83a      	bhi.n	8002d86 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8002d10:	797b      	ldrb	r3, [r7, #5]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d11a      	bne.n	8002d4c <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002d16:	79fa      	ldrb	r2, [r7, #7]
 8002d18:	79bb      	ldrb	r3, [r7, #6]
 8002d1a:	08db      	lsrs	r3, r3, #3
 8002d1c:	b2d8      	uxtb	r0, r3
 8002d1e:	4603      	mov	r3, r0
 8002d20:	01db      	lsls	r3, r3, #7
 8002d22:	4413      	add	r3, r2
 8002d24:	4a1b      	ldr	r2, [pc, #108]	@ (8002d94 <ssd1306_DrawPixel+0xa4>)
 8002d26:	5cd3      	ldrb	r3, [r2, r3]
 8002d28:	b25a      	sxtb	r2, r3
 8002d2a:	79bb      	ldrb	r3, [r7, #6]
 8002d2c:	f003 0307 	and.w	r3, r3, #7
 8002d30:	2101      	movs	r1, #1
 8002d32:	fa01 f303 	lsl.w	r3, r1, r3
 8002d36:	b25b      	sxtb	r3, r3
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	b259      	sxtb	r1, r3
 8002d3c:	79fa      	ldrb	r2, [r7, #7]
 8002d3e:	4603      	mov	r3, r0
 8002d40:	01db      	lsls	r3, r3, #7
 8002d42:	4413      	add	r3, r2
 8002d44:	b2c9      	uxtb	r1, r1
 8002d46:	4a13      	ldr	r2, [pc, #76]	@ (8002d94 <ssd1306_DrawPixel+0xa4>)
 8002d48:	54d1      	strb	r1, [r2, r3]
 8002d4a:	e01d      	b.n	8002d88 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002d4c:	79fa      	ldrb	r2, [r7, #7]
 8002d4e:	79bb      	ldrb	r3, [r7, #6]
 8002d50:	08db      	lsrs	r3, r3, #3
 8002d52:	b2d8      	uxtb	r0, r3
 8002d54:	4603      	mov	r3, r0
 8002d56:	01db      	lsls	r3, r3, #7
 8002d58:	4413      	add	r3, r2
 8002d5a:	4a0e      	ldr	r2, [pc, #56]	@ (8002d94 <ssd1306_DrawPixel+0xa4>)
 8002d5c:	5cd3      	ldrb	r3, [r2, r3]
 8002d5e:	b25a      	sxtb	r2, r3
 8002d60:	79bb      	ldrb	r3, [r7, #6]
 8002d62:	f003 0307 	and.w	r3, r3, #7
 8002d66:	2101      	movs	r1, #1
 8002d68:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6c:	b25b      	sxtb	r3, r3
 8002d6e:	43db      	mvns	r3, r3
 8002d70:	b25b      	sxtb	r3, r3
 8002d72:	4013      	ands	r3, r2
 8002d74:	b259      	sxtb	r1, r3
 8002d76:	79fa      	ldrb	r2, [r7, #7]
 8002d78:	4603      	mov	r3, r0
 8002d7a:	01db      	lsls	r3, r3, #7
 8002d7c:	4413      	add	r3, r2
 8002d7e:	b2c9      	uxtb	r1, r1
 8002d80:	4a04      	ldr	r2, [pc, #16]	@ (8002d94 <ssd1306_DrawPixel+0xa4>)
 8002d82:	54d1      	strb	r1, [r2, r3]
 8002d84:	e000      	b.n	8002d88 <ssd1306_DrawPixel+0x98>
        return;
 8002d86:	bf00      	nop
    }
}
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	20000964 	.word	0x20000964

08002d98 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002d98:	b590      	push	{r4, r7, lr}
 8002d9a:	b089      	sub	sp, #36	@ 0x24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4604      	mov	r4, r0
 8002da0:	4638      	mov	r0, r7
 8002da2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8002da6:	4623      	mov	r3, r4
 8002da8:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002daa:	7bfb      	ldrb	r3, [r7, #15]
 8002dac:	2b1f      	cmp	r3, #31
 8002dae:	d902      	bls.n	8002db6 <ssd1306_WriteChar+0x1e>
 8002db0:	7bfb      	ldrb	r3, [r7, #15]
 8002db2:	2b7e      	cmp	r3, #126	@ 0x7e
 8002db4:	d901      	bls.n	8002dba <ssd1306_WriteChar+0x22>
        return 0;
 8002db6:	2300      	movs	r3, #0
 8002db8:	e077      	b.n	8002eaa <ssd1306_WriteChar+0x112>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002dba:	4b3e      	ldr	r3, [pc, #248]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002dbc:	881b      	ldrh	r3, [r3, #0]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	783b      	ldrb	r3, [r7, #0]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	2b80      	cmp	r3, #128	@ 0x80
 8002dc6:	dc06      	bgt.n	8002dd6 <ssd1306_WriteChar+0x3e>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8002dc8:	4b3a      	ldr	r3, [pc, #232]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002dca:	885b      	ldrh	r3, [r3, #2]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	787b      	ldrb	r3, [r7, #1]
 8002dd0:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.width) ||
 8002dd2:	2b40      	cmp	r3, #64	@ 0x40
 8002dd4:	dd01      	ble.n	8002dda <ssd1306_WriteChar+0x42>
    {
        // Not enough space on current line
        return 0;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	e067      	b.n	8002eaa <ssd1306_WriteChar+0x112>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8002dda:	2300      	movs	r3, #0
 8002ddc:	61fb      	str	r3, [r7, #28]
 8002dde:	e04e      	b.n	8002e7e <ssd1306_WriteChar+0xe6>
        b = Font.data[(ch - 32) * Font.height + i];
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	3b20      	subs	r3, #32
 8002de6:	7879      	ldrb	r1, [r7, #1]
 8002de8:	fb01 f303 	mul.w	r3, r1, r3
 8002dec:	4619      	mov	r1, r3
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	440b      	add	r3, r1
 8002df2:	005b      	lsls	r3, r3, #1
 8002df4:	4413      	add	r3, r2
 8002df6:	881b      	ldrh	r3, [r3, #0]
 8002df8:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.width; j++) {
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	61bb      	str	r3, [r7, #24]
 8002dfe:	e036      	b.n	8002e6e <ssd1306_WriteChar+0xd6>
            if((b << j) & 0x8000)  {
 8002e00:	697a      	ldr	r2, [r7, #20]
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	fa02 f303 	lsl.w	r3, r2, r3
 8002e08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d013      	beq.n	8002e38 <ssd1306_WriteChar+0xa0>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002e10:	4b28      	ldr	r3, [pc, #160]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002e12:	881b      	ldrh	r3, [r3, #0]
 8002e14:	b2da      	uxtb	r2, r3
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	4413      	add	r3, r2
 8002e1c:	b2d8      	uxtb	r0, r3
 8002e1e:	4b25      	ldr	r3, [pc, #148]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002e20:	885b      	ldrh	r3, [r3, #2]
 8002e22:	b2da      	uxtb	r2, r3
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	4413      	add	r3, r2
 8002e2a:	b2db      	uxtb	r3, r3
 8002e2c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002e30:	4619      	mov	r1, r3
 8002e32:	f7ff ff5d 	bl	8002cf0 <ssd1306_DrawPixel>
 8002e36:	e017      	b.n	8002e68 <ssd1306_WriteChar+0xd0>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002e38:	4b1e      	ldr	r3, [pc, #120]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002e3a:	881b      	ldrh	r3, [r3, #0]
 8002e3c:	b2da      	uxtb	r2, r3
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	b2db      	uxtb	r3, r3
 8002e42:	4413      	add	r3, r2
 8002e44:	b2d8      	uxtb	r0, r3
 8002e46:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002e48:	885b      	ldrh	r3, [r3, #2]
 8002e4a:	b2da      	uxtb	r2, r3
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	4413      	add	r3, r2
 8002e52:	b2d9      	uxtb	r1, r3
 8002e54:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	bf0c      	ite	eq
 8002e5c:	2301      	moveq	r3, #1
 8002e5e:	2300      	movne	r3, #0
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	461a      	mov	r2, r3
 8002e64:	f7ff ff44 	bl	8002cf0 <ssd1306_DrawPixel>
        for(j = 0; j < Font.width; j++) {
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	61bb      	str	r3, [r7, #24]
 8002e6e:	783b      	ldrb	r3, [r7, #0]
 8002e70:	461a      	mov	r2, r3
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d3c3      	bcc.n	8002e00 <ssd1306_WriteChar+0x68>
    for(i = 0; i < Font.height; i++) {
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	61fb      	str	r3, [r7, #28]
 8002e7e:	787b      	ldrb	r3, [r7, #1]
 8002e80:	461a      	mov	r2, r3
 8002e82:	69fb      	ldr	r3, [r7, #28]
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d3ab      	bcc.n	8002de0 <ssd1306_WriteChar+0x48>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.char_width ? Font.char_width[ch - 32] : Font.width;
 8002e88:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002e8a:	881b      	ldrh	r3, [r3, #0]
 8002e8c:	68ba      	ldr	r2, [r7, #8]
 8002e8e:	2a00      	cmp	r2, #0
 8002e90:	d005      	beq.n	8002e9e <ssd1306_WriteChar+0x106>
 8002e92:	68b9      	ldr	r1, [r7, #8]
 8002e94:	7bfa      	ldrb	r2, [r7, #15]
 8002e96:	3a20      	subs	r2, #32
 8002e98:	440a      	add	r2, r1
 8002e9a:	7812      	ldrb	r2, [r2, #0]
 8002e9c:	e000      	b.n	8002ea0 <ssd1306_WriteChar+0x108>
 8002e9e:	783a      	ldrb	r2, [r7, #0]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	4b03      	ldr	r3, [pc, #12]	@ (8002eb4 <ssd1306_WriteChar+0x11c>)
 8002ea6:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3724      	adds	r7, #36	@ 0x24
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd90      	pop	{r4, r7, pc}
 8002eb2:	bf00      	nop
 8002eb4:	20000d64 	.word	0x20000d64

08002eb8 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b086      	sub	sp, #24
 8002ebc:	af02      	add	r7, sp, #8
 8002ebe:	60f8      	str	r0, [r7, #12]
 8002ec0:	4638      	mov	r0, r7
 8002ec2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8002ec6:	e013      	b.n	8002ef0 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	7818      	ldrb	r0, [r3, #0]
 8002ecc:	7e3b      	ldrb	r3, [r7, #24]
 8002ece:	9300      	str	r3, [sp, #0]
 8002ed0:	463b      	mov	r3, r7
 8002ed2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002ed4:	f7ff ff60 	bl	8002d98 <ssd1306_WriteChar>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	461a      	mov	r2, r3
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	781b      	ldrb	r3, [r3, #0]
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d002      	beq.n	8002eea <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	e008      	b.n	8002efc <ssd1306_WriteString+0x44>
        }
        str++;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	3301      	adds	r3, #1
 8002eee:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1e7      	bne.n	8002ec8 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	781b      	ldrb	r3, [r3, #0]
}
 8002efc:	4618      	mov	r0, r3
 8002efe:	3710      	adds	r7, #16
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bd80      	pop	{r7, pc}

08002f04 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	460a      	mov	r2, r1
 8002f0e:	71fb      	strb	r3, [r7, #7]
 8002f10:	4613      	mov	r3, r2
 8002f12:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002f14:	79fb      	ldrb	r3, [r7, #7]
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	4b05      	ldr	r3, [pc, #20]	@ (8002f30 <ssd1306_SetCursor+0x2c>)
 8002f1a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002f1c:	79bb      	ldrb	r3, [r7, #6]
 8002f1e:	b29a      	uxth	r2, r3
 8002f20:	4b03      	ldr	r3, [pc, #12]	@ (8002f30 <ssd1306_SetCursor+0x2c>)
 8002f22:	805a      	strh	r2, [r3, #2]
}
 8002f24:	bf00      	nop
 8002f26:	370c      	adds	r7, #12
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr
 8002f30:	20000d64 	.word	0x20000d64

08002f34 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b084      	sub	sp, #16
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002f3e:	2381      	movs	r3, #129	@ 0x81
 8002f40:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002f42:	7bfb      	ldrb	r3, [r7, #15]
 8002f44:	4618      	mov	r0, r3
 8002f46:	f7ff fdf7 	bl	8002b38 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002f4a:	79fb      	ldrb	r3, [r7, #7]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff fdf3 	bl	8002b38 <ssd1306_WriteCommand>
}
 8002f52:	bf00      	nop
 8002f54:	3710      	adds	r7, #16
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b084      	sub	sp, #16
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	4603      	mov	r3, r0
 8002f64:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d005      	beq.n	8002f78 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002f6c:	23af      	movs	r3, #175	@ 0xaf
 8002f6e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002f70:	4b08      	ldr	r3, [pc, #32]	@ (8002f94 <ssd1306_SetDisplayOn+0x38>)
 8002f72:	2201      	movs	r2, #1
 8002f74:	715a      	strb	r2, [r3, #5]
 8002f76:	e004      	b.n	8002f82 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002f78:	23ae      	movs	r3, #174	@ 0xae
 8002f7a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002f7c:	4b05      	ldr	r3, [pc, #20]	@ (8002f94 <ssd1306_SetDisplayOn+0x38>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002f82:	7bfb      	ldrb	r3, [r7, #15]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f7ff fdd7 	bl	8002b38 <ssd1306_WriteCommand>
}
 8002f8a:	bf00      	nop
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	20000d64 	.word	0x20000d64

08002f98 <set_row>:
	      	  	  	  	  		  	  	  	  	  {'4', '5', '6', 'B'},
												  {'7', '8', '9', 'C'},
												  {'*', '0', '#', 'D'} };

/*================[Private functions]====================*/
static void set_row(row_t row){
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b082      	sub	sp, #8
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIO_ROW, row, GPIO_PIN_SET);
 8002fa2:	88fb      	ldrh	r3, [r7, #6]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	4803      	ldr	r0, [pc, #12]	@ (8002fb8 <set_row+0x20>)
 8002faa:	f003 fb89 	bl	80066c0 <HAL_GPIO_WritePin>
	return;
 8002fae:	bf00      	nop
}
 8002fb0:	3708      	adds	r7, #8
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	40020800 	.word	0x40020800

08002fbc <reset_row>:

static void reset_row(row_t row){
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIO_ROW, row, GPIO_PIN_RESET);
 8002fc6:	88fb      	ldrh	r3, [r7, #6]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	4619      	mov	r1, r3
 8002fcc:	4803      	ldr	r0, [pc, #12]	@ (8002fdc <reset_row+0x20>)
 8002fce:	f003 fb77 	bl	80066c0 <HAL_GPIO_WritePin>
	return;
 8002fd2:	bf00      	nop
}
 8002fd4:	3708      	adds	r7, #8
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	40020800 	.word	0x40020800

08002fe0 <read_col>:

static GPIO_PinState read_col(col_t col){
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b082      	sub	sp, #8
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	71fb      	strb	r3, [r7, #7]
	return HAL_GPIO_ReadPin(GPIO_COL, col);
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	4619      	mov	r1, r3
 8002ff0:	4803      	ldr	r0, [pc, #12]	@ (8003000 <read_col+0x20>)
 8002ff2:	f003 fb4d 	bl	8006690 <HAL_GPIO_ReadPin>
 8002ff6:	4603      	mov	r3, r0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3708      	adds	r7, #8
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40020800 	.word	0x40020800

08003004 <read_keypad>:

/*================[Public functions]=====================*/
char read_keypad(void){
 8003004:	b580      	push	{r7, lr}
 8003006:	b082      	sub	sp, #8
 8003008:	af00      	add	r7, sp, #0
	/* La funcion barre las filas del keypad, activando una por una individualmente y leyendo la columna asociada,
	 * para as poder triangular la tecla presionada. Se realiza doble confirmacion de tecla presionada.
	 */
	char key_pressed;
	for(uint8_t i = 0; i < ROW_LENGTH; i++){
 800300a:	2300      	movs	r3, #0
 800300c:	71fb      	strb	r3, [r7, #7]
 800300e:	e04c      	b.n	80030aa <read_keypad+0xa6>
		set_row(keypad_rows[i]);
 8003010:	79fb      	ldrb	r3, [r7, #7]
 8003012:	4a2a      	ldr	r2, [pc, #168]	@ (80030bc <read_keypad+0xb8>)
 8003014:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff ffbd 	bl	8002f98 <set_row>
		for(uint8_t j = 0; j < COL_LENGTH; j++){
 800301e:	2300      	movs	r3, #0
 8003020:	71bb      	strb	r3, [r7, #6]
 8003022:	e035      	b.n	8003090 <read_keypad+0x8c>
			if(read_col(keypad_cols[j]) == GPIO_PIN_SET){					//Verifico si alguna columna esta en alto (tecla presionada)
 8003024:	79bb      	ldrb	r3, [r7, #6]
 8003026:	4a26      	ldr	r2, [pc, #152]	@ (80030c0 <read_keypad+0xbc>)
 8003028:	5cd3      	ldrb	r3, [r2, r3]
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff ffd8 	bl	8002fe0 <read_col>
 8003030:	4603      	mov	r3, r0
 8003032:	2b01      	cmp	r3, #1
 8003034:	d129      	bne.n	800308a <read_keypad+0x86>
				vTaskDelay(20 / portTICK_RATE_MS);							//Si una de las columnas dio alto, espero 20ms y verifico que siga en alto para confirmar
 8003036:	2014      	movs	r0, #20
 8003038:	f00d fcda 	bl	80109f0 <vTaskDelay>
				if(read_col(keypad_cols[j]) == GPIO_PIN_SET){
 800303c:	79bb      	ldrb	r3, [r7, #6]
 800303e:	4a20      	ldr	r2, [pc, #128]	@ (80030c0 <read_keypad+0xbc>)
 8003040:	5cd3      	ldrb	r3, [r2, r3]
 8003042:	4618      	mov	r0, r3
 8003044:	f7ff ffcc 	bl	8002fe0 <read_col>
 8003048:	4603      	mov	r3, r0
 800304a:	2b01      	cmp	r3, #1
 800304c:	d11d      	bne.n	800308a <read_keypad+0x86>
					key_pressed = keypad_chars[i][j];						//Guardo la tecla presionada
 800304e:	79fa      	ldrb	r2, [r7, #7]
 8003050:	79bb      	ldrb	r3, [r7, #6]
 8003052:	491c      	ldr	r1, [pc, #112]	@ (80030c4 <read_keypad+0xc0>)
 8003054:	0092      	lsls	r2, r2, #2
 8003056:	440a      	add	r2, r1
 8003058:	4413      	add	r3, r2
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	717b      	strb	r3, [r7, #5]
					while(read_col(keypad_cols[j]) == GPIO_PIN_SET);		//Espero a que se deje de apretar la tecla
 800305e:	bf00      	nop
 8003060:	79bb      	ldrb	r3, [r7, #6]
 8003062:	4a17      	ldr	r2, [pc, #92]	@ (80030c0 <read_keypad+0xbc>)
 8003064:	5cd3      	ldrb	r3, [r2, r3]
 8003066:	4618      	mov	r0, r3
 8003068:	f7ff ffba 	bl	8002fe0 <read_col>
 800306c:	4603      	mov	r3, r0
 800306e:	2b01      	cmp	r3, #1
 8003070:	d0f6      	beq.n	8003060 <read_keypad+0x5c>
					reset_row(keypad_rows[i]);								//Reseteo la fila en alto antes de salir de la funcion
 8003072:	79fb      	ldrb	r3, [r7, #7]
 8003074:	4a11      	ldr	r2, [pc, #68]	@ (80030bc <read_keypad+0xb8>)
 8003076:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff ff9e 	bl	8002fbc <reset_row>
					vTaskDelay(10/portTICK_RATE_MS);						//Pequeo delay para asegurar que el boton fue liberado completamente
 8003080:	200a      	movs	r0, #10
 8003082:	f00d fcb5 	bl	80109f0 <vTaskDelay>
					return key_pressed;
 8003086:	797b      	ldrb	r3, [r7, #5]
 8003088:	e013      	b.n	80030b2 <read_keypad+0xae>
		for(uint8_t j = 0; j < COL_LENGTH; j++){
 800308a:	79bb      	ldrb	r3, [r7, #6]
 800308c:	3301      	adds	r3, #1
 800308e:	71bb      	strb	r3, [r7, #6]
 8003090:	79bb      	ldrb	r3, [r7, #6]
 8003092:	2b03      	cmp	r3, #3
 8003094:	d9c6      	bls.n	8003024 <read_keypad+0x20>
				}
			}
		}
		reset_row(keypad_rows[i]);
 8003096:	79fb      	ldrb	r3, [r7, #7]
 8003098:	4a08      	ldr	r2, [pc, #32]	@ (80030bc <read_keypad+0xb8>)
 800309a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800309e:	4618      	mov	r0, r3
 80030a0:	f7ff ff8c 	bl	8002fbc <reset_row>
	for(uint8_t i = 0; i < ROW_LENGTH; i++){
 80030a4:	79fb      	ldrb	r3, [r7, #7]
 80030a6:	3301      	adds	r3, #1
 80030a8:	71fb      	strb	r3, [r7, #7]
 80030aa:	79fb      	ldrb	r3, [r7, #7]
 80030ac:	2b03      	cmp	r3, #3
 80030ae:	d9af      	bls.n	8003010 <read_keypad+0xc>
	}
	return 0;
 80030b0:	2300      	movs	r3, #0
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000008 	.word	0x20000008
 80030c0:	20000010 	.word	0x20000010
 80030c4:	08018ac0 	.word	0x08018ac0

080030c8 <save_data_on_sd>:
extern FRESULT fresult;  // result
extern UINT br, bw;  // File read/write count


//Funcion para escribir el contenido de buffers en un archivo
bool save_data_on_sd(char *filename, void *buffer, uint32_t btw){
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b086      	sub	sp, #24
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	60f8      	str	r0, [r7, #12]
 80030d0:	60b9      	str	r1, [r7, #8]
 80030d2:	607a      	str	r2, [r7, #4]
	bool res;
	//Abro el archivo
	res = try_f_open(&fil, filename, FA_OPEN_APPEND | FA_WRITE);
 80030d4:	2232      	movs	r2, #50	@ 0x32
 80030d6:	68f9      	ldr	r1, [r7, #12]
 80030d8:	4818      	ldr	r0, [pc, #96]	@ (800313c <save_data_on_sd+0x74>)
 80030da:	f000 f8cd 	bl	8003278 <try_f_open>
 80030de:	4603      	mov	r3, r0
 80030e0:	75fb      	strb	r3, [r7, #23]
	if(!res){
 80030e2:	7dfb      	ldrb	r3, [r7, #23]
 80030e4:	f083 0301 	eor.w	r3, r3, #1
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d001      	beq.n	80030f2 <save_data_on_sd+0x2a>
		//No se pudo abrir el archivo
		return false;
 80030ee:	2300      	movs	r3, #0
 80030f0:	e01f      	b.n	8003132 <save_data_on_sd+0x6a>
	}

	//Escribo los datos del buffer en el archivo
	res = try_f_write(&fil, buffer, btw, &bw);
 80030f2:	4b13      	ldr	r3, [pc, #76]	@ (8003140 <save_data_on_sd+0x78>)
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	68b9      	ldr	r1, [r7, #8]
 80030f8:	4810      	ldr	r0, [pc, #64]	@ (800313c <save_data_on_sd+0x74>)
 80030fa:	f000 f923 	bl	8003344 <try_f_write>
 80030fe:	4603      	mov	r3, r0
 8003100:	75fb      	strb	r3, [r7, #23]
	if(!res || bw < btw){
 8003102:	7dfb      	ldrb	r3, [r7, #23]
 8003104:	f083 0301 	eor.w	r3, r3, #1
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d104      	bne.n	8003118 <save_data_on_sd+0x50>
 800310e:	4b0c      	ldr	r3, [pc, #48]	@ (8003140 <save_data_on_sd+0x78>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	429a      	cmp	r2, r3
 8003116:	d906      	bls.n	8003126 <save_data_on_sd+0x5e>
		res = try_f_close(&fil);
 8003118:	4808      	ldr	r0, [pc, #32]	@ (800313c <save_data_on_sd+0x74>)
 800311a:	f000 f8d1 	bl	80032c0 <try_f_close>
 800311e:	4603      	mov	r3, r0
 8003120:	75fb      	strb	r3, [r7, #23]
		return false;
 8003122:	2300      	movs	r3, #0
 8003124:	e005      	b.n	8003132 <save_data_on_sd+0x6a>
	}

	//Cierro el archivo
	res = try_f_close(&fil);
 8003126:	4805      	ldr	r0, [pc, #20]	@ (800313c <save_data_on_sd+0x74>)
 8003128:	f000 f8ca 	bl	80032c0 <try_f_close>
 800312c:	4603      	mov	r3, r0
 800312e:	75fb      	strb	r3, [r7, #23]
	return res ? true : false;
 8003130:	7dfb      	ldrb	r3, [r7, #23]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3718      	adds	r7, #24
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	20001db0 	.word	0x20001db0
 8003140:	20002f30 	.word	0x20002f30

08003144 <read_data_from_sd>:

//Funcion para leer datos desde archivo y guardarlos en un buffer
bool read_data_from_sd(char *filename, void *buffer, uint32_t btr, uint32_t *last_pos){
 8003144:	b5b0      	push	{r4, r5, r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	607a      	str	r2, [r7, #4]
 8003150:	603b      	str	r3, [r7, #0]
	//Current pos debe ser multiplicado por el numero de bytes de un float, o guardar la ultima posicion
	bool res;
	//Abro el archivo
	res = try_f_open(&fil, filename, FA_READ);
 8003152:	2201      	movs	r2, #1
 8003154:	68f9      	ldr	r1, [r7, #12]
 8003156:	4824      	ldr	r0, [pc, #144]	@ (80031e8 <read_data_from_sd+0xa4>)
 8003158:	f000 f88e 	bl	8003278 <try_f_open>
 800315c:	4603      	mov	r3, r0
 800315e:	75fb      	strb	r3, [r7, #23]
	if(!res){
 8003160:	7dfb      	ldrb	r3, [r7, #23]
 8003162:	f083 0301 	eor.w	r3, r3, #1
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <read_data_from_sd+0x2c>
		//No se pudo abrir el archivo
		return false;
 800316c:	2300      	movs	r3, #0
 800316e:	e036      	b.n	80031de <read_data_from_sd+0x9a>
	}

	//Posiciono el puntero de lectura
	fresult = f_lseek(&fil, *last_pos);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2200      	movs	r2, #0
 8003176:	461c      	mov	r4, r3
 8003178:	4615      	mov	r5, r2
 800317a:	4622      	mov	r2, r4
 800317c:	462b      	mov	r3, r5
 800317e:	481a      	ldr	r0, [pc, #104]	@ (80031e8 <read_data_from_sd+0xa4>)
 8003180:	f00b fbe6 	bl	800e950 <f_lseek>
 8003184:	4603      	mov	r3, r0
 8003186:	461a      	mov	r2, r3
 8003188:	4b18      	ldr	r3, [pc, #96]	@ (80031ec <read_data_from_sd+0xa8>)
 800318a:	701a      	strb	r2, [r3, #0]
	if(fresult != FR_OK){
 800318c:	4b17      	ldr	r3, [pc, #92]	@ (80031ec <read_data_from_sd+0xa8>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d004      	beq.n	800319e <read_data_from_sd+0x5a>
		try_f_close(&fil);
 8003194:	4814      	ldr	r0, [pc, #80]	@ (80031e8 <read_data_from_sd+0xa4>)
 8003196:	f000 f893 	bl	80032c0 <try_f_close>
		return false;
 800319a:	2300      	movs	r3, #0
 800319c:	e01f      	b.n	80031de <read_data_from_sd+0x9a>
	}

	//Leo datos desde archivo y los guardo en un buffer
	res = try_f_read(&fil, buffer, btr, &br);
 800319e:	4b14      	ldr	r3, [pc, #80]	@ (80031f0 <read_data_from_sd+0xac>)
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	68b9      	ldr	r1, [r7, #8]
 80031a4:	4810      	ldr	r0, [pc, #64]	@ (80031e8 <read_data_from_sd+0xa4>)
 80031a6:	f000 f8a9 	bl	80032fc <try_f_read>
 80031aa:	4603      	mov	r3, r0
 80031ac:	75fb      	strb	r3, [r7, #23]
	if(!res){
 80031ae:	7dfb      	ldrb	r3, [r7, #23]
 80031b0:	f083 0301 	eor.w	r3, r3, #1
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d006      	beq.n	80031c8 <read_data_from_sd+0x84>
		res = try_f_close(&fil);
 80031ba:	480b      	ldr	r0, [pc, #44]	@ (80031e8 <read_data_from_sd+0xa4>)
 80031bc:	f000 f880 	bl	80032c0 <try_f_close>
 80031c0:	4603      	mov	r3, r0
 80031c2:	75fb      	strb	r3, [r7, #23]
		return false;
 80031c4:	2300      	movs	r3, #0
 80031c6:	e00a      	b.n	80031de <read_data_from_sd+0x9a>
	}

	//Guardo la ultima posicion
	*last_pos = f_tell(&fil);
 80031c8:	4b07      	ldr	r3, [pc, #28]	@ (80031e8 <read_data_from_sd+0xa4>)
 80031ca:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	601a      	str	r2, [r3, #0]

	//Cierro el archivo
	res = try_f_close(&fil);
 80031d2:	4805      	ldr	r0, [pc, #20]	@ (80031e8 <read_data_from_sd+0xa4>)
 80031d4:	f000 f874 	bl	80032c0 <try_f_close>
 80031d8:	4603      	mov	r3, r0
 80031da:	75fb      	strb	r3, [r7, #23]
	return res ? true : false;
 80031dc:	7dfb      	ldrb	r3, [r7, #23]

}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bdb0      	pop	{r4, r5, r7, pc}
 80031e6:	bf00      	nop
 80031e8:	20001db0 	.word	0x20001db0
 80031ec:	20002f28 	.word	0x20002f28
 80031f0:	20002f2c 	.word	0x20002f2c

080031f4 <try_mount>:
FILINFO fno;
FRESULT fresult;  // result
UINT br, bw;  // File read/write count

//Esta funcion monta la tarjeta SD para su uso
bool try_mount(char *path){
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b084      	sub	sp, #16
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
	FRESULT res;
	bool is_mounted = false;
 80031fc:	2300      	movs	r3, #0
 80031fe:	73fb      	strb	r3, [r7, #15]
	uint8_t attemps = 0;
 8003200:	2300      	movs	r3, #0
 8003202:	73bb      	strb	r3, [r7, #14]

	//Intento montar la tarjeta SD
	do{
		res = f_mount(&fs, path, 1);
 8003204:	2201      	movs	r2, #1
 8003206:	6879      	ldr	r1, [r7, #4]
 8003208:	480a      	ldr	r0, [pc, #40]	@ (8003234 <try_mount+0x40>)
 800320a:	f00a fb09 	bl	800d820 <f_mount>
 800320e:	4603      	mov	r3, r0
 8003210:	737b      	strb	r3, [r7, #13]
		if(res == FR_OK){
 8003212:	7b7b      	ldrb	r3, [r7, #13]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <try_mount+0x2a>
			is_mounted = true;
 8003218:	2301      	movs	r3, #1
 800321a:	73fb      	strb	r3, [r7, #15]
			break;
 800321c:	e005      	b.n	800322a <try_mount+0x36>
		}
		attemps++;
 800321e:	7bbb      	ldrb	r3, [r7, #14]
 8003220:	3301      	adds	r3, #1
 8003222:	73bb      	strb	r3, [r7, #14]
	}while(attemps < MAX_RETRIES);				//Se intenta un numero de veces. Si falla todas devuelve false
 8003224:	7bbb      	ldrb	r3, [r7, #14]
 8003226:	2bff      	cmp	r3, #255	@ 0xff
 8003228:	d1ec      	bne.n	8003204 <try_mount+0x10>

	//Devuelvo estado de montaje
	return is_mounted;
 800322a:	7bfb      	ldrb	r3, [r7, #15]
}
 800322c:	4618      	mov	r0, r3
 800322e:	3710      	adds	r7, #16
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	20000d6c 	.word	0x20000d6c

08003238 <try_unmount>:

//Esta funcion desmonta la tarjeta SD
bool try_unmount(char *path){
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
	FRESULT res;
	bool is_unmounted = false;
 8003240:	2300      	movs	r3, #0
 8003242:	73fb      	strb	r3, [r7, #15]
	uint8_t attemps = 0;
 8003244:	2300      	movs	r3, #0
 8003246:	73bb      	strb	r3, [r7, #14]

	//Intento desmontar la tarjeta SD
	do{
		res = f_mount(NULL, path, 1);
 8003248:	2201      	movs	r2, #1
 800324a:	6879      	ldr	r1, [r7, #4]
 800324c:	2000      	movs	r0, #0
 800324e:	f00a fae7 	bl	800d820 <f_mount>
 8003252:	4603      	mov	r3, r0
 8003254:	737b      	strb	r3, [r7, #13]
		if(res == FR_OK){
 8003256:	7b7b      	ldrb	r3, [r7, #13]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d102      	bne.n	8003262 <try_unmount+0x2a>
			is_unmounted = true;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
			break;
 8003260:	e005      	b.n	800326e <try_unmount+0x36>
		}
		attemps++;
 8003262:	7bbb      	ldrb	r3, [r7, #14]
 8003264:	3301      	adds	r3, #1
 8003266:	73bb      	strb	r3, [r7, #14]
	}while(attemps < MAX_RETRIES);
 8003268:	7bbb      	ldrb	r3, [r7, #14]
 800326a:	2bff      	cmp	r3, #255	@ 0xff
 800326c:	d1ec      	bne.n	8003248 <try_unmount+0x10>

	//Devuelvo estado de desmontaje
	return is_unmounted;
 800326e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003270:	4618      	mov	r0, r3
 8003272:	3710      	adds	r7, #16
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <try_f_open>:

bool try_f_open(FIL *fil, char *path, BYTE mode){
 8003278:	b580      	push	{r7, lr}
 800327a:	b086      	sub	sp, #24
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	4613      	mov	r3, r2
 8003284:	71fb      	strb	r3, [r7, #7]
	FRESULT res;
	uint8_t attemps = 0;
 8003286:	2300      	movs	r3, #0
 8003288:	75fb      	strb	r3, [r7, #23]
	bool is_open = false;
 800328a:	2300      	movs	r3, #0
 800328c:	75bb      	strb	r3, [r7, #22]

	//Intento abrir el archivo
	do{
		res = f_open(fil, path, mode);
 800328e:	79fb      	ldrb	r3, [r7, #7]
 8003290:	461a      	mov	r2, r3
 8003292:	68b9      	ldr	r1, [r7, #8]
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f00a fb27 	bl	800d8e8 <f_open>
 800329a:	4603      	mov	r3, r0
 800329c:	757b      	strb	r3, [r7, #21]
		if(res == FR_OK){
 800329e:	7d7b      	ldrb	r3, [r7, #21]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d102      	bne.n	80032aa <try_f_open+0x32>
			is_open = true;
 80032a4:	2301      	movs	r3, #1
 80032a6:	75bb      	strb	r3, [r7, #22]
			break;
 80032a8:	e005      	b.n	80032b6 <try_f_open+0x3e>
		}
		attemps++;
 80032aa:	7dfb      	ldrb	r3, [r7, #23]
 80032ac:	3301      	adds	r3, #1
 80032ae:	75fb      	strb	r3, [r7, #23]
	}while(attemps < MAX_RETRIES);
 80032b0:	7dfb      	ldrb	r3, [r7, #23]
 80032b2:	2bff      	cmp	r3, #255	@ 0xff
 80032b4:	d1eb      	bne.n	800328e <try_f_open+0x16>

	//Devuelvo estado de lectura
	return is_open;
 80032b6:	7dbb      	ldrb	r3, [r7, #22]
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3718      	adds	r7, #24
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <try_f_close>:

bool try_f_close(FIL *fil){
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	uint8_t attemps = 0;
 80032c8:	2300      	movs	r3, #0
 80032ca:	73fb      	strb	r3, [r7, #15]
	bool is_closed = false;
 80032cc:	2300      	movs	r3, #0
 80032ce:	73bb      	strb	r3, [r7, #14]

	//Intento abrir el archivo
	do{
		res = f_close(fil);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f00b fb0e 	bl	800e8f2 <f_close>
 80032d6:	4603      	mov	r3, r0
 80032d8:	737b      	strb	r3, [r7, #13]
		if(res == FR_OK){
 80032da:	7b7b      	ldrb	r3, [r7, #13]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d102      	bne.n	80032e6 <try_f_close+0x26>
			is_closed = true;
 80032e0:	2301      	movs	r3, #1
 80032e2:	73bb      	strb	r3, [r7, #14]
			break;
 80032e4:	e005      	b.n	80032f2 <try_f_close+0x32>
		}
		attemps++;
 80032e6:	7bfb      	ldrb	r3, [r7, #15]
 80032e8:	3301      	adds	r3, #1
 80032ea:	73fb      	strb	r3, [r7, #15]
	}while(attemps < MAX_RETRIES);
 80032ec:	7bfb      	ldrb	r3, [r7, #15]
 80032ee:	2bff      	cmp	r3, #255	@ 0xff
 80032f0:	d1ee      	bne.n	80032d0 <try_f_close+0x10>

	//Devuelvo estado de lectura
	return is_closed;
 80032f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80032f4:	4618      	mov	r0, r3
 80032f6:	3710      	adds	r7, #16
 80032f8:	46bd      	mov	sp, r7
 80032fa:	bd80      	pop	{r7, pc}

080032fc <try_f_read>:

//Esta funcion lee bytes de un archivo
bool try_f_read(FIL *fil, void *buffer, UINT btr, UINT *br){
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
 8003308:	603b      	str	r3, [r7, #0]
	FRESULT res;
	uint8_t attemps = 0;
 800330a:	2300      	movs	r3, #0
 800330c:	75fb      	strb	r3, [r7, #23]
	bool is_read = false;
 800330e:	2300      	movs	r3, #0
 8003310:	75bb      	strb	r3, [r7, #22]

	//Intento leer desde SD
	do{
		res = f_read(fil, buffer, btr, br);
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	687a      	ldr	r2, [r7, #4]
 8003316:	68b9      	ldr	r1, [r7, #8]
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f00a fdda 	bl	800ded2 <f_read>
 800331e:	4603      	mov	r3, r0
 8003320:	757b      	strb	r3, [r7, #21]
		if(res == FR_OK){
 8003322:	7d7b      	ldrb	r3, [r7, #21]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d102      	bne.n	800332e <try_f_read+0x32>
			is_read = true;
 8003328:	2301      	movs	r3, #1
 800332a:	75bb      	strb	r3, [r7, #22]
			break;
 800332c:	e005      	b.n	800333a <try_f_read+0x3e>
		}
		attemps++;
 800332e:	7dfb      	ldrb	r3, [r7, #23]
 8003330:	3301      	adds	r3, #1
 8003332:	75fb      	strb	r3, [r7, #23]
	}while(attemps < MAX_RETRIES);
 8003334:	7dfb      	ldrb	r3, [r7, #23]
 8003336:	2bff      	cmp	r3, #255	@ 0xff
 8003338:	d1eb      	bne.n	8003312 <try_f_read+0x16>

	//Devuelvo estado de lectura
	return is_read;
 800333a:	7dbb      	ldrb	r3, [r7, #22]
}
 800333c:	4618      	mov	r0, r3
 800333e:	3718      	adds	r7, #24
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <try_f_write>:

//Esta funcion escribe bytes en un archivo
bool try_f_write(FIL *fil, void *buffer, UINT btw, UINT *bw){
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
	FRESULT res;
	uint8_t attemps = 0;
 8003352:	2300      	movs	r3, #0
 8003354:	75fb      	strb	r3, [r7, #23]
	bool is_written = false;
 8003356:	2300      	movs	r3, #0
 8003358:	75bb      	strb	r3, [r7, #22]

	//Intento leer desde SD
	do{
		res = f_write(fil, buffer, btw, bw);
 800335a:	683b      	ldr	r3, [r7, #0]
 800335c:	687a      	ldr	r2, [r7, #4]
 800335e:	68b9      	ldr	r1, [r7, #8]
 8003360:	68f8      	ldr	r0, [r7, #12]
 8003362:	f00a ff7d 	bl	800e260 <f_write>
 8003366:	4603      	mov	r3, r0
 8003368:	757b      	strb	r3, [r7, #21]
		if(res == FR_OK){
 800336a:	7d7b      	ldrb	r3, [r7, #21]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d102      	bne.n	8003376 <try_f_write+0x32>
			is_written = true;
 8003370:	2301      	movs	r3, #1
 8003372:	75bb      	strb	r3, [r7, #22]
			break;
 8003374:	e005      	b.n	8003382 <try_f_write+0x3e>
		}
		attemps++;
 8003376:	7dfb      	ldrb	r3, [r7, #23]
 8003378:	3301      	adds	r3, #1
 800337a:	75fb      	strb	r3, [r7, #23]
	}while(attemps < MAX_RETRIES);
 800337c:	7dfb      	ldrb	r3, [r7, #23]
 800337e:	2bff      	cmp	r3, #255	@ 0xff
 8003380:	d1eb      	bne.n	800335a <try_f_write+0x16>

	//Devuelvo estado de lectura
	return is_written;
 8003382:	7dbb      	ldrb	r3, [r7, #22]
}
 8003384:	4618      	mov	r0, r3
 8003386:	3718      	adds	r7, #24
 8003388:	46bd      	mov	sp, r7
 800338a:	bd80      	pop	{r7, pc}

0800338c <get_file_size>:

uint32_t get_file_size(char *filename){
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	FRESULT res;
	uint32_t file_size;
	res = f_stat(filename, &fno);
 8003394:	490a      	ldr	r1, [pc, #40]	@ (80033c0 <get_file_size+0x34>)
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f00b ff1d 	bl	800f1d6 <f_stat>
 800339c:	4603      	mov	r3, r0
 800339e:	73fb      	strb	r3, [r7, #15]
	file_size = (res == FR_OK) ? (uint32_t)fno.fsize : 0;
 80033a0:	7bfb      	ldrb	r3, [r7, #15]
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d104      	bne.n	80033b0 <get_file_size+0x24>
 80033a6:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <get_file_size+0x34>)
 80033a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ac:	4613      	mov	r3, r2
 80033ae:	e000      	b.n	80033b2 <get_file_size+0x26>
 80033b0:	2300      	movs	r3, #0
 80033b2:	60bb      	str	r3, [r7, #8]
	return file_size;
 80033b4:	68bb      	ldr	r3, [r7, #8]
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	3710      	adds	r7, #16
 80033ba:	46bd      	mov	sp, r7
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20002e08 	.word	0x20002e08

080033c4 <check_if_file_exists>:
extern FILINFO fno;
extern FRESULT fresult;  // result
extern UINT br, bw;  // File read/write count


bool check_if_file_exists(char *filename){
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b084      	sub	sp, #16
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
	FRESULT res;
	res = f_stat(filename, &fno);
 80033cc:	4907      	ldr	r1, [pc, #28]	@ (80033ec <check_if_file_exists+0x28>)
 80033ce:	6878      	ldr	r0, [r7, #4]
 80033d0:	f00b ff01 	bl	800f1d6 <f_stat>
 80033d4:	4603      	mov	r3, r0
 80033d6:	73fb      	strb	r3, [r7, #15]
	return (res != FR_OK) ? false : true;
 80033d8:	7bfb      	ldrb	r3, [r7, #15]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	bf0c      	ite	eq
 80033de:	2301      	moveq	r3, #1
 80033e0:	2300      	movne	r3, #0
 80033e2:	b2db      	uxtb	r3, r3
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3710      	adds	r7, #16
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	20002e08 	.word	0x20002e08

080033f0 <create_file>:


bool create_file(char *filename, char *header){
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
 80033f8:	6039      	str	r1, [r7, #0]
	bool res;
	/*Creo el archivo*/
	res = try_f_open(&fil, filename, FA_CREATE_ALWAYS | FA_WRITE);
 80033fa:	220a      	movs	r2, #10
 80033fc:	6879      	ldr	r1, [r7, #4]
 80033fe:	481b      	ldr	r0, [pc, #108]	@ (800346c <create_file+0x7c>)
 8003400:	f7ff ff3a 	bl	8003278 <try_f_open>
 8003404:	4603      	mov	r3, r0
 8003406:	73fb      	strb	r3, [r7, #15]
	if(!res){
 8003408:	7bfb      	ldrb	r3, [r7, #15]
 800340a:	f083 0301 	eor.w	r3, r3, #1
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	d001      	beq.n	8003418 <create_file+0x28>
		//No se pudo abrir el archivo
		return false;
 8003414:	2300      	movs	r3, #0
 8003416:	e025      	b.n	8003464 <create_file+0x74>
	}

	/*Escribo el header*/
	res = try_f_write(&fil, header, strlen(header), &bw);
 8003418:	6838      	ldr	r0, [r7, #0]
 800341a:	f7fc ff4b 	bl	80002b4 <strlen>
 800341e:	4602      	mov	r2, r0
 8003420:	4b13      	ldr	r3, [pc, #76]	@ (8003470 <create_file+0x80>)
 8003422:	6839      	ldr	r1, [r7, #0]
 8003424:	4811      	ldr	r0, [pc, #68]	@ (800346c <create_file+0x7c>)
 8003426:	f7ff ff8d 	bl	8003344 <try_f_write>
 800342a:	4603      	mov	r3, r0
 800342c:	73fb      	strb	r3, [r7, #15]
	if(!res || bw < strlen(header)){
 800342e:	7bfb      	ldrb	r3, [r7, #15]
 8003430:	f083 0301 	eor.w	r3, r3, #1
 8003434:	b2db      	uxtb	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d107      	bne.n	800344a <create_file+0x5a>
 800343a:	6838      	ldr	r0, [r7, #0]
 800343c:	f7fc ff3a 	bl	80002b4 <strlen>
 8003440:	4602      	mov	r2, r0
 8003442:	4b0b      	ldr	r3, [pc, #44]	@ (8003470 <create_file+0x80>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	429a      	cmp	r2, r3
 8003448:	d906      	bls.n	8003458 <create_file+0x68>
		res = try_f_close(&fil);
 800344a:	4808      	ldr	r0, [pc, #32]	@ (800346c <create_file+0x7c>)
 800344c:	f7ff ff38 	bl	80032c0 <try_f_close>
 8003450:	4603      	mov	r3, r0
 8003452:	73fb      	strb	r3, [r7, #15]
		return false;
 8003454:	2300      	movs	r3, #0
 8003456:	e005      	b.n	8003464 <create_file+0x74>
	}
	/*Cierro el archivo*/
	res = try_f_close(&fil);
 8003458:	4804      	ldr	r0, [pc, #16]	@ (800346c <create_file+0x7c>)
 800345a:	f7ff ff31 	bl	80032c0 <try_f_close>
 800345e:	4603      	mov	r3, r0
 8003460:	73fb      	strb	r3, [r7, #15]
	return res ? true : false;
 8003462:	7bfb      	ldrb	r3, [r7, #15]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3710      	adds	r7, #16
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	20001db0 	.word	0x20001db0
 8003470:	20002f30 	.word	0x20002f30

08003474 <get_time_from_rtc>:

void get_time_from_rtc(char *rtc_lecture){
 8003474:	b580      	push	{r7, lr}
 8003476:	b08e      	sub	sp, #56	@ 0x38
 8003478:	af02      	add	r7, sp, #8
 800347a:	6078      	str	r0, [r7, #4]
	/***Esta funcion devuelve en formato string la fecha y hora actual usando el RTC***/
	RTC_TimeTypeDef currentTime;
	RTC_DateTypeDef currentDate;
	char time[15];
	/*Obtengo el tiempo actual*/
	HAL_RTC_GetTime(&hrtc, &currentTime, RTC_FORMAT_BIN);
 800347c:	f107 031c 	add.w	r3, r7, #28
 8003480:	2200      	movs	r2, #0
 8003482:	4619      	mov	r1, r3
 8003484:	4817      	ldr	r0, [pc, #92]	@ (80034e4 <get_time_from_rtc+0x70>)
 8003486:	f004 fcb8 	bl	8007dfa <HAL_RTC_GetTime>
	/*Obtengo la fecha actual*/
	HAL_RTC_GetDate(&hrtc, &currentDate, RTC_FORMAT_BIN);
 800348a:	f107 0318 	add.w	r3, r7, #24
 800348e:	2200      	movs	r2, #0
 8003490:	4619      	mov	r1, r3
 8003492:	4814      	ldr	r0, [pc, #80]	@ (80034e4 <get_time_from_rtc+0x70>)
 8003494:	f004 fd93 	bl	8007fbe <HAL_RTC_GetDate>
	/*Guardo fecha y hora en los buffers correspondientes*/
	snprintf(time, 15, "%02d:%02d:%02d ", currentTime.Hours, currentTime.Minutes, currentTime.Seconds);
 8003498:	7f3b      	ldrb	r3, [r7, #28]
 800349a:	4619      	mov	r1, r3
 800349c:	7f7b      	ldrb	r3, [r7, #29]
 800349e:	7fba      	ldrb	r2, [r7, #30]
 80034a0:	f107 0008 	add.w	r0, r7, #8
 80034a4:	9201      	str	r2, [sp, #4]
 80034a6:	9300      	str	r3, [sp, #0]
 80034a8:	460b      	mov	r3, r1
 80034aa:	4a0f      	ldr	r2, [pc, #60]	@ (80034e8 <get_time_from_rtc+0x74>)
 80034ac:	210f      	movs	r1, #15
 80034ae:	f010 facb 	bl	8013a48 <sniprintf>
	snprintf(rtc_lecture, 15, "%02d-%02d-%2d ", currentDate.Date, currentDate.Month, 2000 + currentDate.Year);
 80034b2:	7ebb      	ldrb	r3, [r7, #26]
 80034b4:	4619      	mov	r1, r3
 80034b6:	7e7b      	ldrb	r3, [r7, #25]
 80034b8:	461a      	mov	r2, r3
 80034ba:	7efb      	ldrb	r3, [r7, #27]
 80034bc:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80034c0:	9301      	str	r3, [sp, #4]
 80034c2:	9200      	str	r2, [sp, #0]
 80034c4:	460b      	mov	r3, r1
 80034c6:	4a09      	ldr	r2, [pc, #36]	@ (80034ec <get_time_from_rtc+0x78>)
 80034c8:	210f      	movs	r1, #15
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f010 fabc 	bl	8013a48 <sniprintf>
	strcat(rtc_lecture, time);
 80034d0:	f107 0308 	add.w	r3, r7, #8
 80034d4:	4619      	mov	r1, r3
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f010 fb4f 	bl	8013b7a <strcat>
	return;
 80034dc:	bf00      	nop
}
 80034de:	3730      	adds	r7, #48	@ 0x30
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	200007f4 	.word	0x200007f4
 80034e8:	08014f4c 	.word	0x08014f4c
 80034ec:	08014f5c 	.word	0x08014f5c

080034f0 <write_entry>:

bool write_entry (char *filename, char *entry){
 80034f0:	b580      	push	{r7, lr}
 80034f2:	f5ad 5d83 	sub.w	sp, sp, #4192	@ 0x1060
 80034f6:	b082      	sub	sp, #8
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80034fe:	f843 0c64 	str.w	r0, [r3, #-100]
 8003502:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003506:	f843 1c68 	str.w	r1, [r3, #-104]
	FIL fil;
	bool res;
	bool is_written = true;
 800350a:	2301      	movs	r3, #1
 800350c:	f507 5283 	add.w	r2, r7, #4192	@ 0x1060
 8003510:	f102 0207 	add.w	r2, r2, #7
 8003514:	7013      	strb	r3, [r2, #0]
	//Abro archivo en modo append
	res = try_f_open(&fil, filename, FA_OPEN_APPEND | FA_WRITE);
 8003516:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800351a:	4619      	mov	r1, r3
 800351c:	f107 0308 	add.w	r3, r7, #8
 8003520:	2232      	movs	r2, #50	@ 0x32
 8003522:	f851 1c64 	ldr.w	r1, [r1, #-100]
 8003526:	4618      	mov	r0, r3
 8003528:	f7ff fea6 	bl	8003278 <try_f_open>
 800352c:	4603      	mov	r3, r0
 800352e:	f507 5283 	add.w	r2, r7, #4192	@ 0x1060
 8003532:	f102 0206 	add.w	r2, r2, #6
 8003536:	7013      	strb	r3, [r2, #0]
	if(!res){
 8003538:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 800353c:	f103 0306 	add.w	r3, r3, #6
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	f083 0301 	eor.w	r3, r3, #1
 8003546:	b2db      	uxtb	r3, r3
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00b      	beq.n	8003564 <write_entry+0x74>
		is_written = false;
 800354c:	2300      	movs	r3, #0
 800354e:	f507 5283 	add.w	r2, r7, #4192	@ 0x1060
 8003552:	f102 0207 	add.w	r2, r2, #7
 8003556:	7013      	strb	r3, [r2, #0]
		return is_written;
 8003558:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 800355c:	f103 0307 	add.w	r3, r3, #7
 8003560:	781b      	ldrb	r3, [r3, #0]
 8003562:	e05e      	b.n	8003622 <write_entry+0x132>
	}

	//Escribo la entrada en el archivo de registro
	res = try_f_write(&fil, entry, strlen(entry), &bw);
 8003564:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003568:	f853 0c68 	ldr.w	r0, [r3, #-104]
 800356c:	f7fc fea2 	bl	80002b4 <strlen>
 8003570:	4602      	mov	r2, r0
 8003572:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003576:	4619      	mov	r1, r3
 8003578:	f107 0008 	add.w	r0, r7, #8
 800357c:	4b2c      	ldr	r3, [pc, #176]	@ (8003630 <write_entry+0x140>)
 800357e:	f851 1c68 	ldr.w	r1, [r1, #-104]
 8003582:	f7ff fedf 	bl	8003344 <try_f_write>
 8003586:	4603      	mov	r3, r0
 8003588:	f507 5283 	add.w	r2, r7, #4192	@ 0x1060
 800358c:	f102 0206 	add.w	r2, r2, #6
 8003590:	7013      	strb	r3, [r2, #0]
	if(!res || bw < strlen(entry)){
 8003592:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 8003596:	f103 0306 	add.w	r3, r3, #6
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	f083 0301 	eor.w	r3, r3, #1
 80035a0:	b2db      	uxtb	r3, r3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d10a      	bne.n	80035bc <write_entry+0xcc>
 80035a6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80035aa:	f853 0c68 	ldr.w	r0, [r3, #-104]
 80035ae:	f7fc fe81 	bl	80002b4 <strlen>
 80035b2:	4602      	mov	r2, r0
 80035b4:	4b1e      	ldr	r3, [pc, #120]	@ (8003630 <write_entry+0x140>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d912      	bls.n	80035e2 <write_entry+0xf2>
		if(res){
 80035bc:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 80035c0:	f103 0306 	add.w	r3, r3, #6
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d005      	beq.n	80035d6 <write_entry+0xe6>
			//Si se escribieron bytes de menos, elimino el archivo
			f_unlink(filename);
 80035ca:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80035ce:	f853 0c64 	ldr.w	r0, [r3, #-100]
 80035d2:	f00b fe5a 	bl	800f28a <f_unlink>
		}
		is_written = false;
 80035d6:	2300      	movs	r3, #0
 80035d8:	f507 5283 	add.w	r2, r7, #4192	@ 0x1060
 80035dc:	f102 0207 	add.w	r2, r2, #7
 80035e0:	7013      	strb	r3, [r2, #0]
	}

	//Cierro el archivo
	res = try_f_close(&fil);
 80035e2:	f107 0308 	add.w	r3, r7, #8
 80035e6:	4618      	mov	r0, r3
 80035e8:	f7ff fe6a 	bl	80032c0 <try_f_close>
 80035ec:	4603      	mov	r3, r0
 80035ee:	f507 5283 	add.w	r2, r7, #4192	@ 0x1060
 80035f2:	f102 0206 	add.w	r2, r2, #6
 80035f6:	7013      	strb	r3, [r2, #0]
	if(!res){
 80035f8:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 80035fc:	f103 0306 	add.w	r3, r3, #6
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	f083 0301 	eor.w	r3, r3, #1
 8003606:	b2db      	uxtb	r3, r3
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <write_entry+0x128>
		is_written = false;
 800360c:	2300      	movs	r3, #0
 800360e:	f507 5283 	add.w	r2, r7, #4192	@ 0x1060
 8003612:	f102 0207 	add.w	r2, r2, #7
 8003616:	7013      	strb	r3, [r2, #0]
	}
	return is_written;
 8003618:	f507 5383 	add.w	r3, r7, #4192	@ 0x1060
 800361c:	f103 0307 	add.w	r3, r3, #7
 8003620:	781b      	ldrb	r3, [r3, #0]
}
 8003622:	4618      	mov	r0, r3
 8003624:	f507 5783 	add.w	r7, r7, #4192	@ 0x1060
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	20002f30 	.word	0x20002f30

08003634 <search_user>:


bool search_user(char *filename, char *user_key, char *user_name){
 8003634:	b580      	push	{r7, lr}
 8003636:	b0a8      	sub	sp, #160	@ 0xa0
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
	char *line_user;
	bool is_found;
	bool res;

	//Abro el archivo en modo lectura
	res = try_f_open(&fil, filename, FA_READ);
 8003640:	2201      	movs	r2, #1
 8003642:	68f9      	ldr	r1, [r7, #12]
 8003644:	4837      	ldr	r0, [pc, #220]	@ (8003724 <search_user+0xf0>)
 8003646:	f7ff fe17 	bl	8003278 <try_f_open>
 800364a:	4603      	mov	r3, r0
 800364c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	if(!res){
 8003650:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8003654:	f083 0301 	eor.w	r3, r3, #1
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d005      	beq.n	800366a <search_user+0x36>
		is_found = false;;
 800365e:	2300      	movs	r3, #0
 8003660:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
		return is_found;
 8003664:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8003668:	e057      	b.n	800371a <search_user+0xe6>
	}

	//Descarto el header
	f_gets(line, LINE_BUFFER_SIZE, &fil);
 800366a:	f107 0314 	add.w	r3, r7, #20
 800366e:	4a2d      	ldr	r2, [pc, #180]	@ (8003724 <search_user+0xf0>)
 8003670:	2180      	movs	r1, #128	@ 0x80
 8003672:	4618      	mov	r0, r3
 8003674:	f00b ff11 	bl	800f49a <f_gets>

	//Busco el usuario asociado linea por linea
	while(f_gets(line, LINE_BUFFER_SIZE, &fil) != NULL){
 8003678:	e03a      	b.n	80036f0 <search_user+0xbc>
		line_key = strtok(line, " ");								//Separo la clave
 800367a:	f107 0314 	add.w	r3, r7, #20
 800367e:	492a      	ldr	r1, [pc, #168]	@ (8003728 <search_user+0xf4>)
 8003680:	4618      	mov	r0, r3
 8003682:	f010 fa9d 	bl	8013bc0 <strtok>
 8003686:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
		line_user = strtok(NULL, "\n");								//Separo el usuario
 800368a:	4928      	ldr	r1, [pc, #160]	@ (800372c <search_user+0xf8>)
 800368c:	2000      	movs	r0, #0
 800368e:	f010 fa97 	bl	8013bc0 <strtok>
 8003692:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94

		//Comparo clave
		if(line_key && strcmp(line_key, user_key) == 0){
 8003696:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800369a:	2b00      	cmp	r3, #0
 800369c:	d022      	beq.n	80036e4 <search_user+0xb0>
 800369e:	68b9      	ldr	r1, [r7, #8]
 80036a0:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 80036a4:	f7fc fdfc 	bl	80002a0 <strcmp>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d11a      	bne.n	80036e4 <search_user+0xb0>
			if(line_user){
 80036ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d016      	beq.n	80036e4 <search_user+0xb0>
				strncpy(user_name, line_user, USER_STR_SIZE - 1);
 80036b6:	2227      	movs	r2, #39	@ 0x27
 80036b8:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80036bc:	6878      	ldr	r0, [r7, #4]
 80036be:	f010 fa6b 	bl	8013b98 <strncpy>
				user_name[USER_STR_SIZE - 1] = '\0';				//Me aseguro de que haya terminacion nula
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	3327      	adds	r3, #39	@ 0x27
 80036c6:	2200      	movs	r2, #0
 80036c8:	701a      	strb	r2, [r3, #0]
				res = try_f_close(&fil);
 80036ca:	4816      	ldr	r0, [pc, #88]	@ (8003724 <search_user+0xf0>)
 80036cc:	f7ff fdf8 	bl	80032c0 <try_f_close>
 80036d0:	4603      	mov	r3, r0
 80036d2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
				is_found =  res ? true : false;
 80036d6:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 80036da:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
				return is_found;
 80036de:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 80036e2:	e01a      	b.n	800371a <search_user+0xe6>
			}
		}
		//Limpio la linea para que no se acumulen caracteres de palabras largas
		clear_buffer(line, LINE_BUFFER_SIZE);
 80036e4:	f107 0314 	add.w	r3, r7, #20
 80036e8:	2180      	movs	r1, #128	@ 0x80
 80036ea:	4618      	mov	r0, r3
 80036ec:	f001 fb32 	bl	8004d54 <clear_buffer>
	while(f_gets(line, LINE_BUFFER_SIZE, &fil) != NULL){
 80036f0:	f107 0314 	add.w	r3, r7, #20
 80036f4:	4a0b      	ldr	r2, [pc, #44]	@ (8003724 <search_user+0xf0>)
 80036f6:	2180      	movs	r1, #128	@ 0x80
 80036f8:	4618      	mov	r0, r3
 80036fa:	f00b fece 	bl	800f49a <f_gets>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d1ba      	bne.n	800367a <search_user+0x46>
	}

	//Si se llego al final del archivo y no se encontro el usuario, devuelve false
	res = try_f_close(&fil);
 8003704:	4807      	ldr	r0, [pc, #28]	@ (8003724 <search_user+0xf0>)
 8003706:	f7ff fddb 	bl	80032c0 <try_f_close>
 800370a:	4603      	mov	r3, r0
 800370c:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
	is_found = false;
 8003710:	2300      	movs	r3, #0
 8003712:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
	return is_found;
 8003716:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
}
 800371a:	4618      	mov	r0, r3
 800371c:	37a0      	adds	r7, #160	@ 0xa0
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	20001db0 	.word	0x20001db0
 8003728:	08014f6c 	.word	0x08014f6c
 800372c:	08014f70 	.word	0x08014f70

08003730 <receive_user_key>:
 * @brief Recibe secuencia ingresada por el usuario desde la tarea keypad.
 *
 * @param user_key Puntero char al vector donde se guardara la secuencia.
 * @return None
 */
void receive_user_key(char *user_key){
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < SEQUENCE_LENGTH; i++){
 8003738:	2300      	movs	r3, #0
 800373a:	73fb      	strb	r3, [r7, #15]
 800373c:	e00c      	b.n	8003758 <receive_user_key+0x28>
		xQueueReceive(sequence_queue, &user_key[i], portMAX_DELAY);
 800373e:	4b0a      	ldr	r3, [pc, #40]	@ (8003768 <receive_user_key+0x38>)
 8003740:	6818      	ldr	r0, [r3, #0]
 8003742:	7bfb      	ldrb	r3, [r7, #15]
 8003744:	687a      	ldr	r2, [r7, #4]
 8003746:	4413      	add	r3, r2
 8003748:	f04f 32ff 	mov.w	r2, #4294967295
 800374c:	4619      	mov	r1, r3
 800374e:	f00c fc35 	bl	800ffbc <xQueueReceive>
	for(uint8_t i = 0; i < SEQUENCE_LENGTH; i++){
 8003752:	7bfb      	ldrb	r3, [r7, #15]
 8003754:	3301      	adds	r3, #1
 8003756:	73fb      	strb	r3, [r7, #15]
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	2b05      	cmp	r3, #5
 800375c:	d9ef      	bls.n	800373e <receive_user_key+0xe>
	}
	return;
 800375e:	bf00      	nop
}
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	200008fc 	.word	0x200008fc

0800376c <is_template_creation>:
 * @brief Chequea si se ingreso secuencia para creacin de template.
 *
 * @param user_key Puntero char que apunta al inicio de la secuencia.
 * @return true si la secuencia coincide con la secuencia de creacion de template, false en caso contrario.
 */
bool is_template_creation(char *user_key){
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
	return strcmp(user_key, TEMPLATE_CREATION_SEQUENCE) == 0;
 8003774:	4906      	ldr	r1, [pc, #24]	@ (8003790 <is_template_creation+0x24>)
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f7fc fd92 	bl	80002a0 <strcmp>
 800377c:	4603      	mov	r3, r0
 800377e:	2b00      	cmp	r3, #0
 8003780:	bf0c      	ite	eq
 8003782:	2301      	moveq	r3, #1
 8003784:	2300      	movne	r3, #0
 8003786:	b2db      	uxtb	r3, r3
}
 8003788:	4618      	mov	r0, r3
 800378a:	3708      	adds	r7, #8
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	08014f74 	.word	0x08014f74

08003794 <handle_template_creation>:
 * envia via uart hacia la PC. Alli se creara el template de voz.
 *
 * @param None
 * @return None
 */
void handle_template_creation(void){
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
	//Declaracion de variables
	display_message_t message;

	//Genero template
	message = generate_template() ? DISPLAY_TEMPLATE_SAVED : DISPLAY_TEMPLATE_NOT_CREATED;
 800379a:	f000 fdd9 	bl	8004350 <generate_template>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <handle_template_creation+0x14>
 80037a4:	230c      	movs	r3, #12
 80037a6:	e000      	b.n	80037aa <handle_template_creation+0x16>
 80037a8:	230d      	movs	r3, #13
 80037aa:	71fb      	strb	r3, [r7, #7]

	//Envio mensaje al display
	send_message(message, BLOCKING);
 80037ac:	79fb      	ldrb	r3, [r7, #7]
 80037ae:	2101      	movs	r1, #1
 80037b0:	4618      	mov	r0, r3
 80037b2:	f001 fb0d 	bl	8004dd0 <send_message>

	//Cedo semaforo para que el keypad pueda continuar ejecutandose
	xSemaphoreGive(keypad_sd_sync);
 80037b6:	4b05      	ldr	r3, [pc, #20]	@ (80037cc <handle_template_creation+0x38>)
 80037b8:	6818      	ldr	r0, [r3, #0]
 80037ba:	2300      	movs	r3, #0
 80037bc:	2200      	movs	r2, #0
 80037be:	2100      	movs	r1, #0
 80037c0:	f00c fa6a 	bl	800fc98 <xQueueGenericSend>
	return;
 80037c4:	bf00      	nop
}
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}
 80037cc:	20000908 	.word	0x20000908

080037d0 <handle_user_verification>:
 *
 * @param user_key Puntero char que apunta al inicio de la secuencia.
 * @return None
 */

void handle_user_verification(char *user_key){
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b09a      	sub	sp, #104	@ 0x68
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
	char user_name[USER_STR_SIZE] = {0};
 80037d8:	2300      	movs	r3, #0
 80037da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037dc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80037e0:	2224      	movs	r2, #36	@ 0x24
 80037e2:	2100      	movs	r1, #0
 80037e4:	4618      	mov	r0, r3
 80037e6:	f010 f9c0 	bl	8013b6a <memset>
	char template_path[TEMPLATE_STR_SIZE] = {0};
 80037ea:	2300      	movs	r3, #0
 80037ec:	60bb      	str	r3, [r7, #8]
 80037ee:	f107 030c 	add.w	r3, r7, #12
 80037f2:	222e      	movs	r2, #46	@ 0x2e
 80037f4:	2100      	movs	r1, #0
 80037f6:	4618      	mov	r0, r3
 80037f8:	f010 f9b7 	bl	8013b6a <memset>
	display_message_t message;
	//Verifico existencia de usuario en base de datos
	if(!process_user_key(user_key, user_name)){
 80037fc:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003800:	4619      	mov	r1, r3
 8003802:	6878      	ldr	r0, [r7, #4]
 8003804:	f000 fb84 	bl	8003f10 <process_user_key>
 8003808:	4603      	mov	r3, r0
 800380a:	f083 0301 	eor.w	r3, r3, #1
 800380e:	b2db      	uxtb	r3, r3
 8003810:	2b00      	cmp	r3, #0
 8003812:	d00f      	beq.n	8003834 <handle_user_verification+0x64>
		//Usuario no encontrado
		message = DISPLAY_USER_NOT_FOUND;
 8003814:	2305      	movs	r3, #5
 8003816:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		send_error(message);
 800381a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800381e:	4618      	mov	r0, r3
 8003820:	f001 fafa 	bl	8004e18 <send_error>
		xSemaphoreGive(keypad_sd_sync);											//Devuelvo el control a la tarea keypad
 8003824:	4b25      	ldr	r3, [pc, #148]	@ (80038bc <handle_user_verification+0xec>)
 8003826:	6818      	ldr	r0, [r3, #0]
 8003828:	2300      	movs	r3, #0
 800382a:	2200      	movs	r2, #0
 800382c:	2100      	movs	r1, #0
 800382e:	f00c fa33 	bl	800fc98 <xQueueGenericSend>
		return;
 8003832:	e03f      	b.n	80038b4 <handle_user_verification+0xe4>
	}

	//Indicar que el usuario fue encontrado
	send_message(DISPLAY_USER_FOUND, NON_BLOCKING);
 8003834:	2100      	movs	r1, #0
 8003836:	2004      	movs	r0, #4
 8003838:	f001 faca 	bl	8004dd0 <send_message>

	//Verifico que exista template asociado al usuario
	snprintf(template_path, TEMPLATE_STR_SIZE, "%s.bin", user_name);
 800383c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003840:	f107 0008 	add.w	r0, r7, #8
 8003844:	4a1e      	ldr	r2, [pc, #120]	@ (80038c0 <handle_user_verification+0xf0>)
 8003846:	2132      	movs	r1, #50	@ 0x32
 8003848:	f010 f8fe 	bl	8013a48 <sniprintf>
	if(!check_if_file_exists(template_path)){
 800384c:	f107 0308 	add.w	r3, r7, #8
 8003850:	4618      	mov	r0, r3
 8003852:	f7ff fdb7 	bl	80033c4 <check_if_file_exists>
 8003856:	4603      	mov	r3, r0
 8003858:	f083 0301 	eor.w	r3, r3, #1
 800385c:	b2db      	uxtb	r3, r3
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00a      	beq.n	8003878 <handle_user_verification+0xa8>
		//Template no encontrado
		send_error(DISPLAY_TEMPLATE_NOT_FOUND);
 8003862:	200f      	movs	r0, #15
 8003864:	f001 fad8 	bl	8004e18 <send_error>
		xSemaphoreGive(keypad_sd_sync);
 8003868:	4b14      	ldr	r3, [pc, #80]	@ (80038bc <handle_user_verification+0xec>)
 800386a:	6818      	ldr	r0, [r3, #0]
 800386c:	2300      	movs	r3, #0
 800386e:	2200      	movs	r2, #0
 8003870:	2100      	movs	r1, #0
 8003872:	f00c fa11 	bl	800fc98 <xQueueGenericSend>
		return;
 8003876:	e01d      	b.n	80038b4 <handle_user_verification+0xe4>
	}
	//El template existe, procedo al reconocimiento de voz
	message = recognize_user_voice(template_path, user_name) ? DISPLAY_ACCESS_GRANTED : DISPLAY_ACCESS_DENIED;
 8003878:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800387c:	f107 0308 	add.w	r3, r7, #8
 8003880:	4611      	mov	r1, r2
 8003882:	4618      	mov	r0, r3
 8003884:	f000 ffce 	bl	8004824 <recognize_user_voice>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <handle_user_verification+0xc2>
 800388e:	2308      	movs	r3, #8
 8003890:	e000      	b.n	8003894 <handle_user_verification+0xc4>
 8003892:	2309      	movs	r3, #9
 8003894:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	//Envio mensaje al display
	send_message(message, BLOCKING);
 8003898:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800389c:	2101      	movs	r1, #1
 800389e:	4618      	mov	r0, r3
 80038a0:	f001 fa96 	bl	8004dd0 <send_message>

	//Cedo semaforo para que el keypad pueda continuar ejecutandose
	xSemaphoreGive(keypad_sd_sync);
 80038a4:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <handle_user_verification+0xec>)
 80038a6:	6818      	ldr	r0, [r3, #0]
 80038a8:	2300      	movs	r3, #0
 80038aa:	2200      	movs	r2, #0
 80038ac:	2100      	movs	r1, #0
 80038ae:	f00c f9f3 	bl	800fc98 <xQueueGenericSend>
	return;
 80038b2:	bf00      	nop
}
 80038b4:	3768      	adds	r7, #104	@ 0x68
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	20000908 	.word	0x20000908
 80038c0:	08014f7c 	.word	0x08014f7c

080038c4 <arm_sqrt_f32>:
   * <code>in</code> is negative value and returns zero output for negative values.
   */
  static __INLINE arm_status arm_sqrt_f32(
  float32_t in,
  float32_t * pOut)
  {
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b082      	sub	sp, #8
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	ed87 0a01 	vstr	s0, [r7, #4]
 80038ce:	6038      	str	r0, [r7, #0]
    if(in >= 0.0f)
 80038d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80038d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038dc:	db0a      	blt.n	80038f4 <arm_sqrt_f32+0x30>
#if   (__FPU_USED == 1) && defined ( __CC_ARM   )
      *pOut = __sqrtf(in);
#elif (__FPU_USED == 1) && (defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
      *pOut = __builtin_sqrtf(in);
#elif (__FPU_USED == 1) && defined(__GNUC__)
      *pOut = __builtin_sqrtf(in);
 80038de:	ed97 0a01 	vldr	s0, [r7, #4]
 80038e2:	f011 f9f7 	bl	8014cd4 <sqrtf>
 80038e6:	eef0 7a40 	vmov.f32	s15, s0
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	edc3 7a00 	vstr	s15, [r3]
      __ASM("VSQRT.F32 %0,%1" : "=t"(*pOut) : "t"(in));
#else
      *pOut = sqrtf(in);
#endif

      return (ARM_MATH_SUCCESS);
 80038f0:	2300      	movs	r3, #0
 80038f2:	e005      	b.n	8003900 <arm_sqrt_f32+0x3c>
    }
    else
    {
      *pOut = 0.0f;
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	f04f 0200 	mov.w	r2, #0
 80038fa:	601a      	str	r2, [r3, #0]
      return (ARM_MATH_ARGUMENT_ERROR);
 80038fc:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8003900:	4618      	mov	r0, r3
 8003902:	3708      	adds	r7, #8
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}

08003908 <euclidean_distance>:
#define __FPU_PRESENT  1U
#define ARM_MATH_CM4
#include "arm_math.h"
#include "common_utils.h"

float32_t euclidean_distance(float32_t *array_1, float32_t *array_2){
 8003908:	b580      	push	{r7, lr}
 800390a:	f5ad 5d80 	sub.w	sp, sp, #4096	@ 0x1000
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	f107 0310 	add.w	r3, r7, #16
 8003916:	f843 0c0c 	str.w	r0, [r3, #-12]
 800391a:	f107 0310 	add.w	r3, r7, #16
 800391e:	f843 1c10 	str.w	r1, [r3, #-16]
	float32_t diff[FEATURE_SIZE] = {0};
 8003922:	f107 0310 	add.w	r3, r7, #16
 8003926:	4618      	mov	r0, r3
 8003928:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800392c:	461a      	mov	r2, r3
 800392e:	2100      	movs	r1, #0
 8003930:	f010 f91b 	bl	8013b6a <memset>
	float32_t distance = 0;
 8003934:	f107 0310 	add.w	r3, r7, #16
 8003938:	461a      	mov	r2, r3
 800393a:	f04f 0300 	mov.w	r3, #0
 800393e:	f842 3c04 	str.w	r3, [r2, #-4]

	//Resto vectores
	arm_sub_f32(array_1, array_2, diff, FEATURE_SIZE);
 8003942:	f107 0210 	add.w	r2, r7, #16
 8003946:	f107 0310 	add.w	r3, r7, #16
 800394a:	4619      	mov	r1, r3
 800394c:	f107 0310 	add.w	r3, r7, #16
 8003950:	4618      	mov	r0, r3
 8003952:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003956:	f851 1c10 	ldr.w	r1, [r1, #-16]
 800395a:	f850 0c0c 	ldr.w	r0, [r0, #-12]
 800395e:	f00f fc43 	bl	80131e8 <arm_sub_f32>

	//Calculo la suma de los cuadrados
	arm_dot_prod_f32(diff, diff, FEATURE_SIZE, &distance);
 8003962:	f107 0310 	add.w	r3, r7, #16
 8003966:	3b04      	subs	r3, #4
 8003968:	f107 0110 	add.w	r1, r7, #16
 800396c:	f107 0010 	add.w	r0, r7, #16
 8003970:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003974:	f00f fc7e 	bl	8013274 <arm_dot_prod_f32>

	//Calculo la raiz para obtener la distancia euclideana
	arm_sqrt_f32(distance, &distance);
 8003978:	f107 0310 	add.w	r3, r7, #16
 800397c:	ed53 7a01 	vldr	s15, [r3, #-4]
 8003980:	f107 0310 	add.w	r3, r7, #16
 8003984:	3b04      	subs	r3, #4
 8003986:	4618      	mov	r0, r3
 8003988:	eeb0 0a67 	vmov.f32	s0, s15
 800398c:	f7ff ff9a 	bl	80038c4 <arm_sqrt_f32>

	//Devuelvo distancia calculada
	return distance;
 8003990:	f107 0310 	add.w	r3, r7, #16
 8003994:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8003998:	ee07 3a90 	vmov	s15, r3
}
 800399c:	eeb0 0a67 	vmov.f32	s0, s15
 80039a0:	f507 5780 	add.w	r7, r7, #4096	@ 0x1000
 80039a4:	3710      	adds	r7, #16
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bd80      	pop	{r7, pc}
	...

080039ac <filter_signal>:
#include "save_and_read_data.h"
#include "processing_functions.h"
#define NUM_TAPS 401
#define STATE_SIZE 	(NUM_TAPS + BLOCK_SIZE - 1)

bool filter_signal(char *input_file, char *output_file){
 80039ac:	b580      	push	{r7, lr}
 80039ae:	f5ad 4dcc 	sub.w	sp, sp, #26112	@ 0x6600
 80039b2:	b09c      	sub	sp, #112	@ 0x70
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	f507 63ce 	add.w	r3, r7, #1648	@ 0x670
 80039ba:	f2a3 636c 	subw	r3, r3, #1644	@ 0x66c
 80039be:	6018      	str	r0, [r3, #0]
 80039c0:	f507 63ce 	add.w	r3, r7, #1648	@ 0x670
 80039c4:	f5a3 63ce 	sub.w	r3, r3, #1648	@ 0x670
 80039c8:	6019      	str	r1, [r3, #0]
	//Declaro vectores de procesamiento y variables a utilizar
	arm_fir_instance_f32 fir_instance;
	float32_t voice_block[BLOCK_SIZE] = {0};
 80039ca:	f507 438c 	add.w	r3, r7, #17920	@ 0x4600
 80039ce:	f103 0370 	add.w	r3, r3, #112	@ 0x70
 80039d2:	3b20      	subs	r3, #32
 80039d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039d8:	2100      	movs	r1, #0
 80039da:	4618      	mov	r0, r3
 80039dc:	f010 f8c5 	bl	8013b6a <memset>
	float32_t filtered_block[BLOCK_SIZE] = {0};
 80039e0:	f507 5319 	add.w	r3, r7, #9792	@ 0x2640
 80039e4:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 80039e8:	3b20      	subs	r3, #32
 80039ea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80039ee:	2100      	movs	r1, #0
 80039f0:	4618      	mov	r0, r3
 80039f2:	f010 f8ba 	bl	8013b6a <memset>
	float32_t state_vector[STATE_SIZE] = {0};
 80039f6:	f507 63ce 	add.w	r3, r7, #1648	@ 0x670
 80039fa:	f5a3 63cc 	sub.w	r3, r3, #1632	@ 0x660
 80039fe:	4618      	mov	r0, r3
 8003a00:	f44f 5319 	mov.w	r3, #9792	@ 0x2640
 8003a04:	461a      	mov	r2, r3
 8003a06:	2100      	movs	r1, #0
 8003a08:	f010 f8af 	bl	8013b6a <memset>
	uint32_t last_pos = 0;
 8003a0c:	f507 63ce 	add.w	r3, r7, #1648	@ 0x670
 8003a10:	f2a3 6364 	subw	r3, r3, #1636	@ 0x664
 8003a14:	2200      	movs	r2, #0
 8003a16:	601a      	str	r2, [r3, #0]
	uint32_t num_of_blocks;
	uint32_t remaining_samples;
	bool res;

	//Inicializo filtro fir
	initialize_filter(&fir_instance, state_vector, BLOCK_SIZE);
 8003a18:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003a1c:	3b60      	subs	r3, #96	@ 0x60
 8003a1e:	f507 40cc 	add.w	r0, r7, #26112	@ 0x6600
 8003a22:	f100 0050 	add.w	r0, r0, #80	@ 0x50
 8003a26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	f000 fc1a 	bl	8004264 <initialize_filter>

	//Calculo la cantidad de bloques
	file_size = get_file_size(input_file);
 8003a30:	f507 63ce 	add.w	r3, r7, #1648	@ 0x670
 8003a34:	f2a3 636c 	subw	r3, r3, #1644	@ 0x66c
 8003a38:	6818      	ldr	r0, [r3, #0]
 8003a3a:	f7ff fca7 	bl	800338c <get_file_size>
 8003a3e:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003a42:	f103 0368 	add.w	r3, r3, #104	@ 0x68
 8003a46:	6018      	str	r0, [r3, #0]
	num_of_blocks = file_size / (FLOAT_SIZE_BYTES(BLOCK_SIZE));
 8003a48:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003a4c:	f103 0368 	add.w	r3, r3, #104	@ 0x68
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	0b5b      	lsrs	r3, r3, #13
 8003a54:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003a58:	f102 0264 	add.w	r2, r2, #100	@ 0x64
 8003a5c:	6013      	str	r3, [r2, #0]
	remaining_samples = (file_size / sizeof(float32_t)) % BLOCK_SIZE;
 8003a5e:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003a62:	f103 0368 	add.w	r3, r3, #104	@ 0x68
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	089b      	lsrs	r3, r3, #2
 8003a6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003a6e:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003a72:	f102 0260 	add.w	r2, r2, #96	@ 0x60
 8003a76:	6013      	str	r3, [r2, #0]

	for(uint32_t i = 0; i < num_of_blocks; i++){
 8003a78:	2300      	movs	r3, #0
 8003a7a:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003a7e:	f102 026c 	add.w	r2, r2, #108	@ 0x6c
 8003a82:	6013      	str	r3, [r2, #0]
 8003a84:	e066      	b.n	8003b54 <filter_signal+0x1a8>
		//Leo bloque teniendo en cuenta el solapamiento
		res = read_data_from_sd(input_file, (void *) voice_block, FLOAT_SIZE_BYTES(BLOCK_SIZE), &last_pos);
 8003a86:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003a8a:	3b64      	subs	r3, #100	@ 0x64
 8003a8c:	f507 418c 	add.w	r1, r7, #17920	@ 0x4600
 8003a90:	f101 0170 	add.w	r1, r1, #112	@ 0x70
 8003a94:	3920      	subs	r1, #32
 8003a96:	f507 62ce 	add.w	r2, r7, #1648	@ 0x670
 8003a9a:	f2a2 606c 	subw	r0, r2, #1644	@ 0x66c
 8003a9e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003aa2:	6800      	ldr	r0, [r0, #0]
 8003aa4:	f7ff fb4e 	bl	8003144 <read_data_from_sd>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003aae:	f102 025f 	add.w	r2, r2, #95	@ 0x5f
 8003ab2:	7013      	strb	r3, [r2, #0]
		if(!res){
 8003ab4:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003ab8:	f103 035f 	add.w	r3, r3, #95	@ 0x5f
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	f083 0301 	eor.w	r3, r3, #1
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d004      	beq.n	8003ad2 <filter_signal+0x126>
			//Manejo error de lectura en SD
			send_error(DISPLAY_READ_SD_ERROR);
 8003ac8:	2013      	movs	r0, #19
 8003aca:	f001 f9a5 	bl	8004e18 <send_error>
			return false;
 8003ace:	2300      	movs	r3, #0
 8003ad0:	e0c4      	b.n	8003c5c <filter_signal+0x2b0>
		}

		//Filtro el bloque
		filter_block(&fir_instance, voice_block, filtered_block, BLOCK_SIZE);
 8003ad2:	f507 5219 	add.w	r2, r7, #9792	@ 0x2640
 8003ad6:	f102 0230 	add.w	r2, r2, #48	@ 0x30
 8003ada:	3a20      	subs	r2, #32
 8003adc:	f507 418c 	add.w	r1, r7, #17920	@ 0x4600
 8003ae0:	f101 0170 	add.w	r1, r1, #112	@ 0x70
 8003ae4:	3920      	subs	r1, #32
 8003ae6:	f507 40cc 	add.w	r0, r7, #26112	@ 0x6600
 8003aea:	f100 0050 	add.w	r0, r0, #80	@ 0x50
 8003aee:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003af2:	f000 fbcd 	bl	8004290 <filter_block>

		//Guardo bloque filtrado en archivo
		res = save_data_on_sd(output_file, (void *) filtered_block, FLOAT_SIZE_BYTES(BLOCK_SIZE));
 8003af6:	f507 5319 	add.w	r3, r7, #9792	@ 0x2640
 8003afa:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8003afe:	3b20      	subs	r3, #32
 8003b00:	f507 62ce 	add.w	r2, r7, #1648	@ 0x670
 8003b04:	f5a2 60ce 	sub.w	r0, r2, #1648	@ 0x670
 8003b08:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	6800      	ldr	r0, [r0, #0]
 8003b10:	f7ff fada 	bl	80030c8 <save_data_on_sd>
 8003b14:	4603      	mov	r3, r0
 8003b16:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003b1a:	f102 025f 	add.w	r2, r2, #95	@ 0x5f
 8003b1e:	7013      	strb	r3, [r2, #0]
		if(!res){
 8003b20:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003b24:	f103 035f 	add.w	r3, r3, #95	@ 0x5f
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	f083 0301 	eor.w	r3, r3, #1
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d004      	beq.n	8003b3e <filter_signal+0x192>
			//Manejo error de lectura en SD
			send_error(DISPLAY_WRITE_SD_ERROR);
 8003b34:	2014      	movs	r0, #20
 8003b36:	f001 f96f 	bl	8004e18 <send_error>
			return false;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	e08e      	b.n	8003c5c <filter_signal+0x2b0>
	for(uint32_t i = 0; i < num_of_blocks; i++){
 8003b3e:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003b42:	f103 036c 	add.w	r3, r3, #108	@ 0x6c
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	3301      	adds	r3, #1
 8003b4a:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003b4e:	f102 026c 	add.w	r2, r2, #108	@ 0x6c
 8003b52:	6013      	str	r3, [r2, #0]
 8003b54:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003b58:	f103 036c 	add.w	r3, r3, #108	@ 0x6c
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003b62:	f103 0364 	add.w	r3, r3, #100	@ 0x64
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	429a      	cmp	r2, r3
 8003b6a:	d38c      	bcc.n	8003a86 <filter_signal+0xda>
		}
	}

	//Verifico si hay que procesar muestras restantes
	if(remaining_samples > 0){
 8003b6c:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003b70:	f103 0360 	add.w	r3, r3, #96	@ 0x60
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d06f      	beq.n	8003c5a <filter_signal+0x2ae>
		//Hago zero padding en el vector de voz para completar el block size
		arm_fill_f32(0.0f, voice_block, BLOCK_SIZE);
 8003b7a:	f507 438c 	add.w	r3, r7, #17920	@ 0x4600
 8003b7e:	f103 0370 	add.w	r3, r3, #112	@ 0x70
 8003b82:	3b20      	subs	r3, #32
 8003b84:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003b88:	4618      	mov	r0, r3
 8003b8a:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8003c68 <filter_signal+0x2bc>
 8003b8e:	f00e f9ad 	bl	8011eec <arm_fill_f32>

		//Leo muestras restantes
		res = read_data_from_sd(input_file, (void *) voice_block, FLOAT_SIZE_BYTES(remaining_samples), &last_pos);
 8003b92:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003b96:	f103 0360 	add.w	r3, r3, #96	@ 0x60
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	009a      	lsls	r2, r3, #2
 8003b9e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8003ba2:	3b64      	subs	r3, #100	@ 0x64
 8003ba4:	f507 418c 	add.w	r1, r7, #17920	@ 0x4600
 8003ba8:	f101 0170 	add.w	r1, r1, #112	@ 0x70
 8003bac:	3920      	subs	r1, #32
 8003bae:	f507 60ce 	add.w	r0, r7, #1648	@ 0x670
 8003bb2:	f2a0 606c 	subw	r0, r0, #1644	@ 0x66c
 8003bb6:	6800      	ldr	r0, [r0, #0]
 8003bb8:	f7ff fac4 	bl	8003144 <read_data_from_sd>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003bc2:	f102 025f 	add.w	r2, r2, #95	@ 0x5f
 8003bc6:	7013      	strb	r3, [r2, #0]
		if(!res){
 8003bc8:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003bcc:	f103 035f 	add.w	r3, r3, #95	@ 0x5f
 8003bd0:	781b      	ldrb	r3, [r3, #0]
 8003bd2:	f083 0301 	eor.w	r3, r3, #1
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d004      	beq.n	8003be6 <filter_signal+0x23a>
			//Manejo error de lectura en SD
			send_error(DISPLAY_READ_SD_ERROR);
 8003bdc:	2013      	movs	r0, #19
 8003bde:	f001 f91b 	bl	8004e18 <send_error>
			return false;
 8003be2:	2300      	movs	r3, #0
 8003be4:	e03a      	b.n	8003c5c <filter_signal+0x2b0>
		}

		//Filtro muestras restantes
		filter_block(&fir_instance, voice_block, filtered_block, BLOCK_SIZE);
 8003be6:	f507 5219 	add.w	r2, r7, #9792	@ 0x2640
 8003bea:	f102 0230 	add.w	r2, r2, #48	@ 0x30
 8003bee:	3a20      	subs	r2, #32
 8003bf0:	f507 418c 	add.w	r1, r7, #17920	@ 0x4600
 8003bf4:	f101 0170 	add.w	r1, r1, #112	@ 0x70
 8003bf8:	3920      	subs	r1, #32
 8003bfa:	f507 40cc 	add.w	r0, r7, #26112	@ 0x6600
 8003bfe:	f100 0050 	add.w	r0, r0, #80	@ 0x50
 8003c02:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003c06:	f000 fb43 	bl	8004290 <filter_block>

		//Guardo los datos filtrados restantes
		res = save_data_on_sd(output_file, (void *) filtered_block, FLOAT_SIZE_BYTES(remaining_samples));
 8003c0a:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003c0e:	f103 0360 	add.w	r3, r3, #96	@ 0x60
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	009a      	lsls	r2, r3, #2
 8003c16:	f507 5319 	add.w	r3, r7, #9792	@ 0x2640
 8003c1a:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8003c1e:	3b20      	subs	r3, #32
 8003c20:	f507 61ce 	add.w	r1, r7, #1648	@ 0x670
 8003c24:	f5a1 60ce 	sub.w	r0, r1, #1648	@ 0x670
 8003c28:	4619      	mov	r1, r3
 8003c2a:	6800      	ldr	r0, [r0, #0]
 8003c2c:	f7ff fa4c 	bl	80030c8 <save_data_on_sd>
 8003c30:	4603      	mov	r3, r0
 8003c32:	f507 42cc 	add.w	r2, r7, #26112	@ 0x6600
 8003c36:	f102 025f 	add.w	r2, r2, #95	@ 0x5f
 8003c3a:	7013      	strb	r3, [r2, #0]
		if(!res){
 8003c3c:	f507 43cc 	add.w	r3, r7, #26112	@ 0x6600
 8003c40:	f103 035f 	add.w	r3, r3, #95	@ 0x5f
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	f083 0301 	eor.w	r3, r3, #1
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d004      	beq.n	8003c5a <filter_signal+0x2ae>
			//Manejo error de lectura en SD
			send_error(DISPLAY_WRITE_SD_ERROR);
 8003c50:	2014      	movs	r0, #20
 8003c52:	f001 f8e1 	bl	8004e18 <send_error>
			return false;
 8003c56:	2300      	movs	r3, #0
 8003c58:	e000      	b.n	8003c5c <filter_signal+0x2b0>
		}
	}

	//Devuelvo false si todas las operaciones de lectura / escritura fueron correctas. Caso contrario false.
	return true;
 8003c5a:	2301      	movs	r3, #1
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f507 47cc 	add.w	r7, r7, #26112	@ 0x6600
 8003c62:	3770      	adds	r7, #112	@ 0x70
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	00000000 	.word	0x00000000

08003c6c <get_fft_feature>:

bool get_fft_feature(char *input_file, char *output_file){
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	f5ad 4da0 	sub.w	sp, sp, #20480	@ 0x5000
 8003c72:	b08e      	sub	sp, #56	@ 0x38
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003c7a:	f843 0c34 	str.w	r0, [r3, #-52]
 8003c7e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003c82:	f843 1c38 	str.w	r1, [r3, #-56]
	//Declaro vectores de procesamiento y variables importantes
	arm_rfft_fast_instance_f32 rfft_instance;
	float32_t voice_block[BLOCK_SIZE] = {0};
 8003c86:	f507 5340 	add.w	r3, r7, #12288	@ 0x3000
 8003c8a:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8003c8e:	3b2c      	subs	r3, #44	@ 0x2c
 8003c90:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003c94:	2100      	movs	r1, #0
 8003c96:	4618      	mov	r0, r3
 8003c98:	f00f ff67 	bl	8013b6a <memset>
	float32_t fft_block[BLOCK_SIZE] = {0};
 8003c9c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8003ca0:	f103 0318 	add.w	r3, r3, #24
 8003ca4:	3b2c      	subs	r3, #44	@ 0x2c
 8003ca6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003caa:	2100      	movs	r1, #0
 8003cac:	4618      	mov	r0, r3
 8003cae:	f00f ff5c 	bl	8013b6a <memset>
	float32_t feature_block[FEATURE_SIZE] = {0};
 8003cb2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003cb6:	3b2c      	subs	r3, #44	@ 0x2c
 8003cb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f00f ff53 	bl	8013b6a <memset>
	uint32_t step = BLOCK_SIZE - OVERLAP;
 8003cc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003cc8:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003ccc:	f102 0230 	add.w	r2, r2, #48	@ 0x30
 8003cd0:	6013      	str	r3, [r2, #0]
	uint32_t file_size;
	uint32_t total_samples;
	bool res;

	//Calculo cantidad de bloques (se espera que sea multiplo de block size)
	file_size = get_file_size(input_file);
 8003cd2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003cd6:	f853 0c34 	ldr.w	r0, [r3, #-52]
 8003cda:	f7ff fb57 	bl	800338c <get_file_size>
 8003cde:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003ce2:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 8003ce6:	6018      	str	r0, [r3, #0]
	total_samples = file_size / sizeof(float32_t);
 8003ce8:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003cec:	f103 032c 	add.w	r3, r3, #44	@ 0x2c
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	089b      	lsrs	r3, r3, #2
 8003cf4:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003cf8:	f102 0228 	add.w	r2, r2, #40	@ 0x28
 8003cfc:	6013      	str	r3, [r2, #0]
	//num_of_blocks = (total_samples - OVERLAP) / OVERLAP;

	//Inicializo la fft
	res = initialize_fft(&rfft_instance, BLOCK_SIZE);
 8003cfe:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003d02:	f103 030c 	add.w	r3, r3, #12
 8003d06:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f000 fa34 	bl	8004178 <initialize_fft>
 8003d10:	4603      	mov	r3, r0
 8003d12:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003d16:	f102 0227 	add.w	r2, r2, #39	@ 0x27
 8003d1a:	7013      	strb	r3, [r2, #0]
	if(!res){
 8003d1c:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003d20:	f103 0327 	add.w	r3, r3, #39	@ 0x27
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	f083 0301 	eor.w	r3, r3, #1
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d004      	beq.n	8003d3a <get_fft_feature+0xce>
		send_error(DISPLAY_MEMORY_ERROR);											//Envio error al display
 8003d30:	2012      	movs	r0, #18
 8003d32:	f001 f871 	bl	8004e18 <send_error>
		return false;																//No se pudo completar correctamente la operacion
 8003d36:	2300      	movs	r3, #0
 8003d38:	e0a8      	b.n	8003e8c <get_fft_feature+0x220>
	}

	//Leo de a bloques, con solapamiento de 50%, y obtengo los features
	for(uint32_t start = 0; start <= total_samples - BLOCK_SIZE; start += step){
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003d40:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8003d44:	6013      	str	r3, [r2, #0]
 8003d46:	e091      	b.n	8003e6c <get_fft_feature+0x200>
		//Leo bloque desde archivo
		last_pos = FLOAT_SIZE_BYTES(start);																		//Conversion a cantidad de bytes
 8003d48:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003d4c:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	009b      	lsls	r3, r3, #2
 8003d54:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8003d58:	f842 3c30 	str.w	r3, [r2, #-48]
		res = read_data_from_sd(input_file, (void *) voice_block, FLOAT_SIZE_BYTES(BLOCK_SIZE), &last_pos);
 8003d5c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003d60:	3b30      	subs	r3, #48	@ 0x30
 8003d62:	f507 5140 	add.w	r1, r7, #12288	@ 0x3000
 8003d66:	f101 0138 	add.w	r1, r1, #56	@ 0x38
 8003d6a:	392c      	subs	r1, #44	@ 0x2c
 8003d6c:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8003d70:	4610      	mov	r0, r2
 8003d72:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003d76:	f850 0c34 	ldr.w	r0, [r0, #-52]
 8003d7a:	f7ff f9e3 	bl	8003144 <read_data_from_sd>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003d84:	f102 0227 	add.w	r2, r2, #39	@ 0x27
 8003d88:	7013      	strb	r3, [r2, #0]
		if(!res){
 8003d8a:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003d8e:	f103 0327 	add.w	r3, r3, #39	@ 0x27
 8003d92:	781b      	ldrb	r3, [r3, #0]
 8003d94:	f083 0301 	eor.w	r3, r3, #1
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d004      	beq.n	8003da8 <get_fft_feature+0x13c>
			//Manejo error de lectura en SD
			send_error(DISPLAY_READ_SD_ERROR);
 8003d9e:	2013      	movs	r0, #19
 8003da0:	f001 f83a 	bl	8004e18 <send_error>
			return false;
 8003da4:	2300      	movs	r3, #0
 8003da6:	e071      	b.n	8003e8c <get_fft_feature+0x220>
		}

		//Aplico ventana de hamming al bloque
		apply_hamming_windowing(voice_block, BLOCK_SIZE);
 8003da8:	f507 5340 	add.w	r3, r7, #12288	@ 0x3000
 8003dac:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8003db0:	3b2c      	subs	r3, #44	@ 0x2c
 8003db2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003db6:	4618      	mov	r0, r3
 8003db8:	f000 fa7c 	bl	80042b4 <apply_hamming_windowing>

		//Calculo la fft
		calculate_rfft(&rfft_instance, voice_block, fft_block);
 8003dbc:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8003dc0:	f102 0218 	add.w	r2, r2, #24
 8003dc4:	3a2c      	subs	r2, #44	@ 0x2c
 8003dc6:	f507 5340 	add.w	r3, r7, #12288	@ 0x3000
 8003dca:	f103 0338 	add.w	r3, r3, #56	@ 0x38
 8003dce:	3b2c      	subs	r3, #44	@ 0x2c
 8003dd0:	f507 40a0 	add.w	r0, r7, #20480	@ 0x5000
 8003dd4:	f100 000c 	add.w	r0, r0, #12
 8003dd8:	4619      	mov	r1, r3
 8003dda:	f000 f9e5 	bl	80041a8 <calculate_rfft>

		//Calculo la magnitud de la fft
		calculate_magnitude(fft_block, feature_block, FEATURE_SIZE);											//El tamao es la cantidad de nros complejos en el vector de entrada
 8003dde:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8003de2:	392c      	subs	r1, #44	@ 0x2c
 8003de4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8003de8:	f103 0318 	add.w	r3, r3, #24
 8003dec:	3b2c      	subs	r3, #44	@ 0x2c
 8003dee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 f9e8 	bl	80041c8 <calculate_magnitude>

		//Normalizo el array
		normalize_array(feature_block, FEATURE_SIZE);
 8003df8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003dfc:	3b2c      	subs	r3, #44	@ 0x2c
 8003dfe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 f9ef 	bl	80041e6 <normalize_array>

		//Guardo bloque procesado en la memoria SD
		res = save_data_on_sd(output_file, (void *) feature_block, FLOAT_SIZE_BYTES(FEATURE_SIZE));
 8003e08:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003e0c:	3b2c      	subs	r3, #44	@ 0x2c
 8003e0e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8003e12:	4610      	mov	r0, r2
 8003e14:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003e18:	4619      	mov	r1, r3
 8003e1a:	f850 0c38 	ldr.w	r0, [r0, #-56]
 8003e1e:	f7ff f953 	bl	80030c8 <save_data_on_sd>
 8003e22:	4603      	mov	r3, r0
 8003e24:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003e28:	f102 0227 	add.w	r2, r2, #39	@ 0x27
 8003e2c:	7013      	strb	r3, [r2, #0]
		if(!res){
 8003e2e:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003e32:	f103 0327 	add.w	r3, r3, #39	@ 0x27
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	f083 0301 	eor.w	r3, r3, #1
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d004      	beq.n	8003e4c <get_fft_feature+0x1e0>
			//Manejo error de lectura en SD
			send_error(DISPLAY_WRITE_SD_ERROR);
 8003e42:	2014      	movs	r0, #20
 8003e44:	f000 ffe8 	bl	8004e18 <send_error>
			return false;
 8003e48:	2300      	movs	r3, #0
 8003e4a:	e01f      	b.n	8003e8c <get_fft_feature+0x220>
	for(uint32_t start = 0; start <= total_samples - BLOCK_SIZE; start += step){
 8003e4c:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003e50:	f103 0334 	add.w	r3, r3, #52	@ 0x34
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003e5a:	f103 0330 	add.w	r3, r3, #48	@ 0x30
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4413      	add	r3, r2
 8003e62:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003e66:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8003e6a:	6013      	str	r3, [r2, #0]
 8003e6c:	f507 43a0 	add.w	r3, r7, #20480	@ 0x5000
 8003e70:	f103 0328 	add.w	r3, r3, #40	@ 0x28
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f5a3 6300 	sub.w	r3, r3, #2048	@ 0x800
 8003e7a:	f507 42a0 	add.w	r2, r7, #20480	@ 0x5000
 8003e7e:	f102 0234 	add.w	r2, r2, #52	@ 0x34
 8003e82:	6812      	ldr	r2, [r2, #0]
 8003e84:	429a      	cmp	r2, r3
 8003e86:	f67f af5f 	bls.w	8003d48 <get_fft_feature+0xdc>
		}
	}

	//Features extraidas exitosamente
	return true;
 8003e8a:	2301      	movs	r3, #1
}
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f507 47a0 	add.w	r7, r7, #20480	@ 0x5000
 8003e92:	3738      	adds	r7, #56	@ 0x38
 8003e94:	46bd      	mov	sp, r7
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <initialize_sd_and_verify_files>:
 * se lo crea.
 *
 * @param error_message Puntero a variable display_message_t usada para enviar mensajes al display.
 * @return true si los archivos estan en la memoria SD, false si no los encuentra o no los puede crear.
 */
bool initialize_sd_and_verify_files(display_message_t *error_message){
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
	bool res;
	//Verifico existencia de la base de datos
	res = check_if_file_exists(DATABASE);
 8003ea0:	4818      	ldr	r0, [pc, #96]	@ (8003f04 <initialize_sd_and_verify_files+0x6c>)
 8003ea2:	f7ff fa8f 	bl	80033c4 <check_if_file_exists>
 8003ea6:	4603      	mov	r3, r0
 8003ea8:	73fb      	strb	r3, [r7, #15]
	if(!res){
 8003eaa:	7bfb      	ldrb	r3, [r7, #15]
 8003eac:	f083 0301 	eor.w	r3, r3, #1
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d004      	beq.n	8003ec0 <initialize_sd_and_verify_files+0x28>
		*error_message = DISPLAY_DATABASE_NOT_FOUND;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2210      	movs	r2, #16
 8003eba:	701a      	strb	r2, [r3, #0]
		return false;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	e01c      	b.n	8003efa <initialize_sd_and_verify_files+0x62>
	}

	//Verifico existencia del registro de acceso, o lo creo en su defecto
	res = check_if_file_exists(REGISTER);
 8003ec0:	4811      	ldr	r0, [pc, #68]	@ (8003f08 <initialize_sd_and_verify_files+0x70>)
 8003ec2:	f7ff fa7f 	bl	80033c4 <check_if_file_exists>
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	73fb      	strb	r3, [r7, #15]
	if(!res){
 8003eca:	7bfb      	ldrb	r3, [r7, #15]
 8003ecc:	f083 0301 	eor.w	r3, r3, #1
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d010      	beq.n	8003ef8 <initialize_sd_and_verify_files+0x60>
		res = create_file(REGISTER, "Fecha Usuario Estado\n");
 8003ed6:	490d      	ldr	r1, [pc, #52]	@ (8003f0c <initialize_sd_and_verify_files+0x74>)
 8003ed8:	480b      	ldr	r0, [pc, #44]	@ (8003f08 <initialize_sd_and_verify_files+0x70>)
 8003eda:	f7ff fa89 	bl	80033f0 <create_file>
 8003ede:	4603      	mov	r3, r0
 8003ee0:	73fb      	strb	r3, [r7, #15]
		if(!res){
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
 8003ee4:	f083 0301 	eor.w	r3, r3, #1
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d004      	beq.n	8003ef8 <initialize_sd_and_verify_files+0x60>
			*error_message = DISPLAY_REGISTER_NOT_CREATED;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2211      	movs	r2, #17
 8003ef2:	701a      	strb	r2, [r3, #0]
			return false;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	e000      	b.n	8003efa <initialize_sd_and_verify_files+0x62>
		}
	}

	//Archivos y SD inicializados correctamente
	return true;
 8003ef8:	2301      	movs	r3, #1
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	08014f84 	.word	0x08014f84
 8003f08:	08014f94 	.word	0x08014f94
 8003f0c:	08014fa4 	.word	0x08014fa4

08003f10 <process_user_key>:
 *
 * @param user_key Puntero char que apunta al inicio de la secuencia.
 * @param user_name Puntero al inicio del vector que contendra el nombre de usuario.
 * @return true si se encontro el usuario, false en caso contrario.
 */
bool process_user_key(char *user_key, char *user_name){
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b082      	sub	sp, #8
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
	//Busco el usuario
	if(!search_user(DATABASE, user_key, user_name)){
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	480a      	ldr	r0, [pc, #40]	@ (8003f48 <process_user_key+0x38>)
 8003f20:	f7ff fb88 	bl	8003634 <search_user>
 8003f24:	4603      	mov	r3, r0
 8003f26:	f083 0301 	eor.w	r3, r3, #1
 8003f2a:	b2db      	uxtb	r3, r3
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d001      	beq.n	8003f34 <process_user_key+0x24>
		//Devuelve false si no lo encuentra
		return false;
 8003f30:	2300      	movs	r3, #0
 8003f32:	e004      	b.n	8003f3e <process_user_key+0x2e>
	}

	//Usuario encontrado
	clear_char(user_name, '\r');										//Limpio '\r' agregado por windows
 8003f34:	210d      	movs	r1, #13
 8003f36:	6838      	ldr	r0, [r7, #0]
 8003f38:	f000 ff2a 	bl	8004d90 <clear_char>
	return true;														//True indica usuario encontrado
 8003f3c:	2301      	movs	r3, #1
}
 8003f3e:	4618      	mov	r0, r3
 8003f40:	3708      	adds	r7, #8
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}
 8003f46:	bf00      	nop
 8003f48:	08014f84 	.word	0x08014f84

08003f4c <build_entry_message>:
 * @param entry Puntero char al vector que contendra la entrada del registro.
 * @param user_name Puntero char al vector que contiene el nombre de usuario (si es que se tiene).
 * @param status String con el estado del acceso (Concedido o Denegado).
 * @return None
 */
void build_entry_message(char *entry, char *user_name, const char *status){
 8003f4c:	b590      	push	{r4, r7, lr}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	607a      	str	r2, [r7, #4]
	get_time_from_rtc(entry);						//Obtengo fecha y hora
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f7ff fa8b 	bl	8003474 <get_time_from_rtc>
	if(user_name != NULL){
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d004      	beq.n	8003f6e <build_entry_message+0x22>
		strcat(entry, user_name);					//Concateno nombre de usuario
 8003f64:	68b9      	ldr	r1, [r7, #8]
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f00f fe07 	bl	8013b7a <strcat>
 8003f6c:	e00d      	b.n	8003f8a <build_entry_message+0x3e>
	}
	else{
		strcat(entry, "Desconocido");				//Si no existe, concateno desconocido
 8003f6e:	68f8      	ldr	r0, [r7, #12]
 8003f70:	f7fc f9a0 	bl	80002b4 <strlen>
 8003f74:	4603      	mov	r3, r0
 8003f76:	461a      	mov	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	4a13      	ldr	r2, [pc, #76]	@ (8003fcc <build_entry_message+0x80>)
 8003f7e:	461c      	mov	r4, r3
 8003f80:	4613      	mov	r3, r2
 8003f82:	cb07      	ldmia	r3!, {r0, r1, r2}
 8003f84:	6020      	str	r0, [r4, #0]
 8003f86:	6061      	str	r1, [r4, #4]
 8003f88:	60a2      	str	r2, [r4, #8]
	}
	strcat(entry, " ");
 8003f8a:	68f8      	ldr	r0, [r7, #12]
 8003f8c:	f7fc f992 	bl	80002b4 <strlen>
 8003f90:	4603      	mov	r3, r0
 8003f92:	461a      	mov	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4413      	add	r3, r2
 8003f98:	490d      	ldr	r1, [pc, #52]	@ (8003fd0 <build_entry_message+0x84>)
 8003f9a:	461a      	mov	r2, r3
 8003f9c:	460b      	mov	r3, r1
 8003f9e:	881b      	ldrh	r3, [r3, #0]
 8003fa0:	8013      	strh	r3, [r2, #0]
	strcat(entry, status);							//Concateno estado de acceso
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f00f fde8 	bl	8013b7a <strcat>
	strcat(entry, "\n");
 8003faa:	68f8      	ldr	r0, [r7, #12]
 8003fac:	f7fc f982 	bl	80002b4 <strlen>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	4906      	ldr	r1, [pc, #24]	@ (8003fd4 <build_entry_message+0x88>)
 8003fba:	461a      	mov	r2, r3
 8003fbc:	460b      	mov	r3, r1
 8003fbe:	881b      	ldrh	r3, [r3, #0]
 8003fc0:	8013      	strh	r3, [r2, #0]
	return;
 8003fc2:	bf00      	nop
}
 8003fc4:	3714      	adds	r7, #20
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd90      	pop	{r4, r7, pc}
 8003fca:	bf00      	nop
 8003fcc:	08014fbc 	.word	0x08014fbc
 8003fd0:	08014fc8 	.word	0x08014fc8
 8003fd4:	08014fcc 	.word	0x08014fcc

08003fd8 <handle_keypad_input>:
	uint8_t current_index;
	TickType_t start_time;
}keypad_context_t;

/*================[Public functions]=========================*/
display_message_t handle_keypad_input(char input, char *buffer, bool *send_flag){
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	4603      	mov	r3, r0
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
 8003fe4:	73fb      	strb	r3, [r7, #15]
	static keypad_context_t context = { .current_state = WAITING_FOR_DIGIT_1,
										.current_index = 0,
										.start_time = 0,					};
	display_message_t current_message = DISPLAY_IDLE;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	75fb      	strb	r3, [r7, #23]
	switch(context.current_state){
 8003fea:	4b62      	ldr	r3, [pc, #392]	@ (8004174 <handle_keypad_input+0x19c>)
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	2b07      	cmp	r3, #7
 8003ff0:	f000 80a1 	beq.w	8004136 <handle_keypad_input+0x15e>
 8003ff4:	2b07      	cmp	r3, #7
 8003ff6:	f300 80aa 	bgt.w	800414e <handle_keypad_input+0x176>
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d007      	beq.n	800400e <handle_keypad_input+0x36>
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f2c0 80a5 	blt.w	800414e <handle_keypad_input+0x176>
 8004004:	3b01      	subs	r3, #1
 8004006:	2b05      	cmp	r3, #5
 8004008:	f200 80a1 	bhi.w	800414e <handle_keypad_input+0x176>
 800400c:	e01c      	b.n	8004048 <handle_keypad_input+0x70>
	case WAITING_FOR_DIGIT_1:
		if(input != 0 && input != BORRAR_DIGITO && input != ENTER){
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d016      	beq.n	8004042 <handle_keypad_input+0x6a>
 8004014:	7bfb      	ldrb	r3, [r7, #15]
 8004016:	2b23      	cmp	r3, #35	@ 0x23
 8004018:	d013      	beq.n	8004042 <handle_keypad_input+0x6a>
 800401a:	7bfb      	ldrb	r3, [r7, #15]
 800401c:	2b2a      	cmp	r3, #42	@ 0x2a
 800401e:	d010      	beq.n	8004042 <handle_keypad_input+0x6a>
			buffer[0] = input;													//Guardo digito en el buffer
 8004020:	68bb      	ldr	r3, [r7, #8]
 8004022:	7bfa      	ldrb	r2, [r7, #15]
 8004024:	701a      	strb	r2, [r3, #0]
			context.current_index = 1;
 8004026:	4b53      	ldr	r3, [pc, #332]	@ (8004174 <handle_keypad_input+0x19c>)
 8004028:	2201      	movs	r2, #1
 800402a:	705a      	strb	r2, [r3, #1]
			context.start_time = xTaskGetTickCount();							//Reinicio el timeout
 800402c:	f00c fe0a 	bl	8010c44 <xTaskGetTickCount>
 8004030:	4603      	mov	r3, r0
 8004032:	4a50      	ldr	r2, [pc, #320]	@ (8004174 <handle_keypad_input+0x19c>)
 8004034:	6053      	str	r3, [r2, #4]
			context.current_state = WAITING_FOR_DIGIT_2;						//Avanzo al siguiente estado
 8004036:	4b4f      	ldr	r3, [pc, #316]	@ (8004174 <handle_keypad_input+0x19c>)
 8004038:	2201      	movs	r2, #1
 800403a:	701a      	strb	r2, [r3, #0]
			current_message = DISPLAY_ENTER_DIGIT;
 800403c:	2302      	movs	r3, #2
 800403e:	75fb      	strb	r3, [r7, #23]
		}
		else{
			current_message = DISPLAY_IDLE;
		}
		break;
 8004040:	e093      	b.n	800416a <handle_keypad_input+0x192>
			current_message = DISPLAY_IDLE;
 8004042:	2300      	movs	r3, #0
 8004044:	75fb      	strb	r3, [r7, #23]
		break;
 8004046:	e090      	b.n	800416a <handle_keypad_input+0x192>
	case WAITING_FOR_DIGIT_3:
	case WAITING_FOR_DIGIT_4:
	case WAITING_FOR_DIGIT_5:
	case WAITING_FOR_DIGIT_6:
	case WAITING_FOR_CONFIRMATION:
		if((xTaskGetTickCount() - context.start_time) < pdMS_TO_TICKS(KEYPAD_TIMEOUT)){
 8004048:	f00c fdfc 	bl	8010c44 <xTaskGetTickCount>
 800404c:	4602      	mov	r2, r0
 800404e:	4b49      	ldr	r3, [pc, #292]	@ (8004174 <handle_keypad_input+0x19c>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	1ad3      	subs	r3, r2, r3
 8004054:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004058:	4293      	cmp	r3, r2
 800405a:	d866      	bhi.n	800412a <handle_keypad_input+0x152>
			if(input != 0){
 800405c:	7bfb      	ldrb	r3, [r7, #15]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d060      	beq.n	8004124 <handle_keypad_input+0x14c>
				if(input == BORRAR_DIGITO){
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	2b23      	cmp	r3, #35	@ 0x23
 8004066:	d124      	bne.n	80040b2 <handle_keypad_input+0xda>
					if(context.current_index > 0){
 8004068:	4b42      	ldr	r3, [pc, #264]	@ (8004174 <handle_keypad_input+0x19c>)
 800406a:	785b      	ldrb	r3, [r3, #1]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d07b      	beq.n	8004168 <handle_keypad_input+0x190>
						context.current_index--;
 8004070:	4b40      	ldr	r3, [pc, #256]	@ (8004174 <handle_keypad_input+0x19c>)
 8004072:	785b      	ldrb	r3, [r3, #1]
 8004074:	3b01      	subs	r3, #1
 8004076:	b2da      	uxtb	r2, r3
 8004078:	4b3e      	ldr	r3, [pc, #248]	@ (8004174 <handle_keypad_input+0x19c>)
 800407a:	705a      	strb	r2, [r3, #1]
						buffer[context.current_index] = '\0';					//Borro el contenido previo
 800407c:	4b3d      	ldr	r3, [pc, #244]	@ (8004174 <handle_keypad_input+0x19c>)
 800407e:	785b      	ldrb	r3, [r3, #1]
 8004080:	461a      	mov	r2, r3
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	4413      	add	r3, r2
 8004086:	2200      	movs	r2, #0
 8004088:	701a      	strb	r2, [r3, #0]
						context.start_time = xTaskGetTickCount();				//Reinicio el timeout
 800408a:	f00c fddb 	bl	8010c44 <xTaskGetTickCount>
 800408e:	4603      	mov	r3, r0
 8004090:	4a38      	ldr	r2, [pc, #224]	@ (8004174 <handle_keypad_input+0x19c>)
 8004092:	6053      	str	r3, [r2, #4]
						current_message = DISPLAY_ERASE_DIGIT;
 8004094:	2303      	movs	r3, #3
 8004096:	75fb      	strb	r3, [r7, #23]
						context.current_state = (context.current_state > WAITING_FOR_DIGIT_1) ? context.current_state - 1 : WAITING_FOR_DIGIT_1;
 8004098:	4b36      	ldr	r3, [pc, #216]	@ (8004174 <handle_keypad_input+0x19c>)
 800409a:	781b      	ldrb	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d004      	beq.n	80040aa <handle_keypad_input+0xd2>
 80040a0:	4b34      	ldr	r3, [pc, #208]	@ (8004174 <handle_keypad_input+0x19c>)
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	3b01      	subs	r3, #1
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	e000      	b.n	80040ac <handle_keypad_input+0xd4>
 80040aa:	2300      	movs	r3, #0
 80040ac:	4a31      	ldr	r2, [pc, #196]	@ (8004174 <handle_keypad_input+0x19c>)
 80040ae:	7013      	strb	r3, [r2, #0]
		}
		else{
			context.current_state = TIMEOUT;
			current_message = DISPLAY_TIMEOUT_EVENT;
		}
		break;
 80040b0:	e05a      	b.n	8004168 <handle_keypad_input+0x190>
				else if(input == ENTER){
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
 80040b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80040b6:	d10d      	bne.n	80040d4 <handle_keypad_input+0xfc>
					if(context.current_state == WAITING_FOR_CONFIRMATION){
 80040b8:	4b2e      	ldr	r3, [pc, #184]	@ (8004174 <handle_keypad_input+0x19c>)
 80040ba:	781b      	ldrb	r3, [r3, #0]
 80040bc:	2b06      	cmp	r3, #6
 80040be:	d103      	bne.n	80040c8 <handle_keypad_input+0xf0>
						context.current_state = SEND_SEQUENCE_TO_SD;
 80040c0:	4b2c      	ldr	r3, [pc, #176]	@ (8004174 <handle_keypad_input+0x19c>)
 80040c2:	2207      	movs	r2, #7
 80040c4:	701a      	strb	r2, [r3, #0]
		break;
 80040c6:	e04f      	b.n	8004168 <handle_keypad_input+0x190>
						context.current_state = INCOMPLETE_SEQUENCE;
 80040c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004174 <handle_keypad_input+0x19c>)
 80040ca:	2208      	movs	r2, #8
 80040cc:	701a      	strb	r2, [r3, #0]
						current_message = DISPLAY_INCOMPLETE_SEQUENCE_EVENT;
 80040ce:	230b      	movs	r3, #11
 80040d0:	75fb      	strb	r3, [r7, #23]
		break;
 80040d2:	e049      	b.n	8004168 <handle_keypad_input+0x190>
					if(context.current_index < SEQUENCE_LENGTH){
 80040d4:	4b27      	ldr	r3, [pc, #156]	@ (8004174 <handle_keypad_input+0x19c>)
 80040d6:	785b      	ldrb	r3, [r3, #1]
 80040d8:	2b05      	cmp	r3, #5
 80040da:	d845      	bhi.n	8004168 <handle_keypad_input+0x190>
						buffer[context.current_index++] = input;				//Agrego el digito al buffer
 80040dc:	4b25      	ldr	r3, [pc, #148]	@ (8004174 <handle_keypad_input+0x19c>)
 80040de:	785b      	ldrb	r3, [r3, #1]
 80040e0:	1c5a      	adds	r2, r3, #1
 80040e2:	b2d1      	uxtb	r1, r2
 80040e4:	4a23      	ldr	r2, [pc, #140]	@ (8004174 <handle_keypad_input+0x19c>)
 80040e6:	7051      	strb	r1, [r2, #1]
 80040e8:	461a      	mov	r2, r3
 80040ea:	68bb      	ldr	r3, [r7, #8]
 80040ec:	4413      	add	r3, r2
 80040ee:	7bfa      	ldrb	r2, [r7, #15]
 80040f0:	701a      	strb	r2, [r3, #0]
						buffer[context.current_index] = '\0';					//Aseguro que el buffer siempre termine en caracter nulo
 80040f2:	4b20      	ldr	r3, [pc, #128]	@ (8004174 <handle_keypad_input+0x19c>)
 80040f4:	785b      	ldrb	r3, [r3, #1]
 80040f6:	461a      	mov	r2, r3
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	4413      	add	r3, r2
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
						context.start_time = xTaskGetTickCount();				//Reinicio el timeout
 8004100:	f00c fda0 	bl	8010c44 <xTaskGetTickCount>
 8004104:	4603      	mov	r3, r0
 8004106:	4a1b      	ldr	r2, [pc, #108]	@ (8004174 <handle_keypad_input+0x19c>)
 8004108:	6053      	str	r3, [r2, #4]
						current_message = DISPLAY_ENTER_DIGIT;
 800410a:	2302      	movs	r3, #2
 800410c:	75fb      	strb	r3, [r7, #23]
						if(context.current_state != WAITING_FOR_CONFIRMATION){
 800410e:	4b19      	ldr	r3, [pc, #100]	@ (8004174 <handle_keypad_input+0x19c>)
 8004110:	781b      	ldrb	r3, [r3, #0]
 8004112:	2b06      	cmp	r3, #6
 8004114:	d028      	beq.n	8004168 <handle_keypad_input+0x190>
							context.current_state++;
 8004116:	4b17      	ldr	r3, [pc, #92]	@ (8004174 <handle_keypad_input+0x19c>)
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	3301      	adds	r3, #1
 800411c:	b2da      	uxtb	r2, r3
 800411e:	4b15      	ldr	r3, [pc, #84]	@ (8004174 <handle_keypad_input+0x19c>)
 8004120:	701a      	strb	r2, [r3, #0]
		break;
 8004122:	e021      	b.n	8004168 <handle_keypad_input+0x190>
				current_message = DISPLAY_IDLE;
 8004124:	2300      	movs	r3, #0
 8004126:	75fb      	strb	r3, [r7, #23]
		break;
 8004128:	e01e      	b.n	8004168 <handle_keypad_input+0x190>
			context.current_state = TIMEOUT;
 800412a:	4b12      	ldr	r3, [pc, #72]	@ (8004174 <handle_keypad_input+0x19c>)
 800412c:	2209      	movs	r2, #9
 800412e:	701a      	strb	r2, [r3, #0]
			current_message = DISPLAY_TIMEOUT_EVENT;
 8004130:	230a      	movs	r3, #10
 8004132:	75fb      	strb	r3, [r7, #23]
		break;
 8004134:	e018      	b.n	8004168 <handle_keypad_input+0x190>
	case SEND_SEQUENCE_TO_SD:
		*send_flag = 1;															//Habilito flag para enviar el string
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	701a      	strb	r2, [r3, #0]
		context.current_state = WAITING_FOR_DIGIT_1;
 800413c:	4b0d      	ldr	r3, [pc, #52]	@ (8004174 <handle_keypad_input+0x19c>)
 800413e:	2200      	movs	r2, #0
 8004140:	701a      	strb	r2, [r3, #0]
		context.current_index = 0;
 8004142:	4b0c      	ldr	r3, [pc, #48]	@ (8004174 <handle_keypad_input+0x19c>)
 8004144:	2200      	movs	r2, #0
 8004146:	705a      	strb	r2, [r3, #1]
		current_message = DISPLAY_SCREEN_WELCOME;								//Luego del procesamiento se vuelve al estado inicial
 8004148:	2301      	movs	r3, #1
 800414a:	75fb      	strb	r3, [r7, #23]
		break;
 800414c:	e00d      	b.n	800416a <handle_keypad_input+0x192>
	case INCOMPLETE_SEQUENCE:
	case TIMEOUT:
	default:
		clear_buffer(buffer, SEQUENCE_LENGTH + 1);
 800414e:	2107      	movs	r1, #7
 8004150:	68b8      	ldr	r0, [r7, #8]
 8004152:	f000 fdff 	bl	8004d54 <clear_buffer>
		context.current_state = WAITING_FOR_DIGIT_1;							//Vuelvo al estado inicial
 8004156:	4b07      	ldr	r3, [pc, #28]	@ (8004174 <handle_keypad_input+0x19c>)
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]
		context.current_index = 0;
 800415c:	4b05      	ldr	r3, [pc, #20]	@ (8004174 <handle_keypad_input+0x19c>)
 800415e:	2200      	movs	r2, #0
 8004160:	705a      	strb	r2, [r3, #1]
		current_message = DISPLAY_SCREEN_WELCOME;
 8004162:	2301      	movs	r3, #1
 8004164:	75fb      	strb	r3, [r7, #23]
		break;
 8004166:	e000      	b.n	800416a <handle_keypad_input+0x192>
		break;
 8004168:	bf00      	nop
	}
	return current_message;
 800416a:	7dfb      	ldrb	r3, [r7, #23]
}
 800416c:	4618      	mov	r0, r3
 800416e:	3718      	adds	r7, #24
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}
 8004174:	20002f34 	.word	0x20002f34

08004178 <initialize_fft>:
#define __FPU_PRESENT  1U
#define ARM_MATH_CM4
#include "arm_math.h"
#include "common_utils.h"

bool initialize_fft(arm_rfft_fast_instance_f32 *rfft_instance, uint32_t block_size){
 8004178:	b580      	push	{r7, lr}
 800417a:	b084      	sub	sp, #16
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
	arm_status status;
	status = arm_rfft_fast_init_f32(rfft_instance, block_size);
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	b29b      	uxth	r3, r3
 8004186:	4619      	mov	r1, r3
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f00d ff9d 	bl	80120c8 <arm_rfft_fast_init_f32>
 800418e:	4603      	mov	r3, r0
 8004190:	73fb      	strb	r3, [r7, #15]
	if(status != ARM_MATH_SUCCESS){
 8004192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <initialize_fft+0x26>
		return false;											//Error al inicializar instancia de fft
 800419a:	2300      	movs	r3, #0
 800419c:	e000      	b.n	80041a0 <initialize_fft+0x28>
	}
	return true;
 800419e:	2301      	movs	r3, #1
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3710      	adds	r7, #16
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <calculate_rfft>:

void calculate_rfft(arm_rfft_fast_instance_f32 *rfft_instance, float32_t *psrc, float32_t *pdst){
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
	/*Calculo la fft*/
	arm_rfft_fast_f32(rfft_instance, psrc, pdst, 0);					//El cero indica que se hace transformada, no antitransformada
 80041b4:	2300      	movs	r3, #0
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	68b9      	ldr	r1, [r7, #8]
 80041ba:	68f8      	ldr	r0, [r7, #12]
 80041bc:	f00e f808 	bl	80121d0 <arm_rfft_fast_f32>
	return;
 80041c0:	bf00      	nop
}
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <calculate_magnitude>:


void calculate_magnitude(float32_t *psrc, float32_t *pdst, uint32_t block_size){
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	607a      	str	r2, [r7, #4]
	//Calculo el valor absoluto de la fft
	arm_cmplx_mag_f32(psrc, pdst, block_size);
 80041d4:	687a      	ldr	r2, [r7, #4]
 80041d6:	68b9      	ldr	r1, [r7, #8]
 80041d8:	68f8      	ldr	r0, [r7, #12]
 80041da:	f00e fedd 	bl	8012f98 <arm_cmplx_mag_f32>
	return;
 80041de:	bf00      	nop
}
 80041e0:	3710      	adds	r7, #16
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <normalize_array>:

void normalize_array(float32_t *psrc, uint32_t block_size){
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b088      	sub	sp, #32
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	6078      	str	r0, [r7, #4]
 80041ee:	6039      	str	r1, [r7, #0]
	float32_t min_val, max_val;
	uint32_t min_index, max_index;
	float32_t range;

	/*Encuentro el maximo y el minimo del array*/
	arm_min_f32(psrc, block_size, &min_val, &min_index);
 80041f0:	f107 030c 	add.w	r3, r7, #12
 80041f4:	f107 0214 	add.w	r2, r7, #20
 80041f8:	6839      	ldr	r1, [r7, #0]
 80041fa:	6878      	ldr	r0, [r7, #4]
 80041fc:	f00d fe94 	bl	8011f28 <arm_min_f32>
	arm_max_f32(psrc, block_size, &max_val, &max_index);
 8004200:	f107 0308 	add.w	r3, r7, #8
 8004204:	f107 0210 	add.w	r2, r7, #16
 8004208:	6839      	ldr	r1, [r7, #0]
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f00d fef4 	bl	8011ff8 <arm_max_f32>

	/*Calculo el rango*/
	range = max_val - min_val;
 8004210:	ed97 7a04 	vldr	s14, [r7, #16]
 8004214:	edd7 7a05 	vldr	s15, [r7, #20]
 8004218:	ee77 7a67 	vsub.f32	s15, s14, s15
 800421c:	edc7 7a06 	vstr	s15, [r7, #24]

	/*Normalizo el array*/
	for(size_t i = 0; i < block_size; i++){
 8004220:	2300      	movs	r3, #0
 8004222:	61fb      	str	r3, [r7, #28]
 8004224:	e016      	b.n	8004254 <normalize_array+0x6e>
		psrc[i] = (psrc[i] - min_val) / range;
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	4413      	add	r3, r2
 800422e:	ed93 7a00 	vldr	s14, [r3]
 8004232:	edd7 7a05 	vldr	s15, [r7, #20]
 8004236:	ee77 6a67 	vsub.f32	s13, s14, s15
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	687a      	ldr	r2, [r7, #4]
 8004240:	4413      	add	r3, r2
 8004242:	ed97 7a06 	vldr	s14, [r7, #24]
 8004246:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800424a:	edc3 7a00 	vstr	s15, [r3]
	for(size_t i = 0; i < block_size; i++){
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	3301      	adds	r3, #1
 8004252:	61fb      	str	r3, [r7, #28]
 8004254:	69fa      	ldr	r2, [r7, #28]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	429a      	cmp	r2, r3
 800425a:	d3e4      	bcc.n	8004226 <normalize_array+0x40>
	}
	return;
 800425c:	bf00      	nop
}
 800425e:	3720      	adds	r7, #32
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <initialize_filter>:
    0.000053, -0.000068, -0.000243, -0.000179, 0.000046, 0.000116, -0.000037, -0.000146, -0.000023, 0.000164,
    0.000156, -0.000005, -0.000050, 0.000103, 0.000235, 0.000161, 0.000011, 0.000023, 0.000184, 0.000252,
    0.000127
};

void initialize_filter(arm_fir_instance_f32 *fir_instance, float32_t *state, uint32_t block_size){
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af02      	add	r7, sp, #8
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
	arm_fir_init_f32(fir_instance, NUM_TAPS,(float32_t *) fir_coefficients, state, block_size);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	9300      	str	r3, [sp, #0]
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	4a05      	ldr	r2, [pc, #20]	@ (800428c <initialize_filter+0x28>)
 8004278:	f240 1191 	movw	r1, #401	@ 0x191
 800427c:	68f8      	ldr	r0, [r7, #12]
 800427e:	f00e fc15 	bl	8012aac <arm_fir_init_f32>
	return;
 8004282:	bf00      	nop
}
 8004284:	3710      	adds	r7, #16
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}
 800428a:	bf00      	nop
 800428c:	20000014 	.word	0x20000014

08004290 <filter_block>:

void filter_block(arm_fir_instance_f32 *fir_instance, float32_t *psrc, float32_t *pdst, uint32_t block_size){
 8004290:	b580      	push	{r7, lr}
 8004292:	b084      	sub	sp, #16
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
 800429c:	603b      	str	r3, [r7, #0]
	arm_fir_f32(fir_instance, psrc, pdst, block_size);
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	68b9      	ldr	r1, [r7, #8]
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f00e fc13 	bl	8012ad0 <arm_fir_f32>
	return;
 80042aa:	bf00      	nop
}
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
	...

080042b4 <apply_hamming_windowing>:
#define __FPU_PRESENT  1U
#define ARM_MATH_CM4
#include "arm_math.h"
#include "common_utils.h"

void apply_hamming_windowing(float32_t *psrc, uint32_t block_size){
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b086      	sub	sp, #24
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	6039      	str	r1, [r7, #0]

	// Constantes para la ventana de hamming
	const float32_t alpha = 0.54f;
 80042be:	4b21      	ldr	r3, [pc, #132]	@ (8004344 <apply_hamming_windowing+0x90>)
 80042c0:	613b      	str	r3, [r7, #16]
	const float32_t beta = 0.46f;
 80042c2:	4b21      	ldr	r3, [pc, #132]	@ (8004348 <apply_hamming_windowing+0x94>)
 80042c4:	60fb      	str	r3, [r7, #12]
	float32_t hamming_coeff;

	for(uint32_t i = 0; i < block_size; i++){
 80042c6:	2300      	movs	r3, #0
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	e033      	b.n	8004334 <apply_hamming_windowing+0x80>
		// Calculo el coeficiente de hamming para la muestra actual
		hamming_coeff = alpha - beta * arm_cos_f32((2.0f * PI * i) / (block_size - 1));
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	ee07 3a90 	vmov	s15, r3
 80042d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042d6:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800434c <apply_hamming_windowing+0x98>
 80042da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	3b01      	subs	r3, #1
 80042e2:	ee07 3a90 	vmov	s15, r3
 80042e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80042ee:	eeb0 0a66 	vmov.f32	s0, s13
 80042f2:	f00e ff39 	bl	8013168 <arm_cos_f32>
 80042f6:	eeb0 7a40 	vmov.f32	s14, s0
 80042fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80042fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004302:	ed97 7a04 	vldr	s14, [r7, #16]
 8004306:	ee77 7a67 	vsub.f32	s15, s14, s15
 800430a:	edc7 7a02 	vstr	s15, [r7, #8]

		// Aplico coeficiente de hamming a la muestra de la seal
		psrc[i] *= hamming_coeff;
 800430e:	697b      	ldr	r3, [r7, #20]
 8004310:	009b      	lsls	r3, r3, #2
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	4413      	add	r3, r2
 8004316:	ed93 7a00 	vldr	s14, [r3]
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	009b      	lsls	r3, r3, #2
 800431e:	687a      	ldr	r2, [r7, #4]
 8004320:	4413      	add	r3, r2
 8004322:	edd7 7a02 	vldr	s15, [r7, #8]
 8004326:	ee67 7a27 	vmul.f32	s15, s14, s15
 800432a:	edc3 7a00 	vstr	s15, [r3]
	for(uint32_t i = 0; i < block_size; i++){
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	3301      	adds	r3, #1
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	697a      	ldr	r2, [r7, #20]
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	429a      	cmp	r2, r3
 800433a:	d3c7      	bcc.n	80042cc <apply_hamming_windowing+0x18>
	}
	return;
 800433c:	bf00      	nop
}
 800433e:	3718      	adds	r7, #24
 8004340:	46bd      	mov	sp, r7
 8004342:	bd80      	pop	{r7, pc}
 8004344:	3f0a3d71 	.word	0x3f0a3d71
 8004348:	3eeb851f 	.word	0x3eeb851f
 800434c:	40c90fdb 	.word	0x40c90fdb

08004350 <generate_template>:
 * @return true si se capturaron correctamente las voces, false en caso contrario.
 */

//Defines asociados al template
#define NUM_OF_TEMPLATE_SAMPLES 20
bool generate_template(void){
 8004350:	b580      	push	{r7, lr}
 8004352:	f5ad 4d40 	sub.w	sp, sp, #49152	@ 0xc000
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
	uint16_t voice_buffer[AUDIO_BUFFER_SIZE] = {0};
 800435a:	f107 0308 	add.w	r3, r7, #8
 800435e:	3b04      	subs	r3, #4
 8004360:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8004364:	2100      	movs	r1, #0
 8004366:	4618      	mov	r0, r3
 8004368:	f00f fbff 	bl	8013b6a <memset>
	bool res;
	for(uint8_t i = 0; i < NUM_OF_TEMPLATE_SAMPLES; i++){
 800436c:	2300      	movs	r3, #0
 800436e:	f507 4240 	add.w	r2, r7, #49152	@ 0xc000
 8004372:	f102 0207 	add.w	r2, r2, #7
 8004376:	7013      	strb	r3, [r2, #0]
 8004378:	e034      	b.n	80043e4 <generate_template+0x94>
		//Envio mensaje al display para indicar que comienza reconocimiento de voz
		send_message(DISPLAY_START_SPEECH_REC, BLOCKING);
 800437a:	2101      	movs	r1, #1
 800437c:	2006      	movs	r0, #6
 800437e:	f000 fd27 	bl	8004dd0 <send_message>

		//Capturo voz
		capture_voice(voice_buffer, AUDIO_BUFFER_SIZE);
 8004382:	f107 0308 	add.w	r3, r7, #8
 8004386:	3b04      	subs	r3, #4
 8004388:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 800438c:	4618      	mov	r0, r3
 800438e:	f000 f837 	bl	8004400 <capture_voice>

		//Muestro en pantalla que se estan procesando los datos
		send_message(DISPLAY_PROCESSING_DATA, NON_BLOCKING);						//Se envia no bloqueante para seguir procesando datos mientras se muestra el mensaje
 8004392:	2100      	movs	r1, #0
 8004394:	2007      	movs	r0, #7
 8004396:	f000 fd1b 	bl	8004dd0 <send_message>

		//Envio voz por uart
		res = send_uart((uint8_t *) voice_buffer, U16_SIZE_BYTES(AUDIO_BUFFER_SIZE));
 800439a:	f107 0308 	add.w	r3, r7, #8
 800439e:	3b04      	subs	r3, #4
 80043a0:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80043a4:	4618      	mov	r0, r3
 80043a6:	f000 fd45 	bl	8004e34 <send_uart>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f507 4240 	add.w	r2, r7, #49152	@ 0xc000
 80043b0:	f102 0206 	add.w	r2, r2, #6
 80043b4:	7013      	strb	r3, [r2, #0]
		if(!res) return false;
 80043b6:	f507 4340 	add.w	r3, r7, #49152	@ 0xc000
 80043ba:	f103 0306 	add.w	r3, r3, #6
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	f083 0301 	eor.w	r3, r3, #1
 80043c4:	b2db      	uxtb	r3, r3
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d001      	beq.n	80043ce <generate_template+0x7e>
 80043ca:	2300      	movs	r3, #0
 80043cc:	e012      	b.n	80043f4 <generate_template+0xa4>
	for(uint8_t i = 0; i < NUM_OF_TEMPLATE_SAMPLES; i++){
 80043ce:	f507 4340 	add.w	r3, r7, #49152	@ 0xc000
 80043d2:	f103 0307 	add.w	r3, r3, #7
 80043d6:	781b      	ldrb	r3, [r3, #0]
 80043d8:	3301      	adds	r3, #1
 80043da:	f507 4240 	add.w	r2, r7, #49152	@ 0xc000
 80043de:	f102 0207 	add.w	r2, r2, #7
 80043e2:	7013      	strb	r3, [r2, #0]
 80043e4:	f507 4340 	add.w	r3, r7, #49152	@ 0xc000
 80043e8:	f103 0307 	add.w	r3, r3, #7
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	2b13      	cmp	r3, #19
 80043f0:	d9c3      	bls.n	800437a <generate_template+0x2a>
	}

	//Si se creo el template correctamente devuelve true
	return true;
 80043f2:	2301      	movs	r3, #1
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	f507 4740 	add.w	r7, r7, #49152	@ 0xc000
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}

08004400 <capture_voice>:
 *
 * @param buffer Puntero uint16_t al buffer donde se guardara la seal capturada.
 * @param size Tamao del buffer.
 * @return None
 */
void capture_voice(uint16_t *buffer, uint32_t size){
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
	HAL_TIM_Base_Start_IT(&htim3);
 800440a:	480c      	ldr	r0, [pc, #48]	@ (800443c <capture_voice+0x3c>)
 800440c:	f004 fb94 	bl	8008b38 <HAL_TIM_Base_Start_IT>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)buffer, size);					//Inicio captura de datos con ADC
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	480a      	ldr	r0, [pc, #40]	@ (8004440 <capture_voice+0x40>)
 8004416:	f000 fee3 	bl	80051e0 <HAL_ADC_Start_DMA>
	while(!conv_cplt_flag);												//Espero a que termine la captura
 800441a:	bf00      	nop
 800441c:	4b09      	ldr	r3, [pc, #36]	@ (8004444 <capture_voice+0x44>)
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	b2db      	uxtb	r3, r3
 8004422:	f083 0301 	eor.w	r3, r3, #1
 8004426:	b2db      	uxtb	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d1f7      	bne.n	800441c <capture_voice+0x1c>
	conv_cplt_flag = false;
 800442c:	4b05      	ldr	r3, [pc, #20]	@ (8004444 <capture_voice+0x44>)
 800442e:	2200      	movs	r2, #0
 8004430:	701a      	strb	r2, [r3, #0]
	return;
 8004432:	bf00      	nop
}
 8004434:	3708      	adds	r7, #8
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	2000086c 	.word	0x2000086c
 8004440:	200006f8 	.word	0x200006f8
 8004444:	20000910 	.word	0x20000910

08004448 <get_voltage>:
 * @param in_buffer Puntero uint16_t al buffer que contiene la voz capturada por el ADC.
 * @param out_buffer Puntero float32_t al vector de salida que contendra las tensiones.
 * @param size Tamao de ambos vectores de entrada y salida.
 * @return None
 */
static void get_voltage(uint16_t *in_buffer, float32_t *out_buffer, uint32_t size){
 8004448:	b590      	push	{r4, r7, lr}
 800444a:	b087      	sub	sp, #28
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
	for(uint32_t i = 0; i < size; i++){
 8004454:	2300      	movs	r3, #0
 8004456:	617b      	str	r3, [r7, #20]
 8004458:	e029      	b.n	80044ae <get_voltage+0x66>
		out_buffer[i] = VOLTAGE_REFERENCE * ((float32_t)in_buffer[i]) / ADC_RESOLUTION;
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	4413      	add	r3, r2
 8004462:	881b      	ldrh	r3, [r3, #0]
 8004464:	ee07 3a90 	vmov	s15, r3
 8004468:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800446c:	ee17 0a90 	vmov	r0, s15
 8004470:	f7fc f8e2 	bl	8000638 <__aeabi_f2d>
 8004474:	a313      	add	r3, pc, #76	@ (adr r3, 80044c4 <get_voltage+0x7c>)
 8004476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800447a:	f7fc f935 	bl	80006e8 <__aeabi_dmul>
 800447e:	4602      	mov	r2, r0
 8004480:	460b      	mov	r3, r1
 8004482:	4610      	mov	r0, r2
 8004484:	4619      	mov	r1, r3
 8004486:	f04f 0200 	mov.w	r2, #0
 800448a:	4b0d      	ldr	r3, [pc, #52]	@ (80044c0 <get_voltage+0x78>)
 800448c:	f7fc fa56 	bl	800093c <__aeabi_ddiv>
 8004490:	4602      	mov	r2, r0
 8004492:	460b      	mov	r3, r1
 8004494:	4610      	mov	r0, r2
 8004496:	4619      	mov	r1, r3
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	68ba      	ldr	r2, [r7, #8]
 800449e:	18d4      	adds	r4, r2, r3
 80044a0:	f7fc fb34 	bl	8000b0c <__aeabi_d2f>
 80044a4:	4603      	mov	r3, r0
 80044a6:	6023      	str	r3, [r4, #0]
	for(uint32_t i = 0; i < size; i++){
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	3301      	adds	r3, #1
 80044ac:	617b      	str	r3, [r7, #20]
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d3d1      	bcc.n	800445a <get_voltage+0x12>
	}
}
 80044b6:	bf00      	nop
 80044b8:	bf00      	nop
 80044ba:	371c      	adds	r7, #28
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd90      	pop	{r4, r7, pc}
 80044c0:	40b00000 	.word	0x40b00000
 80044c4:	66666666 	.word	0x66666666
 80044c8:	400a6666 	.word	0x400a6666

080044cc <save_voice>:
 * @param voice_buffer Puntero uint16_t al buffer que contiene la voz capturada por el ADC.
 * @param total_size Tamao de voice_buffer.
 * @param block_size Tamao de bloque de procesamiento.
 * @return true si la operacion se llevo a cabo con exito, false en caso contrario.
 */
static bool save_voice(char *voice_path, uint16_t *voice_buffer, uint32_t total_size, uint32_t block_size){
 80044cc:	b590      	push	{r4, r7, lr}
 80044ce:	f5ad 5d00 	sub.w	sp, sp, #8192	@ 0x2000
 80044d2:	b089      	sub	sp, #36	@ 0x24
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	f107 0420 	add.w	r4, r7, #32
 80044da:	f844 0c14 	str.w	r0, [r4, #-20]
 80044de:	f107 0020 	add.w	r0, r7, #32
 80044e2:	f840 1c18 	str.w	r1, [r0, #-24]
 80044e6:	f107 0120 	add.w	r1, r7, #32
 80044ea:	f841 2c1c 	str.w	r2, [r1, #-28]
 80044ee:	f107 0220 	add.w	r2, r7, #32
 80044f2:	f842 3c20 	str.w	r3, [r2, #-32]
	//Declaro vector de procesamiento
	float32_t voice_block[BLOCK_SIZE] = {0};
 80044f6:	f107 0320 	add.w	r3, r7, #32
 80044fa:	3b0c      	subs	r3, #12
 80044fc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004500:	2100      	movs	r1, #0
 8004502:	4618      	mov	r0, r3
 8004504:	f00f fb31 	bl	8013b6a <memset>
	uint32_t num_of_blocks;
	bool res;

	//Verifico que el tamao total sea multiplo del tamao del bloque
	if(total_size % block_size != 0){
 8004508:	f107 0320 	add.w	r3, r7, #32
 800450c:	f107 0220 	add.w	r2, r7, #32
 8004510:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004514:	f852 1c20 	ldr.w	r1, [r2, #-32]
 8004518:	fbb3 f1f1 	udiv	r1, r3, r1
 800451c:	f852 2c20 	ldr.w	r2, [r2, #-32]
 8004520:	fb01 f202 	mul.w	r2, r1, r2
 8004524:	1a9b      	subs	r3, r3, r2
 8004526:	2b00      	cmp	r3, #0
 8004528:	d001      	beq.n	800452e <save_voice+0x62>
		return false;
 800452a:	2300      	movs	r3, #0
 800452c:	e06f      	b.n	800460e <save_voice+0x142>
	}

	//Calculo numero de bloques
	num_of_blocks = total_size / block_size;
 800452e:	f107 0320 	add.w	r3, r7, #32
 8004532:	461a      	mov	r2, r3
 8004534:	f107 0320 	add.w	r3, r7, #32
 8004538:	f852 2c1c 	ldr.w	r2, [r2, #-28]
 800453c:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8004540:	fbb2 f3f3 	udiv	r3, r2, r3
 8004544:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8004548:	f102 0218 	add.w	r2, r2, #24
 800454c:	6013      	str	r3, [r2, #0]

	//Convierto la voz a float de a bloques
	for(uint8_t i = 0; i < num_of_blocks; i++){
 800454e:	2300      	movs	r3, #0
 8004550:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8004554:	f102 021f 	add.w	r2, r2, #31
 8004558:	7013      	strb	r3, [r2, #0]
 800455a:	e04b      	b.n	80045f4 <save_voice+0x128>
		//Convierto cuentas del adc a valores de tension
		get_voltage(&voice_buffer[i * block_size], voice_block, block_size);
 800455c:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8004560:	f103 031f 	add.w	r3, r3, #31
 8004564:	781b      	ldrb	r3, [r3, #0]
 8004566:	f107 0220 	add.w	r2, r7, #32
 800456a:	f852 2c20 	ldr.w	r2, [r2, #-32]
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	005b      	lsls	r3, r3, #1
 8004574:	f107 0220 	add.w	r2, r7, #32
 8004578:	f852 2c18 	ldr.w	r2, [r2, #-24]
 800457c:	18d0      	adds	r0, r2, r3
 800457e:	f107 0320 	add.w	r3, r7, #32
 8004582:	461a      	mov	r2, r3
 8004584:	f107 0320 	add.w	r3, r7, #32
 8004588:	3b0c      	subs	r3, #12
 800458a:	f852 2c20 	ldr.w	r2, [r2, #-32]
 800458e:	4619      	mov	r1, r3
 8004590:	f7ff ff5a 	bl	8004448 <get_voltage>

		//Guardo bloque
		res = save_data_on_sd(voice_path, (void *)voice_block, FLOAT_SIZE_BYTES(block_size));
 8004594:	f107 0320 	add.w	r3, r7, #32
 8004598:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800459c:	009a      	lsls	r2, r3, #2
 800459e:	f107 0320 	add.w	r3, r7, #32
 80045a2:	3b0c      	subs	r3, #12
 80045a4:	f107 0120 	add.w	r1, r7, #32
 80045a8:	4608      	mov	r0, r1
 80045aa:	4619      	mov	r1, r3
 80045ac:	f850 0c14 	ldr.w	r0, [r0, #-20]
 80045b0:	f7fe fd8a 	bl	80030c8 <save_data_on_sd>
 80045b4:	4603      	mov	r3, r0
 80045b6:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80045ba:	f102 0217 	add.w	r2, r2, #23
 80045be:	7013      	strb	r3, [r2, #0]
		if(!res){
 80045c0:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80045c4:	f103 0317 	add.w	r3, r3, #23
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	f083 0301 	eor.w	r3, r3, #1
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d004      	beq.n	80045de <save_voice+0x112>
			send_error(DISPLAY_WRITE_SD_ERROR);							//Envio el error al display
 80045d4:	2014      	movs	r0, #20
 80045d6:	f000 fc1f 	bl	8004e18 <send_error>
			return false;
 80045da:	2300      	movs	r3, #0
 80045dc:	e017      	b.n	800460e <save_voice+0x142>
	for(uint8_t i = 0; i < num_of_blocks; i++){
 80045de:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80045e2:	f103 031f 	add.w	r3, r3, #31
 80045e6:	781b      	ldrb	r3, [r3, #0]
 80045e8:	3301      	adds	r3, #1
 80045ea:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80045ee:	f102 021f 	add.w	r2, r2, #31
 80045f2:	7013      	strb	r3, [r2, #0]
 80045f4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80045f8:	f103 031f 	add.w	r3, r3, #31
 80045fc:	781b      	ldrb	r3, [r3, #0]
 80045fe:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8004602:	f102 0218 	add.w	r2, r2, #24
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	429a      	cmp	r2, r3
 800460a:	d8a7      	bhi.n	800455c <save_voice+0x90>
		}
	}

	//Si se llego hasta aca, la operacion de guardado fue un exito
	return true;
 800460c:	2301      	movs	r3, #1
}
 800460e:	4618      	mov	r0, r3
 8004610:	f507 5700 	add.w	r7, r7, #8192	@ 0x2000
 8004614:	3724      	adds	r7, #36	@ 0x24
 8004616:	46bd      	mov	sp, r7
 8004618:	bd90      	pop	{r4, r7, pc}

0800461a <capture_voice_signal>:
 * sera convertida a tension para poder interpretarla fisicamente.
 *
 * @param voice_path String con el nombre del archivo terminado en .bin.
 * @return true si la operacion se llevo a cabo con exito, false en caso contrario.
 */
bool capture_voice_signal(char *voice_path){
 800461a:	b580      	push	{r7, lr}
 800461c:	f5ad 4d40 	sub.w	sp, sp, #49152	@ 0xc000
 8004620:	b084      	sub	sp, #16
 8004622:	af00      	add	r7, sp, #0
 8004624:	f107 0310 	add.w	r3, r7, #16
 8004628:	f843 0c0c 	str.w	r0, [r3, #-12]
	//Declaracion de variables
	uint16_t voice_buffer[AUDIO_BUFFER_SIZE] = {0};
 800462c:	f107 0310 	add.w	r3, r7, #16
 8004630:	3b04      	subs	r3, #4
 8004632:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8004636:	2100      	movs	r1, #0
 8004638:	4618      	mov	r0, r3
 800463a:	f00f fa96 	bl	8013b6a <memset>
	bool res;

	//Envio mensaje al display para indicar que comienza reconocimiento de voz
	send_message(DISPLAY_START_SPEECH_REC, BLOCKING);
 800463e:	2101      	movs	r1, #1
 8004640:	2006      	movs	r0, #6
 8004642:	f000 fbc5 	bl	8004dd0 <send_message>

	//Capturo voz
	capture_voice(voice_buffer, AUDIO_BUFFER_SIZE);
 8004646:	f107 0310 	add.w	r3, r7, #16
 800464a:	3b04      	subs	r3, #4
 800464c:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8004650:	4618      	mov	r0, r3
 8004652:	f7ff fed5 	bl	8004400 <capture_voice>

	//Muestro en pantalla que se estan procesando los datos
	send_message(DISPLAY_PROCESSING_DATA, NON_BLOCKING);						//Se envia no bloqueante para seguir procesando datos mientras se muestra el mensaje
 8004656:	2100      	movs	r1, #0
 8004658:	2007      	movs	r0, #7
 800465a:	f000 fbb9 	bl	8004dd0 <send_message>

	//Almaceno la voz en la memoria SD
	res = save_voice(voice_path, voice_buffer, AUDIO_BUFFER_SIZE, BLOCK_SIZE);
 800465e:	f107 0110 	add.w	r1, r7, #16
 8004662:	3904      	subs	r1, #4
 8004664:	f107 0310 	add.w	r3, r7, #16
 8004668:	4618      	mov	r0, r3
 800466a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800466e:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8004672:	f850 0c0c 	ldr.w	r0, [r0, #-12]
 8004676:	f7ff ff29 	bl	80044cc <save_voice>
 800467a:	4603      	mov	r3, r0
 800467c:	f507 4240 	add.w	r2, r7, #49152	@ 0xc000
 8004680:	f102 020f 	add.w	r2, r2, #15
 8004684:	7013      	strb	r3, [r2, #0]
	if(!res){
 8004686:	f507 4340 	add.w	r3, r7, #49152	@ 0xc000
 800468a:	f103 030f 	add.w	r3, r3, #15
 800468e:	781b      	ldrb	r3, [r3, #0]
 8004690:	f083 0301 	eor.w	r3, r3, #1
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b00      	cmp	r3, #0
 8004698:	d001      	beq.n	800469e <capture_voice_signal+0x84>
		//No se pudo capturar correctamente la voz. Retorna false
		return false;
 800469a:	2300      	movs	r3, #0
 800469c:	e000      	b.n	80046a0 <capture_voice_signal+0x86>
	}

	//Voz capturada con exito
	return true;
 800469e:	2301      	movs	r3, #1
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	f507 4740 	add.w	r7, r7, #49152	@ 0xc000
 80046a6:	3710      	adds	r7, #16
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}

080046ac <compare_features>:
 *
 * @param feature_1 String que contiene el nombre del archivo con el feature 1 (terminado en .bin).
 * @param feature_1 String que contiene el nombre del archivo con el feature 2 (terminado en .bin).
 * @return true si la voz fue reconocida, false en caso contrario.
 */
bool compare_features(char *feature_1, char *feature_2){
 80046ac:	b580      	push	{r7, lr}
 80046ae:	f5ad 5d00 	sub.w	sp, sp, #8192	@ 0x2000
 80046b2:	b088      	sub	sp, #32
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	f107 0320 	add.w	r3, r7, #32
 80046ba:	f843 0c1c 	str.w	r0, [r3, #-28]
 80046be:	f107 0320 	add.w	r3, r7, #32
 80046c2:	f843 1c20 	str.w	r1, [r3, #-32]
	//Declaro vectores de procesamiento
	float32_t feature1_block[FEATURE_SIZE] = {0};
 80046c6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80046ca:	3b10      	subs	r3, #16
 80046cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80046d0:	2100      	movs	r1, #0
 80046d2:	4618      	mov	r0, r3
 80046d4:	f00f fa49 	bl	8013b6a <memset>
	float32_t feature2_block[FEATURE_SIZE] = {0};
 80046d8:	f107 0320 	add.w	r3, r7, #32
 80046dc:	3b10      	subs	r3, #16
 80046de:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80046e2:	2100      	movs	r1, #0
 80046e4:	4618      	mov	r0, r3
 80046e6:	f00f fa40 	bl	8013b6a <memset>
	float32_t distance = 0;
 80046ea:	f04f 0300 	mov.w	r3, #0
 80046ee:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80046f2:	f102 0214 	add.w	r2, r2, #20
 80046f6:	6013      	str	r3, [r2, #0]
	uint32_t blocks_ok = 0;
 80046f8:	2300      	movs	r3, #0
 80046fa:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80046fe:	f102 021c 	add.w	r2, r2, #28
 8004702:	6013      	str	r3, [r2, #0]
	uint32_t last_pos[2] = {0};
 8004704:	f107 0320 	add.w	r3, r7, #32
 8004708:	3b18      	subs	r3, #24
 800470a:	2200      	movs	r2, #0
 800470c:	601a      	str	r2, [r3, #0]
 800470e:	605a      	str	r2, [r3, #4]
	bool is_recognized;

	for(uint8_t i = 0; i < NUM_OF_BLOCKS; i++){
 8004710:	2300      	movs	r3, #0
 8004712:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8004716:	f102 021b 	add.w	r2, r2, #27
 800471a:	7013      	strb	r3, [r2, #0]
 800471c:	e062      	b.n	80047e4 <compare_features+0x138>
		//Leo cada bloque del archivo, y comparo bin a bin
		if(!read_data_from_sd(feature_1, (void *) feature1_block, FLOAT_SIZE_BYTES(FEATURE_SIZE), &last_pos[0]) ||
 800471e:	f107 0320 	add.w	r3, r7, #32
 8004722:	3b18      	subs	r3, #24
 8004724:	f507 5181 	add.w	r1, r7, #4128	@ 0x1020
 8004728:	3910      	subs	r1, #16
 800472a:	f107 0220 	add.w	r2, r7, #32
 800472e:	4610      	mov	r0, r2
 8004730:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004734:	f850 0c1c 	ldr.w	r0, [r0, #-28]
 8004738:	f7fe fd04 	bl	8003144 <read_data_from_sd>
 800473c:	4603      	mov	r3, r0
 800473e:	f083 0301 	eor.w	r3, r3, #1
 8004742:	b2db      	uxtb	r3, r3
 8004744:	2b00      	cmp	r3, #0
 8004746:	d115      	bne.n	8004774 <compare_features+0xc8>
		   !read_data_from_sd(feature_2, (void *) feature2_block, FLOAT_SIZE_BYTES(FEATURE_SIZE), &last_pos[1])){
 8004748:	f107 0320 	add.w	r3, r7, #32
 800474c:	3b18      	subs	r3, #24
 800474e:	3304      	adds	r3, #4
 8004750:	f107 0120 	add.w	r1, r7, #32
 8004754:	3910      	subs	r1, #16
 8004756:	f107 0220 	add.w	r2, r7, #32
 800475a:	4610      	mov	r0, r2
 800475c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004760:	f850 0c20 	ldr.w	r0, [r0, #-32]
 8004764:	f7fe fcee 	bl	8003144 <read_data_from_sd>
 8004768:	4603      	mov	r3, r0
 800476a:	f083 0301 	eor.w	r3, r3, #1
 800476e:	b2db      	uxtb	r3, r3
		if(!read_data_from_sd(feature_1, (void *) feature1_block, FLOAT_SIZE_BYTES(FEATURE_SIZE), &last_pos[0]) ||
 8004770:	2b00      	cmp	r3, #0
 8004772:	d004      	beq.n	800477e <compare_features+0xd2>
			send_error(DISPLAY_READ_SD_ERROR);
 8004774:	2013      	movs	r0, #19
 8004776:	f000 fb4f 	bl	8004e18 <send_error>
			return false;
 800477a:	2300      	movs	r3, #0
 800477c:	e04c      	b.n	8004818 <compare_features+0x16c>
		}

		//Calculo la distancia euclideana
		distance = euclidean_distance(feature1_block, feature2_block);
 800477e:	f107 0220 	add.w	r2, r7, #32
 8004782:	3a10      	subs	r2, #16
 8004784:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8004788:	3b10      	subs	r3, #16
 800478a:	4611      	mov	r1, r2
 800478c:	4618      	mov	r0, r3
 800478e:	f7ff f8bb 	bl	8003908 <euclidean_distance>
 8004792:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8004796:	f103 0314 	add.w	r3, r3, #20
 800479a:	ed83 0a00 	vstr	s0, [r3]

		//Verifico si es menor al threshold
		if(distance <= DISTANCE_THRESHOLD){
 800479e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80047a2:	f103 0314 	add.w	r3, r3, #20
 80047a6:	edd3 7a00 	vldr	s15, [r3]
 80047aa:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80047ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80047b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b6:	d80a      	bhi.n	80047ce <compare_features+0x122>
			blocks_ok++;
 80047b8:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80047bc:	f103 031c 	add.w	r3, r3, #28
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	3301      	adds	r3, #1
 80047c4:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80047c8:	f102 021c 	add.w	r2, r2, #28
 80047cc:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < NUM_OF_BLOCKS; i++){
 80047ce:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80047d2:	f103 031b 	add.w	r3, r3, #27
 80047d6:	781b      	ldrb	r3, [r3, #0]
 80047d8:	3301      	adds	r3, #1
 80047da:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 80047de:	f102 021b 	add.w	r2, r2, #27
 80047e2:	7013      	strb	r3, [r2, #0]
 80047e4:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80047e8:	f103 031b 	add.w	r3, r3, #27
 80047ec:	781b      	ldrb	r3, [r3, #0]
 80047ee:	2b16      	cmp	r3, #22
 80047f0:	d995      	bls.n	800471e <compare_features+0x72>
		}
	}

	//Chequeo si pasaron la verificacion la cantidad de bloques requeridos
	is_recognized = (blocks_ok >= ACCEPTED_BLOCK_TH) ? true : false;
 80047f2:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 80047f6:	f103 031c 	add.w	r3, r3, #28
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b14      	cmp	r3, #20
 80047fe:	bf8c      	ite	hi
 8004800:	2301      	movhi	r3, #1
 8004802:	2300      	movls	r3, #0
 8004804:	f507 5200 	add.w	r2, r7, #8192	@ 0x2000
 8004808:	f102 0213 	add.w	r2, r2, #19
 800480c:	7013      	strb	r3, [r2, #0]

	//Devuelvo estado de reconocimiento
	return is_recognized;
 800480e:	f507 5300 	add.w	r3, r7, #8192	@ 0x2000
 8004812:	f103 0313 	add.w	r3, r3, #19
 8004816:	781b      	ldrb	r3, [r3, #0]
}
 8004818:	4618      	mov	r0, r3
 800481a:	f507 5700 	add.w	r7, r7, #8192	@ 0x2000
 800481e:	3720      	adds	r7, #32
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <recognize_user_voice>:
 * @param template_path String con la direccion del template.
 * @param user_name String con el nombre de usuario correspondiente al template.
 * @return true si se reconoce la voz, false en caso contrario.
 */

bool recognize_user_voice(char *template_path, char *user_name){
 8004824:	b580      	push	{r7, lr}
 8004826:	b092      	sub	sp, #72	@ 0x48
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
	char entry[ENTRY_STR_SIZE];
	bool res;
	bool is_recognized;

	//Capturo voz
	res = capture_voice_signal(VOICE_PATH);
 800482e:	4838      	ldr	r0, [pc, #224]	@ (8004910 <recognize_user_voice+0xec>)
 8004830:	f7ff fef3 	bl	800461a <capture_voice_signal>
 8004834:	4603      	mov	r3, r0
 8004836:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if(!res){
 800483a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800483e:	f083 0301 	eor.w	r3, r3, #1
 8004842:	b2db      	uxtb	r3, r3
 8004844:	2b00      	cmp	r3, #0
 8004846:	d004      	beq.n	8004852 <recognize_user_voice+0x2e>
		f_unlink(VOICE_PATH);
 8004848:	4831      	ldr	r0, [pc, #196]	@ (8004910 <recognize_user_voice+0xec>)
 800484a:	f00a fd1e 	bl	800f28a <f_unlink>
		return false;
 800484e:	2300      	movs	r3, #0
 8004850:	e059      	b.n	8004906 <recognize_user_voice+0xe2>
	}

	//Filtro la seal
	res = filter_signal(VOICE_PATH, FILTERED_PATH);
 8004852:	4930      	ldr	r1, [pc, #192]	@ (8004914 <recognize_user_voice+0xf0>)
 8004854:	482e      	ldr	r0, [pc, #184]	@ (8004910 <recognize_user_voice+0xec>)
 8004856:	f7ff f8a9 	bl	80039ac <filter_signal>
 800485a:	4603      	mov	r3, r0
 800485c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if(!res){
 8004860:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004864:	f083 0301 	eor.w	r3, r3, #1
 8004868:	b2db      	uxtb	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	d007      	beq.n	800487e <recognize_user_voice+0x5a>
		//Borro archivo de voz y de seal filtrada
		f_unlink(VOICE_PATH);
 800486e:	4828      	ldr	r0, [pc, #160]	@ (8004910 <recognize_user_voice+0xec>)
 8004870:	f00a fd0b 	bl	800f28a <f_unlink>
		f_unlink(FILTERED_PATH);
 8004874:	4827      	ldr	r0, [pc, #156]	@ (8004914 <recognize_user_voice+0xf0>)
 8004876:	f00a fd08 	bl	800f28a <f_unlink>
		return false;
 800487a:	2300      	movs	r3, #0
 800487c:	e043      	b.n	8004906 <recognize_user_voice+0xe2>
	}

	//Obtengo features
	res = get_fft_feature(FILTERED_PATH, FEATURE_PATH);
 800487e:	4926      	ldr	r1, [pc, #152]	@ (8004918 <recognize_user_voice+0xf4>)
 8004880:	4824      	ldr	r0, [pc, #144]	@ (8004914 <recognize_user_voice+0xf0>)
 8004882:	f7ff f9f3 	bl	8003c6c <get_fft_feature>
 8004886:	4603      	mov	r3, r0
 8004888:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if(!res){
 800488c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004890:	f083 0301 	eor.w	r3, r3, #1
 8004894:	b2db      	uxtb	r3, r3
 8004896:	2b00      	cmp	r3, #0
 8004898:	d00a      	beq.n	80048b0 <recognize_user_voice+0x8c>
		//Borro archivo de seal filtrada y de feature
		f_unlink(VOICE_PATH);
 800489a:	481d      	ldr	r0, [pc, #116]	@ (8004910 <recognize_user_voice+0xec>)
 800489c:	f00a fcf5 	bl	800f28a <f_unlink>
		f_unlink(FILTERED_PATH);
 80048a0:	481c      	ldr	r0, [pc, #112]	@ (8004914 <recognize_user_voice+0xf0>)
 80048a2:	f00a fcf2 	bl	800f28a <f_unlink>
		f_unlink(FEATURE_PATH);
 80048a6:	481c      	ldr	r0, [pc, #112]	@ (8004918 <recognize_user_voice+0xf4>)
 80048a8:	f00a fcef 	bl	800f28a <f_unlink>
		return false;
 80048ac:	2300      	movs	r3, #0
 80048ae:	e02a      	b.n	8004906 <recognize_user_voice+0xe2>
	}

	//Comparo features con el template
	is_recognized = compare_features(FEATURE_PATH, template_path);
 80048b0:	6879      	ldr	r1, [r7, #4]
 80048b2:	4819      	ldr	r0, [pc, #100]	@ (8004918 <recognize_user_voice+0xf4>)
 80048b4:	f7ff fefa 	bl	80046ac <compare_features>
 80048b8:	4603      	mov	r3, r0
 80048ba:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

	if(is_recognized){
 80048be:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d007      	beq.n	80048d6 <recognize_user_voice+0xb2>
		build_entry_message(entry, user_name, "Concedido");
 80048c6:	f107 0308 	add.w	r3, r7, #8
 80048ca:	4a14      	ldr	r2, [pc, #80]	@ (800491c <recognize_user_voice+0xf8>)
 80048cc:	6839      	ldr	r1, [r7, #0]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff fb3c 	bl	8003f4c <build_entry_message>
 80048d4:	e006      	b.n	80048e4 <recognize_user_voice+0xc0>
	}
	else{
		build_entry_message(entry, user_name, "Denegado");
 80048d6:	f107 0308 	add.w	r3, r7, #8
 80048da:	4a11      	ldr	r2, [pc, #68]	@ (8004920 <recognize_user_voice+0xfc>)
 80048dc:	6839      	ldr	r1, [r7, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff fb34 	bl	8003f4c <build_entry_message>
	}

	//Escribo entrada de registro
	write_entry(REGISTER_PATH, entry);
 80048e4:	f107 0308 	add.w	r3, r7, #8
 80048e8:	4619      	mov	r1, r3
 80048ea:	480e      	ldr	r0, [pc, #56]	@ (8004924 <recognize_user_voice+0x100>)
 80048ec:	f7fe fe00 	bl	80034f0 <write_entry>

	//Elimino los archivos creados en el reconocimiento de voz
	f_unlink(VOICE_PATH);
 80048f0:	4807      	ldr	r0, [pc, #28]	@ (8004910 <recognize_user_voice+0xec>)
 80048f2:	f00a fcca 	bl	800f28a <f_unlink>
	f_unlink(FILTERED_PATH);
 80048f6:	4807      	ldr	r0, [pc, #28]	@ (8004914 <recognize_user_voice+0xf0>)
 80048f8:	f00a fcc7 	bl	800f28a <f_unlink>
	f_unlink(FEATURE_PATH);
 80048fc:	4806      	ldr	r0, [pc, #24]	@ (8004918 <recognize_user_voice+0xf4>)
 80048fe:	f00a fcc4 	bl	800f28a <f_unlink>

	//Devuelvo estado de reconocimiento
	return is_recognized;
 8004902:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
}
 8004906:	4618      	mov	r0, r3
 8004908:	3748      	adds	r7, #72	@ 0x48
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	08014fd0 	.word	0x08014fd0
 8004914:	08014fe4 	.word	0x08014fe4
 8004918:	08014ff8 	.word	0x08014ff8
 800491c:	0801500c 	.word	0x0801500c
 8004920:	08015018 	.word	0x08015018
 8004924:	08015024 	.word	0x08015024

08004928 <display_task>:
	}
}

#elif DISPLAY_FUNCTION == 1
//Version funcional que utiliza el control de acceso
void display_task(void *pvParameters){
 8004928:	b580      	push	{r7, lr}
 800492a:	b084      	sub	sp, #16
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
	display_message_t message;
	uint8_t counter = 0;
 8004930:	2300      	movs	r3, #0
 8004932:	73fb      	strb	r3, [r7, #15]
	display_init();						//Inicializo el display
 8004934:	f7fd fedb 	bl	80026ee <display_init>
	display_start_msg();				//Muestro mensaje inicial
 8004938:	f7fd ff76 	bl	8002828 <display_start_msg>
	while(1){
		xQueueReceive(display_queue, &message, portMAX_DELAY);				//Espero a que llegue una pantalla para mostrar
 800493c:	4b88      	ldr	r3, [pc, #544]	@ (8004b60 <display_task+0x238>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f107 010e 	add.w	r1, r7, #14
 8004944:	f04f 32ff 	mov.w	r2, #4294967295
 8004948:	4618      	mov	r0, r3
 800494a:	f00b fb37 	bl	800ffbc <xQueueReceive>
		switch(message){
 800494e:	7bbb      	ldrb	r3, [r7, #14]
 8004950:	3b01      	subs	r3, #1
 8004952:	2b13      	cmp	r3, #19
 8004954:	d8f2      	bhi.n	800493c <display_task+0x14>
 8004956:	a201      	add	r2, pc, #4	@ (adr r2, 800495c <display_task+0x34>)
 8004958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800495c:	080049ad 	.word	0x080049ad
 8004960:	080049b3 	.word	0x080049b3
 8004964:	080049cb 	.word	0x080049cb
 8004968:	080049e3 	.word	0x080049e3
 800496c:	080049f5 	.word	0x080049f5
 8004970:	08004a15 	.word	0x08004a15
 8004974:	08004a39 	.word	0x08004a39
 8004978:	08004a3f 	.word	0x08004a3f
 800497c:	08004a5b 	.word	0x08004a5b
 8004980:	08004a77 	.word	0x08004a77
 8004984:	08004a89 	.word	0x08004a89
 8004988:	08004a9b 	.word	0x08004a9b
 800498c:	08004ab7 	.word	0x08004ab7
 8004990:	08004ad3 	.word	0x08004ad3
 8004994:	08004ad9 	.word	0x08004ad9
 8004998:	08004af5 	.word	0x08004af5
 800499c:	08004afb 	.word	0x08004afb
 80049a0:	08004b01 	.word	0x08004b01
 80049a4:	08004b1d 	.word	0x08004b1d
 80049a8:	08004b39 	.word	0x08004b39
		case DISPLAY_SCREEN_WELCOME:
			display_start_msg();
 80049ac:	f7fd ff3c 	bl	8002828 <display_start_msg>
			break;
 80049b0:	e0d4      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_ENTER_DIGIT:
			if(counter < SEQUENCE_LENGTH){
 80049b2:	7bfb      	ldrb	r3, [r7, #15]
 80049b4:	2b05      	cmp	r3, #5
 80049b6:	f200 80cd 	bhi.w	8004b54 <display_task+0x22c>
				counter++;
 80049ba:	7bfb      	ldrb	r3, [r7, #15]
 80049bc:	3301      	adds	r3, #1
 80049be:	73fb      	strb	r3, [r7, #15]
				display_sequence_entry_msg(counter);
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f7fd ff66 	bl	8002894 <display_sequence_entry_msg>
			}
			break;
 80049c8:	e0c4      	b.n	8004b54 <display_task+0x22c>
		case DISPLAY_ERASE_DIGIT:
			if(counter > 0){
 80049ca:	7bfb      	ldrb	r3, [r7, #15]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	f000 80c3 	beq.w	8004b58 <display_task+0x230>
				counter--;
 80049d2:	7bfb      	ldrb	r3, [r7, #15]
 80049d4:	3b01      	subs	r3, #1
 80049d6:	73fb      	strb	r3, [r7, #15]
				display_sequence_entry_msg(counter);
 80049d8:	7bfb      	ldrb	r3, [r7, #15]
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fd ff5a 	bl	8002894 <display_sequence_entry_msg>
			}
			break;
 80049e0:	e0ba      	b.n	8004b58 <display_task+0x230>
		case DISPLAY_USER_FOUND:
			display_user_found_msg();
 80049e2:	f7fd ffbf 	bl	8002964 <display_user_found_msg>
			counter = 0;
 80049e6:	2300      	movs	r3, #0
 80049e8:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 80049ea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80049ee:	f00b ffff 	bl	80109f0 <vTaskDelay>
			break;
 80049f2:	e0b3      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_USER_NOT_FOUND:
			display_user_not_found_msg();
 80049f4:	f7fd ffc0 	bl	8002978 <display_user_not_found_msg>
			counter = 0;													//Reinicio el contador
 80049f8:	2300      	movs	r3, #0
 80049fa:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 80049fc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004a00:	f00b fff6 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);								//Luego del delay, doy semaforo para que tarea sd siga ejecutandose
 8004a04:	4b57      	ldr	r3, [pc, #348]	@ (8004b64 <display_task+0x23c>)
 8004a06:	6818      	ldr	r0, [r3, #0]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	2100      	movs	r1, #0
 8004a0e:	f00b f943 	bl	800fc98 <xQueueGenericSend>
			break;
 8004a12:	e0a3      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_START_SPEECH_REC:
			display_start_voice_recognition_msg();
 8004a14:	f7fd ffba 	bl	800298c <display_start_voice_recognition_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004a18:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004a1c:	f00b ffe8 	bl	80109f0 <vTaskDelay>
			countdown_msg();
 8004a20:	f7fd ffbe 	bl	80029a0 <countdown_msg>
			display_capturing_voice_msg();
 8004a24:	f7fe f812 	bl	8002a4c <display_capturing_voice_msg>
			xSemaphoreGive(sd_display_sync);
 8004a28:	4b4e      	ldr	r3, [pc, #312]	@ (8004b64 <display_task+0x23c>)
 8004a2a:	6818      	ldr	r0, [r3, #0]
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	2200      	movs	r2, #0
 8004a30:	2100      	movs	r1, #0
 8004a32:	f00b f931 	bl	800fc98 <xQueueGenericSend>
			break;
 8004a36:	e091      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_PROCESSING_DATA:
			display_processing_data_msg();
 8004a38:	f7fe f812 	bl	8002a60 <display_processing_data_msg>
			//vTaskDelay(2000 / portTICK_RATE_MS);
			break;
 8004a3c:	e08e      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_ACCESS_GRANTED:
			display_access_granted_msg();
 8004a3e:	f7fd ff7d 	bl	800293c <display_access_granted_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004a42:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004a46:	f00b ffd3 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004a4a:	4b46      	ldr	r3, [pc, #280]	@ (8004b64 <display_task+0x23c>)
 8004a4c:	6818      	ldr	r0, [r3, #0]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	2200      	movs	r2, #0
 8004a52:	2100      	movs	r1, #0
 8004a54:	f00b f920 	bl	800fc98 <xQueueGenericSend>
			break;
 8004a58:	e080      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_ACCESS_DENIED:
			display_access_denied_msg();
 8004a5a:	f7fd ff79 	bl	8002950 <display_access_denied_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004a5e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004a62:	f00b ffc5 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004a66:	4b3f      	ldr	r3, [pc, #252]	@ (8004b64 <display_task+0x23c>)
 8004a68:	6818      	ldr	r0, [r3, #0]
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	2100      	movs	r1, #0
 8004a70:	f00b f912 	bl	800fc98 <xQueueGenericSend>
			break;
 8004a74:	e072      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_TIMEOUT_EVENT:
			display_timeout_msg();
 8004a76:	f7fd ff4d 	bl	8002914 <display_timeout_msg>
			counter = 0;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004a7e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004a82:	f00b ffb5 	bl	80109f0 <vTaskDelay>
			break;
 8004a86:	e069      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_INCOMPLETE_SEQUENCE_EVENT:
			display_incomplete_entry_msg();
 8004a88:	f7fd ff4e 	bl	8002928 <display_incomplete_entry_msg>
			counter = 0;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	73fb      	strb	r3, [r7, #15]
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004a90:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004a94:	f00b ffac 	bl	80109f0 <vTaskDelay>
			break;
 8004a98:	e060      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_TEMPLATE_SAVED:
			display_template_saved_msg();
 8004a9a:	f7fd ffff 	bl	8002a9c <display_template_saved_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004a9e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004aa2:	f00b ffa5 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004aa6:	4b2f      	ldr	r3, [pc, #188]	@ (8004b64 <display_task+0x23c>)
 8004aa8:	6818      	ldr	r0, [r3, #0]
 8004aaa:	2300      	movs	r3, #0
 8004aac:	2200      	movs	r2, #0
 8004aae:	2100      	movs	r1, #0
 8004ab0:	f00b f8f2 	bl	800fc98 <xQueueGenericSend>
			break;
 8004ab4:	e052      	b.n	8004b5c <display_task+0x234>
		//Casos asociados a errores
		case DISPLAY_TEMPLATE_NOT_CREATED:
			display_template_not_created_msg();
 8004ab6:	f7fd fffb 	bl	8002ab0 <display_template_not_created_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004aba:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004abe:	f00b ff97 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004ac2:	4b28      	ldr	r3, [pc, #160]	@ (8004b64 <display_task+0x23c>)
 8004ac4:	6818      	ldr	r0, [r3, #0]
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	2200      	movs	r2, #0
 8004aca:	2100      	movs	r1, #0
 8004acc:	f00b f8e4 	bl	800fc98 <xQueueGenericSend>
			break;
 8004ad0:	e044      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_MOUNTING_ERROR:
			display_mounting_error_msg();
 8004ad2:	f7fd fff7 	bl	8002ac4 <display_mounting_error_msg>
			break;
 8004ad6:	e041      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_TEMPLATE_NOT_FOUND:
			display_missing_template_msg();
 8004ad8:	f7fd ffd6 	bl	8002a88 <display_missing_template_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004adc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004ae0:	f00b ff86 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8004b64 <display_task+0x23c>)
 8004ae6:	6818      	ldr	r0, [r3, #0]
 8004ae8:	2300      	movs	r3, #0
 8004aea:	2200      	movs	r2, #0
 8004aec:	2100      	movs	r1, #0
 8004aee:	f00b f8d3 	bl	800fc98 <xQueueGenericSend>
			break;
 8004af2:	e033      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_DATABASE_NOT_FOUND:
			display_missing_database_msg();
 8004af4:	f7fd ffbe 	bl	8002a74 <display_missing_database_msg>
			break;
 8004af8:	e030      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_REGISTER_NOT_CREATED:
			display_register_not_created_msg();
 8004afa:	f7fd ffed 	bl	8002ad8 <display_register_not_created_msg>
			break;
 8004afe:	e02d      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_MEMORY_ERROR:
			display_memory_error_msg();
 8004b00:	f7fd fff4 	bl	8002aec <display_memory_error_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004b04:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004b08:	f00b ff72 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004b0c:	4b15      	ldr	r3, [pc, #84]	@ (8004b64 <display_task+0x23c>)
 8004b0e:	6818      	ldr	r0, [r3, #0]
 8004b10:	2300      	movs	r3, #0
 8004b12:	2200      	movs	r2, #0
 8004b14:	2100      	movs	r1, #0
 8004b16:	f00b f8bf 	bl	800fc98 <xQueueGenericSend>
			break;
 8004b1a:	e01f      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_READ_SD_ERROR:
			display_read_sd_error_msg();
 8004b1c:	f7fd fff0 	bl	8002b00 <display_read_sd_error_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004b20:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004b24:	f00b ff64 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004b28:	4b0e      	ldr	r3, [pc, #56]	@ (8004b64 <display_task+0x23c>)
 8004b2a:	6818      	ldr	r0, [r3, #0]
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	2200      	movs	r2, #0
 8004b30:	2100      	movs	r1, #0
 8004b32:	f00b f8b1 	bl	800fc98 <xQueueGenericSend>
			break;
 8004b36:	e011      	b.n	8004b5c <display_task+0x234>
		case DISPLAY_WRITE_SD_ERROR:
			display_write_sd_error_msg();
 8004b38:	f7fd ffec 	bl	8002b14 <display_write_sd_error_msg>
			vTaskDelay(2000 / portTICK_RATE_MS);
 8004b3c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8004b40:	f00b ff56 	bl	80109f0 <vTaskDelay>
			xSemaphoreGive(sd_display_sync);
 8004b44:	4b07      	ldr	r3, [pc, #28]	@ (8004b64 <display_task+0x23c>)
 8004b46:	6818      	ldr	r0, [r3, #0]
 8004b48:	2300      	movs	r3, #0
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	2100      	movs	r1, #0
 8004b4e:	f00b f8a3 	bl	800fc98 <xQueueGenericSend>
			break;
 8004b52:	e003      	b.n	8004b5c <display_task+0x234>
			break;
 8004b54:	bf00      	nop
 8004b56:	e6f1      	b.n	800493c <display_task+0x14>
			break;
 8004b58:	bf00      	nop
 8004b5a:	e6ef      	b.n	800493c <display_task+0x14>
		xQueueReceive(display_queue, &message, portMAX_DELAY);				//Espero a que llegue una pantalla para mostrar
 8004b5c:	e6ee      	b.n	800493c <display_task+0x14>
 8004b5e:	bf00      	nop
 8004b60:	20000900 	.word	0x20000900
 8004b64:	2000090c 	.word	0x2000090c

08004b68 <keypad_task>:
#include <digit_handle_logic.h>
#include "keypad_functions.h"
/*================[Public Task]=====================*/
void keypad_task(void *pvParameters){
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
	char input;
	char kp_buffer[SEQUENCE_LENGTH + 1] = {0};										//Son 7 elementos para incluir el caracter '\0'
 8004b70:	2300      	movs	r3, #0
 8004b72:	60fb      	str	r3, [r7, #12]
 8004b74:	f107 0310 	add.w	r3, r7, #16
 8004b78:	2100      	movs	r1, #0
 8004b7a:	460a      	mov	r2, r1
 8004b7c:	801a      	strh	r2, [r3, #0]
 8004b7e:	460a      	mov	r2, r1
 8004b80:	709a      	strb	r2, [r3, #2]
	bool send_flag = false;
 8004b82:	2300      	movs	r3, #0
 8004b84:	72fb      	strb	r3, [r7, #11]
	display_message_t message;
	while(1){
		input = read_keypad();
 8004b86:	f7fe fa3d 	bl	8003004 <read_keypad>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	75bb      	strb	r3, [r7, #22]
		message = handle_keypad_input(input, kp_buffer, &send_flag);				//Manejo la logica de recepcion. Con 6 digitos se envia
 8004b8e:	f107 020b 	add.w	r2, r7, #11
 8004b92:	f107 010c 	add.w	r1, r7, #12
 8004b96:	7dbb      	ldrb	r3, [r7, #22]
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7ff fa1d 	bl	8003fd8 <handle_keypad_input>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	72bb      	strb	r3, [r7, #10]
		if(send_flag){
 8004ba2:	7afb      	ldrb	r3, [r7, #11]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d01c      	beq.n	8004be2 <keypad_task+0x7a>
			//Envio uno por uno los digitos obtenidos con el keypad a la tarea SD
			for(uint8_t i = 0; i < SEQUENCE_LENGTH + 1; i++){
 8004ba8:	2300      	movs	r3, #0
 8004baa:	75fb      	strb	r3, [r7, #23]
 8004bac:	e00d      	b.n	8004bca <keypad_task+0x62>
				xQueueSend(sequence_queue, &kp_buffer[i], portMAX_DELAY);
 8004bae:	4b13      	ldr	r3, [pc, #76]	@ (8004bfc <keypad_task+0x94>)
 8004bb0:	6818      	ldr	r0, [r3, #0]
 8004bb2:	7dfb      	ldrb	r3, [r7, #23]
 8004bb4:	f107 020c 	add.w	r2, r7, #12
 8004bb8:	18d1      	adds	r1, r2, r3
 8004bba:	2300      	movs	r3, #0
 8004bbc:	f04f 32ff 	mov.w	r2, #4294967295
 8004bc0:	f00b f86a 	bl	800fc98 <xQueueGenericSend>
			for(uint8_t i = 0; i < SEQUENCE_LENGTH + 1; i++){
 8004bc4:	7dfb      	ldrb	r3, [r7, #23]
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	75fb      	strb	r3, [r7, #23]
 8004bca:	7dfb      	ldrb	r3, [r7, #23]
 8004bcc:	2b06      	cmp	r3, #6
 8004bce:	d9ee      	bls.n	8004bae <keypad_task+0x46>
			}
			xSemaphoreTake(keypad_sd_sync, portMAX_DELAY);							//Espero que la tarea SD devuelva el semaforo
 8004bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c00 <keypad_task+0x98>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f00b fad1 	bl	8010180 <xQueueSemaphoreTake>

			//Reinicio el flag de envio
			send_flag = false;
 8004bde:	2300      	movs	r3, #0
 8004be0:	72fb      	strb	r3, [r7, #11]
		}

		//Envio el mensaje a la tarea display si no hay pantalla idle
		if(message != DISPLAY_IDLE){
 8004be2:	7abb      	ldrb	r3, [r7, #10]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d0ce      	beq.n	8004b86 <keypad_task+0x1e>
			xQueueSend(display_queue, &message, portMAX_DELAY);
 8004be8:	4b06      	ldr	r3, [pc, #24]	@ (8004c04 <keypad_task+0x9c>)
 8004bea:	6818      	ldr	r0, [r3, #0]
 8004bec:	f107 010a 	add.w	r1, r7, #10
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	f04f 32ff 	mov.w	r2, #4294967295
 8004bf6:	f00b f84f 	bl	800fc98 <xQueueGenericSend>
		input = read_keypad();
 8004bfa:	e7c4      	b.n	8004b86 <keypad_task+0x1e>
 8004bfc:	200008fc 	.word	0x200008fc
 8004c00:	20000908 	.word	0x20000908
 8004c04:	20000900 	.word	0x20000900

08004c08 <lock_task>:
#include "common_utils.h"

void lock_task(void *pvParameters){
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b084      	sub	sp, #16
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	6078      	str	r0, [r7, #4]
	bool lock_state;
	while(1){
		xQueueReceive(lock_state_queue, &lock_state, portMAX_DELAY);
 8004c10:	4b0d      	ldr	r3, [pc, #52]	@ (8004c48 <lock_task+0x40>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f107 010f 	add.w	r1, r7, #15
 8004c18:	f04f 32ff 	mov.w	r2, #4294967295
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	f00b f9cd 	bl	800ffbc <xQueueReceive>
		if(lock_state){
 8004c22:	7bfb      	ldrb	r3, [r7, #15]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d0f3      	beq.n	8004c10 <lock_task+0x8>
			HAL_GPIO_WritePin(Lock_GPIO_Port, Lock_Pin, GPIO_PIN_RESET);			//Abro la cerradura
 8004c28:	2200      	movs	r2, #0
 8004c2a:	2120      	movs	r1, #32
 8004c2c:	4807      	ldr	r0, [pc, #28]	@ (8004c4c <lock_task+0x44>)
 8004c2e:	f001 fd47 	bl	80066c0 <HAL_GPIO_WritePin>
			HAL_Delay(3000);														//Doy tiempo prudencial para pasar
 8004c32:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004c36:	f000 f95b 	bl	8004ef0 <HAL_Delay>
			HAL_GPIO_WritePin(Lock_GPIO_Port, Lock_Pin, GPIO_PIN_SET);				//Cierro la cerradura
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	2120      	movs	r1, #32
 8004c3e:	4803      	ldr	r0, [pc, #12]	@ (8004c4c <lock_task+0x44>)
 8004c40:	f001 fd3e 	bl	80066c0 <HAL_GPIO_WritePin>
		xQueueReceive(lock_state_queue, &lock_state, portMAX_DELAY);
 8004c44:	e7e4      	b.n	8004c10 <lock_task+0x8>
 8004c46:	bf00      	nop
 8004c48:	20000904 	.word	0x20000904
 8004c4c:	40020800 	.word	0x40020800

08004c50 <sd_task>:
#include "sd_functions.h"
/*================[Private defines]========================*/
#define CODE_VERSION 1
/*================[Public task]==========================*/
#if CODE_VERSION == 1
void sd_task(void *pvParameters){
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
	display_message_t message;										//Para enviar mensajes al display
	char user_key_retrieved[SEQUENCE_LENGTH + 1];					//Para recibir los digitos desde el keypad
	bool res;

	//Montar tarjeta SD aca
	res = try_mount("");
 8004c58:	483d      	ldr	r0, [pc, #244]	@ (8004d50 <sd_task+0x100>)
 8004c5a:	f7fe facb 	bl	80031f4 <try_mount>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	75fb      	strb	r3, [r7, #23]
	if(!res){
 8004c62:	7dfb      	ldrb	r3, [r7, #23]
 8004c64:	f083 0301 	eor.w	r3, r3, #1
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d004      	beq.n	8004c78 <sd_task+0x28>
		send_error(DISPLAY_MOUNTING_ERROR);
 8004c6e:	200e      	movs	r0, #14
 8004c70:	f000 f8d2 	bl	8004e18 <send_error>
		while(1);
 8004c74:	bf00      	nop
 8004c76:	e7fd      	b.n	8004c74 <sd_task+0x24>
	}

	//Control inicial. Verifico existencia de archivos importantes
	if(!initialize_sd_and_verify_files(&message)){
 8004c78:	f107 0316 	add.w	r3, r7, #22
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7ff f90b 	bl	8003e98 <initialize_sd_and_verify_files>
 8004c82:	4603      	mov	r3, r0
 8004c84:	f083 0301 	eor.w	r3, r3, #1
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00a      	beq.n	8004ca4 <sd_task+0x54>
		//No se pudieron realizar las inicializaciones
		res = try_unmount("");										//Desmonto tarjeta SD
 8004c8e:	4830      	ldr	r0, [pc, #192]	@ (8004d50 <sd_task+0x100>)
 8004c90:	f7fe fad2 	bl	8003238 <try_unmount>
 8004c94:	4603      	mov	r3, r0
 8004c96:	75fb      	strb	r3, [r7, #23]
		send_error(message);
 8004c98:	7dbb      	ldrb	r3, [r7, #22]
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f000 f8bc 	bl	8004e18 <send_error>
		while(1);													//Loop permanente. Resetear y solucionar el problema.
 8004ca0:	bf00      	nop
 8004ca2:	e7fd      	b.n	8004ca0 <sd_task+0x50>
	}

	//Desmonto tarjeta SD
	res = try_unmount("");
 8004ca4:	482a      	ldr	r0, [pc, #168]	@ (8004d50 <sd_task+0x100>)
 8004ca6:	f7fe fac7 	bl	8003238 <try_unmount>
 8004caa:	4603      	mov	r3, r0
 8004cac:	75fb      	strb	r3, [r7, #23]
	if(!res){
 8004cae:	7dfb      	ldrb	r3, [r7, #23]
 8004cb0:	f083 0301 	eor.w	r3, r3, #1
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d004      	beq.n	8004cc4 <sd_task+0x74>
		send_error(DISPLAY_MOUNTING_ERROR);
 8004cba:	200e      	movs	r0, #14
 8004cbc:	f000 f8ac 	bl	8004e18 <send_error>
		while(1);
 8004cc0:	bf00      	nop
 8004cc2:	e7fd      	b.n	8004cc0 <sd_task+0x70>
	}

	while(1){
		//Recibo clave desde tarea keypad
		receive_user_key(user_key_retrieved);
 8004cc4:	f107 030c 	add.w	r3, r7, #12
 8004cc8:	4618      	mov	r0, r3
 8004cca:	f7fe fd31 	bl	8003730 <receive_user_key>

		//Monto tarjeta SD
		res = try_mount("");
 8004cce:	4820      	ldr	r0, [pc, #128]	@ (8004d50 <sd_task+0x100>)
 8004cd0:	f7fe fa90 	bl	80031f4 <try_mount>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	75fb      	strb	r3, [r7, #23]
		if(!res){
 8004cd8:	7dfb      	ldrb	r3, [r7, #23]
 8004cda:	f083 0301 	eor.w	r3, r3, #1
 8004cde:	b2db      	uxtb	r3, r3
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d004      	beq.n	8004cee <sd_task+0x9e>
			send_error(DISPLAY_MOUNTING_ERROR);
 8004ce4:	200e      	movs	r0, #14
 8004ce6:	f000 f897 	bl	8004e18 <send_error>
			while(1);
 8004cea:	bf00      	nop
 8004cec:	e7fd      	b.n	8004cea <sd_task+0x9a>
		}

		//Verifico si se ingreso clave para creacion de template
		if(is_template_creation(user_key_retrieved)){
 8004cee:	f107 030c 	add.w	r3, r7, #12
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f7fe fd3a 	bl	800376c <is_template_creation>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d011      	beq.n	8004d22 <sd_task+0xd2>
			//Creo template
			handle_template_creation();
 8004cfe:	f7fe fd49 	bl	8003794 <handle_template_creation>

			//Desmonto tarjeta SD
			res = try_unmount("");
 8004d02:	4813      	ldr	r0, [pc, #76]	@ (8004d50 <sd_task+0x100>)
 8004d04:	f7fe fa98 	bl	8003238 <try_unmount>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	75fb      	strb	r3, [r7, #23]
			if(!res){
 8004d0c:	7dfb      	ldrb	r3, [r7, #23]
 8004d0e:	f083 0301 	eor.w	r3, r3, #1
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d019      	beq.n	8004d4c <sd_task+0xfc>
				send_error(DISPLAY_MOUNTING_ERROR);
 8004d18:	200e      	movs	r0, #14
 8004d1a:	f000 f87d 	bl	8004e18 <send_error>
				while(1);
 8004d1e:	bf00      	nop
 8004d20:	e7fd      	b.n	8004d1e <sd_task+0xce>
			}
			continue;
		}

		//Realizo verificacion de usuario normal
		handle_user_verification(user_key_retrieved);
 8004d22:	f107 030c 	add.w	r3, r7, #12
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fe fd52 	bl	80037d0 <handle_user_verification>

		//Desmonto tarjeta SD
		res = try_unmount("");
 8004d2c:	4808      	ldr	r0, [pc, #32]	@ (8004d50 <sd_task+0x100>)
 8004d2e:	f7fe fa83 	bl	8003238 <try_unmount>
 8004d32:	4603      	mov	r3, r0
 8004d34:	75fb      	strb	r3, [r7, #23]
		if(!res){
 8004d36:	7dfb      	ldrb	r3, [r7, #23]
 8004d38:	f083 0301 	eor.w	r3, r3, #1
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d0c0      	beq.n	8004cc4 <sd_task+0x74>
			send_error(DISPLAY_MOUNTING_ERROR);
 8004d42:	200e      	movs	r0, #14
 8004d44:	f000 f868 	bl	8004e18 <send_error>
			while(1);
 8004d48:	bf00      	nop
 8004d4a:	e7fd      	b.n	8004d48 <sd_task+0xf8>
			continue;
 8004d4c:	bf00      	nop
		receive_user_key(user_key_retrieved);
 8004d4e:	e7b9      	b.n	8004cc4 <sd_task+0x74>
 8004d50:	08015034 	.word	0x08015034

08004d54 <clear_buffer>:
#include "common_utils.h"

extern UART_HandleTypeDef huart2;

//Funciones utiles
void clear_buffer(char *buffer, size_t length) {
 8004d54:	b480      	push	{r7}
 8004d56:	b085      	sub	sp, #20
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
 8004d5c:	6039      	str	r1, [r7, #0]
    if (buffer == NULL) {
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d00f      	beq.n	8004d84 <clear_buffer+0x30>
        return; // Verifica que el puntero no sea nulo
    }
    for (size_t i = 0; i < length; i++) {
 8004d64:	2300      	movs	r3, #0
 8004d66:	60fb      	str	r3, [r7, #12]
 8004d68:	e007      	b.n	8004d7a <clear_buffer+0x26>
        buffer[i] = '\0'; // Llena el buffer con caracteres nulos
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	4413      	add	r3, r2
 8004d70:	2200      	movs	r2, #0
 8004d72:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < length; i++) {
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	3301      	adds	r3, #1
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d3f3      	bcc.n	8004d6a <clear_buffer+0x16>
 8004d82:	e000      	b.n	8004d86 <clear_buffer+0x32>
        return; // Verifica que el puntero no sea nulo
 8004d84:	bf00      	nop
    }
}
 8004d86:	3714      	adds	r7, #20
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <clear_char>:

void clear_char(char *buffer, char character){
 8004d90:	b480      	push	{r7}
 8004d92:	b085      	sub	sp, #20
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
 8004d98:	460b      	mov	r3, r1
 8004d9a:	70fb      	strb	r3, [r7, #3]
	char *ptr = buffer;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	60fb      	str	r3, [r7, #12]
	while(*ptr != character){
 8004da0:	e006      	b.n	8004db0 <clear_char+0x20>
		if(*ptr == 0){
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	781b      	ldrb	r3, [r3, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d008      	beq.n	8004dbc <clear_char+0x2c>
			break;
		}
		ptr++;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	3301      	adds	r3, #1
 8004dae:	60fb      	str	r3, [r7, #12]
	while(*ptr != character){
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	781b      	ldrb	r3, [r3, #0]
 8004db4:	78fa      	ldrb	r2, [r7, #3]
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d1f3      	bne.n	8004da2 <clear_char+0x12>
 8004dba:	e000      	b.n	8004dbe <clear_char+0x2e>
			break;
 8004dbc:	bf00      	nop
	}
	*ptr = 0;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	701a      	strb	r2, [r3, #0]
	return;
 8004dc4:	bf00      	nop
}
 8004dc6:	3714      	adds	r7, #20
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <send_message>:


void send_message(display_message_t message, bool is_blocking){
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	4603      	mov	r3, r0
 8004dd8:	460a      	mov	r2, r1
 8004dda:	71fb      	strb	r3, [r7, #7]
 8004ddc:	4613      	mov	r3, r2
 8004dde:	71bb      	strb	r3, [r7, #6]
	xQueueSend(display_queue, &message, portMAX_DELAY);					//Envio mensaje de error al display
 8004de0:	4b0b      	ldr	r3, [pc, #44]	@ (8004e10 <send_message+0x40>)
 8004de2:	6818      	ldr	r0, [r3, #0]
 8004de4:	1df9      	adds	r1, r7, #7
 8004de6:	2300      	movs	r3, #0
 8004de8:	f04f 32ff 	mov.w	r2, #4294967295
 8004dec:	f00a ff54 	bl	800fc98 <xQueueGenericSend>

	//Compruebo si es bloqueante el mensaje
	if(is_blocking){
 8004df0:	79bb      	ldrb	r3, [r7, #6]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d007      	beq.n	8004e06 <send_message+0x36>
		xSemaphoreTake(sd_display_sync, portMAX_DELAY);					//Esperar hasta que el display termine de mostrar el mensaje
 8004df6:	4b07      	ldr	r3, [pc, #28]	@ (8004e14 <send_message+0x44>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f04f 31ff 	mov.w	r1, #4294967295
 8004dfe:	4618      	mov	r0, r3
 8004e00:	f00b f9be 	bl	8010180 <xQueueSemaphoreTake>
	}
	return;
 8004e04:	bf00      	nop
 8004e06:	bf00      	nop
}
 8004e08:	3708      	adds	r7, #8
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	bf00      	nop
 8004e10:	20000900 	.word	0x20000900
 8004e14:	2000090c 	.word	0x2000090c

08004e18 <send_error>:

void send_error(display_message_t error_message){
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b082      	sub	sp, #8
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	4603      	mov	r3, r0
 8004e20:	71fb      	strb	r3, [r7, #7]
	send_message(error_message, BLOCKING);
 8004e22:	79fb      	ldrb	r3, [r7, #7]
 8004e24:	2101      	movs	r1, #1
 8004e26:	4618      	mov	r0, r3
 8004e28:	f7ff ffd2 	bl	8004dd0 <send_message>
	return;
 8004e2c:	bf00      	nop
}
 8004e2e:	3708      	adds	r7, #8
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <send_uart>:
void generate_filename(char *filename, uint32_t x){
	snprintf(filename, "voice_%d.bin", x);
	return;
}

bool send_uart(uint8_t *buffer, uint16_t size){
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b084      	sub	sp, #16
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, buffer, size, HAL_MAX_DELAY);
 8004e40:	887a      	ldrh	r2, [r7, #2]
 8004e42:	f04f 33ff 	mov.w	r3, #4294967295
 8004e46:	6879      	ldr	r1, [r7, #4]
 8004e48:	4807      	ldr	r0, [pc, #28]	@ (8004e68 <send_uart+0x34>)
 8004e4a:	f004 fadd 	bl	8009408 <HAL_UART_Transmit>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	73fb      	strb	r3, [r7, #15]
	return (status == HAL_OK) ? true : false;
 8004e52:	7bfb      	ldrb	r3, [r7, #15]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	bf0c      	ite	eq
 8004e58:	2301      	moveq	r3, #1
 8004e5a:	2300      	movne	r3, #0
 8004e5c:	b2db      	uxtb	r3, r3
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3710      	adds	r7, #16
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bd80      	pop	{r7, pc}
 8004e66:	bf00      	nop
 8004e68:	200008b4 	.word	0x200008b4

08004e6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004e70:	4b0e      	ldr	r3, [pc, #56]	@ (8004eac <HAL_Init+0x40>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	4a0d      	ldr	r2, [pc, #52]	@ (8004eac <HAL_Init+0x40>)
 8004e76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004e7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8004eac <HAL_Init+0x40>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	4a0a      	ldr	r2, [pc, #40]	@ (8004eac <HAL_Init+0x40>)
 8004e82:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e88:	4b08      	ldr	r3, [pc, #32]	@ (8004eac <HAL_Init+0x40>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a07      	ldr	r2, [pc, #28]	@ (8004eac <HAL_Init+0x40>)
 8004e8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e94:	2003      	movs	r0, #3
 8004e96:	f000 fe62 	bl	8005b5e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e9a:	200f      	movs	r0, #15
 8004e9c:	f7fd fa30 	bl	8002300 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ea0:	f7fd f846 	bl	8001f30 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004ea4:	2300      	movs	r3, #0
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	40023c00 	.word	0x40023c00

08004eb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004eb4:	4b06      	ldr	r3, [pc, #24]	@ (8004ed0 <HAL_IncTick+0x20>)
 8004eb6:	781b      	ldrb	r3, [r3, #0]
 8004eb8:	461a      	mov	r2, r3
 8004eba:	4b06      	ldr	r3, [pc, #24]	@ (8004ed4 <HAL_IncTick+0x24>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	4a04      	ldr	r2, [pc, #16]	@ (8004ed4 <HAL_IncTick+0x24>)
 8004ec2:	6013      	str	r3, [r2, #0]
}
 8004ec4:	bf00      	nop
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ecc:	4770      	bx	lr
 8004ece:	bf00      	nop
 8004ed0:	2000065c 	.word	0x2000065c
 8004ed4:	20002f3c 	.word	0x20002f3c

08004ed8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
  return uwTick;
 8004edc:	4b03      	ldr	r3, [pc, #12]	@ (8004eec <HAL_GetTick+0x14>)
 8004ede:	681b      	ldr	r3, [r3, #0]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	20002f3c 	.word	0x20002f3c

08004ef0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ef8:	f7ff ffee 	bl	8004ed8 <HAL_GetTick>
 8004efc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f08:	d005      	beq.n	8004f16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004f34 <HAL_Delay+0x44>)
 8004f0c:	781b      	ldrb	r3, [r3, #0]
 8004f0e:	461a      	mov	r2, r3
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	4413      	add	r3, r2
 8004f14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004f16:	bf00      	nop
 8004f18:	f7ff ffde 	bl	8004ed8 <HAL_GetTick>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	1ad3      	subs	r3, r2, r3
 8004f22:	68fa      	ldr	r2, [r7, #12]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d8f7      	bhi.n	8004f18 <HAL_Delay+0x28>
  {
  }
}
 8004f28:	bf00      	nop
 8004f2a:	bf00      	nop
 8004f2c:	3710      	adds	r7, #16
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	bd80      	pop	{r7, pc}
 8004f32:	bf00      	nop
 8004f34:	2000065c 	.word	0x2000065c

08004f38 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f40:	2300      	movs	r3, #0
 8004f42:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	e033      	b.n	8004fb6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d109      	bne.n	8004f6a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f7fd f816 	bl	8001f88 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f6e:	f003 0310 	and.w	r3, r3, #16
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d118      	bne.n	8004fa8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f7a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004f7e:	f023 0302 	bic.w	r3, r3, #2
 8004f82:	f043 0202 	orr.w	r2, r3, #2
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004f8a:	6878      	ldr	r0, [r7, #4]
 8004f8c:	f000 fbb2 	bl	80056f4 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2200      	movs	r2, #0
 8004f94:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f9a:	f023 0303 	bic.w	r3, r3, #3
 8004f9e:	f043 0201 	orr.w	r2, r3, #1
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	641a      	str	r2, [r3, #64]	@ 0x40
 8004fa6:	e001      	b.n	8004fac <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004fb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3710      	adds	r7, #16
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b086      	sub	sp, #24
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	617b      	str	r3, [r7, #20]
 8004fca:	2300      	movs	r3, #0
 8004fcc:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	685b      	ldr	r3, [r3, #4]
 8004fdc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	f003 0302 	and.w	r3, r3, #2
 8004fe4:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8004fe6:	68bb      	ldr	r3, [r7, #8]
 8004fe8:	f003 0320 	and.w	r3, r3, #32
 8004fec:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d049      	beq.n	8005088 <HAL_ADC_IRQHandler+0xca>
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d046      	beq.n	8005088 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ffe:	f003 0310 	and.w	r3, r3, #16
 8005002:	2b00      	cmp	r3, #0
 8005004:	d105      	bne.n	8005012 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800500a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d12b      	bne.n	8005078 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005024:	2b00      	cmp	r3, #0
 8005026:	d127      	bne.n	8005078 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005032:	2b00      	cmp	r3, #0
 8005034:	d006      	beq.n	8005044 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	689b      	ldr	r3, [r3, #8]
 800503c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005040:	2b00      	cmp	r3, #0
 8005042:	d119      	bne.n	8005078 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	685a      	ldr	r2, [r3, #4]
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f022 0220 	bic.w	r2, r2, #32
 8005052:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005058:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005064:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d105      	bne.n	8005078 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005070:	f043 0201 	orr.w	r2, r3, #1
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f7fc ff2b 	bl	8001ed4 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f06f 0212 	mvn.w	r2, #18
 8005086:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f003 0304 	and.w	r3, r3, #4
 800508e:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8005090:	68bb      	ldr	r3, [r7, #8]
 8005092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005096:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d057      	beq.n	800514e <HAL_ADC_IRQHandler+0x190>
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d054      	beq.n	800514e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a8:	f003 0310 	and.w	r3, r3, #16
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d105      	bne.n	80050bc <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050b4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d139      	bne.n	800513e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050d0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d006      	beq.n	80050e6 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d12b      	bne.n	800513e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d124      	bne.n	800513e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	689b      	ldr	r3, [r3, #8]
 80050fa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d11d      	bne.n	800513e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8005106:	2b00      	cmp	r3, #0
 8005108:	d119      	bne.n	800513e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	685a      	ldr	r2, [r3, #4]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005118:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800512a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800512e:	2b00      	cmp	r3, #0
 8005130:	d105      	bne.n	800513e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005136:	f043 0201 	orr.w	r2, r3, #1
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f000 fc56 	bl	80059f0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f06f 020c 	mvn.w	r2, #12
 800514c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	f003 0301 	and.w	r3, r3, #1
 8005154:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800515c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d017      	beq.n	8005194 <HAL_ADC_IRQHandler+0x1d6>
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d014      	beq.n	8005194 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0301 	and.w	r3, r3, #1
 8005174:	2b01      	cmp	r3, #1
 8005176:	d10d      	bne.n	8005194 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005184:	6878      	ldr	r0, [r7, #4]
 8005186:	f000 f97f 	bl	8005488 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f06f 0201 	mvn.w	r2, #1
 8005192:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f003 0320 	and.w	r3, r3, #32
 800519a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051a2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d015      	beq.n	80051d6 <HAL_ADC_IRQHandler+0x218>
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d012      	beq.n	80051d6 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051b4:	f043 0202 	orr.w	r2, r3, #2
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f06f 0220 	mvn.w	r2, #32
 80051c4:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f968 	bl	800549c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f06f 0220 	mvn.w	r2, #32
 80051d4:	601a      	str	r2, [r3, #0]
  }
}
 80051d6:	bf00      	nop
 80051d8:	3718      	adds	r7, #24
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}
	...

080051e0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b086      	sub	sp, #24
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	60f8      	str	r0, [r7, #12]
 80051e8:	60b9      	str	r1, [r7, #8]
 80051ea:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80051ec:	2300      	movs	r3, #0
 80051ee:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_ADC_Start_DMA+0x1e>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e0ce      	b.n	800539c <HAL_ADC_Start_DMA+0x1bc>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	2b01      	cmp	r3, #1
 8005212:	d018      	beq.n	8005246 <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689a      	ldr	r2, [r3, #8]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f042 0201 	orr.w	r2, r2, #1
 8005222:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005224:	4b5f      	ldr	r3, [pc, #380]	@ (80053a4 <HAL_ADC_Start_DMA+0x1c4>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a5f      	ldr	r2, [pc, #380]	@ (80053a8 <HAL_ADC_Start_DMA+0x1c8>)
 800522a:	fba2 2303 	umull	r2, r3, r2, r3
 800522e:	0c9a      	lsrs	r2, r3, #18
 8005230:	4613      	mov	r3, r2
 8005232:	005b      	lsls	r3, r3, #1
 8005234:	4413      	add	r3, r2
 8005236:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8005238:	e002      	b.n	8005240 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	3b01      	subs	r3, #1
 800523e:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d1f9      	bne.n	800523a <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005250:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005254:	d107      	bne.n	8005266 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	689a      	ldr	r2, [r3, #8]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005264:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	f003 0301 	and.w	r3, r3, #1
 8005270:	2b01      	cmp	r3, #1
 8005272:	f040 8086 	bne.w	8005382 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800527e:	f023 0301 	bic.w	r3, r3, #1
 8005282:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005294:	2b00      	cmp	r3, #0
 8005296:	d007      	beq.n	80052a8 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80052a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b4:	d106      	bne.n	80052c4 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052ba:	f023 0206 	bic.w	r2, r3, #6
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	645a      	str	r2, [r3, #68]	@ 0x44
 80052c2:	e002      	b.n	80052ca <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052d2:	4b36      	ldr	r3, [pc, #216]	@ (80053ac <HAL_ADC_Start_DMA+0x1cc>)
 80052d4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052da:	4a35      	ldr	r2, [pc, #212]	@ (80053b0 <HAL_ADC_Start_DMA+0x1d0>)
 80052dc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e2:	4a34      	ldr	r2, [pc, #208]	@ (80053b4 <HAL_ADC_Start_DMA+0x1d4>)
 80052e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ea:	4a33      	ldr	r2, [pc, #204]	@ (80053b8 <HAL_ADC_Start_DMA+0x1d8>)
 80052ec:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80052f6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8005306:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	689a      	ldr	r2, [r3, #8]
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005316:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	334c      	adds	r3, #76	@ 0x4c
 8005322:	4619      	mov	r1, r3
 8005324:	68ba      	ldr	r2, [r7, #8]
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f000 fcfc 	bl	8005d24 <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800532c:	697b      	ldr	r3, [r7, #20]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f003 031f 	and.w	r3, r3, #31
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10f      	bne.n	8005358 <HAL_ADC_Start_DMA+0x178>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	689b      	ldr	r3, [r3, #8]
 800533e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005342:	2b00      	cmp	r3, #0
 8005344:	d129      	bne.n	800539a <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	689a      	ldr	r2, [r3, #8]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005354:	609a      	str	r2, [r3, #8]
 8005356:	e020      	b.n	800539a <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a17      	ldr	r2, [pc, #92]	@ (80053bc <HAL_ADC_Start_DMA+0x1dc>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d11b      	bne.n	800539a <HAL_ADC_Start_DMA+0x1ba>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800536c:	2b00      	cmp	r3, #0
 800536e:	d114      	bne.n	800539a <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689a      	ldr	r2, [r3, #8]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800537e:	609a      	str	r2, [r3, #8]
 8005380:	e00b      	b.n	800539a <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005386:	f043 0210 	orr.w	r2, r3, #16
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005392:	f043 0201 	orr.w	r2, r3, #1
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	20000004 	.word	0x20000004
 80053a8:	431bde83 	.word	0x431bde83
 80053ac:	40012300 	.word	0x40012300
 80053b0:	080058ed 	.word	0x080058ed
 80053b4:	080059a7 	.word	0x080059a7
 80053b8:	080059c3 	.word	0x080059c3
 80053bc:	40012000 	.word	0x40012000

080053c0 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80053c8:	2300      	movs	r3, #0
 80053ca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d101      	bne.n	80053da <HAL_ADC_Stop_DMA+0x1a>
 80053d6:	2302      	movs	r3, #2
 80053d8:	e048      	b.n	800546c <HAL_ADC_Stop_DMA+0xac>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2201      	movs	r2, #1
 80053de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689a      	ldr	r2, [r3, #8]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f022 0201 	bic.w	r2, r2, #1
 80053f0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	f003 0301 	and.w	r3, r3, #1
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d130      	bne.n	8005462 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689a      	ldr	r2, [r3, #8]
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800540e:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005414:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b02      	cmp	r3, #2
 800541c:	d10f      	bne.n	800543e <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fcd6 	bl	8005dd4 <HAL_DMA_Abort>
 8005428:	4603      	mov	r3, r0
 800542a:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 800542c:	7bfb      	ldrb	r3, [r7, #15]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d005      	beq.n	800543e <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005436:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	685a      	ldr	r2, [r3, #4]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 800544c:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005452:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005456:	f023 0301 	bic.w	r3, r3, #1
 800545a:	f043 0201 	orr.w	r2, r3, #1
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2200      	movs	r2, #0
 8005466:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 800546a:	7bfb      	ldrb	r3, [r7, #15]
}
 800546c:	4618      	mov	r0, r3
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800547c:	bf00      	nop
 800547e:	370c      	adds	r7, #12
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005488:	b480      	push	{r7}
 800548a:	b083      	sub	sp, #12
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005490:	bf00      	nop
 8005492:	370c      	adds	r7, #12
 8005494:	46bd      	mov	sp, r7
 8005496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549a:	4770      	bx	lr

0800549c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800549c:	b480      	push	{r7}
 800549e:	b083      	sub	sp, #12
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80054a4:	bf00      	nop
 80054a6:	370c      	adds	r7, #12
 80054a8:	46bd      	mov	sp, r7
 80054aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ae:	4770      	bx	lr

080054b0 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80054b0:	b480      	push	{r7}
 80054b2:	b085      	sub	sp, #20
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
 80054b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80054ba:	2300      	movs	r3, #0
 80054bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d101      	bne.n	80054cc <HAL_ADC_ConfigChannel+0x1c>
 80054c8:	2302      	movs	r3, #2
 80054ca:	e105      	b.n	80056d8 <HAL_ADC_ConfigChannel+0x228>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2201      	movs	r2, #1
 80054d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2b09      	cmp	r3, #9
 80054da:	d925      	bls.n	8005528 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68d9      	ldr	r1, [r3, #12]
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	b29b      	uxth	r3, r3
 80054e8:	461a      	mov	r2, r3
 80054ea:	4613      	mov	r3, r2
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	4413      	add	r3, r2
 80054f0:	3b1e      	subs	r3, #30
 80054f2:	2207      	movs	r2, #7
 80054f4:	fa02 f303 	lsl.w	r3, r2, r3
 80054f8:	43da      	mvns	r2, r3
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	400a      	ands	r2, r1
 8005500:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	68d9      	ldr	r1, [r3, #12]
 8005508:	683b      	ldr	r3, [r7, #0]
 800550a:	689a      	ldr	r2, [r3, #8]
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	b29b      	uxth	r3, r3
 8005512:	4618      	mov	r0, r3
 8005514:	4603      	mov	r3, r0
 8005516:	005b      	lsls	r3, r3, #1
 8005518:	4403      	add	r3, r0
 800551a:	3b1e      	subs	r3, #30
 800551c:	409a      	lsls	r2, r3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	430a      	orrs	r2, r1
 8005524:	60da      	str	r2, [r3, #12]
 8005526:	e022      	b.n	800556e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	6919      	ldr	r1, [r3, #16]
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	b29b      	uxth	r3, r3
 8005534:	461a      	mov	r2, r3
 8005536:	4613      	mov	r3, r2
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	4413      	add	r3, r2
 800553c:	2207      	movs	r2, #7
 800553e:	fa02 f303 	lsl.w	r3, r2, r3
 8005542:	43da      	mvns	r2, r3
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	400a      	ands	r2, r1
 800554a:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	6919      	ldr	r1, [r3, #16]
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	689a      	ldr	r2, [r3, #8]
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	b29b      	uxth	r3, r3
 800555c:	4618      	mov	r0, r3
 800555e:	4603      	mov	r3, r0
 8005560:	005b      	lsls	r3, r3, #1
 8005562:	4403      	add	r3, r0
 8005564:	409a      	lsls	r2, r3
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	430a      	orrs	r2, r1
 800556c:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	685b      	ldr	r3, [r3, #4]
 8005572:	2b06      	cmp	r3, #6
 8005574:	d824      	bhi.n	80055c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	4613      	mov	r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	4413      	add	r3, r2
 8005586:	3b05      	subs	r3, #5
 8005588:	221f      	movs	r2, #31
 800558a:	fa02 f303 	lsl.w	r3, r2, r3
 800558e:	43da      	mvns	r2, r3
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	400a      	ands	r2, r1
 8005596:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	4618      	mov	r0, r3
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	3b05      	subs	r3, #5
 80055b2:	fa00 f203 	lsl.w	r2, r0, r3
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80055be:	e04c      	b.n	800565a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	2b0c      	cmp	r3, #12
 80055c6:	d824      	bhi.n	8005612 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	4613      	mov	r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	4413      	add	r3, r2
 80055d8:	3b23      	subs	r3, #35	@ 0x23
 80055da:	221f      	movs	r2, #31
 80055dc:	fa02 f303 	lsl.w	r3, r2, r3
 80055e0:	43da      	mvns	r2, r3
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	400a      	ands	r2, r1
 80055e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	b29b      	uxth	r3, r3
 80055f6:	4618      	mov	r0, r3
 80055f8:	683b      	ldr	r3, [r7, #0]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	4613      	mov	r3, r2
 80055fe:	009b      	lsls	r3, r3, #2
 8005600:	4413      	add	r3, r2
 8005602:	3b23      	subs	r3, #35	@ 0x23
 8005604:	fa00 f203 	lsl.w	r2, r0, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	430a      	orrs	r2, r1
 800560e:	631a      	str	r2, [r3, #48]	@ 0x30
 8005610:	e023      	b.n	800565a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005618:	683b      	ldr	r3, [r7, #0]
 800561a:	685a      	ldr	r2, [r3, #4]
 800561c:	4613      	mov	r3, r2
 800561e:	009b      	lsls	r3, r3, #2
 8005620:	4413      	add	r3, r2
 8005622:	3b41      	subs	r3, #65	@ 0x41
 8005624:	221f      	movs	r2, #31
 8005626:	fa02 f303 	lsl.w	r3, r2, r3
 800562a:	43da      	mvns	r2, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	400a      	ands	r2, r1
 8005632:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800563a:	683b      	ldr	r3, [r7, #0]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	b29b      	uxth	r3, r3
 8005640:	4618      	mov	r0, r3
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	685a      	ldr	r2, [r3, #4]
 8005646:	4613      	mov	r3, r2
 8005648:	009b      	lsls	r3, r3, #2
 800564a:	4413      	add	r3, r2
 800564c:	3b41      	subs	r3, #65	@ 0x41
 800564e:	fa00 f203 	lsl.w	r2, r0, r3
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800565a:	4b22      	ldr	r3, [pc, #136]	@ (80056e4 <HAL_ADC_ConfigChannel+0x234>)
 800565c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a21      	ldr	r2, [pc, #132]	@ (80056e8 <HAL_ADC_ConfigChannel+0x238>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d109      	bne.n	800567c <HAL_ADC_ConfigChannel+0x1cc>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2b12      	cmp	r3, #18
 800566e:	d105      	bne.n	800567c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a19      	ldr	r2, [pc, #100]	@ (80056e8 <HAL_ADC_ConfigChannel+0x238>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d123      	bne.n	80056ce <HAL_ADC_ConfigChannel+0x21e>
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2b10      	cmp	r3, #16
 800568c:	d003      	beq.n	8005696 <HAL_ADC_ConfigChannel+0x1e6>
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	2b11      	cmp	r3, #17
 8005694:	d11b      	bne.n	80056ce <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	685b      	ldr	r3, [r3, #4]
 800569a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	2b10      	cmp	r3, #16
 80056a8:	d111      	bne.n	80056ce <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80056aa:	4b10      	ldr	r3, [pc, #64]	@ (80056ec <HAL_ADC_ConfigChannel+0x23c>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4a10      	ldr	r2, [pc, #64]	@ (80056f0 <HAL_ADC_ConfigChannel+0x240>)
 80056b0:	fba2 2303 	umull	r2, r3, r2, r3
 80056b4:	0c9a      	lsrs	r2, r3, #18
 80056b6:	4613      	mov	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	005b      	lsls	r3, r3, #1
 80056be:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80056c0:	e002      	b.n	80056c8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80056c2:	68bb      	ldr	r3, [r7, #8]
 80056c4:	3b01      	subs	r3, #1
 80056c6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80056c8:	68bb      	ldr	r3, [r7, #8]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1f9      	bne.n	80056c2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2200      	movs	r2, #0
 80056d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80056d6:	2300      	movs	r3, #0
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr
 80056e4:	40012300 	.word	0x40012300
 80056e8:	40012000 	.word	0x40012000
 80056ec:	20000004 	.word	0x20000004
 80056f0:	431bde83 	.word	0x431bde83

080056f4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b085      	sub	sp, #20
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056fc:	4b79      	ldr	r3, [pc, #484]	@ (80058e4 <ADC_Init+0x1f0>)
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	685a      	ldr	r2, [r3, #4]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	431a      	orrs	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005728:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	6859      	ldr	r1, [r3, #4]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	021a      	lsls	r2, r3, #8
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	430a      	orrs	r2, r1
 800573c:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	685a      	ldr	r2, [r3, #4]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 800574c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	6859      	ldr	r1, [r3, #4]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	689a      	ldr	r2, [r3, #8]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	430a      	orrs	r2, r1
 800575e:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689a      	ldr	r2, [r3, #8]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800576e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	6899      	ldr	r1, [r3, #8]
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68da      	ldr	r2, [r3, #12]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	430a      	orrs	r2, r1
 8005780:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005786:	4a58      	ldr	r2, [pc, #352]	@ (80058e8 <ADC_Init+0x1f4>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d022      	beq.n	80057d2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	689a      	ldr	r2, [r3, #8]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800579a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	6899      	ldr	r1, [r3, #8]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	430a      	orrs	r2, r1
 80057ac:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	689a      	ldr	r2, [r3, #8]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80057bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	6899      	ldr	r1, [r3, #8]
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	430a      	orrs	r2, r1
 80057ce:	609a      	str	r2, [r3, #8]
 80057d0:	e00f      	b.n	80057f2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80057e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80057f0:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	689a      	ldr	r2, [r3, #8]
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f022 0202 	bic.w	r2, r2, #2
 8005800:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	6899      	ldr	r1, [r3, #8]
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	7e1b      	ldrb	r3, [r3, #24]
 800580c:	005a      	lsls	r2, r3, #1
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	430a      	orrs	r2, r1
 8005814:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 3020 	ldrb.w	r3, [r3, #32]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d01b      	beq.n	8005858 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685a      	ldr	r2, [r3, #4]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800582e:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	685a      	ldr	r2, [r3, #4]
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800583e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	6859      	ldr	r1, [r3, #4]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800584a:	3b01      	subs	r3, #1
 800584c:	035a      	lsls	r2, r3, #13
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	430a      	orrs	r2, r1
 8005854:	605a      	str	r2, [r3, #4]
 8005856:	e007      	b.n	8005868 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	685a      	ldr	r2, [r3, #4]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005866:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005876:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	3b01      	subs	r3, #1
 8005884:	051a      	lsls	r2, r3, #20
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	430a      	orrs	r2, r1
 800588c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	689a      	ldr	r2, [r3, #8]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800589c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	6899      	ldr	r1, [r3, #8]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80058aa:	025a      	lsls	r2, r3, #9
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	430a      	orrs	r2, r1
 80058b2:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689a      	ldr	r2, [r3, #8]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80058c2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	6899      	ldr	r1, [r3, #8]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	029a      	lsls	r2, r3, #10
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	609a      	str	r2, [r3, #8]
}
 80058d8:	bf00      	nop
 80058da:	3714      	adds	r7, #20
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr
 80058e4:	40012300 	.word	0x40012300
 80058e8:	0f000001 	.word	0x0f000001

080058ec <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058f8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005902:	2b00      	cmp	r3, #0
 8005904:	d13c      	bne.n	8005980 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800591c:	2b00      	cmp	r3, #0
 800591e:	d12b      	bne.n	8005978 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005924:	2b00      	cmp	r3, #0
 8005926:	d127      	bne.n	8005978 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800592e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005932:	2b00      	cmp	r3, #0
 8005934:	d006      	beq.n	8005944 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005940:	2b00      	cmp	r3, #0
 8005942:	d119      	bne.n	8005978 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	685a      	ldr	r2, [r3, #4]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f022 0220 	bic.w	r2, r2, #32
 8005952:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005958:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005964:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d105      	bne.n	8005978 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005970:	f043 0201 	orr.w	r2, r3, #1
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005978:	68f8      	ldr	r0, [r7, #12]
 800597a:	f7fc faab 	bl	8001ed4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800597e:	e00e      	b.n	800599e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005984:	f003 0310 	and.w	r3, r3, #16
 8005988:	2b00      	cmp	r3, #0
 800598a:	d003      	beq.n	8005994 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800598c:	68f8      	ldr	r0, [r7, #12]
 800598e:	f7ff fd85 	bl	800549c <HAL_ADC_ErrorCallback>
}
 8005992:	e004      	b.n	800599e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	4798      	blx	r3
}
 800599e:	bf00      	nop
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b084      	sub	sp, #16
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059b2:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80059b4:	68f8      	ldr	r0, [r7, #12]
 80059b6:	f7ff fd5d 	bl	8005474 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80059ba:	bf00      	nop
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}

080059c2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80059c2:	b580      	push	{r7, lr}
 80059c4:	b084      	sub	sp, #16
 80059c6:	af00      	add	r7, sp, #0
 80059c8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059ce:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2240      	movs	r2, #64	@ 0x40
 80059d4:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	f043 0204 	orr.w	r2, r3, #4
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80059e2:	68f8      	ldr	r0, [r7, #12]
 80059e4:	f7ff fd5a 	bl	800549c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80059e8:	bf00      	nop
 80059ea:	3710      	adds	r7, #16
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}

080059f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b083      	sub	sp, #12
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80059f8:	bf00      	nop
 80059fa:	370c      	adds	r7, #12
 80059fc:	46bd      	mov	sp, r7
 80059fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a02:	4770      	bx	lr

08005a04 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b085      	sub	sp, #20
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	f003 0307 	and.w	r3, r3, #7
 8005a12:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a14:	4b0c      	ldr	r3, [pc, #48]	@ (8005a48 <__NVIC_SetPriorityGrouping+0x44>)
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a1a:	68ba      	ldr	r2, [r7, #8]
 8005a1c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005a20:	4013      	ands	r3, r2
 8005a22:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a2c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005a30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005a34:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a36:	4a04      	ldr	r2, [pc, #16]	@ (8005a48 <__NVIC_SetPriorityGrouping+0x44>)
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	60d3      	str	r3, [r2, #12]
}
 8005a3c:	bf00      	nop
 8005a3e:	3714      	adds	r7, #20
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr
 8005a48:	e000ed00 	.word	0xe000ed00

08005a4c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a50:	4b04      	ldr	r3, [pc, #16]	@ (8005a64 <__NVIC_GetPriorityGrouping+0x18>)
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	0a1b      	lsrs	r3, r3, #8
 8005a56:	f003 0307 	and.w	r3, r3, #7
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a62:	4770      	bx	lr
 8005a64:	e000ed00 	.word	0xe000ed00

08005a68 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b083      	sub	sp, #12
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	4603      	mov	r3, r0
 8005a70:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	db0b      	blt.n	8005a92 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005a7a:	79fb      	ldrb	r3, [r7, #7]
 8005a7c:	f003 021f 	and.w	r2, r3, #31
 8005a80:	4907      	ldr	r1, [pc, #28]	@ (8005aa0 <__NVIC_EnableIRQ+0x38>)
 8005a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a86:	095b      	lsrs	r3, r3, #5
 8005a88:	2001      	movs	r0, #1
 8005a8a:	fa00 f202 	lsl.w	r2, r0, r2
 8005a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005a92:	bf00      	nop
 8005a94:	370c      	adds	r7, #12
 8005a96:	46bd      	mov	sp, r7
 8005a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9c:	4770      	bx	lr
 8005a9e:	bf00      	nop
 8005aa0:	e000e100 	.word	0xe000e100

08005aa4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	b083      	sub	sp, #12
 8005aa8:	af00      	add	r7, sp, #0
 8005aaa:	4603      	mov	r3, r0
 8005aac:	6039      	str	r1, [r7, #0]
 8005aae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ab0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	db0a      	blt.n	8005ace <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	b2da      	uxtb	r2, r3
 8005abc:	490c      	ldr	r1, [pc, #48]	@ (8005af0 <__NVIC_SetPriority+0x4c>)
 8005abe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ac2:	0112      	lsls	r2, r2, #4
 8005ac4:	b2d2      	uxtb	r2, r2
 8005ac6:	440b      	add	r3, r1
 8005ac8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005acc:	e00a      	b.n	8005ae4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	b2da      	uxtb	r2, r3
 8005ad2:	4908      	ldr	r1, [pc, #32]	@ (8005af4 <__NVIC_SetPriority+0x50>)
 8005ad4:	79fb      	ldrb	r3, [r7, #7]
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	3b04      	subs	r3, #4
 8005adc:	0112      	lsls	r2, r2, #4
 8005ade:	b2d2      	uxtb	r2, r2
 8005ae0:	440b      	add	r3, r1
 8005ae2:	761a      	strb	r2, [r3, #24]
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	e000e100 	.word	0xe000e100
 8005af4:	e000ed00 	.word	0xe000ed00

08005af8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b089      	sub	sp, #36	@ 0x24
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	60f8      	str	r0, [r7, #12]
 8005b00:	60b9      	str	r1, [r7, #8]
 8005b02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f003 0307 	and.w	r3, r3, #7
 8005b0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b0c:	69fb      	ldr	r3, [r7, #28]
 8005b0e:	f1c3 0307 	rsb	r3, r3, #7
 8005b12:	2b04      	cmp	r3, #4
 8005b14:	bf28      	it	cs
 8005b16:	2304      	movcs	r3, #4
 8005b18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	3304      	adds	r3, #4
 8005b1e:	2b06      	cmp	r3, #6
 8005b20:	d902      	bls.n	8005b28 <NVIC_EncodePriority+0x30>
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	3b03      	subs	r3, #3
 8005b26:	e000      	b.n	8005b2a <NVIC_EncodePriority+0x32>
 8005b28:	2300      	movs	r3, #0
 8005b2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b2c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	fa02 f303 	lsl.w	r3, r2, r3
 8005b36:	43da      	mvns	r2, r3
 8005b38:	68bb      	ldr	r3, [r7, #8]
 8005b3a:	401a      	ands	r2, r3
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b40:	f04f 31ff 	mov.w	r1, #4294967295
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	fa01 f303 	lsl.w	r3, r1, r3
 8005b4a:	43d9      	mvns	r1, r3
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b50:	4313      	orrs	r3, r2
         );
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3724      	adds	r7, #36	@ 0x24
 8005b56:	46bd      	mov	sp, r7
 8005b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5c:	4770      	bx	lr

08005b5e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b5e:	b580      	push	{r7, lr}
 8005b60:	b082      	sub	sp, #8
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f7ff ff4c 	bl	8005a04 <__NVIC_SetPriorityGrouping>
}
 8005b6c:	bf00      	nop
 8005b6e:	3708      	adds	r7, #8
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b086      	sub	sp, #24
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	60b9      	str	r1, [r7, #8]
 8005b7e:	607a      	str	r2, [r7, #4]
 8005b80:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005b82:	2300      	movs	r3, #0
 8005b84:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005b86:	f7ff ff61 	bl	8005a4c <__NVIC_GetPriorityGrouping>
 8005b8a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005b8c:	687a      	ldr	r2, [r7, #4]
 8005b8e:	68b9      	ldr	r1, [r7, #8]
 8005b90:	6978      	ldr	r0, [r7, #20]
 8005b92:	f7ff ffb1 	bl	8005af8 <NVIC_EncodePriority>
 8005b96:	4602      	mov	r2, r0
 8005b98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005b9c:	4611      	mov	r1, r2
 8005b9e:	4618      	mov	r0, r3
 8005ba0:	f7ff ff80 	bl	8005aa4 <__NVIC_SetPriority>
}
 8005ba4:	bf00      	nop
 8005ba6:	3718      	adds	r7, #24
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}

08005bac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bac:	b580      	push	{r7, lr}
 8005bae:	b082      	sub	sp, #8
 8005bb0:	af00      	add	r7, sp, #0
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f7ff ff54 	bl	8005a68 <__NVIC_EnableIRQ>
}
 8005bc0:	bf00      	nop
 8005bc2:	3708      	adds	r7, #8
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}

08005bc8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005bd4:	f7ff f980 	bl	8004ed8 <HAL_GetTick>
 8005bd8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d101      	bne.n	8005be4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005be0:	2301      	movs	r3, #1
 8005be2:	e099      	b.n	8005d18 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2202      	movs	r2, #2
 8005be8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	681a      	ldr	r2, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 0201 	bic.w	r2, r2, #1
 8005c02:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c04:	e00f      	b.n	8005c26 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c06:	f7ff f967 	bl	8004ed8 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b05      	cmp	r3, #5
 8005c12:	d908      	bls.n	8005c26 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2220      	movs	r2, #32
 8005c18:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2203      	movs	r2, #3
 8005c1e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005c22:	2303      	movs	r3, #3
 8005c24:	e078      	b.n	8005d18 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f003 0301 	and.w	r3, r3, #1
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d1e8      	bne.n	8005c06 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005c3c:	697a      	ldr	r2, [r7, #20]
 8005c3e:	4b38      	ldr	r3, [pc, #224]	@ (8005d20 <HAL_DMA_Init+0x158>)
 8005c40:	4013      	ands	r3, r2
 8005c42:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c52:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	691b      	ldr	r3, [r3, #16]
 8005c58:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c6a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6a1b      	ldr	r3, [r3, #32]
 8005c70:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c72:	697a      	ldr	r2, [r7, #20]
 8005c74:	4313      	orrs	r3, r2
 8005c76:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c7c:	2b04      	cmp	r3, #4
 8005c7e:	d107      	bne.n	8005c90 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	697a      	ldr	r2, [r7, #20]
 8005c8c:	4313      	orrs	r3, r2
 8005c8e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	697a      	ldr	r2, [r7, #20]
 8005c96:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	f023 0307 	bic.w	r3, r3, #7
 8005ca6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cac:	697a      	ldr	r2, [r7, #20]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cb6:	2b04      	cmp	r3, #4
 8005cb8:	d117      	bne.n	8005cea <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbe:	697a      	ldr	r2, [r7, #20]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d00e      	beq.n	8005cea <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f000 fadf 	bl	8006290 <DMA_CheckFifoParam>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d008      	beq.n	8005cea <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	2240      	movs	r2, #64	@ 0x40
 8005cdc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e016      	b.n	8005d18 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	697a      	ldr	r2, [r7, #20]
 8005cf0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fa96 	bl	8006224 <DMA_CalcBaseAndBitshift>
 8005cf8:	4603      	mov	r3, r0
 8005cfa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d00:	223f      	movs	r2, #63	@ 0x3f
 8005d02:	409a      	lsls	r2, r3
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2201      	movs	r2, #1
 8005d12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	f010803f 	.word	0xf010803f

08005d24 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	607a      	str	r2, [r7, #4]
 8005d30:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d3a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d101      	bne.n	8005d4a <HAL_DMA_Start_IT+0x26>
 8005d46:	2302      	movs	r3, #2
 8005d48:	e040      	b.n	8005dcc <HAL_DMA_Start_IT+0xa8>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d12f      	bne.n	8005dbe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	2202      	movs	r2, #2
 8005d62:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	68b9      	ldr	r1, [r7, #8]
 8005d72:	68f8      	ldr	r0, [r7, #12]
 8005d74:	f000 fa28 	bl	80061c8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d7c:	223f      	movs	r2, #63	@ 0x3f
 8005d7e:	409a      	lsls	r2, r3
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f042 0216 	orr.w	r2, r2, #22
 8005d92:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d007      	beq.n	8005dac <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681a      	ldr	r2, [r3, #0]
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f042 0208 	orr.w	r2, r2, #8
 8005daa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	681a      	ldr	r2, [r3, #0]
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f042 0201 	orr.w	r2, r2, #1
 8005dba:	601a      	str	r2, [r3, #0]
 8005dbc:	e005      	b.n	8005dca <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005dc6:	2302      	movs	r3, #2
 8005dc8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005dca:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3718      	adds	r7, #24
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}

08005dd4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b084      	sub	sp, #16
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005de0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005de2:	f7ff f879 	bl	8004ed8 <HAL_GetTick>
 8005de6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005dee:	b2db      	uxtb	r3, r3
 8005df0:	2b02      	cmp	r3, #2
 8005df2:	d008      	beq.n	8005e06 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2280      	movs	r2, #128	@ 0x80
 8005df8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005e02:	2301      	movs	r3, #1
 8005e04:	e052      	b.n	8005eac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f022 0216 	bic.w	r2, r2, #22
 8005e14:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	695a      	ldr	r2, [r3, #20]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005e24:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d103      	bne.n	8005e36 <HAL_DMA_Abort+0x62>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d007      	beq.n	8005e46 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	681a      	ldr	r2, [r3, #0]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f022 0208 	bic.w	r2, r2, #8
 8005e44:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f022 0201 	bic.w	r2, r2, #1
 8005e54:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e56:	e013      	b.n	8005e80 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005e58:	f7ff f83e 	bl	8004ed8 <HAL_GetTick>
 8005e5c:	4602      	mov	r2, r0
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	2b05      	cmp	r3, #5
 8005e64:	d90c      	bls.n	8005e80 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2220      	movs	r2, #32
 8005e6a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2203      	movs	r2, #3
 8005e70:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2200      	movs	r2, #0
 8005e78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e015      	b.n	8005eac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f003 0301 	and.w	r3, r3, #1
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d1e4      	bne.n	8005e58 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e92:	223f      	movs	r2, #63	@ 0x3f
 8005e94:	409a      	lsls	r2, r3
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2201      	movs	r2, #1
 8005e9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b086      	sub	sp, #24
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005ec0:	4b8e      	ldr	r3, [pc, #568]	@ (80060fc <HAL_DMA_IRQHandler+0x248>)
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a8e      	ldr	r2, [pc, #568]	@ (8006100 <HAL_DMA_IRQHandler+0x24c>)
 8005ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eca:	0a9b      	lsrs	r3, r3, #10
 8005ecc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ed2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ede:	2208      	movs	r2, #8
 8005ee0:	409a      	lsls	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	4013      	ands	r3, r2
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d01a      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d013      	beq.n	8005f20 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f022 0204 	bic.w	r2, r2, #4
 8005f06:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f0c:	2208      	movs	r2, #8
 8005f0e:	409a      	lsls	r2, r3
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f18:	f043 0201 	orr.w	r2, r3, #1
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f24:	2201      	movs	r2, #1
 8005f26:	409a      	lsls	r2, r3
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	4013      	ands	r3, r2
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d012      	beq.n	8005f56 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	695b      	ldr	r3, [r3, #20]
 8005f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d00b      	beq.n	8005f56 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f42:	2201      	movs	r2, #1
 8005f44:	409a      	lsls	r2, r3
 8005f46:	693b      	ldr	r3, [r7, #16]
 8005f48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f4e:	f043 0202 	orr.w	r2, r3, #2
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f5a:	2204      	movs	r2, #4
 8005f5c:	409a      	lsls	r2, r3
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	4013      	ands	r3, r2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d012      	beq.n	8005f8c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d00b      	beq.n	8005f8c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f78:	2204      	movs	r2, #4
 8005f7a:	409a      	lsls	r2, r3
 8005f7c:	693b      	ldr	r3, [r7, #16]
 8005f7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f84:	f043 0204 	orr.w	r2, r3, #4
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f90:	2210      	movs	r2, #16
 8005f92:	409a      	lsls	r2, r3
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	4013      	ands	r3, r2
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d043      	beq.n	8006024 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f003 0308 	and.w	r3, r3, #8
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d03c      	beq.n	8006024 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005fae:	2210      	movs	r2, #16
 8005fb0:	409a      	lsls	r2, r3
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d018      	beq.n	8005ff6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d108      	bne.n	8005fe4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d024      	beq.n	8006024 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	4798      	blx	r3
 8005fe2:	e01f      	b.n	8006024 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d01b      	beq.n	8006024 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	4798      	blx	r3
 8005ff4:	e016      	b.n	8006024 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006000:	2b00      	cmp	r3, #0
 8006002:	d107      	bne.n	8006014 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f022 0208 	bic.w	r2, r2, #8
 8006012:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006028:	2220      	movs	r2, #32
 800602a:	409a      	lsls	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	4013      	ands	r3, r2
 8006030:	2b00      	cmp	r3, #0
 8006032:	f000 808f 	beq.w	8006154 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0310 	and.w	r3, r3, #16
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 8087 	beq.w	8006154 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800604a:	2220      	movs	r2, #32
 800604c:	409a      	lsls	r2, r3
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006058:	b2db      	uxtb	r3, r3
 800605a:	2b05      	cmp	r3, #5
 800605c:	d136      	bne.n	80060cc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	681a      	ldr	r2, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f022 0216 	bic.w	r2, r2, #22
 800606c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	695a      	ldr	r2, [r3, #20]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800607c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006082:	2b00      	cmp	r3, #0
 8006084:	d103      	bne.n	800608e <HAL_DMA_IRQHandler+0x1da>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800608a:	2b00      	cmp	r3, #0
 800608c:	d007      	beq.n	800609e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681a      	ldr	r2, [r3, #0]
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f022 0208 	bic.w	r2, r2, #8
 800609c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060a2:	223f      	movs	r2, #63	@ 0x3f
 80060a4:	409a      	lsls	r2, r3
 80060a6:	693b      	ldr	r3, [r7, #16]
 80060a8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d07e      	beq.n	80061c0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060c6:	6878      	ldr	r0, [r7, #4]
 80060c8:	4798      	blx	r3
        }
        return;
 80060ca:	e079      	b.n	80061c0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d01d      	beq.n	8006116 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d10d      	bne.n	8006104 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d031      	beq.n	8006154 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	4798      	blx	r3
 80060f8:	e02c      	b.n	8006154 <HAL_DMA_IRQHandler+0x2a0>
 80060fa:	bf00      	nop
 80060fc:	20000004 	.word	0x20000004
 8006100:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006108:	2b00      	cmp	r3, #0
 800610a:	d023      	beq.n	8006154 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	4798      	blx	r3
 8006114:	e01e      	b.n	8006154 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006120:	2b00      	cmp	r3, #0
 8006122:	d10f      	bne.n	8006144 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f022 0210 	bic.w	r2, r2, #16
 8006132:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2200      	movs	r2, #0
 8006140:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006148:	2b00      	cmp	r3, #0
 800614a:	d003      	beq.n	8006154 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006158:	2b00      	cmp	r3, #0
 800615a:	d032      	beq.n	80061c2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	d022      	beq.n	80061ae <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2205      	movs	r2, #5
 800616c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681a      	ldr	r2, [r3, #0]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f022 0201 	bic.w	r2, r2, #1
 800617e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	3301      	adds	r3, #1
 8006184:	60bb      	str	r3, [r7, #8]
 8006186:	697a      	ldr	r2, [r7, #20]
 8006188:	429a      	cmp	r2, r3
 800618a:	d307      	bcc.n	800619c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0301 	and.w	r3, r3, #1
 8006196:	2b00      	cmp	r3, #0
 8006198:	d1f2      	bne.n	8006180 <HAL_DMA_IRQHandler+0x2cc>
 800619a:	e000      	b.n	800619e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800619c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2200      	movs	r2, #0
 80061aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d005      	beq.n	80061c2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	4798      	blx	r3
 80061be:	e000      	b.n	80061c2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80061c0:	bf00      	nop
    }
  }
}
 80061c2:	3718      	adds	r7, #24
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bd80      	pop	{r7, pc}

080061c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b085      	sub	sp, #20
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	60f8      	str	r0, [r7, #12]
 80061d0:	60b9      	str	r1, [r7, #8]
 80061d2:	607a      	str	r2, [r7, #4]
 80061d4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80061e4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	2b40      	cmp	r3, #64	@ 0x40
 80061f4:	d108      	bne.n	8006208 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68ba      	ldr	r2, [r7, #8]
 8006204:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006206:	e007      	b.n	8006218 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68ba      	ldr	r2, [r7, #8]
 800620e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	687a      	ldr	r2, [r7, #4]
 8006216:	60da      	str	r2, [r3, #12]
}
 8006218:	bf00      	nop
 800621a:	3714      	adds	r7, #20
 800621c:	46bd      	mov	sp, r7
 800621e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006222:	4770      	bx	lr

08006224 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006224:	b480      	push	{r7}
 8006226:	b085      	sub	sp, #20
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	b2db      	uxtb	r3, r3
 8006232:	3b10      	subs	r3, #16
 8006234:	4a14      	ldr	r2, [pc, #80]	@ (8006288 <DMA_CalcBaseAndBitshift+0x64>)
 8006236:	fba2 2303 	umull	r2, r3, r2, r3
 800623a:	091b      	lsrs	r3, r3, #4
 800623c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800623e:	4a13      	ldr	r2, [pc, #76]	@ (800628c <DMA_CalcBaseAndBitshift+0x68>)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	4413      	add	r3, r2
 8006244:	781b      	ldrb	r3, [r3, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	2b03      	cmp	r3, #3
 8006250:	d909      	bls.n	8006266 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800625a:	f023 0303 	bic.w	r3, r3, #3
 800625e:	1d1a      	adds	r2, r3, #4
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	659a      	str	r2, [r3, #88]	@ 0x58
 8006264:	e007      	b.n	8006276 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800626e:	f023 0303 	bic.w	r3, r3, #3
 8006272:	687a      	ldr	r2, [r7, #4]
 8006274:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800627a:	4618      	mov	r0, r3
 800627c:	3714      	adds	r7, #20
 800627e:	46bd      	mov	sp, r7
 8006280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006284:	4770      	bx	lr
 8006286:	bf00      	nop
 8006288:	aaaaaaab 	.word	0xaaaaaaab
 800628c:	08018ad0 	.word	0x08018ad0

08006290 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006298:	2300      	movs	r3, #0
 800629a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	699b      	ldr	r3, [r3, #24]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d11f      	bne.n	80062ea <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	2b03      	cmp	r3, #3
 80062ae:	d856      	bhi.n	800635e <DMA_CheckFifoParam+0xce>
 80062b0:	a201      	add	r2, pc, #4	@ (adr r2, 80062b8 <DMA_CheckFifoParam+0x28>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	080062c9 	.word	0x080062c9
 80062bc:	080062db 	.word	0x080062db
 80062c0:	080062c9 	.word	0x080062c9
 80062c4:	0800635f 	.word	0x0800635f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d046      	beq.n	8006362 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80062d4:	2301      	movs	r3, #1
 80062d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062d8:	e043      	b.n	8006362 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062de:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80062e2:	d140      	bne.n	8006366 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062e8:	e03d      	b.n	8006366 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	699b      	ldr	r3, [r3, #24]
 80062ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80062f2:	d121      	bne.n	8006338 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	2b03      	cmp	r3, #3
 80062f8:	d837      	bhi.n	800636a <DMA_CheckFifoParam+0xda>
 80062fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006300 <DMA_CheckFifoParam+0x70>)
 80062fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006300:	08006311 	.word	0x08006311
 8006304:	08006317 	.word	0x08006317
 8006308:	08006311 	.word	0x08006311
 800630c:	08006329 	.word	0x08006329
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	73fb      	strb	r3, [r7, #15]
      break;
 8006314:	e030      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800631a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d025      	beq.n	800636e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006326:	e022      	b.n	800636e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800632c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006330:	d11f      	bne.n	8006372 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006336:	e01c      	b.n	8006372 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	2b02      	cmp	r3, #2
 800633c:	d903      	bls.n	8006346 <DMA_CheckFifoParam+0xb6>
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b03      	cmp	r3, #3
 8006342:	d003      	beq.n	800634c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006344:	e018      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006346:	2301      	movs	r3, #1
 8006348:	73fb      	strb	r3, [r7, #15]
      break;
 800634a:	e015      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006350:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006354:	2b00      	cmp	r3, #0
 8006356:	d00e      	beq.n	8006376 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	73fb      	strb	r3, [r7, #15]
      break;
 800635c:	e00b      	b.n	8006376 <DMA_CheckFifoParam+0xe6>
      break;
 800635e:	bf00      	nop
 8006360:	e00a      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      break;
 8006362:	bf00      	nop
 8006364:	e008      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      break;
 8006366:	bf00      	nop
 8006368:	e006      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      break;
 800636a:	bf00      	nop
 800636c:	e004      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      break;
 800636e:	bf00      	nop
 8006370:	e002      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      break;   
 8006372:	bf00      	nop
 8006374:	e000      	b.n	8006378 <DMA_CheckFifoParam+0xe8>
      break;
 8006376:	bf00      	nop
    }
  } 
  
  return status; 
 8006378:	7bfb      	ldrb	r3, [r7, #15]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop

08006388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006388:	b480      	push	{r7}
 800638a:	b089      	sub	sp, #36	@ 0x24
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
 8006390:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006392:	2300      	movs	r3, #0
 8006394:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006396:	2300      	movs	r3, #0
 8006398:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800639a:	2300      	movs	r3, #0
 800639c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800639e:	2300      	movs	r3, #0
 80063a0:	61fb      	str	r3, [r7, #28]
 80063a2:	e159      	b.n	8006658 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80063a4:	2201      	movs	r2, #1
 80063a6:	69fb      	ldr	r3, [r7, #28]
 80063a8:	fa02 f303 	lsl.w	r3, r2, r3
 80063ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	697a      	ldr	r2, [r7, #20]
 80063b4:	4013      	ands	r3, r2
 80063b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80063b8:	693a      	ldr	r2, [r7, #16]
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	429a      	cmp	r2, r3
 80063be:	f040 8148 	bne.w	8006652 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	685b      	ldr	r3, [r3, #4]
 80063c6:	f003 0303 	and.w	r3, r3, #3
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d005      	beq.n	80063da <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80063d6:	2b02      	cmp	r3, #2
 80063d8:	d130      	bne.n	800643c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80063e0:	69fb      	ldr	r3, [r7, #28]
 80063e2:	005b      	lsls	r3, r3, #1
 80063e4:	2203      	movs	r2, #3
 80063e6:	fa02 f303 	lsl.w	r3, r2, r3
 80063ea:	43db      	mvns	r3, r3
 80063ec:	69ba      	ldr	r2, [r7, #24]
 80063ee:	4013      	ands	r3, r2
 80063f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80063f2:	683b      	ldr	r3, [r7, #0]
 80063f4:	68da      	ldr	r2, [r3, #12]
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	005b      	lsls	r3, r3, #1
 80063fa:	fa02 f303 	lsl.w	r3, r2, r3
 80063fe:	69ba      	ldr	r2, [r7, #24]
 8006400:	4313      	orrs	r3, r2
 8006402:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006410:	2201      	movs	r2, #1
 8006412:	69fb      	ldr	r3, [r7, #28]
 8006414:	fa02 f303 	lsl.w	r3, r2, r3
 8006418:	43db      	mvns	r3, r3
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	4013      	ands	r3, r2
 800641e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	091b      	lsrs	r3, r3, #4
 8006426:	f003 0201 	and.w	r2, r3, #1
 800642a:	69fb      	ldr	r3, [r7, #28]
 800642c:	fa02 f303 	lsl.w	r3, r2, r3
 8006430:	69ba      	ldr	r2, [r7, #24]
 8006432:	4313      	orrs	r3, r2
 8006434:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	69ba      	ldr	r2, [r7, #24]
 800643a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	f003 0303 	and.w	r3, r3, #3
 8006444:	2b03      	cmp	r3, #3
 8006446:	d017      	beq.n	8006478 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	005b      	lsls	r3, r3, #1
 8006452:	2203      	movs	r2, #3
 8006454:	fa02 f303 	lsl.w	r3, r2, r3
 8006458:	43db      	mvns	r3, r3
 800645a:	69ba      	ldr	r2, [r7, #24]
 800645c:	4013      	ands	r3, r2
 800645e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	689a      	ldr	r2, [r3, #8]
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	005b      	lsls	r3, r3, #1
 8006468:	fa02 f303 	lsl.w	r3, r2, r3
 800646c:	69ba      	ldr	r2, [r7, #24]
 800646e:	4313      	orrs	r3, r2
 8006470:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	69ba      	ldr	r2, [r7, #24]
 8006476:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f003 0303 	and.w	r3, r3, #3
 8006480:	2b02      	cmp	r3, #2
 8006482:	d123      	bne.n	80064cc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	08da      	lsrs	r2, r3, #3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	3208      	adds	r2, #8
 800648c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006490:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	009b      	lsls	r3, r3, #2
 800649a:	220f      	movs	r2, #15
 800649c:	fa02 f303 	lsl.w	r3, r2, r3
 80064a0:	43db      	mvns	r3, r3
 80064a2:	69ba      	ldr	r2, [r7, #24]
 80064a4:	4013      	ands	r3, r2
 80064a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	691a      	ldr	r2, [r3, #16]
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	f003 0307 	and.w	r3, r3, #7
 80064b2:	009b      	lsls	r3, r3, #2
 80064b4:	fa02 f303 	lsl.w	r3, r2, r3
 80064b8:	69ba      	ldr	r2, [r7, #24]
 80064ba:	4313      	orrs	r3, r2
 80064bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	08da      	lsrs	r2, r3, #3
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	3208      	adds	r2, #8
 80064c6:	69b9      	ldr	r1, [r7, #24]
 80064c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80064d2:	69fb      	ldr	r3, [r7, #28]
 80064d4:	005b      	lsls	r3, r3, #1
 80064d6:	2203      	movs	r2, #3
 80064d8:	fa02 f303 	lsl.w	r3, r2, r3
 80064dc:	43db      	mvns	r3, r3
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	4013      	ands	r3, r2
 80064e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80064e4:	683b      	ldr	r3, [r7, #0]
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f003 0203 	and.w	r2, r3, #3
 80064ec:	69fb      	ldr	r3, [r7, #28]
 80064ee:	005b      	lsls	r3, r3, #1
 80064f0:	fa02 f303 	lsl.w	r3, r2, r3
 80064f4:	69ba      	ldr	r2, [r7, #24]
 80064f6:	4313      	orrs	r3, r2
 80064f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	69ba      	ldr	r2, [r7, #24]
 80064fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 80a2 	beq.w	8006652 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800650e:	2300      	movs	r3, #0
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	4b57      	ldr	r3, [pc, #348]	@ (8006670 <HAL_GPIO_Init+0x2e8>)
 8006514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006516:	4a56      	ldr	r2, [pc, #344]	@ (8006670 <HAL_GPIO_Init+0x2e8>)
 8006518:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800651c:	6453      	str	r3, [r2, #68]	@ 0x44
 800651e:	4b54      	ldr	r3, [pc, #336]	@ (8006670 <HAL_GPIO_Init+0x2e8>)
 8006520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006522:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006526:	60fb      	str	r3, [r7, #12]
 8006528:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800652a:	4a52      	ldr	r2, [pc, #328]	@ (8006674 <HAL_GPIO_Init+0x2ec>)
 800652c:	69fb      	ldr	r3, [r7, #28]
 800652e:	089b      	lsrs	r3, r3, #2
 8006530:	3302      	adds	r3, #2
 8006532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006536:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	f003 0303 	and.w	r3, r3, #3
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	220f      	movs	r2, #15
 8006542:	fa02 f303 	lsl.w	r3, r2, r3
 8006546:	43db      	mvns	r3, r3
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	4013      	ands	r3, r2
 800654c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	4a49      	ldr	r2, [pc, #292]	@ (8006678 <HAL_GPIO_Init+0x2f0>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d019      	beq.n	800658a <HAL_GPIO_Init+0x202>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a48      	ldr	r2, [pc, #288]	@ (800667c <HAL_GPIO_Init+0x2f4>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d013      	beq.n	8006586 <HAL_GPIO_Init+0x1fe>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	4a47      	ldr	r2, [pc, #284]	@ (8006680 <HAL_GPIO_Init+0x2f8>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d00d      	beq.n	8006582 <HAL_GPIO_Init+0x1fa>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a46      	ldr	r2, [pc, #280]	@ (8006684 <HAL_GPIO_Init+0x2fc>)
 800656a:	4293      	cmp	r3, r2
 800656c:	d007      	beq.n	800657e <HAL_GPIO_Init+0x1f6>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	4a45      	ldr	r2, [pc, #276]	@ (8006688 <HAL_GPIO_Init+0x300>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d101      	bne.n	800657a <HAL_GPIO_Init+0x1f2>
 8006576:	2304      	movs	r3, #4
 8006578:	e008      	b.n	800658c <HAL_GPIO_Init+0x204>
 800657a:	2307      	movs	r3, #7
 800657c:	e006      	b.n	800658c <HAL_GPIO_Init+0x204>
 800657e:	2303      	movs	r3, #3
 8006580:	e004      	b.n	800658c <HAL_GPIO_Init+0x204>
 8006582:	2302      	movs	r3, #2
 8006584:	e002      	b.n	800658c <HAL_GPIO_Init+0x204>
 8006586:	2301      	movs	r3, #1
 8006588:	e000      	b.n	800658c <HAL_GPIO_Init+0x204>
 800658a:	2300      	movs	r3, #0
 800658c:	69fa      	ldr	r2, [r7, #28]
 800658e:	f002 0203 	and.w	r2, r2, #3
 8006592:	0092      	lsls	r2, r2, #2
 8006594:	4093      	lsls	r3, r2
 8006596:	69ba      	ldr	r2, [r7, #24]
 8006598:	4313      	orrs	r3, r2
 800659a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800659c:	4935      	ldr	r1, [pc, #212]	@ (8006674 <HAL_GPIO_Init+0x2ec>)
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	089b      	lsrs	r3, r3, #2
 80065a2:	3302      	adds	r3, #2
 80065a4:	69ba      	ldr	r2, [r7, #24]
 80065a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80065aa:	4b38      	ldr	r3, [pc, #224]	@ (800668c <HAL_GPIO_Init+0x304>)
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	43db      	mvns	r3, r3
 80065b4:	69ba      	ldr	r2, [r7, #24]
 80065b6:	4013      	ands	r3, r2
 80065b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80065ce:	4a2f      	ldr	r2, [pc, #188]	@ (800668c <HAL_GPIO_Init+0x304>)
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80065d4:	4b2d      	ldr	r3, [pc, #180]	@ (800668c <HAL_GPIO_Init+0x304>)
 80065d6:	68db      	ldr	r3, [r3, #12]
 80065d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	43db      	mvns	r3, r3
 80065de:	69ba      	ldr	r2, [r7, #24]
 80065e0:	4013      	ands	r3, r2
 80065e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d003      	beq.n	80065f8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80065f8:	4a24      	ldr	r2, [pc, #144]	@ (800668c <HAL_GPIO_Init+0x304>)
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80065fe:	4b23      	ldr	r3, [pc, #140]	@ (800668c <HAL_GPIO_Init+0x304>)
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	43db      	mvns	r3, r3
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	4013      	ands	r3, r2
 800660c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006616:	2b00      	cmp	r3, #0
 8006618:	d003      	beq.n	8006622 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800661a:	69ba      	ldr	r2, [r7, #24]
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	4313      	orrs	r3, r2
 8006620:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006622:	4a1a      	ldr	r2, [pc, #104]	@ (800668c <HAL_GPIO_Init+0x304>)
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006628:	4b18      	ldr	r3, [pc, #96]	@ (800668c <HAL_GPIO_Init+0x304>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800662e:	693b      	ldr	r3, [r7, #16]
 8006630:	43db      	mvns	r3, r3
 8006632:	69ba      	ldr	r2, [r7, #24]
 8006634:	4013      	ands	r3, r2
 8006636:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006640:	2b00      	cmp	r3, #0
 8006642:	d003      	beq.n	800664c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8006644:	69ba      	ldr	r2, [r7, #24]
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	4313      	orrs	r3, r2
 800664a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800664c:	4a0f      	ldr	r2, [pc, #60]	@ (800668c <HAL_GPIO_Init+0x304>)
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006652:	69fb      	ldr	r3, [r7, #28]
 8006654:	3301      	adds	r3, #1
 8006656:	61fb      	str	r3, [r7, #28]
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	2b0f      	cmp	r3, #15
 800665c:	f67f aea2 	bls.w	80063a4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	3724      	adds	r7, #36	@ 0x24
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40023800 	.word	0x40023800
 8006674:	40013800 	.word	0x40013800
 8006678:	40020000 	.word	0x40020000
 800667c:	40020400 	.word	0x40020400
 8006680:	40020800 	.word	0x40020800
 8006684:	40020c00 	.word	0x40020c00
 8006688:	40021000 	.word	0x40021000
 800668c:	40013c00 	.word	0x40013c00

08006690 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006690:	b480      	push	{r7}
 8006692:	b085      	sub	sp, #20
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
 8006698:	460b      	mov	r3, r1
 800669a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	691a      	ldr	r2, [r3, #16]
 80066a0:	887b      	ldrh	r3, [r7, #2]
 80066a2:	4013      	ands	r3, r2
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d002      	beq.n	80066ae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80066a8:	2301      	movs	r3, #1
 80066aa:	73fb      	strb	r3, [r7, #15]
 80066ac:	e001      	b.n	80066b2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066ae:	2300      	movs	r3, #0
 80066b0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066b4:	4618      	mov	r0, r3
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b083      	sub	sp, #12
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	460b      	mov	r3, r1
 80066ca:	807b      	strh	r3, [r7, #2]
 80066cc:	4613      	mov	r3, r2
 80066ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80066d0:	787b      	ldrb	r3, [r7, #1]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d003      	beq.n	80066de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80066d6:	887a      	ldrh	r2, [r7, #2]
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80066dc:	e003      	b.n	80066e6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80066de:	887b      	ldrh	r3, [r7, #2]
 80066e0:	041a      	lsls	r2, r3, #16
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	619a      	str	r2, [r3, #24]
}
 80066e6:	bf00      	nop
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
	...

080066f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b084      	sub	sp, #16
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e12b      	b.n	800695e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d106      	bne.n	8006720 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800671a:	6878      	ldr	r0, [r7, #4]
 800671c:	f7fb fcb2 	bl	8002084 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2224      	movs	r2, #36	@ 0x24
 8006724:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 0201 	bic.w	r2, r2, #1
 8006736:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	681a      	ldr	r2, [r3, #0]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006746:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006756:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006758:	f001 f8ea 	bl	8007930 <HAL_RCC_GetPCLK1Freq>
 800675c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	4a81      	ldr	r2, [pc, #516]	@ (8006968 <HAL_I2C_Init+0x274>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d807      	bhi.n	8006778 <HAL_I2C_Init+0x84>
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	4a80      	ldr	r2, [pc, #512]	@ (800696c <HAL_I2C_Init+0x278>)
 800676c:	4293      	cmp	r3, r2
 800676e:	bf94      	ite	ls
 8006770:	2301      	movls	r3, #1
 8006772:	2300      	movhi	r3, #0
 8006774:	b2db      	uxtb	r3, r3
 8006776:	e006      	b.n	8006786 <HAL_I2C_Init+0x92>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	4a7d      	ldr	r2, [pc, #500]	@ (8006970 <HAL_I2C_Init+0x27c>)
 800677c:	4293      	cmp	r3, r2
 800677e:	bf94      	ite	ls
 8006780:	2301      	movls	r3, #1
 8006782:	2300      	movhi	r3, #0
 8006784:	b2db      	uxtb	r3, r3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d001      	beq.n	800678e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e0e7      	b.n	800695e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	4a78      	ldr	r2, [pc, #480]	@ (8006974 <HAL_I2C_Init+0x280>)
 8006792:	fba2 2303 	umull	r2, r3, r2, r3
 8006796:	0c9b      	lsrs	r3, r3, #18
 8006798:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68ba      	ldr	r2, [r7, #8]
 80067aa:	430a      	orrs	r2, r1
 80067ac:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	6a1b      	ldr	r3, [r3, #32]
 80067b4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	4a6a      	ldr	r2, [pc, #424]	@ (8006968 <HAL_I2C_Init+0x274>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d802      	bhi.n	80067c8 <HAL_I2C_Init+0xd4>
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	3301      	adds	r3, #1
 80067c6:	e009      	b.n	80067dc <HAL_I2C_Init+0xe8>
 80067c8:	68bb      	ldr	r3, [r7, #8]
 80067ca:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80067ce:	fb02 f303 	mul.w	r3, r2, r3
 80067d2:	4a69      	ldr	r2, [pc, #420]	@ (8006978 <HAL_I2C_Init+0x284>)
 80067d4:	fba2 2303 	umull	r2, r3, r2, r3
 80067d8:	099b      	lsrs	r3, r3, #6
 80067da:	3301      	adds	r3, #1
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	6812      	ldr	r2, [r2, #0]
 80067e0:	430b      	orrs	r3, r1
 80067e2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	69db      	ldr	r3, [r3, #28]
 80067ea:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80067ee:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	495c      	ldr	r1, [pc, #368]	@ (8006968 <HAL_I2C_Init+0x274>)
 80067f8:	428b      	cmp	r3, r1
 80067fa:	d819      	bhi.n	8006830 <HAL_I2C_Init+0x13c>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	1e59      	subs	r1, r3, #1
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	005b      	lsls	r3, r3, #1
 8006806:	fbb1 f3f3 	udiv	r3, r1, r3
 800680a:	1c59      	adds	r1, r3, #1
 800680c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8006810:	400b      	ands	r3, r1
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00a      	beq.n	800682c <HAL_I2C_Init+0x138>
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	1e59      	subs	r1, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	005b      	lsls	r3, r3, #1
 8006820:	fbb1 f3f3 	udiv	r3, r1, r3
 8006824:	3301      	adds	r3, #1
 8006826:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800682a:	e051      	b.n	80068d0 <HAL_I2C_Init+0x1dc>
 800682c:	2304      	movs	r3, #4
 800682e:	e04f      	b.n	80068d0 <HAL_I2C_Init+0x1dc>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d111      	bne.n	800685c <HAL_I2C_Init+0x168>
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	1e58      	subs	r0, r3, #1
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6859      	ldr	r1, [r3, #4]
 8006840:	460b      	mov	r3, r1
 8006842:	005b      	lsls	r3, r3, #1
 8006844:	440b      	add	r3, r1
 8006846:	fbb0 f3f3 	udiv	r3, r0, r3
 800684a:	3301      	adds	r3, #1
 800684c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006850:	2b00      	cmp	r3, #0
 8006852:	bf0c      	ite	eq
 8006854:	2301      	moveq	r3, #1
 8006856:	2300      	movne	r3, #0
 8006858:	b2db      	uxtb	r3, r3
 800685a:	e012      	b.n	8006882 <HAL_I2C_Init+0x18e>
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	1e58      	subs	r0, r3, #1
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6859      	ldr	r1, [r3, #4]
 8006864:	460b      	mov	r3, r1
 8006866:	009b      	lsls	r3, r3, #2
 8006868:	440b      	add	r3, r1
 800686a:	0099      	lsls	r1, r3, #2
 800686c:	440b      	add	r3, r1
 800686e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006872:	3301      	adds	r3, #1
 8006874:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006878:	2b00      	cmp	r3, #0
 800687a:	bf0c      	ite	eq
 800687c:	2301      	moveq	r3, #1
 800687e:	2300      	movne	r3, #0
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b00      	cmp	r3, #0
 8006884:	d001      	beq.n	800688a <HAL_I2C_Init+0x196>
 8006886:	2301      	movs	r3, #1
 8006888:	e022      	b.n	80068d0 <HAL_I2C_Init+0x1dc>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	689b      	ldr	r3, [r3, #8]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d10e      	bne.n	80068b0 <HAL_I2C_Init+0x1bc>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	1e58      	subs	r0, r3, #1
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6859      	ldr	r1, [r3, #4]
 800689a:	460b      	mov	r3, r1
 800689c:	005b      	lsls	r3, r3, #1
 800689e:	440b      	add	r3, r1
 80068a0:	fbb0 f3f3 	udiv	r3, r0, r3
 80068a4:	3301      	adds	r3, #1
 80068a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068ae:	e00f      	b.n	80068d0 <HAL_I2C_Init+0x1dc>
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	1e58      	subs	r0, r3, #1
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6859      	ldr	r1, [r3, #4]
 80068b8:	460b      	mov	r3, r1
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	440b      	add	r3, r1
 80068be:	0099      	lsls	r1, r3, #2
 80068c0:	440b      	add	r3, r1
 80068c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80068c6:	3301      	adds	r3, #1
 80068c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068cc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80068d0:	6879      	ldr	r1, [r7, #4]
 80068d2:	6809      	ldr	r1, [r1, #0]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	69da      	ldr	r2, [r3, #28]
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	431a      	orrs	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	430a      	orrs	r2, r1
 80068f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	689b      	ldr	r3, [r3, #8]
 80068fa:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80068fe:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006902:	687a      	ldr	r2, [r7, #4]
 8006904:	6911      	ldr	r1, [r2, #16]
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	68d2      	ldr	r2, [r2, #12]
 800690a:	4311      	orrs	r1, r2
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	6812      	ldr	r2, [r2, #0]
 8006910:	430b      	orrs	r3, r1
 8006912:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	68db      	ldr	r3, [r3, #12]
 800691a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	695a      	ldr	r2, [r3, #20]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	699b      	ldr	r3, [r3, #24]
 8006926:	431a      	orrs	r2, r3
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	430a      	orrs	r2, r1
 800692e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0201 	orr.w	r2, r2, #1
 800693e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2220      	movs	r2, #32
 800694a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2200      	movs	r2, #0
 8006952:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2200      	movs	r2, #0
 8006958:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800695c:	2300      	movs	r3, #0
}
 800695e:	4618      	mov	r0, r3
 8006960:	3710      	adds	r7, #16
 8006962:	46bd      	mov	sp, r7
 8006964:	bd80      	pop	{r7, pc}
 8006966:	bf00      	nop
 8006968:	000186a0 	.word	0x000186a0
 800696c:	001e847f 	.word	0x001e847f
 8006970:	003d08ff 	.word	0x003d08ff
 8006974:	431bde83 	.word	0x431bde83
 8006978:	10624dd3 	.word	0x10624dd3

0800697c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b088      	sub	sp, #32
 8006980:	af02      	add	r7, sp, #8
 8006982:	60f8      	str	r0, [r7, #12]
 8006984:	4608      	mov	r0, r1
 8006986:	4611      	mov	r1, r2
 8006988:	461a      	mov	r2, r3
 800698a:	4603      	mov	r3, r0
 800698c:	817b      	strh	r3, [r7, #10]
 800698e:	460b      	mov	r3, r1
 8006990:	813b      	strh	r3, [r7, #8]
 8006992:	4613      	mov	r3, r2
 8006994:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006996:	f7fe fa9f 	bl	8004ed8 <HAL_GetTick>
 800699a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069a2:	b2db      	uxtb	r3, r3
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	f040 80d9 	bne.w	8006b5c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80069aa:	697b      	ldr	r3, [r7, #20]
 80069ac:	9300      	str	r3, [sp, #0]
 80069ae:	2319      	movs	r3, #25
 80069b0:	2201      	movs	r2, #1
 80069b2:	496d      	ldr	r1, [pc, #436]	@ (8006b68 <HAL_I2C_Mem_Write+0x1ec>)
 80069b4:	68f8      	ldr	r0, [r7, #12]
 80069b6:	f000 f971 	bl	8006c9c <I2C_WaitOnFlagUntilTimeout>
 80069ba:	4603      	mov	r3, r0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d001      	beq.n	80069c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80069c0:	2302      	movs	r3, #2
 80069c2:	e0cc      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	d101      	bne.n	80069d2 <HAL_I2C_Mem_Write+0x56>
 80069ce:	2302      	movs	r3, #2
 80069d0:	e0c5      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2201      	movs	r2, #1
 80069d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0301 	and.w	r3, r3, #1
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d007      	beq.n	80069f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f042 0201 	orr.w	r2, r2, #1
 80069f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2221      	movs	r2, #33	@ 0x21
 8006a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2240      	movs	r2, #64	@ 0x40
 8006a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	6a3a      	ldr	r2, [r7, #32]
 8006a22:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006a28:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a2e:	b29a      	uxth	r2, r3
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	4a4d      	ldr	r2, [pc, #308]	@ (8006b6c <HAL_I2C_Mem_Write+0x1f0>)
 8006a38:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006a3a:	88f8      	ldrh	r0, [r7, #6]
 8006a3c:	893a      	ldrh	r2, [r7, #8]
 8006a3e:	8979      	ldrh	r1, [r7, #10]
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	9301      	str	r3, [sp, #4]
 8006a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a46:	9300      	str	r3, [sp, #0]
 8006a48:	4603      	mov	r3, r0
 8006a4a:	68f8      	ldr	r0, [r7, #12]
 8006a4c:	f000 f890 	bl	8006b70 <I2C_RequestMemoryWrite>
 8006a50:	4603      	mov	r3, r0
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d052      	beq.n	8006afc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006a56:	2301      	movs	r3, #1
 8006a58:	e081      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a5a:	697a      	ldr	r2, [r7, #20]
 8006a5c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a5e:	68f8      	ldr	r0, [r7, #12]
 8006a60:	f000 fa36 	bl	8006ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006a64:	4603      	mov	r3, r0
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d00d      	beq.n	8006a86 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a6e:	2b04      	cmp	r3, #4
 8006a70:	d107      	bne.n	8006a82 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a80:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e06b      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a8a:	781a      	ldrb	r2, [r3, #0]
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a96:	1c5a      	adds	r2, r3, #1
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006aa0:	3b01      	subs	r3, #1
 8006aa2:	b29a      	uxth	r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	f003 0304 	and.w	r3, r3, #4
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	d11b      	bne.n	8006afc <HAL_I2C_Mem_Write+0x180>
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d017      	beq.n	8006afc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ad0:	781a      	ldrb	r2, [r3, #0]
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ae6:	3b01      	subs	r3, #1
 8006ae8:	b29a      	uxth	r2, r3
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	3b01      	subs	r3, #1
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d1aa      	bne.n	8006a5a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006b04:	697a      	ldr	r2, [r7, #20]
 8006b06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006b08:	68f8      	ldr	r0, [r7, #12]
 8006b0a:	f000 fa29 	bl	8006f60 <I2C_WaitOnBTFFlagUntilTimeout>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d00d      	beq.n	8006b30 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b18:	2b04      	cmp	r3, #4
 8006b1a:	d107      	bne.n	8006b2c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	681a      	ldr	r2, [r3, #0]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b2a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e016      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006b3e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2220      	movs	r2, #32
 8006b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	2200      	movs	r2, #0
 8006b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	e000      	b.n	8006b5e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006b5c:	2302      	movs	r3, #2
  }
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3718      	adds	r7, #24
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	bf00      	nop
 8006b68:	00100002 	.word	0x00100002
 8006b6c:	ffff0000 	.word	0xffff0000

08006b70 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b70:	b580      	push	{r7, lr}
 8006b72:	b088      	sub	sp, #32
 8006b74:	af02      	add	r7, sp, #8
 8006b76:	60f8      	str	r0, [r7, #12]
 8006b78:	4608      	mov	r0, r1
 8006b7a:	4611      	mov	r1, r2
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	4603      	mov	r3, r0
 8006b80:	817b      	strh	r3, [r7, #10]
 8006b82:	460b      	mov	r3, r1
 8006b84:	813b      	strh	r3, [r7, #8]
 8006b86:	4613      	mov	r3, r2
 8006b88:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b98:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b9c:	9300      	str	r3, [sp, #0]
 8006b9e:	6a3b      	ldr	r3, [r7, #32]
 8006ba0:	2200      	movs	r2, #0
 8006ba2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f000 f878 	bl	8006c9c <I2C_WaitOnFlagUntilTimeout>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d00d      	beq.n	8006bce <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bbc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bc0:	d103      	bne.n	8006bca <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bc8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e05f      	b.n	8006c8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bce:	897b      	ldrh	r3, [r7, #10]
 8006bd0:	b2db      	uxtb	r3, r3
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006bdc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be0:	6a3a      	ldr	r2, [r7, #32]
 8006be2:	492d      	ldr	r1, [pc, #180]	@ (8006c98 <I2C_RequestMemoryWrite+0x128>)
 8006be4:	68f8      	ldr	r0, [r7, #12]
 8006be6:	f000 f8d3 	bl	8006d90 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bea:	4603      	mov	r3, r0
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d001      	beq.n	8006bf4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	e04c      	b.n	8006c8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	695b      	ldr	r3, [r3, #20]
 8006bfe:	617b      	str	r3, [r7, #20]
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	699b      	ldr	r3, [r3, #24]
 8006c06:	617b      	str	r3, [r7, #20]
 8006c08:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c0c:	6a39      	ldr	r1, [r7, #32]
 8006c0e:	68f8      	ldr	r0, [r7, #12]
 8006c10:	f000 f95e 	bl	8006ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c14:	4603      	mov	r3, r0
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d00d      	beq.n	8006c36 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c1e:	2b04      	cmp	r3, #4
 8006c20:	d107      	bne.n	8006c32 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	681a      	ldr	r2, [r3, #0]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c30:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c32:	2301      	movs	r3, #1
 8006c34:	e02b      	b.n	8006c8e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c36:	88fb      	ldrh	r3, [r7, #6]
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d105      	bne.n	8006c48 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c3c:	893b      	ldrh	r3, [r7, #8]
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	611a      	str	r2, [r3, #16]
 8006c46:	e021      	b.n	8006c8c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c48:	893b      	ldrh	r3, [r7, #8]
 8006c4a:	0a1b      	lsrs	r3, r3, #8
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	b2da      	uxtb	r2, r3
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c58:	6a39      	ldr	r1, [r7, #32]
 8006c5a:	68f8      	ldr	r0, [r7, #12]
 8006c5c:	f000 f938 	bl	8006ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c60:	4603      	mov	r3, r0
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d00d      	beq.n	8006c82 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	d107      	bne.n	8006c7e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	681a      	ldr	r2, [r3, #0]
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c7c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c7e:	2301      	movs	r3, #1
 8006c80:	e005      	b.n	8006c8e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c82:	893b      	ldrh	r3, [r7, #8]
 8006c84:	b2da      	uxtb	r2, r3
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3718      	adds	r7, #24
 8006c92:	46bd      	mov	sp, r7
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	bf00      	nop
 8006c98:	00010002 	.word	0x00010002

08006c9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	603b      	str	r3, [r7, #0]
 8006ca8:	4613      	mov	r3, r2
 8006caa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006cac:	e048      	b.n	8006d40 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cb4:	d044      	beq.n	8006d40 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cb6:	f7fe f90f 	bl	8004ed8 <HAL_GetTick>
 8006cba:	4602      	mov	r2, r0
 8006cbc:	69bb      	ldr	r3, [r7, #24]
 8006cbe:	1ad3      	subs	r3, r2, r3
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d302      	bcc.n	8006ccc <I2C_WaitOnFlagUntilTimeout+0x30>
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d139      	bne.n	8006d40 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	0c1b      	lsrs	r3, r3, #16
 8006cd0:	b2db      	uxtb	r3, r3
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d10d      	bne.n	8006cf2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	43da      	mvns	r2, r3
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	4013      	ands	r3, r2
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	bf0c      	ite	eq
 8006ce8:	2301      	moveq	r3, #1
 8006cea:	2300      	movne	r3, #0
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	461a      	mov	r2, r3
 8006cf0:	e00c      	b.n	8006d0c <I2C_WaitOnFlagUntilTimeout+0x70>
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	699b      	ldr	r3, [r3, #24]
 8006cf8:	43da      	mvns	r2, r3
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	4013      	ands	r3, r2
 8006cfe:	b29b      	uxth	r3, r3
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	bf0c      	ite	eq
 8006d04:	2301      	moveq	r3, #1
 8006d06:	2300      	movne	r3, #0
 8006d08:	b2db      	uxtb	r3, r3
 8006d0a:	461a      	mov	r2, r3
 8006d0c:	79fb      	ldrb	r3, [r7, #7]
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d116      	bne.n	8006d40 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	2200      	movs	r2, #0
 8006d16:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2200      	movs	r2, #0
 8006d24:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d2c:	f043 0220 	orr.w	r2, r3, #32
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e023      	b.n	8006d88 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	0c1b      	lsrs	r3, r3, #16
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d10d      	bne.n	8006d66 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	695b      	ldr	r3, [r3, #20]
 8006d50:	43da      	mvns	r2, r3
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	4013      	ands	r3, r2
 8006d56:	b29b      	uxth	r3, r3
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	bf0c      	ite	eq
 8006d5c:	2301      	moveq	r3, #1
 8006d5e:	2300      	movne	r3, #0
 8006d60:	b2db      	uxtb	r3, r3
 8006d62:	461a      	mov	r2, r3
 8006d64:	e00c      	b.n	8006d80 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	699b      	ldr	r3, [r3, #24]
 8006d6c:	43da      	mvns	r2, r3
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	4013      	ands	r3, r2
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	bf0c      	ite	eq
 8006d78:	2301      	moveq	r3, #1
 8006d7a:	2300      	movne	r3, #0
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	461a      	mov	r2, r3
 8006d80:	79fb      	ldrb	r3, [r7, #7]
 8006d82:	429a      	cmp	r2, r3
 8006d84:	d093      	beq.n	8006cae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b084      	sub	sp, #16
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	60f8      	str	r0, [r7, #12]
 8006d98:	60b9      	str	r1, [r7, #8]
 8006d9a:	607a      	str	r2, [r7, #4]
 8006d9c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006d9e:	e071      	b.n	8006e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	695b      	ldr	r3, [r3, #20]
 8006da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006daa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dae:	d123      	bne.n	8006df8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	681a      	ldr	r2, [r3, #0]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dbe:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006dc8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2220      	movs	r2, #32
 8006dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006de4:	f043 0204 	orr.w	r2, r3, #4
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e067      	b.n	8006ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006dfe:	d041      	beq.n	8006e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e00:	f7fe f86a 	bl	8004ed8 <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	683b      	ldr	r3, [r7, #0]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d302      	bcc.n	8006e16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d136      	bne.n	8006e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	0c1b      	lsrs	r3, r3, #16
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d10c      	bne.n	8006e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	695b      	ldr	r3, [r3, #20]
 8006e26:	43da      	mvns	r2, r3
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	4013      	ands	r3, r2
 8006e2c:	b29b      	uxth	r3, r3
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	bf14      	ite	ne
 8006e32:	2301      	movne	r3, #1
 8006e34:	2300      	moveq	r3, #0
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	e00b      	b.n	8006e52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	43da      	mvns	r2, r3
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	4013      	ands	r3, r2
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	bf14      	ite	ne
 8006e4c:	2301      	movne	r3, #1
 8006e4e:	2300      	moveq	r3, #0
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d016      	beq.n	8006e84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	2220      	movs	r2, #32
 8006e60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e70:	f043 0220 	orr.w	r2, r3, #32
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006e80:	2301      	movs	r3, #1
 8006e82:	e021      	b.n	8006ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	0c1b      	lsrs	r3, r3, #16
 8006e88:	b2db      	uxtb	r3, r3
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d10c      	bne.n	8006ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	43da      	mvns	r2, r3
 8006e96:	68bb      	ldr	r3, [r7, #8]
 8006e98:	4013      	ands	r3, r2
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	bf14      	ite	ne
 8006ea0:	2301      	movne	r3, #1
 8006ea2:	2300      	moveq	r3, #0
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	e00b      	b.n	8006ec0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	699b      	ldr	r3, [r3, #24]
 8006eae:	43da      	mvns	r2, r3
 8006eb0:	68bb      	ldr	r3, [r7, #8]
 8006eb2:	4013      	ands	r3, r2
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	bf14      	ite	ne
 8006eba:	2301      	movne	r3, #1
 8006ebc:	2300      	moveq	r3, #0
 8006ebe:	b2db      	uxtb	r3, r3
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	f47f af6d 	bne.w	8006da0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006ec6:	2300      	movs	r3, #0
}
 8006ec8:	4618      	mov	r0, r3
 8006eca:	3710      	adds	r7, #16
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bd80      	pop	{r7, pc}

08006ed0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	60f8      	str	r0, [r7, #12]
 8006ed8:	60b9      	str	r1, [r7, #8]
 8006eda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006edc:	e034      	b.n	8006f48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ede:	68f8      	ldr	r0, [r7, #12]
 8006ee0:	f000 f886 	bl	8006ff0 <I2C_IsAcknowledgeFailed>
 8006ee4:	4603      	mov	r3, r0
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d001      	beq.n	8006eee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e034      	b.n	8006f58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ef4:	d028      	beq.n	8006f48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ef6:	f7fd ffef 	bl	8004ed8 <HAL_GetTick>
 8006efa:	4602      	mov	r2, r0
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	1ad3      	subs	r3, r2, r3
 8006f00:	68ba      	ldr	r2, [r7, #8]
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d302      	bcc.n	8006f0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d11d      	bne.n	8006f48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	695b      	ldr	r3, [r3, #20]
 8006f12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f16:	2b80      	cmp	r3, #128	@ 0x80
 8006f18:	d016      	beq.n	8006f48 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	2220      	movs	r2, #32
 8006f24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f34:	f043 0220 	orr.w	r2, r3, #32
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	e007      	b.n	8006f58 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	695b      	ldr	r3, [r3, #20]
 8006f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f52:	2b80      	cmp	r3, #128	@ 0x80
 8006f54:	d1c3      	bne.n	8006ede <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3710      	adds	r7, #16
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	bd80      	pop	{r7, pc}

08006f60 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006f6c:	e034      	b.n	8006fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006f6e:	68f8      	ldr	r0, [r7, #12]
 8006f70:	f000 f83e 	bl	8006ff0 <I2C_IsAcknowledgeFailed>
 8006f74:	4603      	mov	r3, r0
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d001      	beq.n	8006f7e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e034      	b.n	8006fe8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f84:	d028      	beq.n	8006fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f86:	f7fd ffa7 	bl	8004ed8 <HAL_GetTick>
 8006f8a:	4602      	mov	r2, r0
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	1ad3      	subs	r3, r2, r3
 8006f90:	68ba      	ldr	r2, [r7, #8]
 8006f92:	429a      	cmp	r2, r3
 8006f94:	d302      	bcc.n	8006f9c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d11d      	bne.n	8006fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	695b      	ldr	r3, [r3, #20]
 8006fa2:	f003 0304 	and.w	r3, r3, #4
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	d016      	beq.n	8006fd8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	2200      	movs	r2, #0
 8006fae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	2220      	movs	r2, #32
 8006fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fc4:	f043 0220 	orr.w	r2, r3, #32
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006fd4:	2301      	movs	r3, #1
 8006fd6:	e007      	b.n	8006fe8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	f003 0304 	and.w	r3, r3, #4
 8006fe2:	2b04      	cmp	r3, #4
 8006fe4:	d1c3      	bne.n	8006f6e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006fe6:	2300      	movs	r3, #0
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	695b      	ldr	r3, [r3, #20]
 8006ffe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007006:	d11b      	bne.n	8007040 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007010:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2220      	movs	r2, #32
 800701c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2200      	movs	r2, #0
 8007024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702c:	f043 0204 	orr.w	r2, r3, #4
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2200      	movs	r2, #0
 8007038:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e000      	b.n	8007042 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007040:	2300      	movs	r3, #0
}
 8007042:	4618      	mov	r0, r3
 8007044:	370c      	adds	r7, #12
 8007046:	46bd      	mov	sp, r7
 8007048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800704c:	4770      	bx	lr
	...

08007050 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2b00      	cmp	r3, #0
 800705c:	d101      	bne.n	8007062 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	e267      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	d075      	beq.n	800715a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800706e:	4b88      	ldr	r3, [pc, #544]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f003 030c 	and.w	r3, r3, #12
 8007076:	2b04      	cmp	r3, #4
 8007078:	d00c      	beq.n	8007094 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800707a:	4b85      	ldr	r3, [pc, #532]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 800707c:	689b      	ldr	r3, [r3, #8]
 800707e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007082:	2b08      	cmp	r3, #8
 8007084:	d112      	bne.n	80070ac <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007086:	4b82      	ldr	r3, [pc, #520]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800708e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007092:	d10b      	bne.n	80070ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007094:	4b7e      	ldr	r3, [pc, #504]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800709c:	2b00      	cmp	r3, #0
 800709e:	d05b      	beq.n	8007158 <HAL_RCC_OscConfig+0x108>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d157      	bne.n	8007158 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070a8:	2301      	movs	r3, #1
 80070aa:	e242      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070b4:	d106      	bne.n	80070c4 <HAL_RCC_OscConfig+0x74>
 80070b6:	4b76      	ldr	r3, [pc, #472]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a75      	ldr	r2, [pc, #468]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070c0:	6013      	str	r3, [r2, #0]
 80070c2:	e01d      	b.n	8007100 <HAL_RCC_OscConfig+0xb0>
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80070cc:	d10c      	bne.n	80070e8 <HAL_RCC_OscConfig+0x98>
 80070ce:	4b70      	ldr	r3, [pc, #448]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4a6f      	ldr	r2, [pc, #444]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80070d8:	6013      	str	r3, [r2, #0]
 80070da:	4b6d      	ldr	r3, [pc, #436]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a6c      	ldr	r2, [pc, #432]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070e4:	6013      	str	r3, [r2, #0]
 80070e6:	e00b      	b.n	8007100 <HAL_RCC_OscConfig+0xb0>
 80070e8:	4b69      	ldr	r3, [pc, #420]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a68      	ldr	r2, [pc, #416]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070f2:	6013      	str	r3, [r2, #0]
 80070f4:	4b66      	ldr	r3, [pc, #408]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	4a65      	ldr	r2, [pc, #404]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80070fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80070fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d013      	beq.n	8007130 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007108:	f7fd fee6 	bl	8004ed8 <HAL_GetTick>
 800710c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800710e:	e008      	b.n	8007122 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007110:	f7fd fee2 	bl	8004ed8 <HAL_GetTick>
 8007114:	4602      	mov	r2, r0
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	1ad3      	subs	r3, r2, r3
 800711a:	2b64      	cmp	r3, #100	@ 0x64
 800711c:	d901      	bls.n	8007122 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800711e:	2303      	movs	r3, #3
 8007120:	e207      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007122:	4b5b      	ldr	r3, [pc, #364]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d0f0      	beq.n	8007110 <HAL_RCC_OscConfig+0xc0>
 800712e:	e014      	b.n	800715a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007130:	f7fd fed2 	bl	8004ed8 <HAL_GetTick>
 8007134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007136:	e008      	b.n	800714a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007138:	f7fd fece 	bl	8004ed8 <HAL_GetTick>
 800713c:	4602      	mov	r2, r0
 800713e:	693b      	ldr	r3, [r7, #16]
 8007140:	1ad3      	subs	r3, r2, r3
 8007142:	2b64      	cmp	r3, #100	@ 0x64
 8007144:	d901      	bls.n	800714a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007146:	2303      	movs	r3, #3
 8007148:	e1f3      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800714a:	4b51      	ldr	r3, [pc, #324]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007152:	2b00      	cmp	r3, #0
 8007154:	d1f0      	bne.n	8007138 <HAL_RCC_OscConfig+0xe8>
 8007156:	e000      	b.n	800715a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007158:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f003 0302 	and.w	r3, r3, #2
 8007162:	2b00      	cmp	r3, #0
 8007164:	d063      	beq.n	800722e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007166:	4b4a      	ldr	r3, [pc, #296]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	f003 030c 	and.w	r3, r3, #12
 800716e:	2b00      	cmp	r3, #0
 8007170:	d00b      	beq.n	800718a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007172:	4b47      	ldr	r3, [pc, #284]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800717a:	2b08      	cmp	r3, #8
 800717c:	d11c      	bne.n	80071b8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800717e:	4b44      	ldr	r3, [pc, #272]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007180:	685b      	ldr	r3, [r3, #4]
 8007182:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007186:	2b00      	cmp	r3, #0
 8007188:	d116      	bne.n	80071b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800718a:	4b41      	ldr	r3, [pc, #260]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f003 0302 	and.w	r3, r3, #2
 8007192:	2b00      	cmp	r3, #0
 8007194:	d005      	beq.n	80071a2 <HAL_RCC_OscConfig+0x152>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	68db      	ldr	r3, [r3, #12]
 800719a:	2b01      	cmp	r3, #1
 800719c:	d001      	beq.n	80071a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e1c7      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071a2:	4b3b      	ldr	r3, [pc, #236]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	691b      	ldr	r3, [r3, #16]
 80071ae:	00db      	lsls	r3, r3, #3
 80071b0:	4937      	ldr	r1, [pc, #220]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80071b2:	4313      	orrs	r3, r2
 80071b4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071b6:	e03a      	b.n	800722e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	68db      	ldr	r3, [r3, #12]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d020      	beq.n	8007202 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80071c0:	4b34      	ldr	r3, [pc, #208]	@ (8007294 <HAL_RCC_OscConfig+0x244>)
 80071c2:	2201      	movs	r2, #1
 80071c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071c6:	f7fd fe87 	bl	8004ed8 <HAL_GetTick>
 80071ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071cc:	e008      	b.n	80071e0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80071ce:	f7fd fe83 	bl	8004ed8 <HAL_GetTick>
 80071d2:	4602      	mov	r2, r0
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	1ad3      	subs	r3, r2, r3
 80071d8:	2b02      	cmp	r3, #2
 80071da:	d901      	bls.n	80071e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80071dc:	2303      	movs	r3, #3
 80071de:	e1a8      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80071e0:	4b2b      	ldr	r3, [pc, #172]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 0302 	and.w	r3, r3, #2
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d0f0      	beq.n	80071ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071ec:	4b28      	ldr	r3, [pc, #160]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	691b      	ldr	r3, [r3, #16]
 80071f8:	00db      	lsls	r3, r3, #3
 80071fa:	4925      	ldr	r1, [pc, #148]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 80071fc:	4313      	orrs	r3, r2
 80071fe:	600b      	str	r3, [r1, #0]
 8007200:	e015      	b.n	800722e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007202:	4b24      	ldr	r3, [pc, #144]	@ (8007294 <HAL_RCC_OscConfig+0x244>)
 8007204:	2200      	movs	r2, #0
 8007206:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007208:	f7fd fe66 	bl	8004ed8 <HAL_GetTick>
 800720c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800720e:	e008      	b.n	8007222 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007210:	f7fd fe62 	bl	8004ed8 <HAL_GetTick>
 8007214:	4602      	mov	r2, r0
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	1ad3      	subs	r3, r2, r3
 800721a:	2b02      	cmp	r3, #2
 800721c:	d901      	bls.n	8007222 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800721e:	2303      	movs	r3, #3
 8007220:	e187      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007222:	4b1b      	ldr	r3, [pc, #108]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	f003 0302 	and.w	r3, r3, #2
 800722a:	2b00      	cmp	r3, #0
 800722c:	d1f0      	bne.n	8007210 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 0308 	and.w	r3, r3, #8
 8007236:	2b00      	cmp	r3, #0
 8007238:	d036      	beq.n	80072a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d016      	beq.n	8007270 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007242:	4b15      	ldr	r3, [pc, #84]	@ (8007298 <HAL_RCC_OscConfig+0x248>)
 8007244:	2201      	movs	r2, #1
 8007246:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007248:	f7fd fe46 	bl	8004ed8 <HAL_GetTick>
 800724c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800724e:	e008      	b.n	8007262 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007250:	f7fd fe42 	bl	8004ed8 <HAL_GetTick>
 8007254:	4602      	mov	r2, r0
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	2b02      	cmp	r3, #2
 800725c:	d901      	bls.n	8007262 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	e167      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007262:	4b0b      	ldr	r3, [pc, #44]	@ (8007290 <HAL_RCC_OscConfig+0x240>)
 8007264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d0f0      	beq.n	8007250 <HAL_RCC_OscConfig+0x200>
 800726e:	e01b      	b.n	80072a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007270:	4b09      	ldr	r3, [pc, #36]	@ (8007298 <HAL_RCC_OscConfig+0x248>)
 8007272:	2200      	movs	r2, #0
 8007274:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007276:	f7fd fe2f 	bl	8004ed8 <HAL_GetTick>
 800727a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800727c:	e00e      	b.n	800729c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800727e:	f7fd fe2b 	bl	8004ed8 <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	2b02      	cmp	r3, #2
 800728a:	d907      	bls.n	800729c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800728c:	2303      	movs	r3, #3
 800728e:	e150      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
 8007290:	40023800 	.word	0x40023800
 8007294:	42470000 	.word	0x42470000
 8007298:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800729c:	4b88      	ldr	r3, [pc, #544]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 800729e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072a0:	f003 0302 	and.w	r3, r3, #2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d1ea      	bne.n	800727e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	f003 0304 	and.w	r3, r3, #4
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 8097 	beq.w	80073e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072b6:	2300      	movs	r3, #0
 80072b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072ba:	4b81      	ldr	r3, [pc, #516]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80072bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d10f      	bne.n	80072e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072c6:	2300      	movs	r3, #0
 80072c8:	60bb      	str	r3, [r7, #8]
 80072ca:	4b7d      	ldr	r3, [pc, #500]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80072cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ce:	4a7c      	ldr	r2, [pc, #496]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80072d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80072d6:	4b7a      	ldr	r3, [pc, #488]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80072d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80072de:	60bb      	str	r3, [r7, #8]
 80072e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80072e2:	2301      	movs	r3, #1
 80072e4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80072e6:	4b77      	ldr	r3, [pc, #476]	@ (80074c4 <HAL_RCC_OscConfig+0x474>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d118      	bne.n	8007324 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80072f2:	4b74      	ldr	r3, [pc, #464]	@ (80074c4 <HAL_RCC_OscConfig+0x474>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	4a73      	ldr	r2, [pc, #460]	@ (80074c4 <HAL_RCC_OscConfig+0x474>)
 80072f8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80072fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80072fe:	f7fd fdeb 	bl	8004ed8 <HAL_GetTick>
 8007302:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007304:	e008      	b.n	8007318 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007306:	f7fd fde7 	bl	8004ed8 <HAL_GetTick>
 800730a:	4602      	mov	r2, r0
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	2b02      	cmp	r3, #2
 8007312:	d901      	bls.n	8007318 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007314:	2303      	movs	r3, #3
 8007316:	e10c      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007318:	4b6a      	ldr	r3, [pc, #424]	@ (80074c4 <HAL_RCC_OscConfig+0x474>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007320:	2b00      	cmp	r3, #0
 8007322:	d0f0      	beq.n	8007306 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	689b      	ldr	r3, [r3, #8]
 8007328:	2b01      	cmp	r3, #1
 800732a:	d106      	bne.n	800733a <HAL_RCC_OscConfig+0x2ea>
 800732c:	4b64      	ldr	r3, [pc, #400]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 800732e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007330:	4a63      	ldr	r2, [pc, #396]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007332:	f043 0301 	orr.w	r3, r3, #1
 8007336:	6713      	str	r3, [r2, #112]	@ 0x70
 8007338:	e01c      	b.n	8007374 <HAL_RCC_OscConfig+0x324>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	2b05      	cmp	r3, #5
 8007340:	d10c      	bne.n	800735c <HAL_RCC_OscConfig+0x30c>
 8007342:	4b5f      	ldr	r3, [pc, #380]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007344:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007346:	4a5e      	ldr	r2, [pc, #376]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007348:	f043 0304 	orr.w	r3, r3, #4
 800734c:	6713      	str	r3, [r2, #112]	@ 0x70
 800734e:	4b5c      	ldr	r3, [pc, #368]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007352:	4a5b      	ldr	r2, [pc, #364]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007354:	f043 0301 	orr.w	r3, r3, #1
 8007358:	6713      	str	r3, [r2, #112]	@ 0x70
 800735a:	e00b      	b.n	8007374 <HAL_RCC_OscConfig+0x324>
 800735c:	4b58      	ldr	r3, [pc, #352]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 800735e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007360:	4a57      	ldr	r2, [pc, #348]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007362:	f023 0301 	bic.w	r3, r3, #1
 8007366:	6713      	str	r3, [r2, #112]	@ 0x70
 8007368:	4b55      	ldr	r3, [pc, #340]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 800736a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800736c:	4a54      	ldr	r2, [pc, #336]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 800736e:	f023 0304 	bic.w	r3, r3, #4
 8007372:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d015      	beq.n	80073a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800737c:	f7fd fdac 	bl	8004ed8 <HAL_GetTick>
 8007380:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007382:	e00a      	b.n	800739a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007384:	f7fd fda8 	bl	8004ed8 <HAL_GetTick>
 8007388:	4602      	mov	r2, r0
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	1ad3      	subs	r3, r2, r3
 800738e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007392:	4293      	cmp	r3, r2
 8007394:	d901      	bls.n	800739a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007396:	2303      	movs	r3, #3
 8007398:	e0cb      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800739a:	4b49      	ldr	r3, [pc, #292]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 800739c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800739e:	f003 0302 	and.w	r3, r3, #2
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d0ee      	beq.n	8007384 <HAL_RCC_OscConfig+0x334>
 80073a6:	e014      	b.n	80073d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073a8:	f7fd fd96 	bl	8004ed8 <HAL_GetTick>
 80073ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073ae:	e00a      	b.n	80073c6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073b0:	f7fd fd92 	bl	8004ed8 <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073be:	4293      	cmp	r3, r2
 80073c0:	d901      	bls.n	80073c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80073c2:	2303      	movs	r3, #3
 80073c4:	e0b5      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073c6:	4b3e      	ldr	r3, [pc, #248]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80073c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073ca:	f003 0302 	and.w	r3, r3, #2
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1ee      	bne.n	80073b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80073d2:	7dfb      	ldrb	r3, [r7, #23]
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d105      	bne.n	80073e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80073d8:	4b39      	ldr	r3, [pc, #228]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80073da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073dc:	4a38      	ldr	r2, [pc, #224]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80073de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80073e2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	699b      	ldr	r3, [r3, #24]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	f000 80a1 	beq.w	8007530 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80073ee:	4b34      	ldr	r3, [pc, #208]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f003 030c 	and.w	r3, r3, #12
 80073f6:	2b08      	cmp	r3, #8
 80073f8:	d05c      	beq.n	80074b4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	699b      	ldr	r3, [r3, #24]
 80073fe:	2b02      	cmp	r3, #2
 8007400:	d141      	bne.n	8007486 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007402:	4b31      	ldr	r3, [pc, #196]	@ (80074c8 <HAL_RCC_OscConfig+0x478>)
 8007404:	2200      	movs	r2, #0
 8007406:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007408:	f7fd fd66 	bl	8004ed8 <HAL_GetTick>
 800740c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800740e:	e008      	b.n	8007422 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007410:	f7fd fd62 	bl	8004ed8 <HAL_GetTick>
 8007414:	4602      	mov	r2, r0
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	1ad3      	subs	r3, r2, r3
 800741a:	2b02      	cmp	r3, #2
 800741c:	d901      	bls.n	8007422 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800741e:	2303      	movs	r3, #3
 8007420:	e087      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007422:	4b27      	ldr	r3, [pc, #156]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1f0      	bne.n	8007410 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	69da      	ldr	r2, [r3, #28]
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	6a1b      	ldr	r3, [r3, #32]
 8007436:	431a      	orrs	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800743c:	019b      	lsls	r3, r3, #6
 800743e:	431a      	orrs	r2, r3
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007444:	085b      	lsrs	r3, r3, #1
 8007446:	3b01      	subs	r3, #1
 8007448:	041b      	lsls	r3, r3, #16
 800744a:	431a      	orrs	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007450:	061b      	lsls	r3, r3, #24
 8007452:	491b      	ldr	r1, [pc, #108]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 8007454:	4313      	orrs	r3, r2
 8007456:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007458:	4b1b      	ldr	r3, [pc, #108]	@ (80074c8 <HAL_RCC_OscConfig+0x478>)
 800745a:	2201      	movs	r2, #1
 800745c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800745e:	f7fd fd3b 	bl	8004ed8 <HAL_GetTick>
 8007462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007464:	e008      	b.n	8007478 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007466:	f7fd fd37 	bl	8004ed8 <HAL_GetTick>
 800746a:	4602      	mov	r2, r0
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	1ad3      	subs	r3, r2, r3
 8007470:	2b02      	cmp	r3, #2
 8007472:	d901      	bls.n	8007478 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007474:	2303      	movs	r3, #3
 8007476:	e05c      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007478:	4b11      	ldr	r3, [pc, #68]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007480:	2b00      	cmp	r3, #0
 8007482:	d0f0      	beq.n	8007466 <HAL_RCC_OscConfig+0x416>
 8007484:	e054      	b.n	8007530 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007486:	4b10      	ldr	r3, [pc, #64]	@ (80074c8 <HAL_RCC_OscConfig+0x478>)
 8007488:	2200      	movs	r2, #0
 800748a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800748c:	f7fd fd24 	bl	8004ed8 <HAL_GetTick>
 8007490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007492:	e008      	b.n	80074a6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007494:	f7fd fd20 	bl	8004ed8 <HAL_GetTick>
 8007498:	4602      	mov	r2, r0
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	2b02      	cmp	r3, #2
 80074a0:	d901      	bls.n	80074a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80074a2:	2303      	movs	r3, #3
 80074a4:	e045      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074a6:	4b06      	ldr	r3, [pc, #24]	@ (80074c0 <HAL_RCC_OscConfig+0x470>)
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d1f0      	bne.n	8007494 <HAL_RCC_OscConfig+0x444>
 80074b2:	e03d      	b.n	8007530 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	699b      	ldr	r3, [r3, #24]
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d107      	bne.n	80074cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e038      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
 80074c0:	40023800 	.word	0x40023800
 80074c4:	40007000 	.word	0x40007000
 80074c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80074cc:	4b1b      	ldr	r3, [pc, #108]	@ (800753c <HAL_RCC_OscConfig+0x4ec>)
 80074ce:	685b      	ldr	r3, [r3, #4]
 80074d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	699b      	ldr	r3, [r3, #24]
 80074d6:	2b01      	cmp	r3, #1
 80074d8:	d028      	beq.n	800752c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d121      	bne.n	800752c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d11a      	bne.n	800752c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80074f6:	68fa      	ldr	r2, [r7, #12]
 80074f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80074fc:	4013      	ands	r3, r2
 80074fe:	687a      	ldr	r2, [r7, #4]
 8007500:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007502:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007504:	4293      	cmp	r3, r2
 8007506:	d111      	bne.n	800752c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007512:	085b      	lsrs	r3, r3, #1
 8007514:	3b01      	subs	r3, #1
 8007516:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007518:	429a      	cmp	r2, r3
 800751a:	d107      	bne.n	800752c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007526:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007528:	429a      	cmp	r2, r3
 800752a:	d001      	beq.n	8007530 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800752c:	2301      	movs	r3, #1
 800752e:	e000      	b.n	8007532 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3718      	adds	r7, #24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	40023800 	.word	0x40023800

08007540 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b084      	sub	sp, #16
 8007544:	af00      	add	r7, sp, #0
 8007546:	6078      	str	r0, [r7, #4]
 8007548:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	e0cc      	b.n	80076ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007554:	4b68      	ldr	r3, [pc, #416]	@ (80076f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f003 0307 	and.w	r3, r3, #7
 800755c:	683a      	ldr	r2, [r7, #0]
 800755e:	429a      	cmp	r2, r3
 8007560:	d90c      	bls.n	800757c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007562:	4b65      	ldr	r3, [pc, #404]	@ (80076f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007564:	683a      	ldr	r2, [r7, #0]
 8007566:	b2d2      	uxtb	r2, r2
 8007568:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800756a:	4b63      	ldr	r3, [pc, #396]	@ (80076f8 <HAL_RCC_ClockConfig+0x1b8>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f003 0307 	and.w	r3, r3, #7
 8007572:	683a      	ldr	r2, [r7, #0]
 8007574:	429a      	cmp	r2, r3
 8007576:	d001      	beq.n	800757c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007578:	2301      	movs	r3, #1
 800757a:	e0b8      	b.n	80076ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f003 0302 	and.w	r3, r3, #2
 8007584:	2b00      	cmp	r3, #0
 8007586:	d020      	beq.n	80075ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f003 0304 	and.w	r3, r3, #4
 8007590:	2b00      	cmp	r3, #0
 8007592:	d005      	beq.n	80075a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007594:	4b59      	ldr	r3, [pc, #356]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	4a58      	ldr	r2, [pc, #352]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 800759a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800759e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f003 0308 	and.w	r3, r3, #8
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d005      	beq.n	80075b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075ac:	4b53      	ldr	r3, [pc, #332]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80075ae:	689b      	ldr	r3, [r3, #8]
 80075b0:	4a52      	ldr	r2, [pc, #328]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80075b2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80075b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075b8:	4b50      	ldr	r3, [pc, #320]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80075ba:	689b      	ldr	r3, [r3, #8]
 80075bc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	494d      	ldr	r1, [pc, #308]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80075c6:	4313      	orrs	r3, r2
 80075c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f003 0301 	and.w	r3, r3, #1
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d044      	beq.n	8007660 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	2b01      	cmp	r3, #1
 80075dc:	d107      	bne.n	80075ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80075de:	4b47      	ldr	r3, [pc, #284]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075e6:	2b00      	cmp	r3, #0
 80075e8:	d119      	bne.n	800761e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80075ea:	2301      	movs	r3, #1
 80075ec:	e07f      	b.n	80076ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	685b      	ldr	r3, [r3, #4]
 80075f2:	2b02      	cmp	r3, #2
 80075f4:	d003      	beq.n	80075fe <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80075fa:	2b03      	cmp	r3, #3
 80075fc:	d107      	bne.n	800760e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075fe:	4b3f      	ldr	r3, [pc, #252]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007606:	2b00      	cmp	r3, #0
 8007608:	d109      	bne.n	800761e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e06f      	b.n	80076ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800760e:	4b3b      	ldr	r3, [pc, #236]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0302 	and.w	r3, r3, #2
 8007616:	2b00      	cmp	r3, #0
 8007618:	d101      	bne.n	800761e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e067      	b.n	80076ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800761e:	4b37      	ldr	r3, [pc, #220]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	f023 0203 	bic.w	r2, r3, #3
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	4934      	ldr	r1, [pc, #208]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 800762c:	4313      	orrs	r3, r2
 800762e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007630:	f7fd fc52 	bl	8004ed8 <HAL_GetTick>
 8007634:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007636:	e00a      	b.n	800764e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007638:	f7fd fc4e 	bl	8004ed8 <HAL_GetTick>
 800763c:	4602      	mov	r2, r0
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	1ad3      	subs	r3, r2, r3
 8007642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007646:	4293      	cmp	r3, r2
 8007648:	d901      	bls.n	800764e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800764a:	2303      	movs	r3, #3
 800764c:	e04f      	b.n	80076ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800764e:	4b2b      	ldr	r3, [pc, #172]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f003 020c 	and.w	r2, r3, #12
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	429a      	cmp	r2, r3
 800765e:	d1eb      	bne.n	8007638 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007660:	4b25      	ldr	r3, [pc, #148]	@ (80076f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	f003 0307 	and.w	r3, r3, #7
 8007668:	683a      	ldr	r2, [r7, #0]
 800766a:	429a      	cmp	r2, r3
 800766c:	d20c      	bcs.n	8007688 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800766e:	4b22      	ldr	r3, [pc, #136]	@ (80076f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007670:	683a      	ldr	r2, [r7, #0]
 8007672:	b2d2      	uxtb	r2, r2
 8007674:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007676:	4b20      	ldr	r3, [pc, #128]	@ (80076f8 <HAL_RCC_ClockConfig+0x1b8>)
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 0307 	and.w	r3, r3, #7
 800767e:	683a      	ldr	r2, [r7, #0]
 8007680:	429a      	cmp	r2, r3
 8007682:	d001      	beq.n	8007688 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007684:	2301      	movs	r3, #1
 8007686:	e032      	b.n	80076ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f003 0304 	and.w	r3, r3, #4
 8007690:	2b00      	cmp	r3, #0
 8007692:	d008      	beq.n	80076a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007694:	4b19      	ldr	r3, [pc, #100]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 8007696:	689b      	ldr	r3, [r3, #8]
 8007698:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	4916      	ldr	r1, [pc, #88]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80076a2:	4313      	orrs	r3, r2
 80076a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0308 	and.w	r3, r3, #8
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d009      	beq.n	80076c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076b2:	4b12      	ldr	r3, [pc, #72]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80076b4:	689b      	ldr	r3, [r3, #8]
 80076b6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	691b      	ldr	r3, [r3, #16]
 80076be:	00db      	lsls	r3, r3, #3
 80076c0:	490e      	ldr	r1, [pc, #56]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80076c2:	4313      	orrs	r3, r2
 80076c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80076c6:	f000 f821 	bl	800770c <HAL_RCC_GetSysClockFreq>
 80076ca:	4602      	mov	r2, r0
 80076cc:	4b0b      	ldr	r3, [pc, #44]	@ (80076fc <HAL_RCC_ClockConfig+0x1bc>)
 80076ce:	689b      	ldr	r3, [r3, #8]
 80076d0:	091b      	lsrs	r3, r3, #4
 80076d2:	f003 030f 	and.w	r3, r3, #15
 80076d6:	490a      	ldr	r1, [pc, #40]	@ (8007700 <HAL_RCC_ClockConfig+0x1c0>)
 80076d8:	5ccb      	ldrb	r3, [r1, r3]
 80076da:	fa22 f303 	lsr.w	r3, r2, r3
 80076de:	4a09      	ldr	r2, [pc, #36]	@ (8007704 <HAL_RCC_ClockConfig+0x1c4>)
 80076e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80076e2:	4b09      	ldr	r3, [pc, #36]	@ (8007708 <HAL_RCC_ClockConfig+0x1c8>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7fa fe0a 	bl	8002300 <HAL_InitTick>

  return HAL_OK;
 80076ec:	2300      	movs	r3, #0
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	40023c00 	.word	0x40023c00
 80076fc:	40023800 	.word	0x40023800
 8007700:	08015094 	.word	0x08015094
 8007704:	20000004 	.word	0x20000004
 8007708:	20000658 	.word	0x20000658

0800770c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800770c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007710:	b094      	sub	sp, #80	@ 0x50
 8007712:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007714:	2300      	movs	r3, #0
 8007716:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007718:	2300      	movs	r3, #0
 800771a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800771c:	2300      	movs	r3, #0
 800771e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007720:	2300      	movs	r3, #0
 8007722:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007724:	4b79      	ldr	r3, [pc, #484]	@ (800790c <HAL_RCC_GetSysClockFreq+0x200>)
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f003 030c 	and.w	r3, r3, #12
 800772c:	2b08      	cmp	r3, #8
 800772e:	d00d      	beq.n	800774c <HAL_RCC_GetSysClockFreq+0x40>
 8007730:	2b08      	cmp	r3, #8
 8007732:	f200 80e1 	bhi.w	80078f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007736:	2b00      	cmp	r3, #0
 8007738:	d002      	beq.n	8007740 <HAL_RCC_GetSysClockFreq+0x34>
 800773a:	2b04      	cmp	r3, #4
 800773c:	d003      	beq.n	8007746 <HAL_RCC_GetSysClockFreq+0x3a>
 800773e:	e0db      	b.n	80078f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007740:	4b73      	ldr	r3, [pc, #460]	@ (8007910 <HAL_RCC_GetSysClockFreq+0x204>)
 8007742:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007744:	e0db      	b.n	80078fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007746:	4b73      	ldr	r3, [pc, #460]	@ (8007914 <HAL_RCC_GetSysClockFreq+0x208>)
 8007748:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800774a:	e0d8      	b.n	80078fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800774c:	4b6f      	ldr	r3, [pc, #444]	@ (800790c <HAL_RCC_GetSysClockFreq+0x200>)
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007754:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007756:	4b6d      	ldr	r3, [pc, #436]	@ (800790c <HAL_RCC_GetSysClockFreq+0x200>)
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800775e:	2b00      	cmp	r3, #0
 8007760:	d063      	beq.n	800782a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007762:	4b6a      	ldr	r3, [pc, #424]	@ (800790c <HAL_RCC_GetSysClockFreq+0x200>)
 8007764:	685b      	ldr	r3, [r3, #4]
 8007766:	099b      	lsrs	r3, r3, #6
 8007768:	2200      	movs	r2, #0
 800776a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800776c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800776e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007770:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007774:	633b      	str	r3, [r7, #48]	@ 0x30
 8007776:	2300      	movs	r3, #0
 8007778:	637b      	str	r3, [r7, #52]	@ 0x34
 800777a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800777e:	4622      	mov	r2, r4
 8007780:	462b      	mov	r3, r5
 8007782:	f04f 0000 	mov.w	r0, #0
 8007786:	f04f 0100 	mov.w	r1, #0
 800778a:	0159      	lsls	r1, r3, #5
 800778c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007790:	0150      	lsls	r0, r2, #5
 8007792:	4602      	mov	r2, r0
 8007794:	460b      	mov	r3, r1
 8007796:	4621      	mov	r1, r4
 8007798:	1a51      	subs	r1, r2, r1
 800779a:	6139      	str	r1, [r7, #16]
 800779c:	4629      	mov	r1, r5
 800779e:	eb63 0301 	sbc.w	r3, r3, r1
 80077a2:	617b      	str	r3, [r7, #20]
 80077a4:	f04f 0200 	mov.w	r2, #0
 80077a8:	f04f 0300 	mov.w	r3, #0
 80077ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80077b0:	4659      	mov	r1, fp
 80077b2:	018b      	lsls	r3, r1, #6
 80077b4:	4651      	mov	r1, sl
 80077b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80077ba:	4651      	mov	r1, sl
 80077bc:	018a      	lsls	r2, r1, #6
 80077be:	4651      	mov	r1, sl
 80077c0:	ebb2 0801 	subs.w	r8, r2, r1
 80077c4:	4659      	mov	r1, fp
 80077c6:	eb63 0901 	sbc.w	r9, r3, r1
 80077ca:	f04f 0200 	mov.w	r2, #0
 80077ce:	f04f 0300 	mov.w	r3, #0
 80077d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80077d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80077da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80077de:	4690      	mov	r8, r2
 80077e0:	4699      	mov	r9, r3
 80077e2:	4623      	mov	r3, r4
 80077e4:	eb18 0303 	adds.w	r3, r8, r3
 80077e8:	60bb      	str	r3, [r7, #8]
 80077ea:	462b      	mov	r3, r5
 80077ec:	eb49 0303 	adc.w	r3, r9, r3
 80077f0:	60fb      	str	r3, [r7, #12]
 80077f2:	f04f 0200 	mov.w	r2, #0
 80077f6:	f04f 0300 	mov.w	r3, #0
 80077fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80077fe:	4629      	mov	r1, r5
 8007800:	024b      	lsls	r3, r1, #9
 8007802:	4621      	mov	r1, r4
 8007804:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007808:	4621      	mov	r1, r4
 800780a:	024a      	lsls	r2, r1, #9
 800780c:	4610      	mov	r0, r2
 800780e:	4619      	mov	r1, r3
 8007810:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007812:	2200      	movs	r2, #0
 8007814:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007816:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007818:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800781c:	f7f9 f9c6 	bl	8000bac <__aeabi_uldivmod>
 8007820:	4602      	mov	r2, r0
 8007822:	460b      	mov	r3, r1
 8007824:	4613      	mov	r3, r2
 8007826:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007828:	e058      	b.n	80078dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800782a:	4b38      	ldr	r3, [pc, #224]	@ (800790c <HAL_RCC_GetSysClockFreq+0x200>)
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	099b      	lsrs	r3, r3, #6
 8007830:	2200      	movs	r2, #0
 8007832:	4618      	mov	r0, r3
 8007834:	4611      	mov	r1, r2
 8007836:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800783a:	623b      	str	r3, [r7, #32]
 800783c:	2300      	movs	r3, #0
 800783e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007840:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007844:	4642      	mov	r2, r8
 8007846:	464b      	mov	r3, r9
 8007848:	f04f 0000 	mov.w	r0, #0
 800784c:	f04f 0100 	mov.w	r1, #0
 8007850:	0159      	lsls	r1, r3, #5
 8007852:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007856:	0150      	lsls	r0, r2, #5
 8007858:	4602      	mov	r2, r0
 800785a:	460b      	mov	r3, r1
 800785c:	4641      	mov	r1, r8
 800785e:	ebb2 0a01 	subs.w	sl, r2, r1
 8007862:	4649      	mov	r1, r9
 8007864:	eb63 0b01 	sbc.w	fp, r3, r1
 8007868:	f04f 0200 	mov.w	r2, #0
 800786c:	f04f 0300 	mov.w	r3, #0
 8007870:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007874:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007878:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800787c:	ebb2 040a 	subs.w	r4, r2, sl
 8007880:	eb63 050b 	sbc.w	r5, r3, fp
 8007884:	f04f 0200 	mov.w	r2, #0
 8007888:	f04f 0300 	mov.w	r3, #0
 800788c:	00eb      	lsls	r3, r5, #3
 800788e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007892:	00e2      	lsls	r2, r4, #3
 8007894:	4614      	mov	r4, r2
 8007896:	461d      	mov	r5, r3
 8007898:	4643      	mov	r3, r8
 800789a:	18e3      	adds	r3, r4, r3
 800789c:	603b      	str	r3, [r7, #0]
 800789e:	464b      	mov	r3, r9
 80078a0:	eb45 0303 	adc.w	r3, r5, r3
 80078a4:	607b      	str	r3, [r7, #4]
 80078a6:	f04f 0200 	mov.w	r2, #0
 80078aa:	f04f 0300 	mov.w	r3, #0
 80078ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80078b2:	4629      	mov	r1, r5
 80078b4:	028b      	lsls	r3, r1, #10
 80078b6:	4621      	mov	r1, r4
 80078b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80078bc:	4621      	mov	r1, r4
 80078be:	028a      	lsls	r2, r1, #10
 80078c0:	4610      	mov	r0, r2
 80078c2:	4619      	mov	r1, r3
 80078c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078c6:	2200      	movs	r2, #0
 80078c8:	61bb      	str	r3, [r7, #24]
 80078ca:	61fa      	str	r2, [r7, #28]
 80078cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80078d0:	f7f9 f96c 	bl	8000bac <__aeabi_uldivmod>
 80078d4:	4602      	mov	r2, r0
 80078d6:	460b      	mov	r3, r1
 80078d8:	4613      	mov	r3, r2
 80078da:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80078dc:	4b0b      	ldr	r3, [pc, #44]	@ (800790c <HAL_RCC_GetSysClockFreq+0x200>)
 80078de:	685b      	ldr	r3, [r3, #4]
 80078e0:	0c1b      	lsrs	r3, r3, #16
 80078e2:	f003 0303 	and.w	r3, r3, #3
 80078e6:	3301      	adds	r3, #1
 80078e8:	005b      	lsls	r3, r3, #1
 80078ea:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80078ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80078ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80078f4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078f6:	e002      	b.n	80078fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80078f8:	4b05      	ldr	r3, [pc, #20]	@ (8007910 <HAL_RCC_GetSysClockFreq+0x204>)
 80078fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80078fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80078fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007900:	4618      	mov	r0, r3
 8007902:	3750      	adds	r7, #80	@ 0x50
 8007904:	46bd      	mov	sp, r7
 8007906:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800790a:	bf00      	nop
 800790c:	40023800 	.word	0x40023800
 8007910:	00f42400 	.word	0x00f42400
 8007914:	007a1200 	.word	0x007a1200

08007918 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007918:	b480      	push	{r7}
 800791a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800791c:	4b03      	ldr	r3, [pc, #12]	@ (800792c <HAL_RCC_GetHCLKFreq+0x14>)
 800791e:	681b      	ldr	r3, [r3, #0]
}
 8007920:	4618      	mov	r0, r3
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	20000004 	.word	0x20000004

08007930 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007934:	f7ff fff0 	bl	8007918 <HAL_RCC_GetHCLKFreq>
 8007938:	4602      	mov	r2, r0
 800793a:	4b05      	ldr	r3, [pc, #20]	@ (8007950 <HAL_RCC_GetPCLK1Freq+0x20>)
 800793c:	689b      	ldr	r3, [r3, #8]
 800793e:	0a9b      	lsrs	r3, r3, #10
 8007940:	f003 0307 	and.w	r3, r3, #7
 8007944:	4903      	ldr	r1, [pc, #12]	@ (8007954 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007946:	5ccb      	ldrb	r3, [r1, r3]
 8007948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800794c:	4618      	mov	r0, r3
 800794e:	bd80      	pop	{r7, pc}
 8007950:	40023800 	.word	0x40023800
 8007954:	080150a4 	.word	0x080150a4

08007958 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800795c:	f7ff ffdc 	bl	8007918 <HAL_RCC_GetHCLKFreq>
 8007960:	4602      	mov	r2, r0
 8007962:	4b05      	ldr	r3, [pc, #20]	@ (8007978 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	0b5b      	lsrs	r3, r3, #13
 8007968:	f003 0307 	and.w	r3, r3, #7
 800796c:	4903      	ldr	r1, [pc, #12]	@ (800797c <HAL_RCC_GetPCLK2Freq+0x24>)
 800796e:	5ccb      	ldrb	r3, [r1, r3]
 8007970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007974:	4618      	mov	r0, r3
 8007976:	bd80      	pop	{r7, pc}
 8007978:	40023800 	.word	0x40023800
 800797c:	080150a4 	.word	0x080150a4

08007980 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007980:	b480      	push	{r7}
 8007982:	b083      	sub	sp, #12
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	220f      	movs	r2, #15
 800798e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007990:	4b12      	ldr	r3, [pc, #72]	@ (80079dc <HAL_RCC_GetClockConfig+0x5c>)
 8007992:	689b      	ldr	r3, [r3, #8]
 8007994:	f003 0203 	and.w	r2, r3, #3
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800799c:	4b0f      	ldr	r3, [pc, #60]	@ (80079dc <HAL_RCC_GetClockConfig+0x5c>)
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80079a8:	4b0c      	ldr	r3, [pc, #48]	@ (80079dc <HAL_RCC_GetClockConfig+0x5c>)
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80079b4:	4b09      	ldr	r3, [pc, #36]	@ (80079dc <HAL_RCC_GetClockConfig+0x5c>)
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	08db      	lsrs	r3, r3, #3
 80079ba:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80079c2:	4b07      	ldr	r3, [pc, #28]	@ (80079e0 <HAL_RCC_GetClockConfig+0x60>)
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f003 0207 	and.w	r2, r3, #7
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	601a      	str	r2, [r3, #0]
}
 80079ce:	bf00      	nop
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr
 80079da:	bf00      	nop
 80079dc:	40023800 	.word	0x40023800
 80079e0:	40023c00 	.word	0x40023c00

080079e4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80079ec:	2300      	movs	r3, #0
 80079ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80079f0:	2300      	movs	r3, #0
 80079f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f003 0301 	and.w	r3, r3, #1
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d105      	bne.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d035      	beq.n	8007a78 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007a0c:	4b67      	ldr	r3, [pc, #412]	@ (8007bac <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8007a0e:	2200      	movs	r2, #0
 8007a10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007a12:	f7fd fa61 	bl	8004ed8 <HAL_GetTick>
 8007a16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a18:	e008      	b.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007a1a:	f7fd fa5d 	bl	8004ed8 <HAL_GetTick>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	1ad3      	subs	r3, r2, r3
 8007a24:	2b02      	cmp	r3, #2
 8007a26:	d901      	bls.n	8007a2c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a28:	2303      	movs	r3, #3
 8007a2a:	e0ba      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a2c:	4b60      	ldr	r3, [pc, #384]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d1f0      	bne.n	8007a1a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	019a      	lsls	r2, r3, #6
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	071b      	lsls	r3, r3, #28
 8007a44:	495a      	ldr	r1, [pc, #360]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007a46:	4313      	orrs	r3, r2
 8007a48:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007a4c:	4b57      	ldr	r3, [pc, #348]	@ (8007bac <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8007a4e:	2201      	movs	r2, #1
 8007a50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007a52:	f7fd fa41 	bl	8004ed8 <HAL_GetTick>
 8007a56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007a58:	e008      	b.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007a5a:	f7fd fa3d 	bl	8004ed8 <HAL_GetTick>
 8007a5e:	4602      	mov	r2, r0
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	1ad3      	subs	r3, r2, r3
 8007a64:	2b02      	cmp	r3, #2
 8007a66:	d901      	bls.n	8007a6c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e09a      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007a6c:	4b50      	ldr	r3, [pc, #320]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d0f0      	beq.n	8007a5a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	f003 0302 	and.w	r3, r3, #2
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 8083 	beq.w	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007a86:	2300      	movs	r3, #0
 8007a88:	60fb      	str	r3, [r7, #12]
 8007a8a:	4b49      	ldr	r3, [pc, #292]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a8e:	4a48      	ldr	r2, [pc, #288]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007a90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007a94:	6413      	str	r3, [r2, #64]	@ 0x40
 8007a96:	4b46      	ldr	r3, [pc, #280]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a9e:	60fb      	str	r3, [r7, #12]
 8007aa0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007aa2:	4b44      	ldr	r3, [pc, #272]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4a43      	ldr	r2, [pc, #268]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007aac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007aae:	f7fd fa13 	bl	8004ed8 <HAL_GetTick>
 8007ab2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007ab4:	e008      	b.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007ab6:	f7fd fa0f 	bl	8004ed8 <HAL_GetTick>
 8007aba:	4602      	mov	r2, r0
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	1ad3      	subs	r3, r2, r3
 8007ac0:	2b02      	cmp	r3, #2
 8007ac2:	d901      	bls.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007ac4:	2303      	movs	r3, #3
 8007ac6:	e06c      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007ac8:	4b3a      	ldr	r3, [pc, #232]	@ (8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d0f0      	beq.n	8007ab6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ad4:	4b36      	ldr	r3, [pc, #216]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007ad6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007ad8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007adc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d02f      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007aec:	693a      	ldr	r2, [r7, #16]
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d028      	beq.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007af2:	4b2f      	ldr	r3, [pc, #188]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007af4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007af6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007afa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007afc:	4b2e      	ldr	r3, [pc, #184]	@ (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007afe:	2201      	movs	r2, #1
 8007b00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b02:	4b2d      	ldr	r3, [pc, #180]	@ (8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007b04:	2200      	movs	r2, #0
 8007b06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007b08:	4a29      	ldr	r2, [pc, #164]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b0a:	693b      	ldr	r3, [r7, #16]
 8007b0c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007b0e:	4b28      	ldr	r3, [pc, #160]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b12:	f003 0301 	and.w	r3, r3, #1
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d114      	bne.n	8007b44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007b1a:	f7fd f9dd 	bl	8004ed8 <HAL_GetTick>
 8007b1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b20:	e00a      	b.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b22:	f7fd f9d9 	bl	8004ed8 <HAL_GetTick>
 8007b26:	4602      	mov	r2, r0
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	1ad3      	subs	r3, r2, r3
 8007b2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d901      	bls.n	8007b38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007b34:	2303      	movs	r3, #3
 8007b36:	e034      	b.n	8007ba2 <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b38:	4b1d      	ldr	r3, [pc, #116]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b3c:	f003 0302 	and.w	r3, r3, #2
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d0ee      	beq.n	8007b22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	68db      	ldr	r3, [r3, #12]
 8007b48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007b4c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b50:	d10d      	bne.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007b52:	4b17      	ldr	r3, [pc, #92]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b54:	689b      	ldr	r3, [r3, #8]
 8007b56:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007b62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b66:	4912      	ldr	r1, [pc, #72]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	608b      	str	r3, [r1, #8]
 8007b6c:	e005      	b.n	8007b7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007b6e:	4b10      	ldr	r3, [pc, #64]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b70:	689b      	ldr	r3, [r3, #8]
 8007b72:	4a0f      	ldr	r2, [pc, #60]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b74:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007b78:	6093      	str	r3, [r2, #8]
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b7c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	68db      	ldr	r3, [r3, #12]
 8007b82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007b86:	490a      	ldr	r1, [pc, #40]	@ (8007bb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8007b88:	4313      	orrs	r3, r2
 8007b8a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 0308 	and.w	r3, r3, #8
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d003      	beq.n	8007ba0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	7c1a      	ldrb	r2, [r3, #16]
 8007b9c:	4b07      	ldr	r3, [pc, #28]	@ (8007bbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007b9e:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007ba0:	2300      	movs	r3, #0
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3718      	adds	r7, #24
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}
 8007baa:	bf00      	nop
 8007bac:	42470068 	.word	0x42470068
 8007bb0:	40023800 	.word	0x40023800
 8007bb4:	40007000 	.word	0x40007000
 8007bb8:	42470e40 	.word	0x42470e40
 8007bbc:	424711e0 	.word	0x424711e0

08007bc0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8007bc0:	b580      	push	{r7, lr}
 8007bc2:	b084      	sub	sp, #16
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007bc8:	2301      	movs	r3, #1
 8007bca:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d101      	bne.n	8007bd6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e073      	b.n	8007cbe <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	7f5b      	ldrb	r3, [r3, #29]
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d105      	bne.n	8007bec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	2200      	movs	r2, #0
 8007be4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	f7fa fa94 	bl	8002114 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2202      	movs	r2, #2
 8007bf0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	f003 0310 	and.w	r3, r3, #16
 8007bfc:	2b10      	cmp	r3, #16
 8007bfe:	d055      	beq.n	8007cac <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	22ca      	movs	r2, #202	@ 0xca
 8007c06:	625a      	str	r2, [r3, #36]	@ 0x24
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2253      	movs	r2, #83	@ 0x53
 8007c0e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f000 fa49 	bl	80080a8 <RTC_EnterInitMode>
 8007c16:	4603      	mov	r3, r0
 8007c18:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8007c1a:	7bfb      	ldrb	r3, [r7, #15]
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d12c      	bne.n	8007c7a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	689b      	ldr	r3, [r3, #8]
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	6812      	ldr	r2, [r2, #0]
 8007c2a:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8007c2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c32:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	6899      	ldr	r1, [r3, #8]
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	685a      	ldr	r2, [r3, #4]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	691b      	ldr	r3, [r3, #16]
 8007c42:	431a      	orrs	r2, r3
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	431a      	orrs	r2, r3
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	687a      	ldr	r2, [r7, #4]
 8007c58:	68d2      	ldr	r2, [r2, #12]
 8007c5a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	6919      	ldr	r1, [r3, #16]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	041a      	lsls	r2, r3, #16
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	430a      	orrs	r2, r1
 8007c6e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007c70:	6878      	ldr	r0, [r7, #4]
 8007c72:	f000 fa50 	bl	8008116 <RTC_ExitInitMode>
 8007c76:	4603      	mov	r3, r0
 8007c78:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8007c7a:	7bfb      	ldrb	r3, [r7, #15]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d110      	bne.n	8007ca2 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007c8e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	699a      	ldr	r2, [r3, #24]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	430a      	orrs	r2, r1
 8007ca0:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	22ff      	movs	r2, #255	@ 0xff
 8007ca8:	625a      	str	r2, [r3, #36]	@ 0x24
 8007caa:	e001      	b.n	8007cb0 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8007cac:	2300      	movs	r3, #0
 8007cae:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8007cb0:	7bfb      	ldrb	r3, [r7, #15]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d102      	bne.n	8007cbc <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2201      	movs	r2, #1
 8007cba:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8007cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3710      	adds	r7, #16
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}

08007cc6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007cc6:	b590      	push	{r4, r7, lr}
 8007cc8:	b087      	sub	sp, #28
 8007cca:	af00      	add	r7, sp, #0
 8007ccc:	60f8      	str	r0, [r7, #12]
 8007cce:	60b9      	str	r1, [r7, #8]
 8007cd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	7f1b      	ldrb	r3, [r3, #28]
 8007cda:	2b01      	cmp	r3, #1
 8007cdc:	d101      	bne.n	8007ce2 <HAL_RTC_SetTime+0x1c>
 8007cde:	2302      	movs	r3, #2
 8007ce0:	e087      	b.n	8007df2 <HAL_RTC_SetTime+0x12c>
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2201      	movs	r2, #1
 8007ce6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	2202      	movs	r2, #2
 8007cec:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d126      	bne.n	8007d42 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d102      	bne.n	8007d08 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	2200      	movs	r2, #0
 8007d06:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	f000 fa27 	bl	8008160 <RTC_ByteToBcd2>
 8007d12:	4603      	mov	r3, r0
 8007d14:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	785b      	ldrb	r3, [r3, #1]
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	f000 fa20 	bl	8008160 <RTC_ByteToBcd2>
 8007d20:	4603      	mov	r3, r0
 8007d22:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007d24:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	789b      	ldrb	r3, [r3, #2]
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f000 fa18 	bl	8008160 <RTC_ByteToBcd2>
 8007d30:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8007d32:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	78db      	ldrb	r3, [r3, #3]
 8007d3a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8007d3c:	4313      	orrs	r3, r2
 8007d3e:	617b      	str	r3, [r7, #20]
 8007d40:	e018      	b.n	8007d74 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	689b      	ldr	r3, [r3, #8]
 8007d48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d102      	bne.n	8007d56 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	2200      	movs	r2, #0
 8007d54:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	781b      	ldrb	r3, [r3, #0]
 8007d5a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	785b      	ldrb	r3, [r3, #1]
 8007d60:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007d62:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8007d64:	68ba      	ldr	r2, [r7, #8]
 8007d66:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8007d68:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	78db      	ldrb	r3, [r3, #3]
 8007d6e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8007d70:	4313      	orrs	r3, r2
 8007d72:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	22ca      	movs	r2, #202	@ 0xca
 8007d7a:	625a      	str	r2, [r3, #36]	@ 0x24
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	2253      	movs	r2, #83	@ 0x53
 8007d82:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007d84:	68f8      	ldr	r0, [r7, #12]
 8007d86:	f000 f98f 	bl	80080a8 <RTC_EnterInitMode>
 8007d8a:	4603      	mov	r3, r0
 8007d8c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007d8e:	7cfb      	ldrb	r3, [r7, #19]
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d120      	bne.n	8007dd6 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681a      	ldr	r2, [r3, #0]
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007d9e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007da2:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	689a      	ldr	r2, [r3, #8]
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007db2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	6899      	ldr	r1, [r3, #8]
 8007dba:	68bb      	ldr	r3, [r7, #8]
 8007dbc:	68da      	ldr	r2, [r3, #12]
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	691b      	ldr	r3, [r3, #16]
 8007dc2:	431a      	orrs	r2, r3
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	430a      	orrs	r2, r1
 8007dca:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007dcc:	68f8      	ldr	r0, [r7, #12]
 8007dce:	f000 f9a2 	bl	8008116 <RTC_ExitInitMode>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007dd6:	7cfb      	ldrb	r3, [r7, #19]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d102      	bne.n	8007de2 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2201      	movs	r2, #1
 8007de0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	22ff      	movs	r2, #255	@ 0xff
 8007de8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	2200      	movs	r2, #0
 8007dee:	771a      	strb	r2, [r3, #28]

  return status;
 8007df0:	7cfb      	ldrb	r3, [r7, #19]
}
 8007df2:	4618      	mov	r0, r3
 8007df4:	371c      	adds	r7, #28
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bd90      	pop	{r4, r7, pc}

08007dfa <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8007dfa:	b580      	push	{r7, lr}
 8007dfc:	b086      	sub	sp, #24
 8007dfe:	af00      	add	r7, sp, #0
 8007e00:	60f8      	str	r0, [r7, #12]
 8007e02:	60b9      	str	r1, [r7, #8]
 8007e04:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8007e06:	2300      	movs	r3, #0
 8007e08:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	691b      	ldr	r3, [r3, #16]
 8007e1a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8007e2c:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8007e30:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8007e32:	697b      	ldr	r3, [r7, #20]
 8007e34:	0c1b      	lsrs	r3, r3, #16
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007e3c:	b2da      	uxtb	r2, r3
 8007e3e:	68bb      	ldr	r3, [r7, #8]
 8007e40:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	0a1b      	lsrs	r3, r3, #8
 8007e46:	b2db      	uxtb	r3, r3
 8007e48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e4c:	b2da      	uxtb	r2, r3
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8007e52:	697b      	ldr	r3, [r7, #20]
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007e5a:	b2da      	uxtb	r2, r3
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	0d9b      	lsrs	r3, r3, #22
 8007e64:	b2db      	uxtb	r3, r3
 8007e66:	f003 0301 	and.w	r3, r3, #1
 8007e6a:	b2da      	uxtb	r2, r3
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d11a      	bne.n	8007eac <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8007e76:	68bb      	ldr	r3, [r7, #8]
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f000 f98e 	bl	800819c <RTC_Bcd2ToByte>
 8007e80:	4603      	mov	r3, r0
 8007e82:	461a      	mov	r2, r3
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	785b      	ldrb	r3, [r3, #1]
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	f000 f985 	bl	800819c <RTC_Bcd2ToByte>
 8007e92:	4603      	mov	r3, r0
 8007e94:	461a      	mov	r2, r3
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	789b      	ldrb	r3, [r3, #2]
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f000 f97c 	bl	800819c <RTC_Bcd2ToByte>
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	68bb      	ldr	r3, [r7, #8]
 8007eaa:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8007eac:	2300      	movs	r3, #0
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3718      	adds	r7, #24
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}

08007eb6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007eb6:	b590      	push	{r4, r7, lr}
 8007eb8:	b087      	sub	sp, #28
 8007eba:	af00      	add	r7, sp, #0
 8007ebc:	60f8      	str	r0, [r7, #12]
 8007ebe:	60b9      	str	r1, [r7, #8]
 8007ec0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	7f1b      	ldrb	r3, [r3, #28]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d101      	bne.n	8007ed2 <HAL_RTC_SetDate+0x1c>
 8007ece:	2302      	movs	r3, #2
 8007ed0:	e071      	b.n	8007fb6 <HAL_RTC_SetDate+0x100>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	2202      	movs	r2, #2
 8007edc:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d10e      	bne.n	8007f02 <HAL_RTC_SetDate+0x4c>
 8007ee4:	68bb      	ldr	r3, [r7, #8]
 8007ee6:	785b      	ldrb	r3, [r3, #1]
 8007ee8:	f003 0310 	and.w	r3, r3, #16
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d008      	beq.n	8007f02 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	785b      	ldrb	r3, [r3, #1]
 8007ef4:	f023 0310 	bic.w	r3, r3, #16
 8007ef8:	b2db      	uxtb	r3, r3
 8007efa:	330a      	adds	r3, #10
 8007efc:	b2da      	uxtb	r2, r3
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d11c      	bne.n	8007f42 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	78db      	ldrb	r3, [r3, #3]
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f000 f927 	bl	8008160 <RTC_ByteToBcd2>
 8007f12:	4603      	mov	r3, r0
 8007f14:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	785b      	ldrb	r3, [r3, #1]
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f000 f920 	bl	8008160 <RTC_ByteToBcd2>
 8007f20:	4603      	mov	r3, r0
 8007f22:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007f24:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	789b      	ldrb	r3, [r3, #2]
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	f000 f918 	bl	8008160 <RTC_ByteToBcd2>
 8007f30:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8007f32:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	781b      	ldrb	r3, [r3, #0]
 8007f3a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	617b      	str	r3, [r7, #20]
 8007f40:	e00e      	b.n	8007f60 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	78db      	ldrb	r3, [r3, #3]
 8007f46:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	785b      	ldrb	r3, [r3, #1]
 8007f4c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007f4e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8007f50:	68ba      	ldr	r2, [r7, #8]
 8007f52:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8007f54:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	22ca      	movs	r2, #202	@ 0xca
 8007f66:	625a      	str	r2, [r3, #36]	@ 0x24
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2253      	movs	r2, #83	@ 0x53
 8007f6e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8007f70:	68f8      	ldr	r0, [r7, #12]
 8007f72:	f000 f899 	bl	80080a8 <RTC_EnterInitMode>
 8007f76:	4603      	mov	r3, r0
 8007f78:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8007f7a:	7cfb      	ldrb	r3, [r7, #19]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d10c      	bne.n	8007f9a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681a      	ldr	r2, [r3, #0]
 8007f84:	697b      	ldr	r3, [r7, #20]
 8007f86:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007f8a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007f8e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8007f90:	68f8      	ldr	r0, [r7, #12]
 8007f92:	f000 f8c0 	bl	8008116 <RTC_ExitInitMode>
 8007f96:	4603      	mov	r3, r0
 8007f98:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8007f9a:	7cfb      	ldrb	r3, [r7, #19]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d102      	bne.n	8007fa6 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	22ff      	movs	r2, #255	@ 0xff
 8007fac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	771a      	strb	r2, [r3, #28]

  return status;
 8007fb4:	7cfb      	ldrb	r3, [r7, #19]
}
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	371c      	adds	r7, #28
 8007fba:	46bd      	mov	sp, r7
 8007fbc:	bd90      	pop	{r4, r7, pc}

08007fbe <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8007fbe:	b580      	push	{r7, lr}
 8007fc0:	b086      	sub	sp, #24
 8007fc2:	af00      	add	r7, sp, #0
 8007fc4:	60f8      	str	r0, [r7, #12]
 8007fc6:	60b9      	str	r1, [r7, #8]
 8007fc8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007fd8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007fdc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	0c1b      	lsrs	r3, r3, #16
 8007fe2:	b2da      	uxtb	r2, r3
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8007fe8:	697b      	ldr	r3, [r7, #20]
 8007fea:	0a1b      	lsrs	r3, r3, #8
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	f003 031f 	and.w	r3, r3, #31
 8007ff2:	b2da      	uxtb	r2, r3
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	b2db      	uxtb	r3, r3
 8007ffc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008000:	b2da      	uxtb	r2, r3
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	0b5b      	lsrs	r3, r3, #13
 800800a:	b2db      	uxtb	r3, r3
 800800c:	f003 0307 	and.w	r3, r3, #7
 8008010:	b2da      	uxtb	r2, r3
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d11a      	bne.n	8008052 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	78db      	ldrb	r3, [r3, #3]
 8008020:	4618      	mov	r0, r3
 8008022:	f000 f8bb 	bl	800819c <RTC_Bcd2ToByte>
 8008026:	4603      	mov	r3, r0
 8008028:	461a      	mov	r2, r3
 800802a:	68bb      	ldr	r3, [r7, #8]
 800802c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	785b      	ldrb	r3, [r3, #1]
 8008032:	4618      	mov	r0, r3
 8008034:	f000 f8b2 	bl	800819c <RTC_Bcd2ToByte>
 8008038:	4603      	mov	r3, r0
 800803a:	461a      	mov	r2, r3
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8008040:	68bb      	ldr	r3, [r7, #8]
 8008042:	789b      	ldrb	r3, [r3, #2]
 8008044:	4618      	mov	r0, r3
 8008046:	f000 f8a9 	bl	800819c <RTC_Bcd2ToByte>
 800804a:	4603      	mov	r3, r0
 800804c:	461a      	mov	r2, r3
 800804e:	68bb      	ldr	r3, [r7, #8]
 8008050:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8008052:	2300      	movs	r3, #0
}
 8008054:	4618      	mov	r0, r3
 8008056:	3718      	adds	r7, #24
 8008058:	46bd      	mov	sp, r7
 800805a:	bd80      	pop	{r7, pc}

0800805c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008064:	2300      	movs	r3, #0
 8008066:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a0d      	ldr	r2, [pc, #52]	@ (80080a4 <HAL_RTC_WaitForSynchro+0x48>)
 800806e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008070:	f7fc ff32 	bl	8004ed8 <HAL_GetTick>
 8008074:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008076:	e009      	b.n	800808c <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008078:	f7fc ff2e 	bl	8004ed8 <HAL_GetTick>
 800807c:	4602      	mov	r2, r0
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	1ad3      	subs	r3, r2, r3
 8008082:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008086:	d901      	bls.n	800808c <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8008088:	2303      	movs	r3, #3
 800808a:	e007      	b.n	800809c <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	68db      	ldr	r3, [r3, #12]
 8008092:	f003 0320 	and.w	r3, r3, #32
 8008096:	2b00      	cmp	r3, #0
 8008098:	d0ee      	beq.n	8008078 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800809a:	2300      	movs	r3, #0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3710      	adds	r7, #16
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	00013f5f 	.word	0x00013f5f

080080a8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80080a8:	b580      	push	{r7, lr}
 80080aa:	b084      	sub	sp, #16
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80080b0:	2300      	movs	r3, #0
 80080b2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80080b4:	2300      	movs	r3, #0
 80080b6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d122      	bne.n	800810c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68da      	ldr	r2, [r3, #12]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80080d4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80080d6:	f7fc feff 	bl	8004ed8 <HAL_GetTick>
 80080da:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80080dc:	e00c      	b.n	80080f8 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80080de:	f7fc fefb 	bl	8004ed8 <HAL_GetTick>
 80080e2:	4602      	mov	r2, r0
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80080ec:	d904      	bls.n	80080f8 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2204      	movs	r2, #4
 80080f2:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008102:	2b00      	cmp	r3, #0
 8008104:	d102      	bne.n	800810c <RTC_EnterInitMode+0x64>
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	2b01      	cmp	r3, #1
 800810a:	d1e8      	bne.n	80080de <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800810c:	7bfb      	ldrb	r3, [r7, #15]
}
 800810e:	4618      	mov	r0, r3
 8008110:	3710      	adds	r7, #16
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b084      	sub	sp, #16
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800811e:	2300      	movs	r3, #0
 8008120:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	68da      	ldr	r2, [r3, #12]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008130:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	689b      	ldr	r3, [r3, #8]
 8008138:	f003 0320 	and.w	r3, r3, #32
 800813c:	2b00      	cmp	r3, #0
 800813e:	d10a      	bne.n	8008156 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7ff ff8b 	bl	800805c <HAL_RTC_WaitForSynchro>
 8008146:	4603      	mov	r3, r0
 8008148:	2b00      	cmp	r3, #0
 800814a:	d004      	beq.n	8008156 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	2204      	movs	r2, #4
 8008150:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8008152:	2301      	movs	r3, #1
 8008154:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8008156:	7bfb      	ldrb	r3, [r7, #15]
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8008160:	b480      	push	{r7}
 8008162:	b085      	sub	sp, #20
 8008164:	af00      	add	r7, sp, #0
 8008166:	4603      	mov	r3, r0
 8008168:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800816a:	2300      	movs	r3, #0
 800816c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800816e:	e005      	b.n	800817c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	3301      	adds	r3, #1
 8008174:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8008176:	79fb      	ldrb	r3, [r7, #7]
 8008178:	3b0a      	subs	r3, #10
 800817a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800817c:	79fb      	ldrb	r3, [r7, #7]
 800817e:	2b09      	cmp	r3, #9
 8008180:	d8f6      	bhi.n	8008170 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	b2db      	uxtb	r3, r3
 8008186:	011b      	lsls	r3, r3, #4
 8008188:	b2da      	uxtb	r2, r3
 800818a:	79fb      	ldrb	r3, [r7, #7]
 800818c:	4313      	orrs	r3, r2
 800818e:	b2db      	uxtb	r3, r3
}
 8008190:	4618      	mov	r0, r3
 8008192:	3714      	adds	r7, #20
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800819c:	b480      	push	{r7}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	4603      	mov	r3, r0
 80081a4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80081a6:	2300      	movs	r3, #0
 80081a8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80081aa:	79fb      	ldrb	r3, [r7, #7]
 80081ac:	091b      	lsrs	r3, r3, #4
 80081ae:	b2db      	uxtb	r3, r3
 80081b0:	461a      	mov	r2, r3
 80081b2:	4613      	mov	r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	4413      	add	r3, r2
 80081b8:	005b      	lsls	r3, r3, #1
 80081ba:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	b2da      	uxtb	r2, r3
 80081c0:	79fb      	ldrb	r3, [r7, #7]
 80081c2:	f003 030f 	and.w	r3, r3, #15
 80081c6:	b2db      	uxtb	r3, r3
 80081c8:	4413      	add	r3, r2
 80081ca:	b2db      	uxtb	r3, r3
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3714      	adds	r7, #20
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d101      	bne.n	80081ea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e07b      	b.n	80082e2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d108      	bne.n	8008204 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	685b      	ldr	r3, [r3, #4]
 80081f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081fa:	d009      	beq.n	8008210 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2200      	movs	r2, #0
 8008200:	61da      	str	r2, [r3, #28]
 8008202:	e005      	b.n	8008210 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800821c:	b2db      	uxtb	r3, r3
 800821e:	2b00      	cmp	r3, #0
 8008220:	d106      	bne.n	8008230 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800822a:	6878      	ldr	r0, [r7, #4]
 800822c:	f7f9 ff9e 	bl	800216c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2202      	movs	r2, #2
 8008234:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	681a      	ldr	r2, [r3, #0]
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008246:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008258:	431a      	orrs	r2, r3
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	68db      	ldr	r3, [r3, #12]
 800825e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008262:	431a      	orrs	r2, r3
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	691b      	ldr	r3, [r3, #16]
 8008268:	f003 0302 	and.w	r3, r3, #2
 800826c:	431a      	orrs	r2, r3
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	f003 0301 	and.w	r3, r3, #1
 8008276:	431a      	orrs	r2, r3
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	699b      	ldr	r3, [r3, #24]
 800827c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008280:	431a      	orrs	r2, r3
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	69db      	ldr	r3, [r3, #28]
 8008286:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800828a:	431a      	orrs	r2, r3
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a1b      	ldr	r3, [r3, #32]
 8008290:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008294:	ea42 0103 	orr.w	r1, r2, r3
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800829c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	430a      	orrs	r2, r1
 80082a6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	699b      	ldr	r3, [r3, #24]
 80082ac:	0c1b      	lsrs	r3, r3, #16
 80082ae:	f003 0104 	and.w	r1, r3, #4
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b6:	f003 0210 	and.w	r2, r3, #16
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	430a      	orrs	r2, r1
 80082c0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	69da      	ldr	r2, [r3, #28]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80082d0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2200      	movs	r2, #0
 80082d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80082e0:	2300      	movs	r3, #0
}
 80082e2:	4618      	mov	r0, r3
 80082e4:	3708      	adds	r7, #8
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}

080082ea <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80082ea:	b580      	push	{r7, lr}
 80082ec:	b088      	sub	sp, #32
 80082ee:	af00      	add	r7, sp, #0
 80082f0:	60f8      	str	r0, [r7, #12]
 80082f2:	60b9      	str	r1, [r7, #8]
 80082f4:	603b      	str	r3, [r7, #0]
 80082f6:	4613      	mov	r3, r2
 80082f8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082fa:	f7fc fded 	bl	8004ed8 <HAL_GetTick>
 80082fe:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008300:	88fb      	ldrh	r3, [r7, #6]
 8008302:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800830a:	b2db      	uxtb	r3, r3
 800830c:	2b01      	cmp	r3, #1
 800830e:	d001      	beq.n	8008314 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008310:	2302      	movs	r3, #2
 8008312:	e12a      	b.n	800856a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d002      	beq.n	8008320 <HAL_SPI_Transmit+0x36>
 800831a:	88fb      	ldrh	r3, [r7, #6]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d101      	bne.n	8008324 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008320:	2301      	movs	r3, #1
 8008322:	e122      	b.n	800856a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800832a:	2b01      	cmp	r3, #1
 800832c:	d101      	bne.n	8008332 <HAL_SPI_Transmit+0x48>
 800832e:	2302      	movs	r3, #2
 8008330:	e11b      	b.n	800856a <HAL_SPI_Transmit+0x280>
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	2203      	movs	r2, #3
 800833e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	2200      	movs	r2, #0
 8008346:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	68ba      	ldr	r2, [r7, #8]
 800834c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	88fa      	ldrh	r2, [r7, #6]
 8008352:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	88fa      	ldrh	r2, [r7, #6]
 8008358:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2200      	movs	r2, #0
 800835e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2200      	movs	r2, #0
 8008364:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2200      	movs	r2, #0
 800836a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2200      	movs	r2, #0
 8008370:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	2200      	movs	r2, #0
 8008376:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008380:	d10f      	bne.n	80083a2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	681a      	ldr	r2, [r3, #0]
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008390:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	681a      	ldr	r2, [r3, #0]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80083a0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083ac:	2b40      	cmp	r3, #64	@ 0x40
 80083ae:	d007      	beq.n	80083c0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	681a      	ldr	r2, [r3, #0]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80083be:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	68db      	ldr	r3, [r3, #12]
 80083c4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083c8:	d152      	bne.n	8008470 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	685b      	ldr	r3, [r3, #4]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d002      	beq.n	80083d8 <HAL_SPI_Transmit+0xee>
 80083d2:	8b7b      	ldrh	r3, [r7, #26]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d145      	bne.n	8008464 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083dc:	881a      	ldrh	r2, [r3, #0]
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083e8:	1c9a      	adds	r2, r3, #2
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083f2:	b29b      	uxth	r3, r3
 80083f4:	3b01      	subs	r3, #1
 80083f6:	b29a      	uxth	r2, r3
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80083fc:	e032      	b.n	8008464 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	689b      	ldr	r3, [r3, #8]
 8008404:	f003 0302 	and.w	r3, r3, #2
 8008408:	2b02      	cmp	r3, #2
 800840a:	d112      	bne.n	8008432 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008410:	881a      	ldrh	r2, [r3, #0]
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800841c:	1c9a      	adds	r2, r3, #2
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008426:	b29b      	uxth	r3, r3
 8008428:	3b01      	subs	r3, #1
 800842a:	b29a      	uxth	r2, r3
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008430:	e018      	b.n	8008464 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008432:	f7fc fd51 	bl	8004ed8 <HAL_GetTick>
 8008436:	4602      	mov	r2, r0
 8008438:	69fb      	ldr	r3, [r7, #28]
 800843a:	1ad3      	subs	r3, r2, r3
 800843c:	683a      	ldr	r2, [r7, #0]
 800843e:	429a      	cmp	r2, r3
 8008440:	d803      	bhi.n	800844a <HAL_SPI_Transmit+0x160>
 8008442:	683b      	ldr	r3, [r7, #0]
 8008444:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008448:	d102      	bne.n	8008450 <HAL_SPI_Transmit+0x166>
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d109      	bne.n	8008464 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	2201      	movs	r2, #1
 8008454:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	2200      	movs	r2, #0
 800845c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008460:	2303      	movs	r3, #3
 8008462:	e082      	b.n	800856a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008468:	b29b      	uxth	r3, r3
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1c7      	bne.n	80083fe <HAL_SPI_Transmit+0x114>
 800846e:	e053      	b.n	8008518 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	685b      	ldr	r3, [r3, #4]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d002      	beq.n	800847e <HAL_SPI_Transmit+0x194>
 8008478:	8b7b      	ldrh	r3, [r7, #26]
 800847a:	2b01      	cmp	r3, #1
 800847c:	d147      	bne.n	800850e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	330c      	adds	r3, #12
 8008488:	7812      	ldrb	r2, [r2, #0]
 800848a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008490:	1c5a      	adds	r2, r3, #1
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800849a:	b29b      	uxth	r3, r3
 800849c:	3b01      	subs	r3, #1
 800849e:	b29a      	uxth	r2, r3
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80084a4:	e033      	b.n	800850e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	f003 0302 	and.w	r3, r3, #2
 80084b0:	2b02      	cmp	r3, #2
 80084b2:	d113      	bne.n	80084dc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	330c      	adds	r3, #12
 80084be:	7812      	ldrb	r2, [r2, #0]
 80084c0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084c6:	1c5a      	adds	r2, r3, #1
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084d0:	b29b      	uxth	r3, r3
 80084d2:	3b01      	subs	r3, #1
 80084d4:	b29a      	uxth	r2, r3
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80084da:	e018      	b.n	800850e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084dc:	f7fc fcfc 	bl	8004ed8 <HAL_GetTick>
 80084e0:	4602      	mov	r2, r0
 80084e2:	69fb      	ldr	r3, [r7, #28]
 80084e4:	1ad3      	subs	r3, r2, r3
 80084e6:	683a      	ldr	r2, [r7, #0]
 80084e8:	429a      	cmp	r2, r3
 80084ea:	d803      	bhi.n	80084f4 <HAL_SPI_Transmit+0x20a>
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f2:	d102      	bne.n	80084fa <HAL_SPI_Transmit+0x210>
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d109      	bne.n	800850e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80084fa:	68fb      	ldr	r3, [r7, #12]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	2200      	movs	r2, #0
 8008506:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800850a:	2303      	movs	r3, #3
 800850c:	e02d      	b.n	800856a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008512:	b29b      	uxth	r3, r3
 8008514:	2b00      	cmp	r3, #0
 8008516:	d1c6      	bne.n	80084a6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008518:	69fa      	ldr	r2, [r7, #28]
 800851a:	6839      	ldr	r1, [r7, #0]
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	f000 fa67 	bl	80089f0 <SPI_EndRxTxTransaction>
 8008522:	4603      	mov	r3, r0
 8008524:	2b00      	cmp	r3, #0
 8008526:	d002      	beq.n	800852e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	2220      	movs	r2, #32
 800852c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	689b      	ldr	r3, [r3, #8]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d10a      	bne.n	800854c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008536:	2300      	movs	r3, #0
 8008538:	617b      	str	r3, [r7, #20]
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	68db      	ldr	r3, [r3, #12]
 8008540:	617b      	str	r3, [r7, #20]
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	689b      	ldr	r3, [r3, #8]
 8008548:	617b      	str	r3, [r7, #20]
 800854a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	2201      	movs	r2, #1
 8008550:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	2200      	movs	r2, #0
 8008558:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008560:	2b00      	cmp	r3, #0
 8008562:	d001      	beq.n	8008568 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e000      	b.n	800856a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8008568:	2300      	movs	r3, #0
  }
}
 800856a:	4618      	mov	r0, r3
 800856c:	3720      	adds	r7, #32
 800856e:	46bd      	mov	sp, r7
 8008570:	bd80      	pop	{r7, pc}

08008572 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008572:	b580      	push	{r7, lr}
 8008574:	b08a      	sub	sp, #40	@ 0x28
 8008576:	af00      	add	r7, sp, #0
 8008578:	60f8      	str	r0, [r7, #12]
 800857a:	60b9      	str	r1, [r7, #8]
 800857c:	607a      	str	r2, [r7, #4]
 800857e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008580:	2301      	movs	r3, #1
 8008582:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008584:	f7fc fca8 	bl	8004ed8 <HAL_GetTick>
 8008588:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008590:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	685b      	ldr	r3, [r3, #4]
 8008596:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008598:	887b      	ldrh	r3, [r7, #2]
 800859a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800859c:	7ffb      	ldrb	r3, [r7, #31]
 800859e:	2b01      	cmp	r3, #1
 80085a0:	d00c      	beq.n	80085bc <HAL_SPI_TransmitReceive+0x4a>
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80085a8:	d106      	bne.n	80085b8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d102      	bne.n	80085b8 <HAL_SPI_TransmitReceive+0x46>
 80085b2:	7ffb      	ldrb	r3, [r7, #31]
 80085b4:	2b04      	cmp	r3, #4
 80085b6:	d001      	beq.n	80085bc <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 80085b8:	2302      	movs	r3, #2
 80085ba:	e17f      	b.n	80088bc <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80085bc:	68bb      	ldr	r3, [r7, #8]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d005      	beq.n	80085ce <HAL_SPI_TransmitReceive+0x5c>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d002      	beq.n	80085ce <HAL_SPI_TransmitReceive+0x5c>
 80085c8:	887b      	ldrh	r3, [r7, #2]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d101      	bne.n	80085d2 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80085ce:	2301      	movs	r3, #1
 80085d0:	e174      	b.n	80088bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d101      	bne.n	80085e0 <HAL_SPI_TransmitReceive+0x6e>
 80085dc:	2302      	movs	r3, #2
 80085de:	e16d      	b.n	80088bc <HAL_SPI_TransmitReceive+0x34a>
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	2201      	movs	r2, #1
 80085e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	2b04      	cmp	r3, #4
 80085f2:	d003      	beq.n	80085fc <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	2205      	movs	r2, #5
 80085f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	687a      	ldr	r2, [r7, #4]
 8008606:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	887a      	ldrh	r2, [r7, #2]
 800860c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	887a      	ldrh	r2, [r7, #2]
 8008612:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	68ba      	ldr	r2, [r7, #8]
 8008618:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	887a      	ldrh	r2, [r7, #2]
 800861e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	887a      	ldrh	r2, [r7, #2]
 8008624:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	2200      	movs	r2, #0
 800862a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2200      	movs	r2, #0
 8008630:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800863c:	2b40      	cmp	r3, #64	@ 0x40
 800863e:	d007      	beq.n	8008650 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800864e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008658:	d17e      	bne.n	8008758 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	685b      	ldr	r3, [r3, #4]
 800865e:	2b00      	cmp	r3, #0
 8008660:	d002      	beq.n	8008668 <HAL_SPI_TransmitReceive+0xf6>
 8008662:	8afb      	ldrh	r3, [r7, #22]
 8008664:	2b01      	cmp	r3, #1
 8008666:	d16c      	bne.n	8008742 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800866c:	881a      	ldrh	r2, [r3, #0]
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008678:	1c9a      	adds	r2, r3, #2
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008682:	b29b      	uxth	r3, r3
 8008684:	3b01      	subs	r3, #1
 8008686:	b29a      	uxth	r2, r3
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800868c:	e059      	b.n	8008742 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	689b      	ldr	r3, [r3, #8]
 8008694:	f003 0302 	and.w	r3, r3, #2
 8008698:	2b02      	cmp	r3, #2
 800869a:	d11b      	bne.n	80086d4 <HAL_SPI_TransmitReceive+0x162>
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d016      	beq.n	80086d4 <HAL_SPI_TransmitReceive+0x162>
 80086a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086a8:	2b01      	cmp	r3, #1
 80086aa:	d113      	bne.n	80086d4 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086b0:	881a      	ldrh	r2, [r3, #0]
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086bc:	1c9a      	adds	r2, r3, #2
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086c6:	b29b      	uxth	r3, r3
 80086c8:	3b01      	subs	r3, #1
 80086ca:	b29a      	uxth	r2, r3
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80086d0:	2300      	movs	r3, #0
 80086d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	689b      	ldr	r3, [r3, #8]
 80086da:	f003 0301 	and.w	r3, r3, #1
 80086de:	2b01      	cmp	r3, #1
 80086e0:	d119      	bne.n	8008716 <HAL_SPI_TransmitReceive+0x1a4>
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086e6:	b29b      	uxth	r3, r3
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d014      	beq.n	8008716 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	68da      	ldr	r2, [r3, #12]
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f6:	b292      	uxth	r2, r2
 80086f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80086fa:	68fb      	ldr	r3, [r7, #12]
 80086fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086fe:	1c9a      	adds	r2, r3, #2
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008708:	b29b      	uxth	r3, r3
 800870a:	3b01      	subs	r3, #1
 800870c:	b29a      	uxth	r2, r3
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008712:	2301      	movs	r3, #1
 8008714:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008716:	f7fc fbdf 	bl	8004ed8 <HAL_GetTick>
 800871a:	4602      	mov	r2, r0
 800871c:	6a3b      	ldr	r3, [r7, #32]
 800871e:	1ad3      	subs	r3, r2, r3
 8008720:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008722:	429a      	cmp	r2, r3
 8008724:	d80d      	bhi.n	8008742 <HAL_SPI_TransmitReceive+0x1d0>
 8008726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800872c:	d009      	beq.n	8008742 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	e0bc      	b.n	80088bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008746:	b29b      	uxth	r3, r3
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1a0      	bne.n	800868e <HAL_SPI_TransmitReceive+0x11c>
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008750:	b29b      	uxth	r3, r3
 8008752:	2b00      	cmp	r3, #0
 8008754:	d19b      	bne.n	800868e <HAL_SPI_TransmitReceive+0x11c>
 8008756:	e082      	b.n	800885e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	685b      	ldr	r3, [r3, #4]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d002      	beq.n	8008766 <HAL_SPI_TransmitReceive+0x1f4>
 8008760:	8afb      	ldrh	r3, [r7, #22]
 8008762:	2b01      	cmp	r3, #1
 8008764:	d171      	bne.n	800884a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	330c      	adds	r3, #12
 8008770:	7812      	ldrb	r2, [r2, #0]
 8008772:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008778:	1c5a      	adds	r2, r3, #1
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008782:	b29b      	uxth	r3, r3
 8008784:	3b01      	subs	r3, #1
 8008786:	b29a      	uxth	r2, r3
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800878c:	e05d      	b.n	800884a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	689b      	ldr	r3, [r3, #8]
 8008794:	f003 0302 	and.w	r3, r3, #2
 8008798:	2b02      	cmp	r3, #2
 800879a:	d11c      	bne.n	80087d6 <HAL_SPI_TransmitReceive+0x264>
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d017      	beq.n	80087d6 <HAL_SPI_TransmitReceive+0x264>
 80087a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087a8:	2b01      	cmp	r3, #1
 80087aa:	d114      	bne.n	80087d6 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	330c      	adds	r3, #12
 80087b6:	7812      	ldrb	r2, [r2, #0]
 80087b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087be:	1c5a      	adds	r2, r3, #1
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80087c8:	b29b      	uxth	r3, r3
 80087ca:	3b01      	subs	r3, #1
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80087d2:	2300      	movs	r3, #0
 80087d4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	689b      	ldr	r3, [r3, #8]
 80087dc:	f003 0301 	and.w	r3, r3, #1
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d119      	bne.n	8008818 <HAL_SPI_TransmitReceive+0x2a6>
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087e8:	b29b      	uxth	r3, r3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d014      	beq.n	8008818 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	68da      	ldr	r2, [r3, #12]
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087f8:	b2d2      	uxtb	r2, r2
 80087fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008800:	1c5a      	adds	r2, r3, #1
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800880a:	b29b      	uxth	r3, r3
 800880c:	3b01      	subs	r3, #1
 800880e:	b29a      	uxth	r2, r3
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008814:	2301      	movs	r3, #1
 8008816:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008818:	f7fc fb5e 	bl	8004ed8 <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	6a3b      	ldr	r3, [r7, #32]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008824:	429a      	cmp	r2, r3
 8008826:	d803      	bhi.n	8008830 <HAL_SPI_TransmitReceive+0x2be>
 8008828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800882a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800882e:	d102      	bne.n	8008836 <HAL_SPI_TransmitReceive+0x2c4>
 8008830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008832:	2b00      	cmp	r3, #0
 8008834:	d109      	bne.n	800884a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	2201      	movs	r2, #1
 800883a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2200      	movs	r2, #0
 8008842:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008846:	2303      	movs	r3, #3
 8008848:	e038      	b.n	80088bc <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800884e:	b29b      	uxth	r3, r3
 8008850:	2b00      	cmp	r3, #0
 8008852:	d19c      	bne.n	800878e <HAL_SPI_TransmitReceive+0x21c>
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008858:	b29b      	uxth	r3, r3
 800885a:	2b00      	cmp	r3, #0
 800885c:	d197      	bne.n	800878e <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800885e:	6a3a      	ldr	r2, [r7, #32]
 8008860:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008862:	68f8      	ldr	r0, [r7, #12]
 8008864:	f000 f8c4 	bl	80089f0 <SPI_EndRxTxTransaction>
 8008868:	4603      	mov	r3, r0
 800886a:	2b00      	cmp	r3, #0
 800886c:	d008      	beq.n	8008880 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2220      	movs	r2, #32
 8008872:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800887c:	2301      	movs	r3, #1
 800887e:	e01d      	b.n	80088bc <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d10a      	bne.n	800889e <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008888:	2300      	movs	r3, #0
 800888a:	613b      	str	r3, [r7, #16]
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68db      	ldr	r3, [r3, #12]
 8008892:	613b      	str	r3, [r7, #16]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	689b      	ldr	r3, [r3, #8]
 800889a:	613b      	str	r3, [r7, #16]
 800889c:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	2201      	movs	r2, #1
 80088a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2200      	movs	r2, #0
 80088aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d001      	beq.n	80088ba <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	e000      	b.n	80088bc <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80088ba:	2300      	movs	r3, #0
  }
}
 80088bc:	4618      	mov	r0, r3
 80088be:	3728      	adds	r7, #40	@ 0x28
 80088c0:	46bd      	mov	sp, r7
 80088c2:	bd80      	pop	{r7, pc}

080088c4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 80088c4:	b480      	push	{r7}
 80088c6:	b083      	sub	sp, #12
 80088c8:	af00      	add	r7, sp, #0
 80088ca:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80088d2:	b2db      	uxtb	r3, r3
}
 80088d4:	4618      	mov	r0, r3
 80088d6:	370c      	adds	r7, #12
 80088d8:	46bd      	mov	sp, r7
 80088da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088de:	4770      	bx	lr

080088e0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b088      	sub	sp, #32
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	603b      	str	r3, [r7, #0]
 80088ec:	4613      	mov	r3, r2
 80088ee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80088f0:	f7fc faf2 	bl	8004ed8 <HAL_GetTick>
 80088f4:	4602      	mov	r2, r0
 80088f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f8:	1a9b      	subs	r3, r3, r2
 80088fa:	683a      	ldr	r2, [r7, #0]
 80088fc:	4413      	add	r3, r2
 80088fe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008900:	f7fc faea 	bl	8004ed8 <HAL_GetTick>
 8008904:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008906:	4b39      	ldr	r3, [pc, #228]	@ (80089ec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	015b      	lsls	r3, r3, #5
 800890c:	0d1b      	lsrs	r3, r3, #20
 800890e:	69fa      	ldr	r2, [r7, #28]
 8008910:	fb02 f303 	mul.w	r3, r2, r3
 8008914:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008916:	e054      	b.n	80089c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800891e:	d050      	beq.n	80089c2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008920:	f7fc fada 	bl	8004ed8 <HAL_GetTick>
 8008924:	4602      	mov	r2, r0
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	1ad3      	subs	r3, r2, r3
 800892a:	69fa      	ldr	r2, [r7, #28]
 800892c:	429a      	cmp	r2, r3
 800892e:	d902      	bls.n	8008936 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008930:	69fb      	ldr	r3, [r7, #28]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d13d      	bne.n	80089b2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	685a      	ldr	r2, [r3, #4]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008944:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800894e:	d111      	bne.n	8008974 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	689b      	ldr	r3, [r3, #8]
 8008954:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008958:	d004      	beq.n	8008964 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008962:	d107      	bne.n	8008974 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	681a      	ldr	r2, [r3, #0]
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008972:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008978:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800897c:	d10f      	bne.n	800899e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	681a      	ldr	r2, [r3, #0]
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800898c:	601a      	str	r2, [r3, #0]
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800899c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2201      	movs	r2, #1
 80089a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2200      	movs	r2, #0
 80089aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80089ae:	2303      	movs	r3, #3
 80089b0:	e017      	b.n	80089e2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80089b2:	697b      	ldr	r3, [r7, #20]
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d101      	bne.n	80089bc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80089b8:	2300      	movs	r3, #0
 80089ba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80089bc:	697b      	ldr	r3, [r7, #20]
 80089be:	3b01      	subs	r3, #1
 80089c0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	689a      	ldr	r2, [r3, #8]
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	4013      	ands	r3, r2
 80089cc:	68ba      	ldr	r2, [r7, #8]
 80089ce:	429a      	cmp	r2, r3
 80089d0:	bf0c      	ite	eq
 80089d2:	2301      	moveq	r3, #1
 80089d4:	2300      	movne	r3, #0
 80089d6:	b2db      	uxtb	r3, r3
 80089d8:	461a      	mov	r2, r3
 80089da:	79fb      	ldrb	r3, [r7, #7]
 80089dc:	429a      	cmp	r2, r3
 80089de:	d19b      	bne.n	8008918 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80089e0:	2300      	movs	r3, #0
}
 80089e2:	4618      	mov	r0, r3
 80089e4:	3720      	adds	r7, #32
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop
 80089ec:	20000004 	.word	0x20000004

080089f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b088      	sub	sp, #32
 80089f4:	af02      	add	r7, sp, #8
 80089f6:	60f8      	str	r0, [r7, #12]
 80089f8:	60b9      	str	r1, [r7, #8]
 80089fa:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	9300      	str	r3, [sp, #0]
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	2201      	movs	r2, #1
 8008a04:	2102      	movs	r1, #2
 8008a06:	68f8      	ldr	r0, [r7, #12]
 8008a08:	f7ff ff6a 	bl	80088e0 <SPI_WaitFlagStateUntilTimeout>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d007      	beq.n	8008a22 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a16:	f043 0220 	orr.w	r2, r3, #32
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008a1e:	2303      	movs	r3, #3
 8008a20:	e032      	b.n	8008a88 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008a22:	4b1b      	ldr	r3, [pc, #108]	@ (8008a90 <SPI_EndRxTxTransaction+0xa0>)
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	4a1b      	ldr	r2, [pc, #108]	@ (8008a94 <SPI_EndRxTxTransaction+0xa4>)
 8008a28:	fba2 2303 	umull	r2, r3, r2, r3
 8008a2c:	0d5b      	lsrs	r3, r3, #21
 8008a2e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008a32:	fb02 f303 	mul.w	r3, r2, r3
 8008a36:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008a40:	d112      	bne.n	8008a68 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	9300      	str	r3, [sp, #0]
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	2200      	movs	r2, #0
 8008a4a:	2180      	movs	r1, #128	@ 0x80
 8008a4c:	68f8      	ldr	r0, [r7, #12]
 8008a4e:	f7ff ff47 	bl	80088e0 <SPI_WaitFlagStateUntilTimeout>
 8008a52:	4603      	mov	r3, r0
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d016      	beq.n	8008a86 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a5c:	f043 0220 	orr.w	r2, r3, #32
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008a64:	2303      	movs	r3, #3
 8008a66:	e00f      	b.n	8008a88 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008a68:	697b      	ldr	r3, [r7, #20]
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d00a      	beq.n	8008a84 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	3b01      	subs	r3, #1
 8008a72:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a7e:	2b80      	cmp	r3, #128	@ 0x80
 8008a80:	d0f2      	beq.n	8008a68 <SPI_EndRxTxTransaction+0x78>
 8008a82:	e000      	b.n	8008a86 <SPI_EndRxTxTransaction+0x96>
        break;
 8008a84:	bf00      	nop
  }

  return HAL_OK;
 8008a86:	2300      	movs	r3, #0
}
 8008a88:	4618      	mov	r0, r3
 8008a8a:	3718      	adds	r7, #24
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	20000004 	.word	0x20000004
 8008a94:	165e9f81 	.word	0x165e9f81

08008a98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d101      	bne.n	8008aaa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e041      	b.n	8008b2e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008ab0:	b2db      	uxtb	r3, r3
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d106      	bne.n	8008ac4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f7f9 fbae 	bl	8002220 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2202      	movs	r2, #2
 8008ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681a      	ldr	r2, [r3, #0]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	3304      	adds	r3, #4
 8008ad4:	4619      	mov	r1, r3
 8008ad6:	4610      	mov	r0, r2
 8008ad8:	f000 fa9e 	bl	8009018 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	2201      	movs	r2, #1
 8008af0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2201      	movs	r2, #1
 8008b08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2201      	movs	r2, #1
 8008b10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2201      	movs	r2, #1
 8008b18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b2c:	2300      	movs	r3, #0
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3708      	adds	r7, #8
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
	...

08008b38 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008b46:	b2db      	uxtb	r3, r3
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d001      	beq.n	8008b50 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008b4c:	2301      	movs	r3, #1
 8008b4e:	e044      	b.n	8008bda <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	2202      	movs	r2, #2
 8008b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	68da      	ldr	r2, [r3, #12]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f042 0201 	orr.w	r2, r2, #1
 8008b66:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a1e      	ldr	r2, [pc, #120]	@ (8008be8 <HAL_TIM_Base_Start_IT+0xb0>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d018      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b7a:	d013      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	4a1a      	ldr	r2, [pc, #104]	@ (8008bec <HAL_TIM_Base_Start_IT+0xb4>)
 8008b82:	4293      	cmp	r3, r2
 8008b84:	d00e      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	4a19      	ldr	r2, [pc, #100]	@ (8008bf0 <HAL_TIM_Base_Start_IT+0xb8>)
 8008b8c:	4293      	cmp	r3, r2
 8008b8e:	d009      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	4a17      	ldr	r2, [pc, #92]	@ (8008bf4 <HAL_TIM_Base_Start_IT+0xbc>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d004      	beq.n	8008ba4 <HAL_TIM_Base_Start_IT+0x6c>
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a16      	ldr	r2, [pc, #88]	@ (8008bf8 <HAL_TIM_Base_Start_IT+0xc0>)
 8008ba0:	4293      	cmp	r3, r2
 8008ba2:	d111      	bne.n	8008bc8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	689b      	ldr	r3, [r3, #8]
 8008baa:	f003 0307 	and.w	r3, r3, #7
 8008bae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2b06      	cmp	r3, #6
 8008bb4:	d010      	beq.n	8008bd8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	681a      	ldr	r2, [r3, #0]
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f042 0201 	orr.w	r2, r2, #1
 8008bc4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008bc6:	e007      	b.n	8008bd8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	681a      	ldr	r2, [r3, #0]
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	f042 0201 	orr.w	r2, r2, #1
 8008bd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3714      	adds	r7, #20
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr
 8008be6:	bf00      	nop
 8008be8:	40010000 	.word	0x40010000
 8008bec:	40000400 	.word	0x40000400
 8008bf0:	40000800 	.word	0x40000800
 8008bf4:	40000c00 	.word	0x40000c00
 8008bf8:	40014000 	.word	0x40014000

08008bfc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8008bfc:	b480      	push	{r7}
 8008bfe:	b083      	sub	sp, #12
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	68da      	ldr	r2, [r3, #12]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f022 0201 	bic.w	r2, r2, #1
 8008c12:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	6a1a      	ldr	r2, [r3, #32]
 8008c1a:	f241 1311 	movw	r3, #4369	@ 0x1111
 8008c1e:	4013      	ands	r3, r2
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10f      	bne.n	8008c44 <HAL_TIM_Base_Stop_IT+0x48>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	6a1a      	ldr	r2, [r3, #32]
 8008c2a:	f240 4344 	movw	r3, #1092	@ 0x444
 8008c2e:	4013      	ands	r3, r2
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d107      	bne.n	8008c44 <HAL_TIM_Base_Stop_IT+0x48>
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	681a      	ldr	r2, [r3, #0]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f022 0201 	bic.w	r2, r2, #1
 8008c42:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2201      	movs	r2, #1
 8008c48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8008c4c:	2300      	movs	r3, #0
}
 8008c4e:	4618      	mov	r0, r3
 8008c50:	370c      	adds	r7, #12
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr

08008c5a <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c5a:	b580      	push	{r7, lr}
 8008c5c:	b084      	sub	sp, #16
 8008c5e:	af00      	add	r7, sp, #0
 8008c60:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	68db      	ldr	r3, [r3, #12]
 8008c68:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	f003 0302 	and.w	r3, r3, #2
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d020      	beq.n	8008cbe <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f003 0302 	and.w	r3, r3, #2
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d01b      	beq.n	8008cbe <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f06f 0202 	mvn.w	r2, #2
 8008c8e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	2201      	movs	r2, #1
 8008c94:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	699b      	ldr	r3, [r3, #24]
 8008c9c:	f003 0303 	and.w	r3, r3, #3
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d003      	beq.n	8008cac <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f999 	bl	8008fdc <HAL_TIM_IC_CaptureCallback>
 8008caa:	e005      	b.n	8008cb8 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f98b 	bl	8008fc8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cb2:	6878      	ldr	r0, [r7, #4]
 8008cb4:	f000 f99c 	bl	8008ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008cbe:	68bb      	ldr	r3, [r7, #8]
 8008cc0:	f003 0304 	and.w	r3, r3, #4
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d020      	beq.n	8008d0a <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	f003 0304 	and.w	r3, r3, #4
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d01b      	beq.n	8008d0a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	f06f 0204 	mvn.w	r2, #4
 8008cda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2202      	movs	r2, #2
 8008ce0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	699b      	ldr	r3, [r3, #24]
 8008ce8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d003      	beq.n	8008cf8 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008cf0:	6878      	ldr	r0, [r7, #4]
 8008cf2:	f000 f973 	bl	8008fdc <HAL_TIM_IC_CaptureCallback>
 8008cf6:	e005      	b.n	8008d04 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cf8:	6878      	ldr	r0, [r7, #4]
 8008cfa:	f000 f965 	bl	8008fc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 f976 	bl	8008ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2200      	movs	r2, #0
 8008d08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	f003 0308 	and.w	r3, r3, #8
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d020      	beq.n	8008d56 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	f003 0308 	and.w	r3, r3, #8
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d01b      	beq.n	8008d56 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f06f 0208 	mvn.w	r2, #8
 8008d26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2204      	movs	r2, #4
 8008d2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	69db      	ldr	r3, [r3, #28]
 8008d34:	f003 0303 	and.w	r3, r3, #3
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d003      	beq.n	8008d44 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d3c:	6878      	ldr	r0, [r7, #4]
 8008d3e:	f000 f94d 	bl	8008fdc <HAL_TIM_IC_CaptureCallback>
 8008d42:	e005      	b.n	8008d50 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 f93f 	bl	8008fc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d4a:	6878      	ldr	r0, [r7, #4]
 8008d4c:	f000 f950 	bl	8008ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2200      	movs	r2, #0
 8008d54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	f003 0310 	and.w	r3, r3, #16
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d020      	beq.n	8008da2 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f003 0310 	and.w	r3, r3, #16
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d01b      	beq.n	8008da2 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f06f 0210 	mvn.w	r2, #16
 8008d72:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2208      	movs	r2, #8
 8008d78:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	69db      	ldr	r3, [r3, #28]
 8008d80:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d003      	beq.n	8008d90 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f000 f927 	bl	8008fdc <HAL_TIM_IC_CaptureCallback>
 8008d8e:	e005      	b.n	8008d9c <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d90:	6878      	ldr	r0, [r7, #4]
 8008d92:	f000 f919 	bl	8008fc8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d96:	6878      	ldr	r0, [r7, #4]
 8008d98:	f000 f92a 	bl	8008ff0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	f003 0301 	and.w	r3, r3, #1
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d00c      	beq.n	8008dc6 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f003 0301 	and.w	r3, r3, #1
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d007      	beq.n	8008dc6 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f06f 0201 	mvn.w	r2, #1
 8008dbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008dc0:	6878      	ldr	r0, [r7, #4]
 8008dc2:	f7f9 f89f 	bl	8001f04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d00c      	beq.n	8008dea <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d007      	beq.n	8008dea <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008de2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008de4:	6878      	ldr	r0, [r7, #4]
 8008de6:	f000 fab5 	bl	8009354 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d00c      	beq.n	8008e0e <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d007      	beq.n	8008e0e <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008e06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f8fb 	bl	8009004 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	f003 0320 	and.w	r3, r3, #32
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d00c      	beq.n	8008e32 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008e18:	68fb      	ldr	r3, [r7, #12]
 8008e1a:	f003 0320 	and.w	r3, r3, #32
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d007      	beq.n	8008e32 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f06f 0220 	mvn.w	r2, #32
 8008e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e2c:	6878      	ldr	r0, [r7, #4]
 8008e2e:	f000 fa87 	bl	8009340 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e32:	bf00      	nop
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}

08008e3a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008e3a:	b580      	push	{r7, lr}
 8008e3c:	b084      	sub	sp, #16
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
 8008e42:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e44:	2300      	movs	r3, #0
 8008e46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d101      	bne.n	8008e56 <HAL_TIM_ConfigClockSource+0x1c>
 8008e52:	2302      	movs	r3, #2
 8008e54:	e0b4      	b.n	8008fc0 <HAL_TIM_ConfigClockSource+0x186>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2202      	movs	r2, #2
 8008e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	689b      	ldr	r3, [r3, #8]
 8008e6c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8008e74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e7c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68ba      	ldr	r2, [r7, #8]
 8008e84:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e8e:	d03e      	beq.n	8008f0e <HAL_TIM_ConfigClockSource+0xd4>
 8008e90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e94:	f200 8087 	bhi.w	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008e98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e9c:	f000 8086 	beq.w	8008fac <HAL_TIM_ConfigClockSource+0x172>
 8008ea0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ea4:	d87f      	bhi.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ea6:	2b70      	cmp	r3, #112	@ 0x70
 8008ea8:	d01a      	beq.n	8008ee0 <HAL_TIM_ConfigClockSource+0xa6>
 8008eaa:	2b70      	cmp	r3, #112	@ 0x70
 8008eac:	d87b      	bhi.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008eae:	2b60      	cmp	r3, #96	@ 0x60
 8008eb0:	d050      	beq.n	8008f54 <HAL_TIM_ConfigClockSource+0x11a>
 8008eb2:	2b60      	cmp	r3, #96	@ 0x60
 8008eb4:	d877      	bhi.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008eb6:	2b50      	cmp	r3, #80	@ 0x50
 8008eb8:	d03c      	beq.n	8008f34 <HAL_TIM_ConfigClockSource+0xfa>
 8008eba:	2b50      	cmp	r3, #80	@ 0x50
 8008ebc:	d873      	bhi.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ebe:	2b40      	cmp	r3, #64	@ 0x40
 8008ec0:	d058      	beq.n	8008f74 <HAL_TIM_ConfigClockSource+0x13a>
 8008ec2:	2b40      	cmp	r3, #64	@ 0x40
 8008ec4:	d86f      	bhi.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ec6:	2b30      	cmp	r3, #48	@ 0x30
 8008ec8:	d064      	beq.n	8008f94 <HAL_TIM_ConfigClockSource+0x15a>
 8008eca:	2b30      	cmp	r3, #48	@ 0x30
 8008ecc:	d86b      	bhi.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ece:	2b20      	cmp	r3, #32
 8008ed0:	d060      	beq.n	8008f94 <HAL_TIM_ConfigClockSource+0x15a>
 8008ed2:	2b20      	cmp	r3, #32
 8008ed4:	d867      	bhi.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d05c      	beq.n	8008f94 <HAL_TIM_ConfigClockSource+0x15a>
 8008eda:	2b10      	cmp	r3, #16
 8008edc:	d05a      	beq.n	8008f94 <HAL_TIM_ConfigClockSource+0x15a>
 8008ede:	e062      	b.n	8008fa6 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008eec:	683b      	ldr	r3, [r7, #0]
 8008eee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008ef0:	f000 f998 	bl	8009224 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	689b      	ldr	r3, [r3, #8]
 8008efa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008efc:	68bb      	ldr	r3, [r7, #8]
 8008efe:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008f02:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	68ba      	ldr	r2, [r7, #8]
 8008f0a:	609a      	str	r2, [r3, #8]
      break;
 8008f0c:	e04f      	b.n	8008fae <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008f12:	683b      	ldr	r3, [r7, #0]
 8008f14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008f1e:	f000 f981 	bl	8009224 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	689a      	ldr	r2, [r3, #8]
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008f30:	609a      	str	r2, [r3, #8]
      break;
 8008f32:	e03c      	b.n	8008fae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f40:	461a      	mov	r2, r3
 8008f42:	f000 f8f5 	bl	8009130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	2150      	movs	r1, #80	@ 0x50
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	f000 f94e 	bl	80091ee <TIM_ITRx_SetConfig>
      break;
 8008f52:	e02c      	b.n	8008fae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008f60:	461a      	mov	r2, r3
 8008f62:	f000 f914 	bl	800918e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	2160      	movs	r1, #96	@ 0x60
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	f000 f93e 	bl	80091ee <TIM_ITRx_SetConfig>
      break;
 8008f72:	e01c      	b.n	8008fae <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008f80:	461a      	mov	r2, r3
 8008f82:	f000 f8d5 	bl	8009130 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	2140      	movs	r1, #64	@ 0x40
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	f000 f92e 	bl	80091ee <TIM_ITRx_SetConfig>
      break;
 8008f92:	e00c      	b.n	8008fae <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681a      	ldr	r2, [r3, #0]
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	4619      	mov	r1, r3
 8008f9e:	4610      	mov	r0, r2
 8008fa0:	f000 f925 	bl	80091ee <TIM_ITRx_SetConfig>
      break;
 8008fa4:	e003      	b.n	8008fae <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008fa6:	2301      	movs	r3, #1
 8008fa8:	73fb      	strb	r3, [r7, #15]
      break;
 8008faa:	e000      	b.n	8008fae <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008fac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2200      	movs	r2, #0
 8008fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008fc0:	4618      	mov	r0, r3
 8008fc2:	3710      	adds	r7, #16
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}

08008fc8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008fc8:	b480      	push	{r7}
 8008fca:	b083      	sub	sp, #12
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008fd0:	bf00      	nop
 8008fd2:	370c      	adds	r7, #12
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fda:	4770      	bx	lr

08008fdc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008fe4:	bf00      	nop
 8008fe6:	370c      	adds	r7, #12
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ff0:	b480      	push	{r7}
 8008ff2:	b083      	sub	sp, #12
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008ff8:	bf00      	nop
 8008ffa:	370c      	adds	r7, #12
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009002:	4770      	bx	lr

08009004 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009004:	b480      	push	{r7}
 8009006:	b083      	sub	sp, #12
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800900c:	bf00      	nop
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	4a3a      	ldr	r2, [pc, #232]	@ (8009114 <TIM_Base_SetConfig+0xfc>)
 800902c:	4293      	cmp	r3, r2
 800902e:	d00f      	beq.n	8009050 <TIM_Base_SetConfig+0x38>
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009036:	d00b      	beq.n	8009050 <TIM_Base_SetConfig+0x38>
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	4a37      	ldr	r2, [pc, #220]	@ (8009118 <TIM_Base_SetConfig+0x100>)
 800903c:	4293      	cmp	r3, r2
 800903e:	d007      	beq.n	8009050 <TIM_Base_SetConfig+0x38>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	4a36      	ldr	r2, [pc, #216]	@ (800911c <TIM_Base_SetConfig+0x104>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d003      	beq.n	8009050 <TIM_Base_SetConfig+0x38>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	4a35      	ldr	r2, [pc, #212]	@ (8009120 <TIM_Base_SetConfig+0x108>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d108      	bne.n	8009062 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009056:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	685b      	ldr	r3, [r3, #4]
 800905c:	68fa      	ldr	r2, [r7, #12]
 800905e:	4313      	orrs	r3, r2
 8009060:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	4a2b      	ldr	r2, [pc, #172]	@ (8009114 <TIM_Base_SetConfig+0xfc>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d01b      	beq.n	80090a2 <TIM_Base_SetConfig+0x8a>
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009070:	d017      	beq.n	80090a2 <TIM_Base_SetConfig+0x8a>
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	4a28      	ldr	r2, [pc, #160]	@ (8009118 <TIM_Base_SetConfig+0x100>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d013      	beq.n	80090a2 <TIM_Base_SetConfig+0x8a>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4a27      	ldr	r2, [pc, #156]	@ (800911c <TIM_Base_SetConfig+0x104>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d00f      	beq.n	80090a2 <TIM_Base_SetConfig+0x8a>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	4a26      	ldr	r2, [pc, #152]	@ (8009120 <TIM_Base_SetConfig+0x108>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d00b      	beq.n	80090a2 <TIM_Base_SetConfig+0x8a>
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	4a25      	ldr	r2, [pc, #148]	@ (8009124 <TIM_Base_SetConfig+0x10c>)
 800908e:	4293      	cmp	r3, r2
 8009090:	d007      	beq.n	80090a2 <TIM_Base_SetConfig+0x8a>
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	4a24      	ldr	r2, [pc, #144]	@ (8009128 <TIM_Base_SetConfig+0x110>)
 8009096:	4293      	cmp	r3, r2
 8009098:	d003      	beq.n	80090a2 <TIM_Base_SetConfig+0x8a>
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4a23      	ldr	r2, [pc, #140]	@ (800912c <TIM_Base_SetConfig+0x114>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d108      	bne.n	80090b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80090a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	68fa      	ldr	r2, [r7, #12]
 80090b0:	4313      	orrs	r3, r2
 80090b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	4313      	orrs	r3, r2
 80090c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	689a      	ldr	r2, [r3, #8]
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a0e      	ldr	r2, [pc, #56]	@ (8009114 <TIM_Base_SetConfig+0xfc>)
 80090dc:	4293      	cmp	r3, r2
 80090de:	d103      	bne.n	80090e8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	691a      	ldr	r2, [r3, #16]
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	2201      	movs	r2, #1
 80090ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	691b      	ldr	r3, [r3, #16]
 80090f2:	f003 0301 	and.w	r3, r3, #1
 80090f6:	2b01      	cmp	r3, #1
 80090f8:	d105      	bne.n	8009106 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	691b      	ldr	r3, [r3, #16]
 80090fe:	f023 0201 	bic.w	r2, r3, #1
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	611a      	str	r2, [r3, #16]
  }
}
 8009106:	bf00      	nop
 8009108:	3714      	adds	r7, #20
 800910a:	46bd      	mov	sp, r7
 800910c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop
 8009114:	40010000 	.word	0x40010000
 8009118:	40000400 	.word	0x40000400
 800911c:	40000800 	.word	0x40000800
 8009120:	40000c00 	.word	0x40000c00
 8009124:	40014000 	.word	0x40014000
 8009128:	40014400 	.word	0x40014400
 800912c:	40014800 	.word	0x40014800

08009130 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009130:	b480      	push	{r7}
 8009132:	b087      	sub	sp, #28
 8009134:	af00      	add	r7, sp, #0
 8009136:	60f8      	str	r0, [r7, #12]
 8009138:	60b9      	str	r1, [r7, #8]
 800913a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6a1b      	ldr	r3, [r3, #32]
 8009140:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6a1b      	ldr	r3, [r3, #32]
 8009146:	f023 0201 	bic.w	r2, r3, #1
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	699b      	ldr	r3, [r3, #24]
 8009152:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800915a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	011b      	lsls	r3, r3, #4
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	4313      	orrs	r3, r2
 8009164:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	f023 030a 	bic.w	r3, r3, #10
 800916c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800916e:	697a      	ldr	r2, [r7, #20]
 8009170:	68bb      	ldr	r3, [r7, #8]
 8009172:	4313      	orrs	r3, r2
 8009174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	693a      	ldr	r2, [r7, #16]
 800917a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	697a      	ldr	r2, [r7, #20]
 8009180:	621a      	str	r2, [r3, #32]
}
 8009182:	bf00      	nop
 8009184:	371c      	adds	r7, #28
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr

0800918e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800918e:	b480      	push	{r7}
 8009190:	b087      	sub	sp, #28
 8009192:	af00      	add	r7, sp, #0
 8009194:	60f8      	str	r0, [r7, #12]
 8009196:	60b9      	str	r1, [r7, #8]
 8009198:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	6a1b      	ldr	r3, [r3, #32]
 800919e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	6a1b      	ldr	r3, [r3, #32]
 80091a4:	f023 0210 	bic.w	r2, r3, #16
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	699b      	ldr	r3, [r3, #24]
 80091b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80091b2:	693b      	ldr	r3, [r7, #16]
 80091b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80091b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	031b      	lsls	r3, r3, #12
 80091be:	693a      	ldr	r2, [r7, #16]
 80091c0:	4313      	orrs	r3, r2
 80091c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80091ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	011b      	lsls	r3, r3, #4
 80091d0:	697a      	ldr	r2, [r7, #20]
 80091d2:	4313      	orrs	r3, r2
 80091d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	693a      	ldr	r2, [r7, #16]
 80091da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	697a      	ldr	r2, [r7, #20]
 80091e0:	621a      	str	r2, [r3, #32]
}
 80091e2:	bf00      	nop
 80091e4:	371c      	adds	r7, #28
 80091e6:	46bd      	mov	sp, r7
 80091e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ec:	4770      	bx	lr

080091ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80091ee:	b480      	push	{r7}
 80091f0:	b085      	sub	sp, #20
 80091f2:	af00      	add	r7, sp, #0
 80091f4:	6078      	str	r0, [r7, #4]
 80091f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	689b      	ldr	r3, [r3, #8]
 80091fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009204:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009206:	683a      	ldr	r2, [r7, #0]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	4313      	orrs	r3, r2
 800920c:	f043 0307 	orr.w	r3, r3, #7
 8009210:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	68fa      	ldr	r2, [r7, #12]
 8009216:	609a      	str	r2, [r3, #8]
}
 8009218:	bf00      	nop
 800921a:	3714      	adds	r7, #20
 800921c:	46bd      	mov	sp, r7
 800921e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009222:	4770      	bx	lr

08009224 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009224:	b480      	push	{r7}
 8009226:	b087      	sub	sp, #28
 8009228:	af00      	add	r7, sp, #0
 800922a:	60f8      	str	r0, [r7, #12]
 800922c:	60b9      	str	r1, [r7, #8]
 800922e:	607a      	str	r2, [r7, #4]
 8009230:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009238:	697b      	ldr	r3, [r7, #20]
 800923a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800923e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	021a      	lsls	r2, r3, #8
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	431a      	orrs	r2, r3
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	4313      	orrs	r3, r2
 800924c:	697a      	ldr	r2, [r7, #20]
 800924e:	4313      	orrs	r3, r2
 8009250:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	697a      	ldr	r2, [r7, #20]
 8009256:	609a      	str	r2, [r3, #8]
}
 8009258:	bf00      	nop
 800925a:	371c      	adds	r7, #28
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr

08009264 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009264:	b480      	push	{r7}
 8009266:	b085      	sub	sp, #20
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
 800926c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009274:	2b01      	cmp	r3, #1
 8009276:	d101      	bne.n	800927c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009278:	2302      	movs	r3, #2
 800927a:	e050      	b.n	800931e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2202      	movs	r2, #2
 8009288:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	68fa      	ldr	r2, [r7, #12]
 80092aa:	4313      	orrs	r3, r2
 80092ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	68fa      	ldr	r2, [r7, #12]
 80092b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	4a1c      	ldr	r2, [pc, #112]	@ (800932c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d018      	beq.n	80092f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092c8:	d013      	beq.n	80092f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	4a18      	ldr	r2, [pc, #96]	@ (8009330 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80092d0:	4293      	cmp	r3, r2
 80092d2:	d00e      	beq.n	80092f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a16      	ldr	r2, [pc, #88]	@ (8009334 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d009      	beq.n	80092f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a15      	ldr	r2, [pc, #84]	@ (8009338 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d004      	beq.n	80092f2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	4a13      	ldr	r2, [pc, #76]	@ (800933c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d10c      	bne.n	800930c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80092f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	685b      	ldr	r3, [r3, #4]
 80092fe:	68ba      	ldr	r2, [r7, #8]
 8009300:	4313      	orrs	r3, r2
 8009302:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2201      	movs	r2, #1
 8009310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3714      	adds	r7, #20
 8009322:	46bd      	mov	sp, r7
 8009324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009328:	4770      	bx	lr
 800932a:	bf00      	nop
 800932c:	40010000 	.word	0x40010000
 8009330:	40000400 	.word	0x40000400
 8009334:	40000800 	.word	0x40000800
 8009338:	40000c00 	.word	0x40000c00
 800933c:	40014000 	.word	0x40014000

08009340 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009340:	b480      	push	{r7}
 8009342:	b083      	sub	sp, #12
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009348:	bf00      	nop
 800934a:	370c      	adds	r7, #12
 800934c:	46bd      	mov	sp, r7
 800934e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009352:	4770      	bx	lr

08009354 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800935c:	bf00      	nop
 800935e:	370c      	adds	r7, #12
 8009360:	46bd      	mov	sp, r7
 8009362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009366:	4770      	bx	lr

08009368 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b082      	sub	sp, #8
 800936c:	af00      	add	r7, sp, #0
 800936e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d101      	bne.n	800937a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009376:	2301      	movs	r3, #1
 8009378:	e042      	b.n	8009400 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009380:	b2db      	uxtb	r3, r3
 8009382:	2b00      	cmp	r3, #0
 8009384:	d106      	bne.n	8009394 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800938e:	6878      	ldr	r0, [r7, #4]
 8009390:	f7f8 ff6e 	bl	8002270 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2224      	movs	r2, #36	@ 0x24
 8009398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	68da      	ldr	r2, [r3, #12]
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80093aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80093ac:	6878      	ldr	r0, [r7, #4]
 80093ae:	f000 f973 	bl	8009698 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	691a      	ldr	r2, [r3, #16]
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80093c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	695a      	ldr	r2, [r3, #20]
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80093d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	68da      	ldr	r2, [r3, #12]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80093e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2220      	movs	r2, #32
 80093ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2220      	movs	r2, #32
 80093f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	2200      	movs	r2, #0
 80093fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80093fe:	2300      	movs	r3, #0
}
 8009400:	4618      	mov	r0, r3
 8009402:	3708      	adds	r7, #8
 8009404:	46bd      	mov	sp, r7
 8009406:	bd80      	pop	{r7, pc}

08009408 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b08a      	sub	sp, #40	@ 0x28
 800940c:	af02      	add	r7, sp, #8
 800940e:	60f8      	str	r0, [r7, #12]
 8009410:	60b9      	str	r1, [r7, #8]
 8009412:	603b      	str	r3, [r7, #0]
 8009414:	4613      	mov	r3, r2
 8009416:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009418:	2300      	movs	r3, #0
 800941a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009422:	b2db      	uxtb	r3, r3
 8009424:	2b20      	cmp	r3, #32
 8009426:	d175      	bne.n	8009514 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d002      	beq.n	8009434 <HAL_UART_Transmit+0x2c>
 800942e:	88fb      	ldrh	r3, [r7, #6]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d101      	bne.n	8009438 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009434:	2301      	movs	r3, #1
 8009436:	e06e      	b.n	8009516 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	2200      	movs	r2, #0
 800943c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2221      	movs	r2, #33	@ 0x21
 8009442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009446:	f7fb fd47 	bl	8004ed8 <HAL_GetTick>
 800944a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	88fa      	ldrh	r2, [r7, #6]
 8009450:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	88fa      	ldrh	r2, [r7, #6]
 8009456:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	689b      	ldr	r3, [r3, #8]
 800945c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009460:	d108      	bne.n	8009474 <HAL_UART_Transmit+0x6c>
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	691b      	ldr	r3, [r3, #16]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d104      	bne.n	8009474 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800946a:	2300      	movs	r3, #0
 800946c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	61bb      	str	r3, [r7, #24]
 8009472:	e003      	b.n	800947c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009478:	2300      	movs	r3, #0
 800947a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800947c:	e02e      	b.n	80094dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	9300      	str	r3, [sp, #0]
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	2200      	movs	r2, #0
 8009486:	2180      	movs	r1, #128	@ 0x80
 8009488:	68f8      	ldr	r0, [r7, #12]
 800948a:	f000 f848 	bl	800951e <UART_WaitOnFlagUntilTimeout>
 800948e:	4603      	mov	r3, r0
 8009490:	2b00      	cmp	r3, #0
 8009492:	d005      	beq.n	80094a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2220      	movs	r2, #32
 8009498:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800949c:	2303      	movs	r3, #3
 800949e:	e03a      	b.n	8009516 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80094a0:	69fb      	ldr	r3, [r7, #28]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d10b      	bne.n	80094be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	881b      	ldrh	r3, [r3, #0]
 80094aa:	461a      	mov	r2, r3
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80094b6:	69bb      	ldr	r3, [r7, #24]
 80094b8:	3302      	adds	r3, #2
 80094ba:	61bb      	str	r3, [r7, #24]
 80094bc:	e007      	b.n	80094ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80094be:	69fb      	ldr	r3, [r7, #28]
 80094c0:	781a      	ldrb	r2, [r3, #0]
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80094c8:	69fb      	ldr	r3, [r7, #28]
 80094ca:	3301      	adds	r3, #1
 80094cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	3b01      	subs	r3, #1
 80094d6:	b29a      	uxth	r2, r3
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80094e0:	b29b      	uxth	r3, r3
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1cb      	bne.n	800947e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	9300      	str	r3, [sp, #0]
 80094ea:	697b      	ldr	r3, [r7, #20]
 80094ec:	2200      	movs	r2, #0
 80094ee:	2140      	movs	r1, #64	@ 0x40
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f000 f814 	bl	800951e <UART_WaitOnFlagUntilTimeout>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d005      	beq.n	8009508 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	2220      	movs	r2, #32
 8009500:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009504:	2303      	movs	r3, #3
 8009506:	e006      	b.n	8009516 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2220      	movs	r2, #32
 800950c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009510:	2300      	movs	r3, #0
 8009512:	e000      	b.n	8009516 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009514:	2302      	movs	r3, #2
  }
}
 8009516:	4618      	mov	r0, r3
 8009518:	3720      	adds	r7, #32
 800951a:	46bd      	mov	sp, r7
 800951c:	bd80      	pop	{r7, pc}

0800951e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800951e:	b580      	push	{r7, lr}
 8009520:	b086      	sub	sp, #24
 8009522:	af00      	add	r7, sp, #0
 8009524:	60f8      	str	r0, [r7, #12]
 8009526:	60b9      	str	r1, [r7, #8]
 8009528:	603b      	str	r3, [r7, #0]
 800952a:	4613      	mov	r3, r2
 800952c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800952e:	e03b      	b.n	80095a8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009530:	6a3b      	ldr	r3, [r7, #32]
 8009532:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009536:	d037      	beq.n	80095a8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009538:	f7fb fcce 	bl	8004ed8 <HAL_GetTick>
 800953c:	4602      	mov	r2, r0
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	1ad3      	subs	r3, r2, r3
 8009542:	6a3a      	ldr	r2, [r7, #32]
 8009544:	429a      	cmp	r2, r3
 8009546:	d302      	bcc.n	800954e <UART_WaitOnFlagUntilTimeout+0x30>
 8009548:	6a3b      	ldr	r3, [r7, #32]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d101      	bne.n	8009552 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800954e:	2303      	movs	r3, #3
 8009550:	e03a      	b.n	80095c8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	68db      	ldr	r3, [r3, #12]
 8009558:	f003 0304 	and.w	r3, r3, #4
 800955c:	2b00      	cmp	r3, #0
 800955e:	d023      	beq.n	80095a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	2b80      	cmp	r3, #128	@ 0x80
 8009564:	d020      	beq.n	80095a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	2b40      	cmp	r3, #64	@ 0x40
 800956a:	d01d      	beq.n	80095a8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f003 0308 	and.w	r3, r3, #8
 8009576:	2b08      	cmp	r3, #8
 8009578:	d116      	bne.n	80095a8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800957a:	2300      	movs	r3, #0
 800957c:	617b      	str	r3, [r7, #20]
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	617b      	str	r3, [r7, #20]
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	617b      	str	r3, [r7, #20]
 800958e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009590:	68f8      	ldr	r0, [r7, #12]
 8009592:	f000 f81d 	bl	80095d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	2208      	movs	r2, #8
 800959a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	2200      	movs	r2, #0
 80095a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80095a4:	2301      	movs	r3, #1
 80095a6:	e00f      	b.n	80095c8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	68bb      	ldr	r3, [r7, #8]
 80095b0:	4013      	ands	r3, r2
 80095b2:	68ba      	ldr	r2, [r7, #8]
 80095b4:	429a      	cmp	r2, r3
 80095b6:	bf0c      	ite	eq
 80095b8:	2301      	moveq	r3, #1
 80095ba:	2300      	movne	r3, #0
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	461a      	mov	r2, r3
 80095c0:	79fb      	ldrb	r3, [r7, #7]
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d0b4      	beq.n	8009530 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80095c6:	2300      	movs	r3, #0
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3718      	adds	r7, #24
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd80      	pop	{r7, pc}

080095d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b095      	sub	sp, #84	@ 0x54
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	330c      	adds	r3, #12
 80095de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095e2:	e853 3f00 	ldrex	r3, [r3]
 80095e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80095e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80095ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	330c      	adds	r3, #12
 80095f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80095f8:	643a      	str	r2, [r7, #64]	@ 0x40
 80095fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80095fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009600:	e841 2300 	strex	r3, r2, [r1]
 8009604:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009606:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009608:	2b00      	cmp	r3, #0
 800960a:	d1e5      	bne.n	80095d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	3314      	adds	r3, #20
 8009612:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009614:	6a3b      	ldr	r3, [r7, #32]
 8009616:	e853 3f00 	ldrex	r3, [r3]
 800961a:	61fb      	str	r3, [r7, #28]
   return(result);
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	f023 0301 	bic.w	r3, r3, #1
 8009622:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	3314      	adds	r3, #20
 800962a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800962c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800962e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009630:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009632:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009634:	e841 2300 	strex	r3, r2, [r1]
 8009638:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800963a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800963c:	2b00      	cmp	r3, #0
 800963e:	d1e5      	bne.n	800960c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009644:	2b01      	cmp	r3, #1
 8009646:	d119      	bne.n	800967c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	330c      	adds	r3, #12
 800964e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	e853 3f00 	ldrex	r3, [r3]
 8009656:	60bb      	str	r3, [r7, #8]
   return(result);
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	f023 0310 	bic.w	r3, r3, #16
 800965e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	330c      	adds	r3, #12
 8009666:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009668:	61ba      	str	r2, [r7, #24]
 800966a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800966c:	6979      	ldr	r1, [r7, #20]
 800966e:	69ba      	ldr	r2, [r7, #24]
 8009670:	e841 2300 	strex	r3, r2, [r1]
 8009674:	613b      	str	r3, [r7, #16]
   return(result);
 8009676:	693b      	ldr	r3, [r7, #16]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d1e5      	bne.n	8009648 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	2220      	movs	r2, #32
 8009680:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800968a:	bf00      	nop
 800968c:	3754      	adds	r7, #84	@ 0x54
 800968e:	46bd      	mov	sp, r7
 8009690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009694:	4770      	bx	lr
	...

08009698 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800969c:	b0c0      	sub	sp, #256	@ 0x100
 800969e:	af00      	add	r7, sp, #0
 80096a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80096a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	691b      	ldr	r3, [r3, #16]
 80096ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80096b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096b4:	68d9      	ldr	r1, [r3, #12]
 80096b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096ba:	681a      	ldr	r2, [r3, #0]
 80096bc:	ea40 0301 	orr.w	r3, r0, r1
 80096c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80096c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096c6:	689a      	ldr	r2, [r3, #8]
 80096c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096cc:	691b      	ldr	r3, [r3, #16]
 80096ce:	431a      	orrs	r2, r3
 80096d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096d4:	695b      	ldr	r3, [r3, #20]
 80096d6:	431a      	orrs	r2, r3
 80096d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096dc:	69db      	ldr	r3, [r3, #28]
 80096de:	4313      	orrs	r3, r2
 80096e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80096e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80096f0:	f021 010c 	bic.w	r1, r1, #12
 80096f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096f8:	681a      	ldr	r2, [r3, #0]
 80096fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80096fe:	430b      	orrs	r3, r1
 8009700:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009702:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	695b      	ldr	r3, [r3, #20]
 800970a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800970e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009712:	6999      	ldr	r1, [r3, #24]
 8009714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	ea40 0301 	orr.w	r3, r0, r1
 800971e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	4b8f      	ldr	r3, [pc, #572]	@ (8009964 <UART_SetConfig+0x2cc>)
 8009728:	429a      	cmp	r2, r3
 800972a:	d005      	beq.n	8009738 <UART_SetConfig+0xa0>
 800972c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009730:	681a      	ldr	r2, [r3, #0]
 8009732:	4b8d      	ldr	r3, [pc, #564]	@ (8009968 <UART_SetConfig+0x2d0>)
 8009734:	429a      	cmp	r2, r3
 8009736:	d104      	bne.n	8009742 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009738:	f7fe f90e 	bl	8007958 <HAL_RCC_GetPCLK2Freq>
 800973c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009740:	e003      	b.n	800974a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009742:	f7fe f8f5 	bl	8007930 <HAL_RCC_GetPCLK1Freq>
 8009746:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800974a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800974e:	69db      	ldr	r3, [r3, #28]
 8009750:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009754:	f040 810c 	bne.w	8009970 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009758:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800975c:	2200      	movs	r2, #0
 800975e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8009762:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8009766:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800976a:	4622      	mov	r2, r4
 800976c:	462b      	mov	r3, r5
 800976e:	1891      	adds	r1, r2, r2
 8009770:	65b9      	str	r1, [r7, #88]	@ 0x58
 8009772:	415b      	adcs	r3, r3
 8009774:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009776:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800977a:	4621      	mov	r1, r4
 800977c:	eb12 0801 	adds.w	r8, r2, r1
 8009780:	4629      	mov	r1, r5
 8009782:	eb43 0901 	adc.w	r9, r3, r1
 8009786:	f04f 0200 	mov.w	r2, #0
 800978a:	f04f 0300 	mov.w	r3, #0
 800978e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009792:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009796:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800979a:	4690      	mov	r8, r2
 800979c:	4699      	mov	r9, r3
 800979e:	4623      	mov	r3, r4
 80097a0:	eb18 0303 	adds.w	r3, r8, r3
 80097a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80097a8:	462b      	mov	r3, r5
 80097aa:	eb49 0303 	adc.w	r3, r9, r3
 80097ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80097b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	2200      	movs	r2, #0
 80097ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80097be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80097c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80097c6:	460b      	mov	r3, r1
 80097c8:	18db      	adds	r3, r3, r3
 80097ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80097cc:	4613      	mov	r3, r2
 80097ce:	eb42 0303 	adc.w	r3, r2, r3
 80097d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80097d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80097d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80097dc:	f7f7 f9e6 	bl	8000bac <__aeabi_uldivmod>
 80097e0:	4602      	mov	r2, r0
 80097e2:	460b      	mov	r3, r1
 80097e4:	4b61      	ldr	r3, [pc, #388]	@ (800996c <UART_SetConfig+0x2d4>)
 80097e6:	fba3 2302 	umull	r2, r3, r3, r2
 80097ea:	095b      	lsrs	r3, r3, #5
 80097ec:	011c      	lsls	r4, r3, #4
 80097ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80097f2:	2200      	movs	r2, #0
 80097f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80097f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80097fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8009800:	4642      	mov	r2, r8
 8009802:	464b      	mov	r3, r9
 8009804:	1891      	adds	r1, r2, r2
 8009806:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009808:	415b      	adcs	r3, r3
 800980a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800980c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8009810:	4641      	mov	r1, r8
 8009812:	eb12 0a01 	adds.w	sl, r2, r1
 8009816:	4649      	mov	r1, r9
 8009818:	eb43 0b01 	adc.w	fp, r3, r1
 800981c:	f04f 0200 	mov.w	r2, #0
 8009820:	f04f 0300 	mov.w	r3, #0
 8009824:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009828:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800982c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009830:	4692      	mov	sl, r2
 8009832:	469b      	mov	fp, r3
 8009834:	4643      	mov	r3, r8
 8009836:	eb1a 0303 	adds.w	r3, sl, r3
 800983a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800983e:	464b      	mov	r3, r9
 8009840:	eb4b 0303 	adc.w	r3, fp, r3
 8009844:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009848:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800984c:	685b      	ldr	r3, [r3, #4]
 800984e:	2200      	movs	r2, #0
 8009850:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009854:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009858:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800985c:	460b      	mov	r3, r1
 800985e:	18db      	adds	r3, r3, r3
 8009860:	643b      	str	r3, [r7, #64]	@ 0x40
 8009862:	4613      	mov	r3, r2
 8009864:	eb42 0303 	adc.w	r3, r2, r3
 8009868:	647b      	str	r3, [r7, #68]	@ 0x44
 800986a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800986e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8009872:	f7f7 f99b 	bl	8000bac <__aeabi_uldivmod>
 8009876:	4602      	mov	r2, r0
 8009878:	460b      	mov	r3, r1
 800987a:	4611      	mov	r1, r2
 800987c:	4b3b      	ldr	r3, [pc, #236]	@ (800996c <UART_SetConfig+0x2d4>)
 800987e:	fba3 2301 	umull	r2, r3, r3, r1
 8009882:	095b      	lsrs	r3, r3, #5
 8009884:	2264      	movs	r2, #100	@ 0x64
 8009886:	fb02 f303 	mul.w	r3, r2, r3
 800988a:	1acb      	subs	r3, r1, r3
 800988c:	00db      	lsls	r3, r3, #3
 800988e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8009892:	4b36      	ldr	r3, [pc, #216]	@ (800996c <UART_SetConfig+0x2d4>)
 8009894:	fba3 2302 	umull	r2, r3, r3, r2
 8009898:	095b      	lsrs	r3, r3, #5
 800989a:	005b      	lsls	r3, r3, #1
 800989c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80098a0:	441c      	add	r4, r3
 80098a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80098a6:	2200      	movs	r2, #0
 80098a8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80098ac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80098b0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80098b4:	4642      	mov	r2, r8
 80098b6:	464b      	mov	r3, r9
 80098b8:	1891      	adds	r1, r2, r2
 80098ba:	63b9      	str	r1, [r7, #56]	@ 0x38
 80098bc:	415b      	adcs	r3, r3
 80098be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80098c0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80098c4:	4641      	mov	r1, r8
 80098c6:	1851      	adds	r1, r2, r1
 80098c8:	6339      	str	r1, [r7, #48]	@ 0x30
 80098ca:	4649      	mov	r1, r9
 80098cc:	414b      	adcs	r3, r1
 80098ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80098d0:	f04f 0200 	mov.w	r2, #0
 80098d4:	f04f 0300 	mov.w	r3, #0
 80098d8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80098dc:	4659      	mov	r1, fp
 80098de:	00cb      	lsls	r3, r1, #3
 80098e0:	4651      	mov	r1, sl
 80098e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80098e6:	4651      	mov	r1, sl
 80098e8:	00ca      	lsls	r2, r1, #3
 80098ea:	4610      	mov	r0, r2
 80098ec:	4619      	mov	r1, r3
 80098ee:	4603      	mov	r3, r0
 80098f0:	4642      	mov	r2, r8
 80098f2:	189b      	adds	r3, r3, r2
 80098f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80098f8:	464b      	mov	r3, r9
 80098fa:	460a      	mov	r2, r1
 80098fc:	eb42 0303 	adc.w	r3, r2, r3
 8009900:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	2200      	movs	r2, #0
 800990c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009910:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009914:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009918:	460b      	mov	r3, r1
 800991a:	18db      	adds	r3, r3, r3
 800991c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800991e:	4613      	mov	r3, r2
 8009920:	eb42 0303 	adc.w	r3, r2, r3
 8009924:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009926:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800992a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800992e:	f7f7 f93d 	bl	8000bac <__aeabi_uldivmod>
 8009932:	4602      	mov	r2, r0
 8009934:	460b      	mov	r3, r1
 8009936:	4b0d      	ldr	r3, [pc, #52]	@ (800996c <UART_SetConfig+0x2d4>)
 8009938:	fba3 1302 	umull	r1, r3, r3, r2
 800993c:	095b      	lsrs	r3, r3, #5
 800993e:	2164      	movs	r1, #100	@ 0x64
 8009940:	fb01 f303 	mul.w	r3, r1, r3
 8009944:	1ad3      	subs	r3, r2, r3
 8009946:	00db      	lsls	r3, r3, #3
 8009948:	3332      	adds	r3, #50	@ 0x32
 800994a:	4a08      	ldr	r2, [pc, #32]	@ (800996c <UART_SetConfig+0x2d4>)
 800994c:	fba2 2303 	umull	r2, r3, r2, r3
 8009950:	095b      	lsrs	r3, r3, #5
 8009952:	f003 0207 	and.w	r2, r3, #7
 8009956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4422      	add	r2, r4
 800995e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009960:	e106      	b.n	8009b70 <UART_SetConfig+0x4d8>
 8009962:	bf00      	nop
 8009964:	40011000 	.word	0x40011000
 8009968:	40011400 	.word	0x40011400
 800996c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009970:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009974:	2200      	movs	r2, #0
 8009976:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800997a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800997e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8009982:	4642      	mov	r2, r8
 8009984:	464b      	mov	r3, r9
 8009986:	1891      	adds	r1, r2, r2
 8009988:	6239      	str	r1, [r7, #32]
 800998a:	415b      	adcs	r3, r3
 800998c:	627b      	str	r3, [r7, #36]	@ 0x24
 800998e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009992:	4641      	mov	r1, r8
 8009994:	1854      	adds	r4, r2, r1
 8009996:	4649      	mov	r1, r9
 8009998:	eb43 0501 	adc.w	r5, r3, r1
 800999c:	f04f 0200 	mov.w	r2, #0
 80099a0:	f04f 0300 	mov.w	r3, #0
 80099a4:	00eb      	lsls	r3, r5, #3
 80099a6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80099aa:	00e2      	lsls	r2, r4, #3
 80099ac:	4614      	mov	r4, r2
 80099ae:	461d      	mov	r5, r3
 80099b0:	4643      	mov	r3, r8
 80099b2:	18e3      	adds	r3, r4, r3
 80099b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80099b8:	464b      	mov	r3, r9
 80099ba:	eb45 0303 	adc.w	r3, r5, r3
 80099be:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80099c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80099c6:	685b      	ldr	r3, [r3, #4]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80099ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80099d2:	f04f 0200 	mov.w	r2, #0
 80099d6:	f04f 0300 	mov.w	r3, #0
 80099da:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80099de:	4629      	mov	r1, r5
 80099e0:	008b      	lsls	r3, r1, #2
 80099e2:	4621      	mov	r1, r4
 80099e4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80099e8:	4621      	mov	r1, r4
 80099ea:	008a      	lsls	r2, r1, #2
 80099ec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80099f0:	f7f7 f8dc 	bl	8000bac <__aeabi_uldivmod>
 80099f4:	4602      	mov	r2, r0
 80099f6:	460b      	mov	r3, r1
 80099f8:	4b60      	ldr	r3, [pc, #384]	@ (8009b7c <UART_SetConfig+0x4e4>)
 80099fa:	fba3 2302 	umull	r2, r3, r3, r2
 80099fe:	095b      	lsrs	r3, r3, #5
 8009a00:	011c      	lsls	r4, r3, #4
 8009a02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009a06:	2200      	movs	r2, #0
 8009a08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009a0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8009a10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009a14:	4642      	mov	r2, r8
 8009a16:	464b      	mov	r3, r9
 8009a18:	1891      	adds	r1, r2, r2
 8009a1a:	61b9      	str	r1, [r7, #24]
 8009a1c:	415b      	adcs	r3, r3
 8009a1e:	61fb      	str	r3, [r7, #28]
 8009a20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a24:	4641      	mov	r1, r8
 8009a26:	1851      	adds	r1, r2, r1
 8009a28:	6139      	str	r1, [r7, #16]
 8009a2a:	4649      	mov	r1, r9
 8009a2c:	414b      	adcs	r3, r1
 8009a2e:	617b      	str	r3, [r7, #20]
 8009a30:	f04f 0200 	mov.w	r2, #0
 8009a34:	f04f 0300 	mov.w	r3, #0
 8009a38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009a3c:	4659      	mov	r1, fp
 8009a3e:	00cb      	lsls	r3, r1, #3
 8009a40:	4651      	mov	r1, sl
 8009a42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009a46:	4651      	mov	r1, sl
 8009a48:	00ca      	lsls	r2, r1, #3
 8009a4a:	4610      	mov	r0, r2
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	4603      	mov	r3, r0
 8009a50:	4642      	mov	r2, r8
 8009a52:	189b      	adds	r3, r3, r2
 8009a54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009a58:	464b      	mov	r3, r9
 8009a5a:	460a      	mov	r2, r1
 8009a5c:	eb42 0303 	adc.w	r3, r2, r3
 8009a60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009a64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009a68:	685b      	ldr	r3, [r3, #4]
 8009a6a:	2200      	movs	r2, #0
 8009a6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009a6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009a70:	f04f 0200 	mov.w	r2, #0
 8009a74:	f04f 0300 	mov.w	r3, #0
 8009a78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009a7c:	4649      	mov	r1, r9
 8009a7e:	008b      	lsls	r3, r1, #2
 8009a80:	4641      	mov	r1, r8
 8009a82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009a86:	4641      	mov	r1, r8
 8009a88:	008a      	lsls	r2, r1, #2
 8009a8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009a8e:	f7f7 f88d 	bl	8000bac <__aeabi_uldivmod>
 8009a92:	4602      	mov	r2, r0
 8009a94:	460b      	mov	r3, r1
 8009a96:	4611      	mov	r1, r2
 8009a98:	4b38      	ldr	r3, [pc, #224]	@ (8009b7c <UART_SetConfig+0x4e4>)
 8009a9a:	fba3 2301 	umull	r2, r3, r3, r1
 8009a9e:	095b      	lsrs	r3, r3, #5
 8009aa0:	2264      	movs	r2, #100	@ 0x64
 8009aa2:	fb02 f303 	mul.w	r3, r2, r3
 8009aa6:	1acb      	subs	r3, r1, r3
 8009aa8:	011b      	lsls	r3, r3, #4
 8009aaa:	3332      	adds	r3, #50	@ 0x32
 8009aac:	4a33      	ldr	r2, [pc, #204]	@ (8009b7c <UART_SetConfig+0x4e4>)
 8009aae:	fba2 2303 	umull	r2, r3, r2, r3
 8009ab2:	095b      	lsrs	r3, r3, #5
 8009ab4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009ab8:	441c      	add	r4, r3
 8009aba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009abe:	2200      	movs	r2, #0
 8009ac0:	673b      	str	r3, [r7, #112]	@ 0x70
 8009ac2:	677a      	str	r2, [r7, #116]	@ 0x74
 8009ac4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009ac8:	4642      	mov	r2, r8
 8009aca:	464b      	mov	r3, r9
 8009acc:	1891      	adds	r1, r2, r2
 8009ace:	60b9      	str	r1, [r7, #8]
 8009ad0:	415b      	adcs	r3, r3
 8009ad2:	60fb      	str	r3, [r7, #12]
 8009ad4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ad8:	4641      	mov	r1, r8
 8009ada:	1851      	adds	r1, r2, r1
 8009adc:	6039      	str	r1, [r7, #0]
 8009ade:	4649      	mov	r1, r9
 8009ae0:	414b      	adcs	r3, r1
 8009ae2:	607b      	str	r3, [r7, #4]
 8009ae4:	f04f 0200 	mov.w	r2, #0
 8009ae8:	f04f 0300 	mov.w	r3, #0
 8009aec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009af0:	4659      	mov	r1, fp
 8009af2:	00cb      	lsls	r3, r1, #3
 8009af4:	4651      	mov	r1, sl
 8009af6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009afa:	4651      	mov	r1, sl
 8009afc:	00ca      	lsls	r2, r1, #3
 8009afe:	4610      	mov	r0, r2
 8009b00:	4619      	mov	r1, r3
 8009b02:	4603      	mov	r3, r0
 8009b04:	4642      	mov	r2, r8
 8009b06:	189b      	adds	r3, r3, r2
 8009b08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009b0a:	464b      	mov	r3, r9
 8009b0c:	460a      	mov	r2, r1
 8009b0e:	eb42 0303 	adc.w	r3, r2, r3
 8009b12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	2200      	movs	r2, #0
 8009b1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8009b1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8009b20:	f04f 0200 	mov.w	r2, #0
 8009b24:	f04f 0300 	mov.w	r3, #0
 8009b28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009b2c:	4649      	mov	r1, r9
 8009b2e:	008b      	lsls	r3, r1, #2
 8009b30:	4641      	mov	r1, r8
 8009b32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009b36:	4641      	mov	r1, r8
 8009b38:	008a      	lsls	r2, r1, #2
 8009b3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009b3e:	f7f7 f835 	bl	8000bac <__aeabi_uldivmod>
 8009b42:	4602      	mov	r2, r0
 8009b44:	460b      	mov	r3, r1
 8009b46:	4b0d      	ldr	r3, [pc, #52]	@ (8009b7c <UART_SetConfig+0x4e4>)
 8009b48:	fba3 1302 	umull	r1, r3, r3, r2
 8009b4c:	095b      	lsrs	r3, r3, #5
 8009b4e:	2164      	movs	r1, #100	@ 0x64
 8009b50:	fb01 f303 	mul.w	r3, r1, r3
 8009b54:	1ad3      	subs	r3, r2, r3
 8009b56:	011b      	lsls	r3, r3, #4
 8009b58:	3332      	adds	r3, #50	@ 0x32
 8009b5a:	4a08      	ldr	r2, [pc, #32]	@ (8009b7c <UART_SetConfig+0x4e4>)
 8009b5c:	fba2 2303 	umull	r2, r3, r2, r3
 8009b60:	095b      	lsrs	r3, r3, #5
 8009b62:	f003 020f 	and.w	r2, r3, #15
 8009b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4422      	add	r2, r4
 8009b6e:	609a      	str	r2, [r3, #8]
}
 8009b70:	bf00      	nop
 8009b72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8009b76:	46bd      	mov	sp, r7
 8009b78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009b7c:	51eb851f 	.word	0x51eb851f

08009b80 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8009b84:	4904      	ldr	r1, [pc, #16]	@ (8009b98 <MX_FATFS_Init+0x18>)
 8009b86:	4805      	ldr	r0, [pc, #20]	@ (8009b9c <MX_FATFS_Init+0x1c>)
 8009b88:	f005 fd12 	bl	800f5b0 <FATFS_LinkDriver>
 8009b8c:	4603      	mov	r3, r0
 8009b8e:	461a      	mov	r2, r3
 8009b90:	4b03      	ldr	r3, [pc, #12]	@ (8009ba0 <MX_FATFS_Init+0x20>)
 8009b92:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8009b94:	bf00      	nop
 8009b96:	bd80      	pop	{r7, pc}
 8009b98:	20002f44 	.word	0x20002f44
 8009b9c:	20000660 	.word	0x20000660
 8009ba0:	20002f40 	.word	0x20002f40

08009ba4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8009ba4:	b480      	push	{r7}
 8009ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8009ba8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8009baa:	4618      	mov	r0, r3
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr

08009bb4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b082      	sub	sp, #8
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	4603      	mov	r3, r0
 8009bbc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return SD_disk_initialize(pdrv);
 8009bbe:	79fb      	ldrb	r3, [r7, #7]
 8009bc0:	4618      	mov	r0, r3
 8009bc2:	f7f7 fb25 	bl	8001210 <SD_disk_initialize>
 8009bc6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3708      	adds	r7, #8
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}

08009bd0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b082      	sub	sp, #8
 8009bd4:	af00      	add	r7, sp, #0
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return SD_disk_status(pdrv);
 8009bda:	79fb      	ldrb	r3, [r7, #7]
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f7f7 fc01 	bl	80013e4 <SD_disk_status>
 8009be2:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b084      	sub	sp, #16
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	60b9      	str	r1, [r7, #8]
 8009bf4:	607a      	str	r2, [r7, #4]
 8009bf6:	603b      	str	r3, [r7, #0]
 8009bf8:	4603      	mov	r3, r0
 8009bfa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 8009bfc:	7bf8      	ldrb	r0, [r7, #15]
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	68b9      	ldr	r1, [r7, #8]
 8009c04:	f7f7 fc04 	bl	8001410 <SD_disk_read>
 8009c08:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3710      	adds	r7, #16
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}

08009c12 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8009c12:	b580      	push	{r7, lr}
 8009c14:	b084      	sub	sp, #16
 8009c16:	af00      	add	r7, sp, #0
 8009c18:	60b9      	str	r1, [r7, #8]
 8009c1a:	607a      	str	r2, [r7, #4]
 8009c1c:	603b      	str	r3, [r7, #0]
 8009c1e:	4603      	mov	r3, r0
 8009c20:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 8009c22:	7bf8      	ldrb	r0, [r7, #15]
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	687a      	ldr	r2, [r7, #4]
 8009c28:	68b9      	ldr	r1, [r7, #8]
 8009c2a:	f7f7 fc5b 	bl	80014e4 <SD_disk_write>
 8009c2e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3710      	adds	r7, #16
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}

08009c38 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8009c38:	b580      	push	{r7, lr}
 8009c3a:	b082      	sub	sp, #8
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	4603      	mov	r3, r0
 8009c40:	603a      	str	r2, [r7, #0]
 8009c42:	71fb      	strb	r3, [r7, #7]
 8009c44:	460b      	mov	r3, r1
 8009c46:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 8009c48:	79b9      	ldrb	r1, [r7, #6]
 8009c4a:	79fb      	ldrb	r3, [r7, #7]
 8009c4c:	683a      	ldr	r2, [r7, #0]
 8009c4e:	4618      	mov	r0, r3
 8009c50:	f7f7 fccc 	bl	80015ec <SD_disk_ioctl>
 8009c54:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3708      	adds	r7, #8
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
	...

08009c60 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b084      	sub	sp, #16
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	4603      	mov	r3, r0
 8009c68:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8009c6a:	79fb      	ldrb	r3, [r7, #7]
 8009c6c:	4a08      	ldr	r2, [pc, #32]	@ (8009c90 <disk_status+0x30>)
 8009c6e:	009b      	lsls	r3, r3, #2
 8009c70:	4413      	add	r3, r2
 8009c72:	685b      	ldr	r3, [r3, #4]
 8009c74:	685b      	ldr	r3, [r3, #4]
 8009c76:	79fa      	ldrb	r2, [r7, #7]
 8009c78:	4905      	ldr	r1, [pc, #20]	@ (8009c90 <disk_status+0x30>)
 8009c7a:	440a      	add	r2, r1
 8009c7c:	7a12      	ldrb	r2, [r2, #8]
 8009c7e:	4610      	mov	r0, r2
 8009c80:	4798      	blx	r3
 8009c82:	4603      	mov	r3, r0
 8009c84:	73fb      	strb	r3, [r7, #15]
  return stat;
 8009c86:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c88:	4618      	mov	r0, r3
 8009c8a:	3710      	adds	r7, #16
 8009c8c:	46bd      	mov	sp, r7
 8009c8e:	bd80      	pop	{r7, pc}
 8009c90:	20002f70 	.word	0x20002f70

08009c94 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	4603      	mov	r3, r0
 8009c9c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8009c9e:	2300      	movs	r3, #0
 8009ca0:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8009ca2:	79fb      	ldrb	r3, [r7, #7]
 8009ca4:	4a0e      	ldr	r2, [pc, #56]	@ (8009ce0 <disk_initialize+0x4c>)
 8009ca6:	5cd3      	ldrb	r3, [r2, r3]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d114      	bne.n	8009cd6 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8009cac:	79fb      	ldrb	r3, [r7, #7]
 8009cae:	4a0c      	ldr	r2, [pc, #48]	@ (8009ce0 <disk_initialize+0x4c>)
 8009cb0:	009b      	lsls	r3, r3, #2
 8009cb2:	4413      	add	r3, r2
 8009cb4:	685b      	ldr	r3, [r3, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	79fa      	ldrb	r2, [r7, #7]
 8009cba:	4909      	ldr	r1, [pc, #36]	@ (8009ce0 <disk_initialize+0x4c>)
 8009cbc:	440a      	add	r2, r1
 8009cbe:	7a12      	ldrb	r2, [r2, #8]
 8009cc0:	4610      	mov	r0, r2
 8009cc2:	4798      	blx	r3
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8009cc8:	7bfb      	ldrb	r3, [r7, #15]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d103      	bne.n	8009cd6 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8009cce:	79fb      	ldrb	r3, [r7, #7]
 8009cd0:	4a03      	ldr	r2, [pc, #12]	@ (8009ce0 <disk_initialize+0x4c>)
 8009cd2:	2101      	movs	r1, #1
 8009cd4:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8009cd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3710      	adds	r7, #16
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}
 8009ce0:	20002f70 	.word	0x20002f70

08009ce4 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8009ce4:	b590      	push	{r4, r7, lr}
 8009ce6:	b087      	sub	sp, #28
 8009ce8:	af00      	add	r7, sp, #0
 8009cea:	60b9      	str	r1, [r7, #8]
 8009cec:	607a      	str	r2, [r7, #4]
 8009cee:	603b      	str	r3, [r7, #0]
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8009cf4:	7bfb      	ldrb	r3, [r7, #15]
 8009cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8009d20 <disk_read+0x3c>)
 8009cf8:	009b      	lsls	r3, r3, #2
 8009cfa:	4413      	add	r3, r2
 8009cfc:	685b      	ldr	r3, [r3, #4]
 8009cfe:	689c      	ldr	r4, [r3, #8]
 8009d00:	7bfb      	ldrb	r3, [r7, #15]
 8009d02:	4a07      	ldr	r2, [pc, #28]	@ (8009d20 <disk_read+0x3c>)
 8009d04:	4413      	add	r3, r2
 8009d06:	7a18      	ldrb	r0, [r3, #8]
 8009d08:	683b      	ldr	r3, [r7, #0]
 8009d0a:	687a      	ldr	r2, [r7, #4]
 8009d0c:	68b9      	ldr	r1, [r7, #8]
 8009d0e:	47a0      	blx	r4
 8009d10:	4603      	mov	r3, r0
 8009d12:	75fb      	strb	r3, [r7, #23]
  return res;
 8009d14:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	371c      	adds	r7, #28
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	bd90      	pop	{r4, r7, pc}
 8009d1e:	bf00      	nop
 8009d20:	20002f70 	.word	0x20002f70

08009d24 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8009d24:	b590      	push	{r4, r7, lr}
 8009d26:	b087      	sub	sp, #28
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	60b9      	str	r1, [r7, #8]
 8009d2c:	607a      	str	r2, [r7, #4]
 8009d2e:	603b      	str	r3, [r7, #0]
 8009d30:	4603      	mov	r3, r0
 8009d32:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8009d34:	7bfb      	ldrb	r3, [r7, #15]
 8009d36:	4a0a      	ldr	r2, [pc, #40]	@ (8009d60 <disk_write+0x3c>)
 8009d38:	009b      	lsls	r3, r3, #2
 8009d3a:	4413      	add	r3, r2
 8009d3c:	685b      	ldr	r3, [r3, #4]
 8009d3e:	68dc      	ldr	r4, [r3, #12]
 8009d40:	7bfb      	ldrb	r3, [r7, #15]
 8009d42:	4a07      	ldr	r2, [pc, #28]	@ (8009d60 <disk_write+0x3c>)
 8009d44:	4413      	add	r3, r2
 8009d46:	7a18      	ldrb	r0, [r3, #8]
 8009d48:	683b      	ldr	r3, [r7, #0]
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	68b9      	ldr	r1, [r7, #8]
 8009d4e:	47a0      	blx	r4
 8009d50:	4603      	mov	r3, r0
 8009d52:	75fb      	strb	r3, [r7, #23]
  return res;
 8009d54:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	371c      	adds	r7, #28
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd90      	pop	{r4, r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	20002f70 	.word	0x20002f70

08009d64 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8009d64:	b580      	push	{r7, lr}
 8009d66:	b084      	sub	sp, #16
 8009d68:	af00      	add	r7, sp, #0
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	603a      	str	r2, [r7, #0]
 8009d6e:	71fb      	strb	r3, [r7, #7]
 8009d70:	460b      	mov	r3, r1
 8009d72:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8009d74:	79fb      	ldrb	r3, [r7, #7]
 8009d76:	4a09      	ldr	r2, [pc, #36]	@ (8009d9c <disk_ioctl+0x38>)
 8009d78:	009b      	lsls	r3, r3, #2
 8009d7a:	4413      	add	r3, r2
 8009d7c:	685b      	ldr	r3, [r3, #4]
 8009d7e:	691b      	ldr	r3, [r3, #16]
 8009d80:	79fa      	ldrb	r2, [r7, #7]
 8009d82:	4906      	ldr	r1, [pc, #24]	@ (8009d9c <disk_ioctl+0x38>)
 8009d84:	440a      	add	r2, r1
 8009d86:	7a10      	ldrb	r0, [r2, #8]
 8009d88:	79b9      	ldrb	r1, [r7, #6]
 8009d8a:	683a      	ldr	r2, [r7, #0]
 8009d8c:	4798      	blx	r3
 8009d8e:	4603      	mov	r3, r0
 8009d90:	73fb      	strb	r3, [r7, #15]
  return res;
 8009d92:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d94:	4618      	mov	r0, r3
 8009d96:	3710      	adds	r7, #16
 8009d98:	46bd      	mov	sp, r7
 8009d9a:	bd80      	pop	{r7, pc}
 8009d9c:	20002f70 	.word	0x20002f70

08009da0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009da0:	b480      	push	{r7}
 8009da2:	b085      	sub	sp, #20
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	3301      	adds	r3, #1
 8009dac:	781b      	ldrb	r3, [r3, #0]
 8009dae:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009db0:	89fb      	ldrh	r3, [r7, #14]
 8009db2:	021b      	lsls	r3, r3, #8
 8009db4:	b21a      	sxth	r2, r3
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	781b      	ldrb	r3, [r3, #0]
 8009dba:	b21b      	sxth	r3, r3
 8009dbc:	4313      	orrs	r3, r2
 8009dbe:	b21b      	sxth	r3, r3
 8009dc0:	81fb      	strh	r3, [r7, #14]
	return rv;
 8009dc2:	89fb      	ldrh	r3, [r7, #14]
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	3714      	adds	r7, #20
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b085      	sub	sp, #20
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	3303      	adds	r3, #3
 8009ddc:	781b      	ldrb	r3, [r3, #0]
 8009dde:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8009de0:	68fb      	ldr	r3, [r7, #12]
 8009de2:	021b      	lsls	r3, r3, #8
 8009de4:	687a      	ldr	r2, [r7, #4]
 8009de6:	3202      	adds	r2, #2
 8009de8:	7812      	ldrb	r2, [r2, #0]
 8009dea:	4313      	orrs	r3, r2
 8009dec:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	021b      	lsls	r3, r3, #8
 8009df2:	687a      	ldr	r2, [r7, #4]
 8009df4:	3201      	adds	r2, #1
 8009df6:	7812      	ldrb	r2, [r2, #0]
 8009df8:	4313      	orrs	r3, r2
 8009dfa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	021b      	lsls	r3, r3, #8
 8009e00:	687a      	ldr	r2, [r7, #4]
 8009e02:	7812      	ldrb	r2, [r2, #0]
 8009e04:	4313      	orrs	r3, r2
 8009e06:	60fb      	str	r3, [r7, #12]
	return rv;
 8009e08:	68fb      	ldr	r3, [r7, #12]
}
 8009e0a:	4618      	mov	r0, r3
 8009e0c:	3714      	adds	r7, #20
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr

08009e16 <ld_qword>:

#if _FS_EXFAT
static
QWORD ld_qword (const BYTE* ptr)	/* Load an 8-byte little-endian word */
{
 8009e16:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8009e1a:	b09d      	sub	sp, #116	@ 0x74
 8009e1c:	af00      	add	r7, sp, #0
 8009e1e:	6678      	str	r0, [r7, #100]	@ 0x64
	QWORD rv;

	rv = ptr[7];
 8009e20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e22:	3307      	adds	r3, #7
 8009e24:	781b      	ldrb	r3, [r3, #0]
 8009e26:	b2db      	uxtb	r3, r3
 8009e28:	2200      	movs	r2, #0
 8009e2a:	469a      	mov	sl, r3
 8009e2c:	4693      	mov	fp, r2
 8009e2e:	e9c7 ab1a 	strd	sl, fp, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[6];
 8009e32:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009e36:	f04f 0000 	mov.w	r0, #0
 8009e3a:	f04f 0100 	mov.w	r1, #0
 8009e3e:	0219      	lsls	r1, r3, #8
 8009e40:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009e44:	0210      	lsls	r0, r2, #8
 8009e46:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e48:	3306      	adds	r3, #6
 8009e4a:	781b      	ldrb	r3, [r3, #0]
 8009e4c:	b2db      	uxtb	r3, r3
 8009e4e:	2200      	movs	r2, #0
 8009e50:	461c      	mov	r4, r3
 8009e52:	4615      	mov	r5, r2
 8009e54:	ea40 0804 	orr.w	r8, r0, r4
 8009e58:	ea41 0905 	orr.w	r9, r1, r5
 8009e5c:	e9c7 891a 	strd	r8, r9, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[5];
 8009e60:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009e64:	f04f 0000 	mov.w	r0, #0
 8009e68:	f04f 0100 	mov.w	r1, #0
 8009e6c:	0219      	lsls	r1, r3, #8
 8009e6e:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009e72:	0210      	lsls	r0, r2, #8
 8009e74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e76:	3305      	adds	r3, #5
 8009e78:	781b      	ldrb	r3, [r3, #0]
 8009e7a:	b2db      	uxtb	r3, r3
 8009e7c:	2200      	movs	r2, #0
 8009e7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e80:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8009e82:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 8009e86:	4623      	mov	r3, r4
 8009e88:	4303      	orrs	r3, r0
 8009e8a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009e8c:	462b      	mov	r3, r5
 8009e8e:	430b      	orrs	r3, r1
 8009e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009e92:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8009e96:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[4];
 8009e9a:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009e9e:	f04f 0000 	mov.w	r0, #0
 8009ea2:	f04f 0100 	mov.w	r1, #0
 8009ea6:	0219      	lsls	r1, r3, #8
 8009ea8:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009eac:	0210      	lsls	r0, r2, #8
 8009eae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009eb0:	3304      	adds	r3, #4
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	2200      	movs	r2, #0
 8009eb8:	653b      	str	r3, [r7, #80]	@ 0x50
 8009eba:	657a      	str	r2, [r7, #84]	@ 0x54
 8009ebc:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 8009ec0:	4623      	mov	r3, r4
 8009ec2:	4303      	orrs	r3, r0
 8009ec4:	623b      	str	r3, [r7, #32]
 8009ec6:	462b      	mov	r3, r5
 8009ec8:	430b      	orrs	r3, r1
 8009eca:	627b      	str	r3, [r7, #36]	@ 0x24
 8009ecc:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8009ed0:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[3];
 8009ed4:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009ed8:	f04f 0000 	mov.w	r0, #0
 8009edc:	f04f 0100 	mov.w	r1, #0
 8009ee0:	0219      	lsls	r1, r3, #8
 8009ee2:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009ee6:	0210      	lsls	r0, r2, #8
 8009ee8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009eea:	3303      	adds	r3, #3
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	b2db      	uxtb	r3, r3
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009ef4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8009ef6:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8009efa:	4623      	mov	r3, r4
 8009efc:	4303      	orrs	r3, r0
 8009efe:	61bb      	str	r3, [r7, #24]
 8009f00:	462b      	mov	r3, r5
 8009f02:	430b      	orrs	r3, r1
 8009f04:	61fb      	str	r3, [r7, #28]
 8009f06:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8009f0a:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[2];
 8009f0e:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8009f12:	f04f 0000 	mov.w	r0, #0
 8009f16:	f04f 0100 	mov.w	r1, #0
 8009f1a:	0219      	lsls	r1, r3, #8
 8009f1c:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 8009f20:	0210      	lsls	r0, r2, #8
 8009f22:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009f24:	3302      	adds	r3, #2
 8009f26:	781b      	ldrb	r3, [r3, #0]
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	643b      	str	r3, [r7, #64]	@ 0x40
 8009f2e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009f30:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 8009f34:	4623      	mov	r3, r4
 8009f36:	4303      	orrs	r3, r0
 8009f38:	613b      	str	r3, [r7, #16]
 8009f3a:	462b      	mov	r3, r5
 8009f3c:	430b      	orrs	r3, r1
 8009f3e:	617b      	str	r3, [r7, #20]
 8009f40:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8009f44:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[1];
 8009f48:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f4c:	f04f 0200 	mov.w	r2, #0
 8009f50:	f04f 0300 	mov.w	r3, #0
 8009f54:	020b      	lsls	r3, r1, #8
 8009f56:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009f5a:	0202      	lsls	r2, r0, #8
 8009f5c:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009f5e:	3101      	adds	r1, #1
 8009f60:	7809      	ldrb	r1, [r1, #0]
 8009f62:	b2c9      	uxtb	r1, r1
 8009f64:	2000      	movs	r0, #0
 8009f66:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009f68:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8009f6a:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	@ 0x38
 8009f6e:	4621      	mov	r1, r4
 8009f70:	4311      	orrs	r1, r2
 8009f72:	60b9      	str	r1, [r7, #8]
 8009f74:	4629      	mov	r1, r5
 8009f76:	4319      	orrs	r1, r3
 8009f78:	60f9      	str	r1, [r7, #12]
 8009f7a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8009f7e:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	rv = rv << 8 | ptr[0];
 8009f82:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009f86:	f04f 0200 	mov.w	r2, #0
 8009f8a:	f04f 0300 	mov.w	r3, #0
 8009f8e:	020b      	lsls	r3, r1, #8
 8009f90:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009f94:	0202      	lsls	r2, r0, #8
 8009f96:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009f98:	7809      	ldrb	r1, [r1, #0]
 8009f9a:	b2c9      	uxtb	r1, r1
 8009f9c:	2000      	movs	r0, #0
 8009f9e:	6339      	str	r1, [r7, #48]	@ 0x30
 8009fa0:	6378      	str	r0, [r7, #52]	@ 0x34
 8009fa2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	4311      	orrs	r1, r2
 8009faa:	6039      	str	r1, [r7, #0]
 8009fac:	4629      	mov	r1, r5
 8009fae:	4319      	orrs	r1, r3
 8009fb0:	6079      	str	r1, [r7, #4]
 8009fb2:	e9d7 3400 	ldrd	r3, r4, [r7]
 8009fb6:	e9c7 341a 	strd	r3, r4, [r7, #104]	@ 0x68
	return rv;
 8009fba:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
}
 8009fbe:	4610      	mov	r0, r2
 8009fc0:	4619      	mov	r1, r3
 8009fc2:	3774      	adds	r7, #116	@ 0x74
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8009fca:	4770      	bx	lr

08009fcc <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009fcc:	b480      	push	{r7}
 8009fce:	b083      	sub	sp, #12
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	1c5a      	adds	r2, r3, #1
 8009fdc:	607a      	str	r2, [r7, #4]
 8009fde:	887a      	ldrh	r2, [r7, #2]
 8009fe0:	b2d2      	uxtb	r2, r2
 8009fe2:	701a      	strb	r2, [r3, #0]
 8009fe4:	887b      	ldrh	r3, [r7, #2]
 8009fe6:	0a1b      	lsrs	r3, r3, #8
 8009fe8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	1c5a      	adds	r2, r3, #1
 8009fee:	607a      	str	r2, [r7, #4]
 8009ff0:	887a      	ldrh	r2, [r7, #2]
 8009ff2:	b2d2      	uxtb	r2, r2
 8009ff4:	701a      	strb	r2, [r3, #0]
}
 8009ff6:	bf00      	nop
 8009ff8:	370c      	adds	r7, #12
 8009ffa:	46bd      	mov	sp, r7
 8009ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a000:	4770      	bx	lr

0800a002 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800a002:	b480      	push	{r7}
 800a004:	b083      	sub	sp, #12
 800a006:	af00      	add	r7, sp, #0
 800a008:	6078      	str	r0, [r7, #4]
 800a00a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	1c5a      	adds	r2, r3, #1
 800a010:	607a      	str	r2, [r7, #4]
 800a012:	683a      	ldr	r2, [r7, #0]
 800a014:	b2d2      	uxtb	r2, r2
 800a016:	701a      	strb	r2, [r3, #0]
 800a018:	683b      	ldr	r3, [r7, #0]
 800a01a:	0a1b      	lsrs	r3, r3, #8
 800a01c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	1c5a      	adds	r2, r3, #1
 800a022:	607a      	str	r2, [r7, #4]
 800a024:	683a      	ldr	r2, [r7, #0]
 800a026:	b2d2      	uxtb	r2, r2
 800a028:	701a      	strb	r2, [r3, #0]
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	0a1b      	lsrs	r3, r3, #8
 800a02e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	1c5a      	adds	r2, r3, #1
 800a034:	607a      	str	r2, [r7, #4]
 800a036:	683a      	ldr	r2, [r7, #0]
 800a038:	b2d2      	uxtb	r2, r2
 800a03a:	701a      	strb	r2, [r3, #0]
 800a03c:	683b      	ldr	r3, [r7, #0]
 800a03e:	0a1b      	lsrs	r3, r3, #8
 800a040:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	1c5a      	adds	r2, r3, #1
 800a046:	607a      	str	r2, [r7, #4]
 800a048:	683a      	ldr	r2, [r7, #0]
 800a04a:	b2d2      	uxtb	r2, r2
 800a04c:	701a      	strb	r2, [r3, #0]
}
 800a04e:	bf00      	nop
 800a050:	370c      	adds	r7, #12
 800a052:	46bd      	mov	sp, r7
 800a054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a058:	4770      	bx	lr

0800a05a <st_qword>:

#if _FS_EXFAT
static
void st_qword (BYTE* ptr, QWORD val)	/* Store an 8-byte word in little-endian */
{
 800a05a:	b480      	push	{r7}
 800a05c:	b085      	sub	sp, #20
 800a05e:	af00      	add	r7, sp, #0
 800a060:	60f8      	str	r0, [r7, #12]
 800a062:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	1c5a      	adds	r2, r3, #1
 800a06a:	60fa      	str	r2, [r7, #12]
 800a06c:	783a      	ldrb	r2, [r7, #0]
 800a06e:	701a      	strb	r2, [r3, #0]
 800a070:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a074:	f04f 0200 	mov.w	r2, #0
 800a078:	f04f 0300 	mov.w	r3, #0
 800a07c:	0a02      	lsrs	r2, r0, #8
 800a07e:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a082:	0a0b      	lsrs	r3, r1, #8
 800a084:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	1c5a      	adds	r2, r3, #1
 800a08c:	60fa      	str	r2, [r7, #12]
 800a08e:	783a      	ldrb	r2, [r7, #0]
 800a090:	701a      	strb	r2, [r3, #0]
 800a092:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a096:	f04f 0200 	mov.w	r2, #0
 800a09a:	f04f 0300 	mov.w	r3, #0
 800a09e:	0a02      	lsrs	r2, r0, #8
 800a0a0:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a0a4:	0a0b      	lsrs	r3, r1, #8
 800a0a6:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800a0aa:	68fb      	ldr	r3, [r7, #12]
 800a0ac:	1c5a      	adds	r2, r3, #1
 800a0ae:	60fa      	str	r2, [r7, #12]
 800a0b0:	783a      	ldrb	r2, [r7, #0]
 800a0b2:	701a      	strb	r2, [r3, #0]
 800a0b4:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0b8:	f04f 0200 	mov.w	r2, #0
 800a0bc:	f04f 0300 	mov.w	r3, #0
 800a0c0:	0a02      	lsrs	r2, r0, #8
 800a0c2:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a0c6:	0a0b      	lsrs	r3, r1, #8
 800a0c8:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	1c5a      	adds	r2, r3, #1
 800a0d0:	60fa      	str	r2, [r7, #12]
 800a0d2:	783a      	ldrb	r2, [r7, #0]
 800a0d4:	701a      	strb	r2, [r3, #0]
 800a0d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0da:	f04f 0200 	mov.w	r2, #0
 800a0de:	f04f 0300 	mov.w	r3, #0
 800a0e2:	0a02      	lsrs	r2, r0, #8
 800a0e4:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a0e8:	0a0b      	lsrs	r3, r1, #8
 800a0ea:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	1c5a      	adds	r2, r3, #1
 800a0f2:	60fa      	str	r2, [r7, #12]
 800a0f4:	783a      	ldrb	r2, [r7, #0]
 800a0f6:	701a      	strb	r2, [r3, #0]
 800a0f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a0fc:	f04f 0200 	mov.w	r2, #0
 800a100:	f04f 0300 	mov.w	r3, #0
 800a104:	0a02      	lsrs	r2, r0, #8
 800a106:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a10a:	0a0b      	lsrs	r3, r1, #8
 800a10c:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	1c5a      	adds	r2, r3, #1
 800a114:	60fa      	str	r2, [r7, #12]
 800a116:	783a      	ldrb	r2, [r7, #0]
 800a118:	701a      	strb	r2, [r3, #0]
 800a11a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a11e:	f04f 0200 	mov.w	r2, #0
 800a122:	f04f 0300 	mov.w	r3, #0
 800a126:	0a02      	lsrs	r2, r0, #8
 800a128:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a12c:	0a0b      	lsrs	r3, r1, #8
 800a12e:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val; val >>= 8;
 800a132:	68fb      	ldr	r3, [r7, #12]
 800a134:	1c5a      	adds	r2, r3, #1
 800a136:	60fa      	str	r2, [r7, #12]
 800a138:	783a      	ldrb	r2, [r7, #0]
 800a13a:	701a      	strb	r2, [r3, #0]
 800a13c:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a140:	f04f 0200 	mov.w	r2, #0
 800a144:	f04f 0300 	mov.w	r3, #0
 800a148:	0a02      	lsrs	r2, r0, #8
 800a14a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800a14e:	0a0b      	lsrs	r3, r1, #8
 800a150:	e9c7 2300 	strd	r2, r3, [r7]
	*ptr++ = (BYTE)val;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	1c5a      	adds	r2, r3, #1
 800a158:	60fa      	str	r2, [r7, #12]
 800a15a:	783a      	ldrb	r2, [r7, #0]
 800a15c:	701a      	strb	r2, [r3, #0]
}
 800a15e:	bf00      	nop
 800a160:	3714      	adds	r7, #20
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr

0800a16a <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800a16a:	b480      	push	{r7}
 800a16c:	b087      	sub	sp, #28
 800a16e:	af00      	add	r7, sp, #0
 800a170:	60f8      	str	r0, [r7, #12]
 800a172:	60b9      	str	r1, [r7, #8]
 800a174:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d00d      	beq.n	800a1a0 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800a184:	693a      	ldr	r2, [r7, #16]
 800a186:	1c53      	adds	r3, r2, #1
 800a188:	613b      	str	r3, [r7, #16]
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	1c59      	adds	r1, r3, #1
 800a18e:	6179      	str	r1, [r7, #20]
 800a190:	7812      	ldrb	r2, [r2, #0]
 800a192:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	3b01      	subs	r3, #1
 800a198:	607b      	str	r3, [r7, #4]
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d1f1      	bne.n	800a184 <mem_cpy+0x1a>
	}
}
 800a1a0:	bf00      	nop
 800a1a2:	371c      	adds	r7, #28
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr

0800a1ac <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800a1ac:	b480      	push	{r7}
 800a1ae:	b087      	sub	sp, #28
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	1c5a      	adds	r2, r3, #1
 800a1c0:	617a      	str	r2, [r7, #20]
 800a1c2:	68ba      	ldr	r2, [r7, #8]
 800a1c4:	b2d2      	uxtb	r2, r2
 800a1c6:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	3b01      	subs	r3, #1
 800a1cc:	607b      	str	r3, [r7, #4]
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d1f3      	bne.n	800a1bc <mem_set+0x10>
}
 800a1d4:	bf00      	nop
 800a1d6:	bf00      	nop
 800a1d8:	371c      	adds	r7, #28
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e0:	4770      	bx	lr

0800a1e2 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800a1e2:	b480      	push	{r7}
 800a1e4:	b089      	sub	sp, #36	@ 0x24
 800a1e6:	af00      	add	r7, sp, #0
 800a1e8:	60f8      	str	r0, [r7, #12]
 800a1ea:	60b9      	str	r1, [r7, #8]
 800a1ec:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	61fb      	str	r3, [r7, #28]
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800a1f6:	2300      	movs	r3, #0
 800a1f8:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800a1fa:	69fb      	ldr	r3, [r7, #28]
 800a1fc:	1c5a      	adds	r2, r3, #1
 800a1fe:	61fa      	str	r2, [r7, #28]
 800a200:	781b      	ldrb	r3, [r3, #0]
 800a202:	4619      	mov	r1, r3
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	1c5a      	adds	r2, r3, #1
 800a208:	61ba      	str	r2, [r7, #24]
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	1acb      	subs	r3, r1, r3
 800a20e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	3b01      	subs	r3, #1
 800a214:	607b      	str	r3, [r7, #4]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d002      	beq.n	800a222 <mem_cmp+0x40>
 800a21c:	697b      	ldr	r3, [r7, #20]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d0eb      	beq.n	800a1fa <mem_cmp+0x18>

	return r;
 800a222:	697b      	ldr	r3, [r7, #20]
}
 800a224:	4618      	mov	r0, r3
 800a226:	3724      	adds	r7, #36	@ 0x24
 800a228:	46bd      	mov	sp, r7
 800a22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a22e:	4770      	bx	lr

0800a230 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800a230:	b480      	push	{r7}
 800a232:	b083      	sub	sp, #12
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800a23a:	e002      	b.n	800a242 <chk_chr+0x12>
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	3301      	adds	r3, #1
 800a240:	607b      	str	r3, [r7, #4]
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d005      	beq.n	800a256 <chk_chr+0x26>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	781b      	ldrb	r3, [r3, #0]
 800a24e:	461a      	mov	r2, r3
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	4293      	cmp	r3, r2
 800a254:	d1f2      	bne.n	800a23c <chk_chr+0xc>
	return *str;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	781b      	ldrb	r3, [r3, #0]
}
 800a25a:	4618      	mov	r0, r3
 800a25c:	370c      	adds	r7, #12
 800a25e:	46bd      	mov	sp, r7
 800a260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a264:	4770      	bx	lr

0800a266 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b082      	sub	sp, #8
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d009      	beq.n	800a288 <lock_fs+0x22>
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	699b      	ldr	r3, [r3, #24]
 800a278:	4618      	mov	r0, r3
 800a27a:	f005 fa99 	bl	800f7b0 <ff_req_grant>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d001      	beq.n	800a288 <lock_fs+0x22>
 800a284:	2301      	movs	r3, #1
 800a286:	e000      	b.n	800a28a <lock_fs+0x24>
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3708      	adds	r7, #8
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800a292:	b580      	push	{r7, lr}
 800a294:	b082      	sub	sp, #8
 800a296:	af00      	add	r7, sp, #0
 800a298:	6078      	str	r0, [r7, #4]
 800a29a:	460b      	mov	r3, r1
 800a29c:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d00d      	beq.n	800a2c0 <unlock_fs+0x2e>
 800a2a4:	78fb      	ldrb	r3, [r7, #3]
 800a2a6:	2b0c      	cmp	r3, #12
 800a2a8:	d00a      	beq.n	800a2c0 <unlock_fs+0x2e>
 800a2aa:	78fb      	ldrb	r3, [r7, #3]
 800a2ac:	2b0b      	cmp	r3, #11
 800a2ae:	d007      	beq.n	800a2c0 <unlock_fs+0x2e>
 800a2b0:	78fb      	ldrb	r3, [r7, #3]
 800a2b2:	2b0f      	cmp	r3, #15
 800a2b4:	d004      	beq.n	800a2c0 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800a2b6:	687b      	ldr	r3, [r7, #4]
 800a2b8:	699b      	ldr	r3, [r3, #24]
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f005 fa8d 	bl	800f7da <ff_rel_grant>
	}
}
 800a2c0:	bf00      	nop
 800a2c2:	3708      	adds	r7, #8
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	bd80      	pop	{r7, pc}

0800a2c8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a2c8:	b480      	push	{r7}
 800a2ca:	b085      	sub	sp, #20
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	6078      	str	r0, [r7, #4]
 800a2d0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	60bb      	str	r3, [r7, #8]
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	60fb      	str	r3, [r7, #12]
 800a2da:	e029      	b.n	800a330 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800a2dc:	4a27      	ldr	r2, [pc, #156]	@ (800a37c <chk_lock+0xb4>)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	011b      	lsls	r3, r3, #4
 800a2e2:	4413      	add	r3, r2
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d01d      	beq.n	800a326 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a2ea:	4a24      	ldr	r2, [pc, #144]	@ (800a37c <chk_lock+0xb4>)
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	011b      	lsls	r3, r3, #4
 800a2f0:	4413      	add	r3, r2
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	429a      	cmp	r2, r3
 800a2fa:	d116      	bne.n	800a32a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800a2fc:	4a1f      	ldr	r2, [pc, #124]	@ (800a37c <chk_lock+0xb4>)
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	011b      	lsls	r3, r3, #4
 800a302:	4413      	add	r3, r2
 800a304:	3304      	adds	r3, #4
 800a306:	681a      	ldr	r2, [r3, #0]
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d10c      	bne.n	800a32a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a310:	4a1a      	ldr	r2, [pc, #104]	@ (800a37c <chk_lock+0xb4>)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	011b      	lsls	r3, r3, #4
 800a316:	4413      	add	r3, r2
 800a318:	3308      	adds	r3, #8
 800a31a:	681a      	ldr	r2, [r3, #0]
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
				Files[i].clu == dp->obj.sclust &&
 800a320:	429a      	cmp	r2, r3
 800a322:	d102      	bne.n	800a32a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800a324:	e007      	b.n	800a336 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800a326:	2301      	movs	r3, #1
 800a328:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	3301      	adds	r3, #1
 800a32e:	60fb      	str	r3, [r7, #12]
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	2b01      	cmp	r3, #1
 800a334:	d9d2      	bls.n	800a2dc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2b02      	cmp	r3, #2
 800a33a:	d109      	bne.n	800a350 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800a33c:	68bb      	ldr	r3, [r7, #8]
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d102      	bne.n	800a348 <chk_lock+0x80>
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	2b02      	cmp	r3, #2
 800a346:	d101      	bne.n	800a34c <chk_lock+0x84>
 800a348:	2300      	movs	r3, #0
 800a34a:	e010      	b.n	800a36e <chk_lock+0xa6>
 800a34c:	2312      	movs	r3, #18
 800a34e:	e00e      	b.n	800a36e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800a350:	683b      	ldr	r3, [r7, #0]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d108      	bne.n	800a368 <chk_lock+0xa0>
 800a356:	4a09      	ldr	r2, [pc, #36]	@ (800a37c <chk_lock+0xb4>)
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	011b      	lsls	r3, r3, #4
 800a35c:	4413      	add	r3, r2
 800a35e:	330c      	adds	r3, #12
 800a360:	881b      	ldrh	r3, [r3, #0]
 800a362:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a366:	d101      	bne.n	800a36c <chk_lock+0xa4>
 800a368:	2310      	movs	r3, #16
 800a36a:	e000      	b.n	800a36e <chk_lock+0xa6>
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3714      	adds	r7, #20
 800a372:	46bd      	mov	sp, r7
 800a374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a378:	4770      	bx	lr
 800a37a:	bf00      	nop
 800a37c:	20002f50 	.word	0x20002f50

0800a380 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800a380:	b480      	push	{r7}
 800a382:	b083      	sub	sp, #12
 800a384:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a386:	2300      	movs	r3, #0
 800a388:	607b      	str	r3, [r7, #4]
 800a38a:	e002      	b.n	800a392 <enq_lock+0x12>
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	3301      	adds	r3, #1
 800a390:	607b      	str	r3, [r7, #4]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	2b01      	cmp	r3, #1
 800a396:	d806      	bhi.n	800a3a6 <enq_lock+0x26>
 800a398:	4a09      	ldr	r2, [pc, #36]	@ (800a3c0 <enq_lock+0x40>)
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	011b      	lsls	r3, r3, #4
 800a39e:	4413      	add	r3, r2
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d1f2      	bne.n	800a38c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2b02      	cmp	r3, #2
 800a3aa:	bf14      	ite	ne
 800a3ac:	2301      	movne	r3, #1
 800a3ae:	2300      	moveq	r3, #0
 800a3b0:	b2db      	uxtb	r3, r3
}
 800a3b2:	4618      	mov	r0, r3
 800a3b4:	370c      	adds	r7, #12
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
 800a3be:	bf00      	nop
 800a3c0:	20002f50 	.word	0x20002f50

0800a3c4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800a3c4:	b480      	push	{r7}
 800a3c6:	b085      	sub	sp, #20
 800a3c8:	af00      	add	r7, sp, #0
 800a3ca:	6078      	str	r0, [r7, #4]
 800a3cc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	60fb      	str	r3, [r7, #12]
 800a3d2:	e01f      	b.n	800a414 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800a3d4:	4a41      	ldr	r2, [pc, #260]	@ (800a4dc <inc_lock+0x118>)
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	011b      	lsls	r3, r3, #4
 800a3da:	4413      	add	r3, r2
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d113      	bne.n	800a40e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800a3e6:	4a3d      	ldr	r2, [pc, #244]	@ (800a4dc <inc_lock+0x118>)
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	011b      	lsls	r3, r3, #4
 800a3ec:	4413      	add	r3, r2
 800a3ee:	3304      	adds	r3, #4
 800a3f0:	681a      	ldr	r2, [r3, #0]
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d109      	bne.n	800a40e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800a3fa:	4a38      	ldr	r2, [pc, #224]	@ (800a4dc <inc_lock+0x118>)
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	011b      	lsls	r3, r3, #4
 800a400:	4413      	add	r3, r2
 800a402:	3308      	adds	r3, #8
 800a404:	681a      	ldr	r2, [r3, #0]
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
			Files[i].clu == dp->obj.sclust &&
 800a40a:	429a      	cmp	r2, r3
 800a40c:	d006      	beq.n	800a41c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	3301      	adds	r3, #1
 800a412:	60fb      	str	r3, [r7, #12]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2b01      	cmp	r3, #1
 800a418:	d9dc      	bls.n	800a3d4 <inc_lock+0x10>
 800a41a:	e000      	b.n	800a41e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800a41c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2b02      	cmp	r3, #2
 800a422:	d132      	bne.n	800a48a <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800a424:	2300      	movs	r3, #0
 800a426:	60fb      	str	r3, [r7, #12]
 800a428:	e002      	b.n	800a430 <inc_lock+0x6c>
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	3301      	adds	r3, #1
 800a42e:	60fb      	str	r3, [r7, #12]
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2b01      	cmp	r3, #1
 800a434:	d806      	bhi.n	800a444 <inc_lock+0x80>
 800a436:	4a29      	ldr	r2, [pc, #164]	@ (800a4dc <inc_lock+0x118>)
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	011b      	lsls	r3, r3, #4
 800a43c:	4413      	add	r3, r2
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d1f2      	bne.n	800a42a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	2b02      	cmp	r3, #2
 800a448:	d101      	bne.n	800a44e <inc_lock+0x8a>
 800a44a:	2300      	movs	r3, #0
 800a44c:	e040      	b.n	800a4d0 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	4922      	ldr	r1, [pc, #136]	@ (800a4dc <inc_lock+0x118>)
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	011b      	lsls	r3, r3, #4
 800a458:	440b      	add	r3, r1
 800a45a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	689a      	ldr	r2, [r3, #8]
 800a460:	491e      	ldr	r1, [pc, #120]	@ (800a4dc <inc_lock+0x118>)
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	011b      	lsls	r3, r3, #4
 800a466:	440b      	add	r3, r1
 800a468:	3304      	adds	r3, #4
 800a46a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a470:	491a      	ldr	r1, [pc, #104]	@ (800a4dc <inc_lock+0x118>)
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	011b      	lsls	r3, r3, #4
 800a476:	440b      	add	r3, r1
 800a478:	3308      	adds	r3, #8
 800a47a:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800a47c:	4a17      	ldr	r2, [pc, #92]	@ (800a4dc <inc_lock+0x118>)
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	011b      	lsls	r3, r3, #4
 800a482:	4413      	add	r3, r2
 800a484:	330c      	adds	r3, #12
 800a486:	2200      	movs	r2, #0
 800a488:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800a48a:	683b      	ldr	r3, [r7, #0]
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d009      	beq.n	800a4a4 <inc_lock+0xe0>
 800a490:	4a12      	ldr	r2, [pc, #72]	@ (800a4dc <inc_lock+0x118>)
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	011b      	lsls	r3, r3, #4
 800a496:	4413      	add	r3, r2
 800a498:	330c      	adds	r3, #12
 800a49a:	881b      	ldrh	r3, [r3, #0]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d001      	beq.n	800a4a4 <inc_lock+0xe0>
 800a4a0:	2300      	movs	r3, #0
 800a4a2:	e015      	b.n	800a4d0 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800a4a4:	683b      	ldr	r3, [r7, #0]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d108      	bne.n	800a4bc <inc_lock+0xf8>
 800a4aa:	4a0c      	ldr	r2, [pc, #48]	@ (800a4dc <inc_lock+0x118>)
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	011b      	lsls	r3, r3, #4
 800a4b0:	4413      	add	r3, r2
 800a4b2:	330c      	adds	r3, #12
 800a4b4:	881b      	ldrh	r3, [r3, #0]
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	b29a      	uxth	r2, r3
 800a4ba:	e001      	b.n	800a4c0 <inc_lock+0xfc>
 800a4bc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a4c0:	4906      	ldr	r1, [pc, #24]	@ (800a4dc <inc_lock+0x118>)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	011b      	lsls	r3, r3, #4
 800a4c6:	440b      	add	r3, r1
 800a4c8:	330c      	adds	r3, #12
 800a4ca:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	3301      	adds	r3, #1
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3714      	adds	r7, #20
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4da:	4770      	bx	lr
 800a4dc:	20002f50 	.word	0x20002f50

0800a4e0 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b085      	sub	sp, #20
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	607b      	str	r3, [r7, #4]
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2b01      	cmp	r3, #1
 800a4f2:	d825      	bhi.n	800a540 <dec_lock+0x60>
		n = Files[i].ctr;
 800a4f4:	4a17      	ldr	r2, [pc, #92]	@ (800a554 <dec_lock+0x74>)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	011b      	lsls	r3, r3, #4
 800a4fa:	4413      	add	r3, r2
 800a4fc:	330c      	adds	r3, #12
 800a4fe:	881b      	ldrh	r3, [r3, #0]
 800a500:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800a502:	89fb      	ldrh	r3, [r7, #14]
 800a504:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a508:	d101      	bne.n	800a50e <dec_lock+0x2e>
 800a50a:	2300      	movs	r3, #0
 800a50c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800a50e:	89fb      	ldrh	r3, [r7, #14]
 800a510:	2b00      	cmp	r3, #0
 800a512:	d002      	beq.n	800a51a <dec_lock+0x3a>
 800a514:	89fb      	ldrh	r3, [r7, #14]
 800a516:	3b01      	subs	r3, #1
 800a518:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800a51a:	4a0e      	ldr	r2, [pc, #56]	@ (800a554 <dec_lock+0x74>)
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	011b      	lsls	r3, r3, #4
 800a520:	4413      	add	r3, r2
 800a522:	330c      	adds	r3, #12
 800a524:	89fa      	ldrh	r2, [r7, #14]
 800a526:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800a528:	89fb      	ldrh	r3, [r7, #14]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d105      	bne.n	800a53a <dec_lock+0x5a>
 800a52e:	4a09      	ldr	r2, [pc, #36]	@ (800a554 <dec_lock+0x74>)
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	011b      	lsls	r3, r3, #4
 800a534:	4413      	add	r3, r2
 800a536:	2200      	movs	r2, #0
 800a538:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800a53a:	2300      	movs	r3, #0
 800a53c:	737b      	strb	r3, [r7, #13]
 800a53e:	e001      	b.n	800a544 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800a540:	2302      	movs	r3, #2
 800a542:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800a544:	7b7b      	ldrb	r3, [r7, #13]
}
 800a546:	4618      	mov	r0, r3
 800a548:	3714      	adds	r7, #20
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr
 800a552:	bf00      	nop
 800a554:	20002f50 	.word	0x20002f50

0800a558 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800a558:	b480      	push	{r7}
 800a55a:	b085      	sub	sp, #20
 800a55c:	af00      	add	r7, sp, #0
 800a55e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800a560:	2300      	movs	r3, #0
 800a562:	60fb      	str	r3, [r7, #12]
 800a564:	e010      	b.n	800a588 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800a566:	4a0d      	ldr	r2, [pc, #52]	@ (800a59c <clear_lock+0x44>)
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	011b      	lsls	r3, r3, #4
 800a56c:	4413      	add	r3, r2
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	687a      	ldr	r2, [r7, #4]
 800a572:	429a      	cmp	r2, r3
 800a574:	d105      	bne.n	800a582 <clear_lock+0x2a>
 800a576:	4a09      	ldr	r2, [pc, #36]	@ (800a59c <clear_lock+0x44>)
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	011b      	lsls	r3, r3, #4
 800a57c:	4413      	add	r3, r2
 800a57e:	2200      	movs	r2, #0
 800a580:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	3301      	adds	r3, #1
 800a586:	60fb      	str	r3, [r7, #12]
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	2b01      	cmp	r3, #1
 800a58c:	d9eb      	bls.n	800a566 <clear_lock+0xe>
	}
}
 800a58e:	bf00      	nop
 800a590:	bf00      	nop
 800a592:	3714      	adds	r7, #20
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr
 800a59c:	20002f50 	.word	0x20002f50

0800a5a0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b086      	sub	sp, #24
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	78db      	ldrb	r3, [r3, #3]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d034      	beq.n	800a61e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	7858      	ldrb	r0, [r3, #1]
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	697a      	ldr	r2, [r7, #20]
 800a5c8:	f7ff fbac 	bl	8009d24 <disk_write>
 800a5cc:	4603      	mov	r3, r0
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d002      	beq.n	800a5d8 <sync_window+0x38>
			res = FR_DISK_ERR;
 800a5d2:	2301      	movs	r3, #1
 800a5d4:	73fb      	strb	r3, [r7, #15]
 800a5d6:	e022      	b.n	800a61e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2200      	movs	r2, #0
 800a5dc:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5e2:	697a      	ldr	r2, [r7, #20]
 800a5e4:	1ad2      	subs	r2, r2, r3
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5ea:	429a      	cmp	r2, r3
 800a5ec:	d217      	bcs.n	800a61e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	789b      	ldrb	r3, [r3, #2]
 800a5f2:	613b      	str	r3, [r7, #16]
 800a5f4:	e010      	b.n	800a618 <sync_window+0x78>
					wsect += fs->fsize;
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5fa:	697a      	ldr	r2, [r7, #20]
 800a5fc:	4413      	add	r3, r2
 800a5fe:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	7858      	ldrb	r0, [r3, #1]
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a60a:	2301      	movs	r3, #1
 800a60c:	697a      	ldr	r2, [r7, #20]
 800a60e:	f7ff fb89 	bl	8009d24 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	3b01      	subs	r3, #1
 800a616:	613b      	str	r3, [r7, #16]
 800a618:	693b      	ldr	r3, [r7, #16]
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	d8eb      	bhi.n	800a5f6 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800a61e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a620:	4618      	mov	r0, r3
 800a622:	3718      	adds	r7, #24
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}

0800a628 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b084      	sub	sp, #16
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
 800a630:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800a632:	2300      	movs	r3, #0
 800a634:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a63a:	683a      	ldr	r2, [r7, #0]
 800a63c:	429a      	cmp	r2, r3
 800a63e:	d01b      	beq.n	800a678 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f7ff ffad 	bl	800a5a0 <sync_window>
 800a646:	4603      	mov	r3, r0
 800a648:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800a64a:	7bfb      	ldrb	r3, [r7, #15]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d113      	bne.n	800a678 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	7858      	ldrb	r0, [r3, #1]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a65a:	2301      	movs	r3, #1
 800a65c:	683a      	ldr	r2, [r7, #0]
 800a65e:	f7ff fb41 	bl	8009ce4 <disk_read>
 800a662:	4603      	mov	r3, r0
 800a664:	2b00      	cmp	r3, #0
 800a666:	d004      	beq.n	800a672 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800a668:	f04f 33ff 	mov.w	r3, #4294967295
 800a66c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800a66e:	2301      	movs	r3, #1
 800a670:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	683a      	ldr	r2, [r7, #0]
 800a676:	63da      	str	r2, [r3, #60]	@ 0x3c
		}
	}
	return res;
 800a678:	7bfb      	ldrb	r3, [r7, #15]
}
 800a67a:	4618      	mov	r0, r3
 800a67c:	3710      	adds	r7, #16
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}
	...

0800a684 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b084      	sub	sp, #16
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f7ff ff87 	bl	800a5a0 <sync_window>
 800a692:	4603      	mov	r3, r0
 800a694:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800a696:	7bfb      	ldrb	r3, [r7, #15]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d159      	bne.n	800a750 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	781b      	ldrb	r3, [r3, #0]
 800a6a0:	2b03      	cmp	r3, #3
 800a6a2:	d149      	bne.n	800a738 <sync_fs+0xb4>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	791b      	ldrb	r3, [r3, #4]
 800a6a8:	2b01      	cmp	r3, #1
 800a6aa:	d145      	bne.n	800a738 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	899b      	ldrh	r3, [r3, #12]
 800a6b6:	461a      	mov	r2, r3
 800a6b8:	2100      	movs	r1, #0
 800a6ba:	f7ff fd77 	bl	800a1ac <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	3340      	adds	r3, #64	@ 0x40
 800a6c2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800a6c6:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f7ff fc7e 	bl	8009fcc <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	3340      	adds	r3, #64	@ 0x40
 800a6d4:	4921      	ldr	r1, [pc, #132]	@ (800a75c <sync_fs+0xd8>)
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f7ff fc93 	bl	800a002 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	3340      	adds	r3, #64	@ 0x40
 800a6e0:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a6e4:	491e      	ldr	r1, [pc, #120]	@ (800a760 <sync_fs+0xdc>)
 800a6e6:	4618      	mov	r0, r3
 800a6e8:	f7ff fc8b 	bl	800a002 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	3340      	adds	r3, #64	@ 0x40
 800a6f0:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	6a1b      	ldr	r3, [r3, #32]
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	4610      	mov	r0, r2
 800a6fc:	f7ff fc81 	bl	800a002 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	3340      	adds	r3, #64	@ 0x40
 800a704:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	69db      	ldr	r3, [r3, #28]
 800a70c:	4619      	mov	r1, r3
 800a70e:	4610      	mov	r0, r2
 800a710:	f7ff fc77 	bl	800a002 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a718:	1c5a      	adds	r2, r3, #1
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	63da      	str	r2, [r3, #60]	@ 0x3c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	7858      	ldrb	r0, [r3, #1]
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a72c:	2301      	movs	r3, #1
 800a72e:	f7ff faf9 	bl	8009d24 <disk_write>
			fs->fsi_flag = 0;
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	2200      	movs	r2, #0
 800a736:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	785b      	ldrb	r3, [r3, #1]
 800a73c:	2200      	movs	r2, #0
 800a73e:	2100      	movs	r1, #0
 800a740:	4618      	mov	r0, r3
 800a742:	f7ff fb0f 	bl	8009d64 <disk_ioctl>
 800a746:	4603      	mov	r3, r0
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d001      	beq.n	800a750 <sync_fs+0xcc>
 800a74c:	2301      	movs	r3, #1
 800a74e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800a750:	7bfb      	ldrb	r3, [r7, #15]
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}
 800a75a:	bf00      	nop
 800a75c:	41615252 	.word	0x41615252
 800a760:	61417272 	.word	0x61417272

0800a764 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
 800a76c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	3b02      	subs	r3, #2
 800a772:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a778:	3b02      	subs	r3, #2
 800a77a:	683a      	ldr	r2, [r7, #0]
 800a77c:	429a      	cmp	r2, r3
 800a77e:	d301      	bcc.n	800a784 <clust2sect+0x20>
 800a780:	2300      	movs	r3, #0
 800a782:	e008      	b.n	800a796 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	895b      	ldrh	r3, [r3, #10]
 800a788:	461a      	mov	r2, r3
 800a78a:	683b      	ldr	r3, [r7, #0]
 800a78c:	fb03 f202 	mul.w	r2, r3, r2
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a794:	4413      	add	r3, r2
}
 800a796:	4618      	mov	r0, r3
 800a798:	370c      	adds	r7, #12
 800a79a:	46bd      	mov	sp, r7
 800a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a0:	4770      	bx	lr
	...

0800a7a4 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800a7a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a7a8:	b088      	sub	sp, #32
 800a7aa:	af00      	add	r7, sp, #0
 800a7ac:	6078      	str	r0, [r7, #4]
 800a7ae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	681b      	ldr	r3, [r3, #0]
 800a7b4:	61bb      	str	r3, [r7, #24]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d904      	bls.n	800a7c6 <get_fat+0x22>
 800a7bc:	69bb      	ldr	r3, [r7, #24]
 800a7be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7c0:	683a      	ldr	r2, [r7, #0]
 800a7c2:	429a      	cmp	r2, r3
 800a7c4:	d302      	bcc.n	800a7cc <get_fat+0x28>
		val = 1;	/* Internal error */
 800a7c6:	2301      	movs	r3, #1
 800a7c8:	61fb      	str	r3, [r7, #28]
 800a7ca:	e139      	b.n	800aa40 <get_fat+0x29c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800a7cc:	f04f 33ff 	mov.w	r3, #4294967295
 800a7d0:	61fb      	str	r3, [r7, #28]

		switch (fs->fs_type) {
 800a7d2:	69bb      	ldr	r3, [r7, #24]
 800a7d4:	781b      	ldrb	r3, [r3, #0]
 800a7d6:	3b01      	subs	r3, #1
 800a7d8:	2b03      	cmp	r3, #3
 800a7da:	f200 8125 	bhi.w	800aa28 <get_fat+0x284>
 800a7de:	a201      	add	r2, pc, #4	@ (adr r2, 800a7e4 <get_fat+0x40>)
 800a7e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a7e4:	0800a7f5 	.word	0x0800a7f5
 800a7e8:	0800a8a1 	.word	0x0800a8a1
 800a7ec:	0800a8ed 	.word	0x0800a8ed
 800a7f0:	0800a93d 	.word	0x0800a93d
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	60fb      	str	r3, [r7, #12]
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	085b      	lsrs	r3, r3, #1
 800a7fc:	68fa      	ldr	r2, [r7, #12]
 800a7fe:	4413      	add	r3, r2
 800a800:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a802:	69bb      	ldr	r3, [r7, #24]
 800a804:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a806:	69bb      	ldr	r3, [r7, #24]
 800a808:	899b      	ldrh	r3, [r3, #12]
 800a80a:	4619      	mov	r1, r3
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a812:	4413      	add	r3, r2
 800a814:	4619      	mov	r1, r3
 800a816:	69b8      	ldr	r0, [r7, #24]
 800a818:	f7ff ff06 	bl	800a628 <move_window>
 800a81c:	4603      	mov	r3, r0
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f040 8105 	bne.w	800aa2e <get_fat+0x28a>
			wc = fs->win[bc++ % SS(fs)];
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	1c5a      	adds	r2, r3, #1
 800a828:	60fa      	str	r2, [r7, #12]
 800a82a:	69ba      	ldr	r2, [r7, #24]
 800a82c:	8992      	ldrh	r2, [r2, #12]
 800a82e:	fbb3 f1f2 	udiv	r1, r3, r2
 800a832:	fb01 f202 	mul.w	r2, r1, r2
 800a836:	1a9b      	subs	r3, r3, r2
 800a838:	69ba      	ldr	r2, [r7, #24]
 800a83a:	4413      	add	r3, r2
 800a83c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a840:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800a842:	69bb      	ldr	r3, [r7, #24]
 800a844:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a846:	69bb      	ldr	r3, [r7, #24]
 800a848:	899b      	ldrh	r3, [r3, #12]
 800a84a:	4619      	mov	r1, r3
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	fbb3 f3f1 	udiv	r3, r3, r1
 800a852:	4413      	add	r3, r2
 800a854:	4619      	mov	r1, r3
 800a856:	69b8      	ldr	r0, [r7, #24]
 800a858:	f7ff fee6 	bl	800a628 <move_window>
 800a85c:	4603      	mov	r3, r0
 800a85e:	2b00      	cmp	r3, #0
 800a860:	f040 80e7 	bne.w	800aa32 <get_fat+0x28e>
			wc |= fs->win[bc % SS(fs)] << 8;
 800a864:	69bb      	ldr	r3, [r7, #24]
 800a866:	899b      	ldrh	r3, [r3, #12]
 800a868:	461a      	mov	r2, r3
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	fbb3 f1f2 	udiv	r1, r3, r2
 800a870:	fb01 f202 	mul.w	r2, r1, r2
 800a874:	1a9b      	subs	r3, r3, r2
 800a876:	69ba      	ldr	r2, [r7, #24]
 800a878:	4413      	add	r3, r2
 800a87a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a87e:	021b      	lsls	r3, r3, #8
 800a880:	68ba      	ldr	r2, [r7, #8]
 800a882:	4313      	orrs	r3, r2
 800a884:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	f003 0301 	and.w	r3, r3, #1
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d002      	beq.n	800a896 <get_fat+0xf2>
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	091b      	lsrs	r3, r3, #4
 800a894:	e002      	b.n	800a89c <get_fat+0xf8>
 800a896:	68bb      	ldr	r3, [r7, #8]
 800a898:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a89c:	61fb      	str	r3, [r7, #28]
			break;
 800a89e:	e0cf      	b.n	800aa40 <get_fat+0x29c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a8a4:	69bb      	ldr	r3, [r7, #24]
 800a8a6:	899b      	ldrh	r3, [r3, #12]
 800a8a8:	085b      	lsrs	r3, r3, #1
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	fbb3 f3f1 	udiv	r3, r3, r1
 800a8b4:	4413      	add	r3, r2
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	69b8      	ldr	r0, [r7, #24]
 800a8ba:	f7ff feb5 	bl	800a628 <move_window>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	f040 80b8 	bne.w	800aa36 <get_fat+0x292>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800a8c6:	69bb      	ldr	r3, [r7, #24]
 800a8c8:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a8cc:	683b      	ldr	r3, [r7, #0]
 800a8ce:	005b      	lsls	r3, r3, #1
 800a8d0:	69ba      	ldr	r2, [r7, #24]
 800a8d2:	8992      	ldrh	r2, [r2, #12]
 800a8d4:	fbb3 f0f2 	udiv	r0, r3, r2
 800a8d8:	fb00 f202 	mul.w	r2, r0, r2
 800a8dc:	1a9b      	subs	r3, r3, r2
 800a8de:	440b      	add	r3, r1
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f7ff fa5d 	bl	8009da0 <ld_word>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	61fb      	str	r3, [r7, #28]
			break;
 800a8ea:	e0a9      	b.n	800aa40 <get_fat+0x29c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a8ec:	69bb      	ldr	r3, [r7, #24]
 800a8ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a8f0:	69bb      	ldr	r3, [r7, #24]
 800a8f2:	899b      	ldrh	r3, [r3, #12]
 800a8f4:	089b      	lsrs	r3, r3, #2
 800a8f6:	b29b      	uxth	r3, r3
 800a8f8:	4619      	mov	r1, r3
 800a8fa:	683b      	ldr	r3, [r7, #0]
 800a8fc:	fbb3 f3f1 	udiv	r3, r3, r1
 800a900:	4413      	add	r3, r2
 800a902:	4619      	mov	r1, r3
 800a904:	69b8      	ldr	r0, [r7, #24]
 800a906:	f7ff fe8f 	bl	800a628 <move_window>
 800a90a:	4603      	mov	r3, r0
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f040 8094 	bne.w	800aa3a <get_fat+0x296>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800a918:	683b      	ldr	r3, [r7, #0]
 800a91a:	009b      	lsls	r3, r3, #2
 800a91c:	69ba      	ldr	r2, [r7, #24]
 800a91e:	8992      	ldrh	r2, [r2, #12]
 800a920:	fbb3 f0f2 	udiv	r0, r3, r2
 800a924:	fb00 f202 	mul.w	r2, r0, r2
 800a928:	1a9b      	subs	r3, r3, r2
 800a92a:	440b      	add	r3, r1
 800a92c:	4618      	mov	r0, r3
 800a92e:	f7ff fa4f 	bl	8009dd0 <ld_dword>
 800a932:	4603      	mov	r3, r0
 800a934:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800a938:	61fb      	str	r3, [r7, #28]
			break;
 800a93a:	e081      	b.n	800aa40 <get_fat+0x29c>
#if _FS_EXFAT
		case FS_EXFAT :
			if (obj->objsize) {
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800a942:	4313      	orrs	r3, r2
 800a944:	d070      	beq.n	800aa28 <get_fat+0x284>
				DWORD cofs = clst - obj->sclust;	/* Offset from start cluster */
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	689b      	ldr	r3, [r3, #8]
 800a94a:	683a      	ldr	r2, [r7, #0]
 800a94c:	1ad3      	subs	r3, r2, r3
 800a94e:	617b      	str	r3, [r7, #20]
				DWORD clen = (DWORD)((obj->objsize - 1) / SS(fs)) / fs->csize;	/* Number of clusters - 1 */
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800a956:	1e54      	subs	r4, r2, #1
 800a958:	f143 35ff 	adc.w	r5, r3, #4294967295
 800a95c:	69bb      	ldr	r3, [r7, #24]
 800a95e:	899b      	ldrh	r3, [r3, #12]
 800a960:	b29b      	uxth	r3, r3
 800a962:	2200      	movs	r2, #0
 800a964:	4698      	mov	r8, r3
 800a966:	4691      	mov	r9, r2
 800a968:	4642      	mov	r2, r8
 800a96a:	464b      	mov	r3, r9
 800a96c:	4620      	mov	r0, r4
 800a96e:	4629      	mov	r1, r5
 800a970:	f7f6 f91c 	bl	8000bac <__aeabi_uldivmod>
 800a974:	4602      	mov	r2, r0
 800a976:	460b      	mov	r3, r1
 800a978:	69bb      	ldr	r3, [r7, #24]
 800a97a:	895b      	ldrh	r3, [r3, #10]
 800a97c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a980:	613b      	str	r3, [r7, #16]

				if (obj->stat == 2) {	/* Is there no valid chain on the FAT? */
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	79db      	ldrb	r3, [r3, #7]
 800a986:	2b02      	cmp	r3, #2
 800a988:	d10e      	bne.n	800a9a8 <get_fat+0x204>
					if (cofs <= clen) {
 800a98a:	697a      	ldr	r2, [r7, #20]
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	429a      	cmp	r2, r3
 800a990:	d80a      	bhi.n	800a9a8 <get_fat+0x204>
						val = (cofs == clen) ? 0x7FFFFFFF : clst + 1;	/* Generate the value */
 800a992:	697a      	ldr	r2, [r7, #20]
 800a994:	693b      	ldr	r3, [r7, #16]
 800a996:	429a      	cmp	r2, r3
 800a998:	d002      	beq.n	800a9a0 <get_fat+0x1fc>
 800a99a:	683b      	ldr	r3, [r7, #0]
 800a99c:	3301      	adds	r3, #1
 800a99e:	e001      	b.n	800a9a4 <get_fat+0x200>
 800a9a0:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a9a4:	61fb      	str	r3, [r7, #28]
						break;
 800a9a6:	e04b      	b.n	800aa40 <get_fat+0x29c>
					}
				}
				if (obj->stat == 3 && cofs < obj->n_cont) {	/* Is it in the 1st fragment? */
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	79db      	ldrb	r3, [r3, #7]
 800a9ac:	2b03      	cmp	r3, #3
 800a9ae:	d108      	bne.n	800a9c2 <get_fat+0x21e>
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	699b      	ldr	r3, [r3, #24]
 800a9b4:	697a      	ldr	r2, [r7, #20]
 800a9b6:	429a      	cmp	r2, r3
 800a9b8:	d203      	bcs.n	800a9c2 <get_fat+0x21e>
					val = clst + 1; 	/* Generate the value */
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	3301      	adds	r3, #1
 800a9be:	61fb      	str	r3, [r7, #28]
					break;
 800a9c0:	e03e      	b.n	800aa40 <get_fat+0x29c>
				}
				if (obj->stat != 2) {	/* Get value from FAT if FAT chain is valid */
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	79db      	ldrb	r3, [r3, #7]
 800a9c6:	2b02      	cmp	r3, #2
 800a9c8:	d02e      	beq.n	800aa28 <get_fat+0x284>
					if (obj->n_frag != 0) {	/* Is it on the growing edge? */
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	69db      	ldr	r3, [r3, #28]
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d003      	beq.n	800a9da <get_fat+0x236>
						val = 0x7FFFFFFF;	/* Generate EOC */
 800a9d2:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800a9d6:	61fb      	str	r3, [r7, #28]
					} else {
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
					}
					break;
 800a9d8:	e032      	b.n	800aa40 <get_fat+0x29c>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800a9da:	69bb      	ldr	r3, [r7, #24]
 800a9dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9de:	69bb      	ldr	r3, [r7, #24]
 800a9e0:	899b      	ldrh	r3, [r3, #12]
 800a9e2:	089b      	lsrs	r3, r3, #2
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	4619      	mov	r1, r3
 800a9e8:	683b      	ldr	r3, [r7, #0]
 800a9ea:	fbb3 f3f1 	udiv	r3, r3, r1
 800a9ee:	4413      	add	r3, r2
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	69b8      	ldr	r0, [r7, #24]
 800a9f4:	f7ff fe18 	bl	800a628 <move_window>
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d11f      	bne.n	800aa3e <get_fat+0x29a>
						val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x7FFFFFFF;
 800a9fe:	69bb      	ldr	r3, [r7, #24]
 800aa00:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800aa04:	683b      	ldr	r3, [r7, #0]
 800aa06:	009b      	lsls	r3, r3, #2
 800aa08:	69ba      	ldr	r2, [r7, #24]
 800aa0a:	8992      	ldrh	r2, [r2, #12]
 800aa0c:	fbb3 f0f2 	udiv	r0, r3, r2
 800aa10:	fb00 f202 	mul.w	r2, r0, r2
 800aa14:	1a9b      	subs	r3, r3, r2
 800aa16:	440b      	add	r3, r1
 800aa18:	4618      	mov	r0, r3
 800aa1a:	f7ff f9d9 	bl	8009dd0 <ld_dword>
 800aa1e:	4603      	mov	r3, r0
 800aa20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aa24:	61fb      	str	r3, [r7, #28]
					break;
 800aa26:	e00b      	b.n	800aa40 <get_fat+0x29c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800aa28:	2301      	movs	r3, #1
 800aa2a:	61fb      	str	r3, [r7, #28]
 800aa2c:	e008      	b.n	800aa40 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800aa2e:	bf00      	nop
 800aa30:	e006      	b.n	800aa40 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800aa32:	bf00      	nop
 800aa34:	e004      	b.n	800aa40 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800aa36:	bf00      	nop
 800aa38:	e002      	b.n	800aa40 <get_fat+0x29c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800aa3a:	bf00      	nop
 800aa3c:	e000      	b.n	800aa40 <get_fat+0x29c>
						if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800aa3e:	bf00      	nop
		}
	}

	return val;
 800aa40:	69fb      	ldr	r3, [r7, #28]
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	3720      	adds	r7, #32
 800aa46:	46bd      	mov	sp, r7
 800aa48:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800aa4c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800aa4c:	b590      	push	{r4, r7, lr}
 800aa4e:	b089      	sub	sp, #36	@ 0x24
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	60f8      	str	r0, [r7, #12]
 800aa54:	60b9      	str	r1, [r7, #8]
 800aa56:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800aa58:	2302      	movs	r3, #2
 800aa5a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800aa5c:	68bb      	ldr	r3, [r7, #8]
 800aa5e:	2b01      	cmp	r3, #1
 800aa60:	f240 810d 	bls.w	800ac7e <put_fat+0x232>
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	429a      	cmp	r2, r3
 800aa6c:	f080 8107 	bcs.w	800ac7e <put_fat+0x232>
		switch (fs->fs_type) {
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	781b      	ldrb	r3, [r3, #0]
 800aa74:	2b04      	cmp	r3, #4
 800aa76:	f300 8102 	bgt.w	800ac7e <put_fat+0x232>
 800aa7a:	2b03      	cmp	r3, #3
 800aa7c:	f280 80b3 	bge.w	800abe6 <put_fat+0x19a>
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d003      	beq.n	800aa8c <put_fat+0x40>
 800aa84:	2b02      	cmp	r3, #2
 800aa86:	f000 8083 	beq.w	800ab90 <put_fat+0x144>
 800aa8a:	e0f8      	b.n	800ac7e <put_fat+0x232>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800aa8c:	68bb      	ldr	r3, [r7, #8]
 800aa8e:	61bb      	str	r3, [r7, #24]
 800aa90:	69bb      	ldr	r3, [r7, #24]
 800aa92:	085b      	lsrs	r3, r3, #1
 800aa94:	69ba      	ldr	r2, [r7, #24]
 800aa96:	4413      	add	r3, r2
 800aa98:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	899b      	ldrh	r3, [r3, #12]
 800aaa2:	4619      	mov	r1, r3
 800aaa4:	69bb      	ldr	r3, [r7, #24]
 800aaa6:	fbb3 f3f1 	udiv	r3, r3, r1
 800aaaa:	4413      	add	r3, r2
 800aaac:	4619      	mov	r1, r3
 800aaae:	68f8      	ldr	r0, [r7, #12]
 800aab0:	f7ff fdba 	bl	800a628 <move_window>
 800aab4:	4603      	mov	r3, r0
 800aab6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800aab8:	7ffb      	ldrb	r3, [r7, #31]
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	f040 80d8 	bne.w	800ac70 <put_fat+0x224>
			p = fs->win + bc++ % SS(fs);
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800aac6:	69bb      	ldr	r3, [r7, #24]
 800aac8:	1c5a      	adds	r2, r3, #1
 800aaca:	61ba      	str	r2, [r7, #24]
 800aacc:	68fa      	ldr	r2, [r7, #12]
 800aace:	8992      	ldrh	r2, [r2, #12]
 800aad0:	fbb3 f0f2 	udiv	r0, r3, r2
 800aad4:	fb00 f202 	mul.w	r2, r0, r2
 800aad8:	1a9b      	subs	r3, r3, r2
 800aada:	440b      	add	r3, r1
 800aadc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	f003 0301 	and.w	r3, r3, #1
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d00d      	beq.n	800ab04 <put_fat+0xb8>
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	b25b      	sxtb	r3, r3
 800aaee:	f003 030f 	and.w	r3, r3, #15
 800aaf2:	b25a      	sxtb	r2, r3
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	011b      	lsls	r3, r3, #4
 800aafa:	b25b      	sxtb	r3, r3
 800aafc:	4313      	orrs	r3, r2
 800aafe:	b25b      	sxtb	r3, r3
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	e001      	b.n	800ab08 <put_fat+0xbc>
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	b2db      	uxtb	r3, r3
 800ab08:	697a      	ldr	r2, [r7, #20]
 800ab0a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	2201      	movs	r2, #1
 800ab10:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	899b      	ldrh	r3, [r3, #12]
 800ab1a:	4619      	mov	r1, r3
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	fbb3 f3f1 	udiv	r3, r3, r1
 800ab22:	4413      	add	r3, r2
 800ab24:	4619      	mov	r1, r3
 800ab26:	68f8      	ldr	r0, [r7, #12]
 800ab28:	f7ff fd7e 	bl	800a628 <move_window>
 800ab2c:	4603      	mov	r3, r0
 800ab2e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ab30:	7ffb      	ldrb	r3, [r7, #31]
 800ab32:	2b00      	cmp	r3, #0
 800ab34:	f040 809e 	bne.w	800ac74 <put_fat+0x228>
			p = fs->win + bc % SS(fs);
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	899b      	ldrh	r3, [r3, #12]
 800ab42:	461a      	mov	r2, r3
 800ab44:	69bb      	ldr	r3, [r7, #24]
 800ab46:	fbb3 f0f2 	udiv	r0, r3, r2
 800ab4a:	fb00 f202 	mul.w	r2, r0, r2
 800ab4e:	1a9b      	subs	r3, r3, r2
 800ab50:	440b      	add	r3, r1
 800ab52:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ab54:	68bb      	ldr	r3, [r7, #8]
 800ab56:	f003 0301 	and.w	r3, r3, #1
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d003      	beq.n	800ab66 <put_fat+0x11a>
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	091b      	lsrs	r3, r3, #4
 800ab62:	b2db      	uxtb	r3, r3
 800ab64:	e00e      	b.n	800ab84 <put_fat+0x138>
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	781b      	ldrb	r3, [r3, #0]
 800ab6a:	b25b      	sxtb	r3, r3
 800ab6c:	f023 030f 	bic.w	r3, r3, #15
 800ab70:	b25a      	sxtb	r2, r3
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	0a1b      	lsrs	r3, r3, #8
 800ab76:	b25b      	sxtb	r3, r3
 800ab78:	f003 030f 	and.w	r3, r3, #15
 800ab7c:	b25b      	sxtb	r3, r3
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	b25b      	sxtb	r3, r3
 800ab82:	b2db      	uxtb	r3, r3
 800ab84:	697a      	ldr	r2, [r7, #20]
 800ab86:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	2201      	movs	r2, #1
 800ab8c:	70da      	strb	r2, [r3, #3]
			break;
 800ab8e:	e076      	b.n	800ac7e <put_fat+0x232>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	899b      	ldrh	r3, [r3, #12]
 800ab98:	085b      	lsrs	r3, r3, #1
 800ab9a:	b29b      	uxth	r3, r3
 800ab9c:	4619      	mov	r1, r3
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	fbb3 f3f1 	udiv	r3, r3, r1
 800aba4:	4413      	add	r3, r2
 800aba6:	4619      	mov	r1, r3
 800aba8:	68f8      	ldr	r0, [r7, #12]
 800abaa:	f7ff fd3d 	bl	800a628 <move_window>
 800abae:	4603      	mov	r3, r0
 800abb0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800abb2:	7ffb      	ldrb	r3, [r7, #31]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d15f      	bne.n	800ac78 <put_fat+0x22c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	005b      	lsls	r3, r3, #1
 800abc2:	68fa      	ldr	r2, [r7, #12]
 800abc4:	8992      	ldrh	r2, [r2, #12]
 800abc6:	fbb3 f0f2 	udiv	r0, r3, r2
 800abca:	fb00 f202 	mul.w	r2, r0, r2
 800abce:	1a9b      	subs	r3, r3, r2
 800abd0:	440b      	add	r3, r1
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	b292      	uxth	r2, r2
 800abd6:	4611      	mov	r1, r2
 800abd8:	4618      	mov	r0, r3
 800abda:	f7ff f9f7 	bl	8009fcc <st_word>
			fs->wflag = 1;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	2201      	movs	r2, #1
 800abe2:	70da      	strb	r2, [r3, #3]
			break;
 800abe4:	e04b      	b.n	800ac7e <put_fat+0x232>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	899b      	ldrh	r3, [r3, #12]
 800abee:	089b      	lsrs	r3, r3, #2
 800abf0:	b29b      	uxth	r3, r3
 800abf2:	4619      	mov	r1, r3
 800abf4:	68bb      	ldr	r3, [r7, #8]
 800abf6:	fbb3 f3f1 	udiv	r3, r3, r1
 800abfa:	4413      	add	r3, r2
 800abfc:	4619      	mov	r1, r3
 800abfe:	68f8      	ldr	r0, [r7, #12]
 800ac00:	f7ff fd12 	bl	800a628 <move_window>
 800ac04:	4603      	mov	r3, r0
 800ac06:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ac08:	7ffb      	ldrb	r3, [r7, #31]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d136      	bne.n	800ac7c <put_fat+0x230>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	781b      	ldrb	r3, [r3, #0]
 800ac12:	2b04      	cmp	r3, #4
 800ac14:	d017      	beq.n	800ac46 <put_fat+0x1fa>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	68fa      	ldr	r2, [r7, #12]
 800ac28:	8992      	ldrh	r2, [r2, #12]
 800ac2a:	fbb3 f0f2 	udiv	r0, r3, r2
 800ac2e:	fb00 f202 	mul.w	r2, r0, r2
 800ac32:	1a9b      	subs	r3, r3, r2
 800ac34:	440b      	add	r3, r1
 800ac36:	4618      	mov	r0, r3
 800ac38:	f7ff f8ca 	bl	8009dd0 <ld_dword>
 800ac3c:	4603      	mov	r3, r0
 800ac3e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800ac42:	4323      	orrs	r3, r4
 800ac44:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800ac4c:	68bb      	ldr	r3, [r7, #8]
 800ac4e:	009b      	lsls	r3, r3, #2
 800ac50:	68fa      	ldr	r2, [r7, #12]
 800ac52:	8992      	ldrh	r2, [r2, #12]
 800ac54:	fbb3 f0f2 	udiv	r0, r3, r2
 800ac58:	fb00 f202 	mul.w	r2, r0, r2
 800ac5c:	1a9b      	subs	r3, r3, r2
 800ac5e:	440b      	add	r3, r1
 800ac60:	6879      	ldr	r1, [r7, #4]
 800ac62:	4618      	mov	r0, r3
 800ac64:	f7ff f9cd 	bl	800a002 <st_dword>
			fs->wflag = 1;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	70da      	strb	r2, [r3, #3]
			break;
 800ac6e:	e006      	b.n	800ac7e <put_fat+0x232>
			if (res != FR_OK) break;
 800ac70:	bf00      	nop
 800ac72:	e004      	b.n	800ac7e <put_fat+0x232>
			if (res != FR_OK) break;
 800ac74:	bf00      	nop
 800ac76:	e002      	b.n	800ac7e <put_fat+0x232>
			if (res != FR_OK) break;
 800ac78:	bf00      	nop
 800ac7a:	e000      	b.n	800ac7e <put_fat+0x232>
			if (res != FR_OK) break;
 800ac7c:	bf00      	nop
		}
	}
	return res;
 800ac7e:	7ffb      	ldrb	r3, [r7, #31]
}
 800ac80:	4618      	mov	r0, r3
 800ac82:	3724      	adds	r7, #36	@ 0x24
 800ac84:	46bd      	mov	sp, r7
 800ac86:	bd90      	pop	{r4, r7, pc}

0800ac88 <find_bitmap>:
DWORD find_bitmap (	/* 0:Not found, 2..:Cluster block found, 0xFFFFFFFF:Disk error */
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to scan from */
	DWORD ncl	/* Number of contiguous clusters to find (1..) */
)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b08a      	sub	sp, #40	@ 0x28
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	60f8      	str	r0, [r7, #12]
 800ac90:	60b9      	str	r1, [r7, #8]
 800ac92:	607a      	str	r2, [r7, #4]
	BYTE bm, bv;
	UINT i;
	DWORD val, scl, ctr;


	clst -= 2;	/* The first bit in the bitmap corresponds to cluster #2 */
 800ac94:	68bb      	ldr	r3, [r7, #8]
 800ac96:	3b02      	subs	r3, #2
 800ac98:	60bb      	str	r3, [r7, #8]
	if (clst >= fs->n_fatent - 2) clst = 0;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac9e:	3b02      	subs	r3, #2
 800aca0:	68ba      	ldr	r2, [r7, #8]
 800aca2:	429a      	cmp	r2, r3
 800aca4:	d301      	bcc.n	800acaa <find_bitmap+0x22>
 800aca6:	2300      	movs	r3, #0
 800aca8:	60bb      	str	r3, [r7, #8]
	scl = val = clst; ctr = 0;
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	61fb      	str	r3, [r7, #28]
 800acae:	69fb      	ldr	r3, [r7, #28]
 800acb0:	61bb      	str	r3, [r7, #24]
 800acb2:	2300      	movs	r3, #0
 800acb4:	617b      	str	r3, [r7, #20]
	for (;;) {
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800acba:	69fb      	ldr	r3, [r7, #28]
 800acbc:	08db      	lsrs	r3, r3, #3
 800acbe:	68f9      	ldr	r1, [r7, #12]
 800acc0:	8989      	ldrh	r1, [r1, #12]
 800acc2:	fbb3 f3f1 	udiv	r3, r3, r1
 800acc6:	4413      	add	r3, r2
 800acc8:	4619      	mov	r1, r3
 800acca:	68f8      	ldr	r0, [r7, #12]
 800accc:	f7ff fcac 	bl	800a628 <move_window>
 800acd0:	4603      	mov	r3, r0
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d002      	beq.n	800acdc <find_bitmap+0x54>
 800acd6:	f04f 33ff 	mov.w	r3, #4294967295
 800acda:	e058      	b.n	800ad8e <find_bitmap+0x106>
		i = val / 8 % SS(fs); bm = 1 << (val % 8);
 800acdc:	69fb      	ldr	r3, [r7, #28]
 800acde:	08db      	lsrs	r3, r3, #3
 800ace0:	68fa      	ldr	r2, [r7, #12]
 800ace2:	8992      	ldrh	r2, [r2, #12]
 800ace4:	fbb3 f1f2 	udiv	r1, r3, r2
 800ace8:	fb01 f202 	mul.w	r2, r1, r2
 800acec:	1a9b      	subs	r3, r3, r2
 800acee:	623b      	str	r3, [r7, #32]
 800acf0:	69fb      	ldr	r3, [r7, #28]
 800acf2:	f003 0307 	and.w	r3, r3, #7
 800acf6:	2201      	movs	r2, #1
 800acf8:	fa02 f303 	lsl.w	r3, r2, r3
 800acfc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		do {
			do {
				bv = fs->win[i] & bm; bm <<= 1;		/* Get bit value */
 800ad00:	68fa      	ldr	r2, [r7, #12]
 800ad02:	6a3b      	ldr	r3, [r7, #32]
 800ad04:	4413      	add	r3, r2
 800ad06:	3340      	adds	r3, #64	@ 0x40
 800ad08:	781a      	ldrb	r2, [r3, #0]
 800ad0a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad0e:	4013      	ands	r3, r2
 800ad10:	74fb      	strb	r3, [r7, #19]
 800ad12:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad16:	005b      	lsls	r3, r3, #1
 800ad18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				if (++val >= fs->n_fatent - 2) {	/* Next cluster (with wrap-around) */
 800ad1c:	69fb      	ldr	r3, [r7, #28]
 800ad1e:	3301      	adds	r3, #1
 800ad20:	61fb      	str	r3, [r7, #28]
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ad26:	3b02      	subs	r3, #2
 800ad28:	69fa      	ldr	r2, [r7, #28]
 800ad2a:	429a      	cmp	r2, r3
 800ad2c:	d307      	bcc.n	800ad3e <find_bitmap+0xb6>
					val = 0; bm = 0; i = SS(fs);
 800ad2e:	2300      	movs	r3, #0
 800ad30:	61fb      	str	r3, [r7, #28]
 800ad32:	2300      	movs	r3, #0
 800ad34:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	899b      	ldrh	r3, [r3, #12]
 800ad3c:	623b      	str	r3, [r7, #32]
				}
				if (!bv) {	/* Is it a free cluster? */
 800ad3e:	7cfb      	ldrb	r3, [r7, #19]
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d109      	bne.n	800ad58 <find_bitmap+0xd0>
					if (++ctr == ncl) return scl + 2;	/* Check if run length is sufficient for required */
 800ad44:	697b      	ldr	r3, [r7, #20]
 800ad46:	3301      	adds	r3, #1
 800ad48:	617b      	str	r3, [r7, #20]
 800ad4a:	697a      	ldr	r2, [r7, #20]
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	429a      	cmp	r2, r3
 800ad50:	d106      	bne.n	800ad60 <find_bitmap+0xd8>
 800ad52:	69bb      	ldr	r3, [r7, #24]
 800ad54:	3302      	adds	r3, #2
 800ad56:	e01a      	b.n	800ad8e <find_bitmap+0x106>
				} else {
					scl = val; ctr = 0;		/* Encountered a cluster in-use, restart to scan */
 800ad58:	69fb      	ldr	r3, [r7, #28]
 800ad5a:	61bb      	str	r3, [r7, #24]
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	617b      	str	r3, [r7, #20]
				}
				if (val == clst) return 0;	/* All cluster scanned? */
 800ad60:	69fa      	ldr	r2, [r7, #28]
 800ad62:	68bb      	ldr	r3, [r7, #8]
 800ad64:	429a      	cmp	r2, r3
 800ad66:	d101      	bne.n	800ad6c <find_bitmap+0xe4>
 800ad68:	2300      	movs	r3, #0
 800ad6a:	e010      	b.n	800ad8e <find_bitmap+0x106>
			} while (bm);
 800ad6c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d1c5      	bne.n	800ad00 <find_bitmap+0x78>
			bm = 1;
 800ad74:	2301      	movs	r3, #1
 800ad76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		} while (++i < SS(fs));
 800ad7a:	6a3b      	ldr	r3, [r7, #32]
 800ad7c:	3301      	adds	r3, #1
 800ad7e:	623b      	str	r3, [r7, #32]
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	899b      	ldrh	r3, [r3, #12]
 800ad84:	461a      	mov	r2, r3
 800ad86:	6a3b      	ldr	r3, [r7, #32]
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d3b9      	bcc.n	800ad00 <find_bitmap+0x78>
		if (move_window(fs, fs->database + val / 8 / SS(fs)) != FR_OK) return 0xFFFFFFFF;	/* (assuming bitmap is located top of the cluster heap) */
 800ad8c:	e793      	b.n	800acb6 <find_bitmap+0x2e>
	}
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	3728      	adds	r7, #40	@ 0x28
 800ad92:	46bd      	mov	sp, r7
 800ad94:	bd80      	pop	{r7, pc}

0800ad96 <change_bitmap>:
	FATFS* fs,	/* File system object */
	DWORD clst,	/* Cluster number to change from */
	DWORD ncl,	/* Number of clusters to be changed */
	int bv		/* bit value to be set (0 or 1) */
)
{
 800ad96:	b580      	push	{r7, lr}
 800ad98:	b088      	sub	sp, #32
 800ad9a:	af00      	add	r7, sp, #0
 800ad9c:	60f8      	str	r0, [r7, #12]
 800ad9e:	60b9      	str	r1, [r7, #8]
 800ada0:	607a      	str	r2, [r7, #4]
 800ada2:	603b      	str	r3, [r7, #0]
	BYTE bm;
	UINT i;
	DWORD sect;

	clst -= 2;	/* The first bit corresponds to cluster #2 */
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	3b02      	subs	r3, #2
 800ada8:	60bb      	str	r3, [r7, #8]
	sect = fs->database + clst / 8 / SS(fs);	/* Sector address (assuming bitmap is located top of the cluster heap) */
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	08db      	lsrs	r3, r3, #3
 800adb2:	68f9      	ldr	r1, [r7, #12]
 800adb4:	8989      	ldrh	r1, [r1, #12]
 800adb6:	fbb3 f3f1 	udiv	r3, r3, r1
 800adba:	4413      	add	r3, r2
 800adbc:	617b      	str	r3, [r7, #20]
	i = clst / 8 % SS(fs);						/* Byte offset in the sector */
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	08db      	lsrs	r3, r3, #3
 800adc2:	68fa      	ldr	r2, [r7, #12]
 800adc4:	8992      	ldrh	r2, [r2, #12]
 800adc6:	fbb3 f1f2 	udiv	r1, r3, r2
 800adca:	fb01 f202 	mul.w	r2, r1, r2
 800adce:	1a9b      	subs	r3, r3, r2
 800add0:	61bb      	str	r3, [r7, #24]
	bm = 1 << (clst % 8);						/* Bit mask in the byte */
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	f003 0307 	and.w	r3, r3, #7
 800add8:	2201      	movs	r2, #1
 800adda:	fa02 f303 	lsl.w	r3, r2, r3
 800adde:	77fb      	strb	r3, [r7, #31]
	for (;;) {
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800ade0:	697b      	ldr	r3, [r7, #20]
 800ade2:	1c5a      	adds	r2, r3, #1
 800ade4:	617a      	str	r2, [r7, #20]
 800ade6:	4619      	mov	r1, r3
 800ade8:	68f8      	ldr	r0, [r7, #12]
 800adea:	f7ff fc1d 	bl	800a628 <move_window>
 800adee:	4603      	mov	r3, r0
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d001      	beq.n	800adf8 <change_bitmap+0x62>
 800adf4:	2301      	movs	r3, #1
 800adf6:	e03f      	b.n	800ae78 <change_bitmap+0xe2>
		do {
			do {
				if (bv == (int)((fs->win[i] & bm) != 0)) return FR_INT_ERR;	/* Is the bit expected value? */
 800adf8:	68fa      	ldr	r2, [r7, #12]
 800adfa:	69bb      	ldr	r3, [r7, #24]
 800adfc:	4413      	add	r3, r2
 800adfe:	3340      	adds	r3, #64	@ 0x40
 800ae00:	781a      	ldrb	r2, [r3, #0]
 800ae02:	7ffb      	ldrb	r3, [r7, #31]
 800ae04:	4013      	ands	r3, r2
 800ae06:	b2db      	uxtb	r3, r3
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	bf14      	ite	ne
 800ae0c:	2301      	movne	r3, #1
 800ae0e:	2300      	moveq	r3, #0
 800ae10:	b2db      	uxtb	r3, r3
 800ae12:	461a      	mov	r2, r3
 800ae14:	683b      	ldr	r3, [r7, #0]
 800ae16:	4293      	cmp	r3, r2
 800ae18:	d101      	bne.n	800ae1e <change_bitmap+0x88>
 800ae1a:	2302      	movs	r3, #2
 800ae1c:	e02c      	b.n	800ae78 <change_bitmap+0xe2>
				fs->win[i] ^= bm;	/* Flip the bit */
 800ae1e:	68fa      	ldr	r2, [r7, #12]
 800ae20:	69bb      	ldr	r3, [r7, #24]
 800ae22:	4413      	add	r3, r2
 800ae24:	3340      	adds	r3, #64	@ 0x40
 800ae26:	781a      	ldrb	r2, [r3, #0]
 800ae28:	7ffb      	ldrb	r3, [r7, #31]
 800ae2a:	4053      	eors	r3, r2
 800ae2c:	b2d9      	uxtb	r1, r3
 800ae2e:	68fa      	ldr	r2, [r7, #12]
 800ae30:	69bb      	ldr	r3, [r7, #24]
 800ae32:	4413      	add	r3, r2
 800ae34:	3340      	adds	r3, #64	@ 0x40
 800ae36:	460a      	mov	r2, r1
 800ae38:	701a      	strb	r2, [r3, #0]
				fs->wflag = 1;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	70da      	strb	r2, [r3, #3]
				if (--ncl == 0) return FR_OK;	/* All bits processed? */
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	3b01      	subs	r3, #1
 800ae44:	607b      	str	r3, [r7, #4]
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d101      	bne.n	800ae50 <change_bitmap+0xba>
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	e013      	b.n	800ae78 <change_bitmap+0xe2>
			} while (bm <<= 1);		/* Next bit */
 800ae50:	7ffb      	ldrb	r3, [r7, #31]
 800ae52:	005b      	lsls	r3, r3, #1
 800ae54:	77fb      	strb	r3, [r7, #31]
 800ae56:	7ffb      	ldrb	r3, [r7, #31]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	d1cd      	bne.n	800adf8 <change_bitmap+0x62>
			bm = 1;
 800ae5c:	2301      	movs	r3, #1
 800ae5e:	77fb      	strb	r3, [r7, #31]
		} while (++i < SS(fs));		/* Next byte */
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	3301      	adds	r3, #1
 800ae64:	61bb      	str	r3, [r7, #24]
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	899b      	ldrh	r3, [r3, #12]
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d3c2      	bcc.n	800adf8 <change_bitmap+0x62>
		i = 0;
 800ae72:	2300      	movs	r3, #0
 800ae74:	61bb      	str	r3, [r7, #24]
		if (move_window(fs, sect++) != FR_OK) return FR_DISK_ERR;
 800ae76:	e7b3      	b.n	800ade0 <change_bitmap+0x4a>
	}
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3720      	adds	r7, #32
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}

0800ae80 <fill_first_frag>:

static
FRESULT fill_first_frag (
	_FDID* obj	/* Pointer to the corresponding object */
)
{
 800ae80:	b580      	push	{r7, lr}
 800ae82:	b086      	sub	sp, #24
 800ae84:	af00      	add	r7, sp, #0
 800ae86:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD cl, n;

	if (obj->stat == 3) {	/* Has the object been changed 'fragmented'? */
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	79db      	ldrb	r3, [r3, #7]
 800ae8c:	2b03      	cmp	r3, #3
 800ae8e:	d121      	bne.n	800aed4 <fill_first_frag+0x54>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800ae90:	687b      	ldr	r3, [r7, #4]
 800ae92:	689b      	ldr	r3, [r3, #8]
 800ae94:	617b      	str	r3, [r7, #20]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	699b      	ldr	r3, [r3, #24]
 800ae9a:	613b      	str	r3, [r7, #16]
 800ae9c:	e014      	b.n	800aec8 <fill_first_frag+0x48>
			res = put_fat(obj->fs, cl, cl + 1);
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6818      	ldr	r0, [r3, #0]
 800aea2:	697b      	ldr	r3, [r7, #20]
 800aea4:	3301      	adds	r3, #1
 800aea6:	461a      	mov	r2, r3
 800aea8:	6979      	ldr	r1, [r7, #20]
 800aeaa:	f7ff fdcf 	bl	800aa4c <put_fat>
 800aeae:	4603      	mov	r3, r0
 800aeb0:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) return res;
 800aeb2:	7bfb      	ldrb	r3, [r7, #15]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d001      	beq.n	800aebc <fill_first_frag+0x3c>
 800aeb8:	7bfb      	ldrb	r3, [r7, #15]
 800aeba:	e00c      	b.n	800aed6 <fill_first_frag+0x56>
		for (cl = obj->sclust, n = obj->n_cont; n; cl++, n--) {	/* Create cluster chain on the FAT */
 800aebc:	697b      	ldr	r3, [r7, #20]
 800aebe:	3301      	adds	r3, #1
 800aec0:	617b      	str	r3, [r7, #20]
 800aec2:	693b      	ldr	r3, [r7, #16]
 800aec4:	3b01      	subs	r3, #1
 800aec6:	613b      	str	r3, [r7, #16]
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d1e7      	bne.n	800ae9e <fill_first_frag+0x1e>
		}
		obj->stat = 0;	/* Change status 'FAT chain is valid' */
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	2200      	movs	r2, #0
 800aed2:	71da      	strb	r2, [r3, #7]
	}
	return FR_OK;
 800aed4:	2300      	movs	r3, #0
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3718      	adds	r7, #24
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}

0800aede <fill_last_frag>:
FRESULT fill_last_frag (
	_FDID* obj,	/* Pointer to the corresponding object */
	DWORD lcl,	/* Last cluster of the fragment */
	DWORD term	/* Value to set the last FAT entry */
)
{
 800aede:	b580      	push	{r7, lr}
 800aee0:	b086      	sub	sp, #24
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	60f8      	str	r0, [r7, #12]
 800aee6:	60b9      	str	r1, [r7, #8]
 800aee8:	607a      	str	r2, [r7, #4]
	FRESULT res;

	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800aeea:	e020      	b.n	800af2e <fill_last_frag+0x50>
		res = put_fat(obj->fs, lcl - obj->n_frag + 1, (obj->n_frag > 1) ? lcl - obj->n_frag + 2 : term);
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	6818      	ldr	r0, [r3, #0]
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	69db      	ldr	r3, [r3, #28]
 800aef4:	68ba      	ldr	r2, [r7, #8]
 800aef6:	1ad3      	subs	r3, r2, r3
 800aef8:	1c59      	adds	r1, r3, #1
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	69db      	ldr	r3, [r3, #28]
 800aefe:	2b01      	cmp	r3, #1
 800af00:	d905      	bls.n	800af0e <fill_last_frag+0x30>
 800af02:	68fb      	ldr	r3, [r7, #12]
 800af04:	69db      	ldr	r3, [r3, #28]
 800af06:	68ba      	ldr	r2, [r7, #8]
 800af08:	1ad3      	subs	r3, r2, r3
 800af0a:	3302      	adds	r3, #2
 800af0c:	e000      	b.n	800af10 <fill_last_frag+0x32>
 800af0e:	687b      	ldr	r3, [r7, #4]
 800af10:	461a      	mov	r2, r3
 800af12:	f7ff fd9b 	bl	800aa4c <put_fat>
 800af16:	4603      	mov	r3, r0
 800af18:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) return res;
 800af1a:	7dfb      	ldrb	r3, [r7, #23]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d001      	beq.n	800af24 <fill_last_frag+0x46>
 800af20:	7dfb      	ldrb	r3, [r7, #23]
 800af22:	e009      	b.n	800af38 <fill_last_frag+0x5a>
		obj->n_frag--;
 800af24:	68fb      	ldr	r3, [r7, #12]
 800af26:	69db      	ldr	r3, [r3, #28]
 800af28:	1e5a      	subs	r2, r3, #1
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	61da      	str	r2, [r3, #28]
	while (obj->n_frag > 0) {	/* Create the last chain on the FAT */
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	69db      	ldr	r3, [r3, #28]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d1da      	bne.n	800aeec <fill_last_frag+0xe>
	}
	return FR_OK;
 800af36:	2300      	movs	r3, #0
}
 800af38:	4618      	mov	r0, r3
 800af3a:	3718      	adds	r7, #24
 800af3c:	46bd      	mov	sp, r7
 800af3e:	bd80      	pop	{r7, pc}

0800af40 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b08a      	sub	sp, #40	@ 0x28
 800af44:	af00      	add	r7, sp, #0
 800af46:	60f8      	str	r0, [r7, #12]
 800af48:	60b9      	str	r1, [r7, #8]
 800af4a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800af4c:	2300      	movs	r3, #0
 800af4e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	61bb      	str	r3, [r7, #24]
#if _FS_EXFAT || _USE_TRIM
	DWORD scl = clst, ecl = clst;
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	627b      	str	r3, [r7, #36]	@ 0x24
 800af5a:	68bb      	ldr	r3, [r7, #8]
 800af5c:	623b      	str	r3, [r7, #32]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800af5e:	68bb      	ldr	r3, [r7, #8]
 800af60:	2b01      	cmp	r3, #1
 800af62:	d904      	bls.n	800af6e <remove_chain+0x2e>
 800af64:	69bb      	ldr	r3, [r7, #24]
 800af66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800af68:	68ba      	ldr	r2, [r7, #8]
 800af6a:	429a      	cmp	r2, r3
 800af6c:	d301      	bcc.n	800af72 <remove_chain+0x32>
 800af6e:	2302      	movs	r3, #2
 800af70:	e096      	b.n	800b0a0 <remove_chain+0x160>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	2b00      	cmp	r3, #0
 800af76:	d014      	beq.n	800afa2 <remove_chain+0x62>
 800af78:	69bb      	ldr	r3, [r7, #24]
 800af7a:	781b      	ldrb	r3, [r3, #0]
 800af7c:	2b04      	cmp	r3, #4
 800af7e:	d103      	bne.n	800af88 <remove_chain+0x48>
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	79db      	ldrb	r3, [r3, #7]
 800af84:	2b02      	cmp	r3, #2
 800af86:	d00c      	beq.n	800afa2 <remove_chain+0x62>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800af88:	f04f 32ff 	mov.w	r2, #4294967295
 800af8c:	6879      	ldr	r1, [r7, #4]
 800af8e:	69b8      	ldr	r0, [r7, #24]
 800af90:	f7ff fd5c 	bl	800aa4c <put_fat>
 800af94:	4603      	mov	r3, r0
 800af96:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800af98:	7ffb      	ldrb	r3, [r7, #31]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d001      	beq.n	800afa2 <remove_chain+0x62>
 800af9e:	7ffb      	ldrb	r3, [r7, #31]
 800afa0:	e07e      	b.n	800b0a0 <remove_chain+0x160>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800afa2:	68b9      	ldr	r1, [r7, #8]
 800afa4:	68f8      	ldr	r0, [r7, #12]
 800afa6:	f7ff fbfd 	bl	800a7a4 <get_fat>
 800afaa:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800afac:	697b      	ldr	r3, [r7, #20]
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d055      	beq.n	800b05e <remove_chain+0x11e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800afb2:	697b      	ldr	r3, [r7, #20]
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	d101      	bne.n	800afbc <remove_chain+0x7c>
 800afb8:	2302      	movs	r3, #2
 800afba:	e071      	b.n	800b0a0 <remove_chain+0x160>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800afbc:	697b      	ldr	r3, [r7, #20]
 800afbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afc2:	d101      	bne.n	800afc8 <remove_chain+0x88>
 800afc4:	2301      	movs	r3, #1
 800afc6:	e06b      	b.n	800b0a0 <remove_chain+0x160>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
 800afc8:	69bb      	ldr	r3, [r7, #24]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	2b04      	cmp	r3, #4
 800afce:	d00b      	beq.n	800afe8 <remove_chain+0xa8>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800afd0:	2200      	movs	r2, #0
 800afd2:	68b9      	ldr	r1, [r7, #8]
 800afd4:	69b8      	ldr	r0, [r7, #24]
 800afd6:	f7ff fd39 	bl	800aa4c <put_fat>
 800afda:	4603      	mov	r3, r0
 800afdc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800afde:	7ffb      	ldrb	r3, [r7, #31]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d001      	beq.n	800afe8 <remove_chain+0xa8>
 800afe4:	7ffb      	ldrb	r3, [r7, #31]
 800afe6:	e05b      	b.n	800b0a0 <remove_chain+0x160>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800afe8:	69bb      	ldr	r3, [r7, #24]
 800afea:	6a1a      	ldr	r2, [r3, #32]
 800afec:	69bb      	ldr	r3, [r7, #24]
 800afee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aff0:	3b02      	subs	r3, #2
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d20b      	bcs.n	800b00e <remove_chain+0xce>
			fs->free_clst++;
 800aff6:	69bb      	ldr	r3, [r7, #24]
 800aff8:	6a1b      	ldr	r3, [r3, #32]
 800affa:	1c5a      	adds	r2, r3, #1
 800affc:	69bb      	ldr	r3, [r7, #24]
 800affe:	621a      	str	r2, [r3, #32]
			fs->fsi_flag |= 1;
 800b000:	69bb      	ldr	r3, [r7, #24]
 800b002:	791b      	ldrb	r3, [r3, #4]
 800b004:	f043 0301 	orr.w	r3, r3, #1
 800b008:	b2da      	uxtb	r2, r3
 800b00a:	69bb      	ldr	r3, [r7, #24]
 800b00c:	711a      	strb	r2, [r3, #4]
		}
#if _FS_EXFAT || _USE_TRIM
		if (ecl + 1 == nxt) {	/* Is next cluster contiguous? */
 800b00e:	6a3b      	ldr	r3, [r7, #32]
 800b010:	3301      	adds	r3, #1
 800b012:	697a      	ldr	r2, [r7, #20]
 800b014:	429a      	cmp	r2, r3
 800b016:	d102      	bne.n	800b01e <remove_chain+0xde>
			ecl = nxt;
 800b018:	697b      	ldr	r3, [r7, #20]
 800b01a:	623b      	str	r3, [r7, #32]
 800b01c:	e017      	b.n	800b04e <remove_chain+0x10e>
		} else {				/* End of contiguous cluster block */
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800b01e:	69bb      	ldr	r3, [r7, #24]
 800b020:	781b      	ldrb	r3, [r3, #0]
 800b022:	2b04      	cmp	r3, #4
 800b024:	d10f      	bne.n	800b046 <remove_chain+0x106>
				res = change_bitmap(fs, scl, ecl - scl + 1, 0);	/* Mark the cluster block 'free' on the bitmap */
 800b026:	6a3a      	ldr	r2, [r7, #32]
 800b028:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b02a:	1ad3      	subs	r3, r2, r3
 800b02c:	1c5a      	adds	r2, r3, #1
 800b02e:	2300      	movs	r3, #0
 800b030:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b032:	69b8      	ldr	r0, [r7, #24]
 800b034:	f7ff feaf 	bl	800ad96 <change_bitmap>
 800b038:	4603      	mov	r3, r0
 800b03a:	77fb      	strb	r3, [r7, #31]
				if (res != FR_OK) return res;
 800b03c:	7ffb      	ldrb	r3, [r7, #31]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d001      	beq.n	800b046 <remove_chain+0x106>
 800b042:	7ffb      	ldrb	r3, [r7, #31]
 800b044:	e02c      	b.n	800b0a0 <remove_chain+0x160>
#if _USE_TRIM
			rt[0] = clust2sect(fs, scl);					/* Start sector */
			rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
 800b046:	697b      	ldr	r3, [r7, #20]
 800b048:	623b      	str	r3, [r7, #32]
 800b04a:	6a3b      	ldr	r3, [r7, #32]
 800b04c:	627b      	str	r3, [r7, #36]	@ 0x24
		}
#endif
		clst = nxt;					/* Next cluster */
 800b04e:	697b      	ldr	r3, [r7, #20]
 800b050:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800b052:	69bb      	ldr	r3, [r7, #24]
 800b054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b056:	68ba      	ldr	r2, [r7, #8]
 800b058:	429a      	cmp	r2, r3
 800b05a:	d3a2      	bcc.n	800afa2 <remove_chain+0x62>
 800b05c:	e000      	b.n	800b060 <remove_chain+0x120>
		if (nxt == 0) break;				/* Empty cluster? */
 800b05e:	bf00      	nop

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {
 800b060:	69bb      	ldr	r3, [r7, #24]
 800b062:	781b      	ldrb	r3, [r3, #0]
 800b064:	2b04      	cmp	r3, #4
 800b066:	d11a      	bne.n	800b09e <remove_chain+0x15e>
		if (pclst == 0) {	/* Does the object have no chain? */
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d103      	bne.n	800b076 <remove_chain+0x136>
			obj->stat = 0;		/* Change the object status 'initial' */
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	2200      	movs	r2, #0
 800b072:	71da      	strb	r2, [r3, #7]
 800b074:	e013      	b.n	800b09e <remove_chain+0x15e>
		} else {
			if (obj->stat == 3 && pclst >= obj->sclust && pclst <= obj->sclust + obj->n_cont) {	/* Did the chain get contiguous? */
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	79db      	ldrb	r3, [r3, #7]
 800b07a:	2b03      	cmp	r3, #3
 800b07c:	d10f      	bne.n	800b09e <remove_chain+0x15e>
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	689b      	ldr	r3, [r3, #8]
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	429a      	cmp	r2, r3
 800b086:	d30a      	bcc.n	800b09e <remove_chain+0x15e>
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	689a      	ldr	r2, [r3, #8]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	699b      	ldr	r3, [r3, #24]
 800b090:	4413      	add	r3, r2
 800b092:	687a      	ldr	r2, [r7, #4]
 800b094:	429a      	cmp	r2, r3
 800b096:	d802      	bhi.n	800b09e <remove_chain+0x15e>
				obj->stat = 2;	/* Change the object status 'contiguous' */
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	2202      	movs	r2, #2
 800b09c:	71da      	strb	r2, [r3, #7]
			}
		}
	}
#endif
	return FR_OK;
 800b09e:	2300      	movs	r3, #0
}
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	3728      	adds	r7, #40	@ 0x28
 800b0a4:	46bd      	mov	sp, r7
 800b0a6:	bd80      	pop	{r7, pc}

0800b0a8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b088      	sub	sp, #32
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	6078      	str	r0, [r7, #4]
 800b0b0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800b0b8:	683b      	ldr	r3, [r7, #0]
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d10d      	bne.n	800b0da <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	69db      	ldr	r3, [r3, #28]
 800b0c2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800b0c4:	69bb      	ldr	r3, [r7, #24]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d004      	beq.n	800b0d4 <create_chain+0x2c>
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0ce:	69ba      	ldr	r2, [r7, #24]
 800b0d0:	429a      	cmp	r2, r3
 800b0d2:	d31b      	bcc.n	800b10c <create_chain+0x64>
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	61bb      	str	r3, [r7, #24]
 800b0d8:	e018      	b.n	800b10c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800b0da:	6839      	ldr	r1, [r7, #0]
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f7ff fb61 	bl	800a7a4 <get_fat>
 800b0e2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	2b01      	cmp	r3, #1
 800b0e8:	d801      	bhi.n	800b0ee <create_chain+0x46>
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	e0d9      	b.n	800b2a2 <create_chain+0x1fa>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b0f4:	d101      	bne.n	800b0fa <create_chain+0x52>
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	e0d3      	b.n	800b2a2 <create_chain+0x1fa>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0fe:	68fa      	ldr	r2, [r7, #12]
 800b100:	429a      	cmp	r2, r3
 800b102:	d201      	bcs.n	800b108 <create_chain+0x60>
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	e0cc      	b.n	800b2a2 <create_chain+0x1fa>
		scl = clst;
 800b108:	683b      	ldr	r3, [r7, #0]
 800b10a:	61bb      	str	r3, [r7, #24]
	}

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	781b      	ldrb	r3, [r3, #0]
 800b110:	2b04      	cmp	r3, #4
 800b112:	d164      	bne.n	800b1de <create_chain+0x136>
		ncl = find_bitmap(fs, scl, 1);				/* Find a free cluster */
 800b114:	2201      	movs	r2, #1
 800b116:	69b9      	ldr	r1, [r7, #24]
 800b118:	6938      	ldr	r0, [r7, #16]
 800b11a:	f7ff fdb5 	bl	800ac88 <find_bitmap>
 800b11e:	61f8      	str	r0, [r7, #28]
		if (ncl == 0 || ncl == 0xFFFFFFFF) return ncl;	/* No free cluster or hard error? */
 800b120:	69fb      	ldr	r3, [r7, #28]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d003      	beq.n	800b12e <create_chain+0x86>
 800b126:	69fb      	ldr	r3, [r7, #28]
 800b128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b12c:	d101      	bne.n	800b132 <create_chain+0x8a>
 800b12e:	69fb      	ldr	r3, [r7, #28]
 800b130:	e0b7      	b.n	800b2a2 <create_chain+0x1fa>
		res = change_bitmap(fs, ncl, 1, 1);			/* Mark the cluster 'in use' */
 800b132:	2301      	movs	r3, #1
 800b134:	2201      	movs	r2, #1
 800b136:	69f9      	ldr	r1, [r7, #28]
 800b138:	6938      	ldr	r0, [r7, #16]
 800b13a:	f7ff fe2c 	bl	800ad96 <change_bitmap>
 800b13e:	4603      	mov	r3, r0
 800b140:	75fb      	strb	r3, [r7, #23]
		if (res == FR_INT_ERR) return 1;
 800b142:	7dfb      	ldrb	r3, [r7, #23]
 800b144:	2b02      	cmp	r3, #2
 800b146:	d101      	bne.n	800b14c <create_chain+0xa4>
 800b148:	2301      	movs	r3, #1
 800b14a:	e0aa      	b.n	800b2a2 <create_chain+0x1fa>
		if (res == FR_DISK_ERR) return 0xFFFFFFFF;
 800b14c:	7dfb      	ldrb	r3, [r7, #23]
 800b14e:	2b01      	cmp	r3, #1
 800b150:	d102      	bne.n	800b158 <create_chain+0xb0>
 800b152:	f04f 33ff 	mov.w	r3, #4294967295
 800b156:	e0a4      	b.n	800b2a2 <create_chain+0x1fa>
		if (clst == 0) {							/* Is it a new chain? */
 800b158:	683b      	ldr	r3, [r7, #0]
 800b15a:	2b00      	cmp	r3, #0
 800b15c:	d103      	bne.n	800b166 <create_chain+0xbe>
			obj->stat = 2;							/* Set status 'contiguous' */
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	2202      	movs	r2, #2
 800b162:	71da      	strb	r2, [r3, #7]
 800b164:	e011      	b.n	800b18a <create_chain+0xe2>
		} else {									/* It is a stretched chain */
			if (obj->stat == 2 && ncl != scl + 1) {	/* Is the chain got fragmented? */
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	79db      	ldrb	r3, [r3, #7]
 800b16a:	2b02      	cmp	r3, #2
 800b16c:	d10d      	bne.n	800b18a <create_chain+0xe2>
 800b16e:	69bb      	ldr	r3, [r7, #24]
 800b170:	3301      	adds	r3, #1
 800b172:	69fa      	ldr	r2, [r7, #28]
 800b174:	429a      	cmp	r2, r3
 800b176:	d008      	beq.n	800b18a <create_chain+0xe2>
				obj->n_cont = scl - obj->sclust;	/* Set size of the contiguous part */
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	689b      	ldr	r3, [r3, #8]
 800b17c:	69ba      	ldr	r2, [r7, #24]
 800b17e:	1ad2      	subs	r2, r2, r3
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	619a      	str	r2, [r3, #24]
				obj->stat = 3;						/* Change status 'just fragmented' */
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	2203      	movs	r2, #3
 800b188:	71da      	strb	r2, [r3, #7]
			}
		}
		if (obj->stat != 2) {	/* Is the file non-contiguous? */
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	79db      	ldrb	r3, [r3, #7]
 800b18e:	2b02      	cmp	r3, #2
 800b190:	d064      	beq.n	800b25c <create_chain+0x1b4>
			if (ncl == clst + 1) {	/* Is the cluster next to previous one? */
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	3301      	adds	r3, #1
 800b196:	69fa      	ldr	r2, [r7, #28]
 800b198:	429a      	cmp	r2, r3
 800b19a:	d10b      	bne.n	800b1b4 <create_chain+0x10c>
				obj->n_frag = obj->n_frag ? obj->n_frag + 1 : 2;	/* Increment size of last framgent */
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	69db      	ldr	r3, [r3, #28]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d003      	beq.n	800b1ac <create_chain+0x104>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	69db      	ldr	r3, [r3, #28]
 800b1a8:	3301      	adds	r3, #1
 800b1aa:	e000      	b.n	800b1ae <create_chain+0x106>
 800b1ac:	2302      	movs	r3, #2
 800b1ae:	687a      	ldr	r2, [r7, #4]
 800b1b0:	61d3      	str	r3, [r2, #28]
 800b1b2:	e053      	b.n	800b25c <create_chain+0x1b4>
			} else {				/* New fragment */
				if (obj->n_frag == 0) obj->n_frag = 1;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	69db      	ldr	r3, [r3, #28]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d102      	bne.n	800b1c2 <create_chain+0x11a>
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2201      	movs	r2, #1
 800b1c0:	61da      	str	r2, [r3, #28]
				res = fill_last_frag(obj, clst, ncl);	/* Fill last fragment on the FAT and link it to new one */
 800b1c2:	69fa      	ldr	r2, [r7, #28]
 800b1c4:	6839      	ldr	r1, [r7, #0]
 800b1c6:	6878      	ldr	r0, [r7, #4]
 800b1c8:	f7ff fe89 	bl	800aede <fill_last_frag>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) obj->n_frag = 1;
 800b1d0:	7dfb      	ldrb	r3, [r7, #23]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d142      	bne.n	800b25c <create_chain+0x1b4>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	2201      	movs	r2, #1
 800b1da:	61da      	str	r2, [r3, #28]
 800b1dc:	e03e      	b.n	800b25c <create_chain+0x1b4>
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800b1de:	69bb      	ldr	r3, [r7, #24]
 800b1e0:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800b1e2:	69fb      	ldr	r3, [r7, #28]
 800b1e4:	3301      	adds	r3, #1
 800b1e6:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b1ec:	69fa      	ldr	r2, [r7, #28]
 800b1ee:	429a      	cmp	r2, r3
 800b1f0:	d307      	bcc.n	800b202 <create_chain+0x15a>
				ncl = 2;
 800b1f2:	2302      	movs	r3, #2
 800b1f4:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800b1f6:	69fa      	ldr	r2, [r7, #28]
 800b1f8:	69bb      	ldr	r3, [r7, #24]
 800b1fa:	429a      	cmp	r2, r3
 800b1fc:	d901      	bls.n	800b202 <create_chain+0x15a>
 800b1fe:	2300      	movs	r3, #0
 800b200:	e04f      	b.n	800b2a2 <create_chain+0x1fa>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800b202:	69f9      	ldr	r1, [r7, #28]
 800b204:	6878      	ldr	r0, [r7, #4]
 800b206:	f7ff facd 	bl	800a7a4 <get_fat>
 800b20a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800b20c:	68fb      	ldr	r3, [r7, #12]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d00e      	beq.n	800b230 <create_chain+0x188>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	2b01      	cmp	r3, #1
 800b216:	d003      	beq.n	800b220 <create_chain+0x178>
 800b218:	68fb      	ldr	r3, [r7, #12]
 800b21a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b21e:	d101      	bne.n	800b224 <create_chain+0x17c>
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	e03e      	b.n	800b2a2 <create_chain+0x1fa>
			if (ncl == scl) return 0;		/* No free cluster */
 800b224:	69fa      	ldr	r2, [r7, #28]
 800b226:	69bb      	ldr	r3, [r7, #24]
 800b228:	429a      	cmp	r2, r3
 800b22a:	d1da      	bne.n	800b1e2 <create_chain+0x13a>
 800b22c:	2300      	movs	r3, #0
 800b22e:	e038      	b.n	800b2a2 <create_chain+0x1fa>
			if (cs == 0) break;				/* Found a free cluster */
 800b230:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800b232:	f04f 32ff 	mov.w	r2, #4294967295
 800b236:	69f9      	ldr	r1, [r7, #28]
 800b238:	6938      	ldr	r0, [r7, #16]
 800b23a:	f7ff fc07 	bl	800aa4c <put_fat>
 800b23e:	4603      	mov	r3, r0
 800b240:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800b242:	7dfb      	ldrb	r3, [r7, #23]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d109      	bne.n	800b25c <create_chain+0x1b4>
 800b248:	683b      	ldr	r3, [r7, #0]
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d006      	beq.n	800b25c <create_chain+0x1b4>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800b24e:	69fa      	ldr	r2, [r7, #28]
 800b250:	6839      	ldr	r1, [r7, #0]
 800b252:	6938      	ldr	r0, [r7, #16]
 800b254:	f7ff fbfa 	bl	800aa4c <put_fat>
 800b258:	4603      	mov	r3, r0
 800b25a:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800b25c:	7dfb      	ldrb	r3, [r7, #23]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d116      	bne.n	800b290 <create_chain+0x1e8>
		fs->last_clst = ncl;
 800b262:	693b      	ldr	r3, [r7, #16]
 800b264:	69fa      	ldr	r2, [r7, #28]
 800b266:	61da      	str	r2, [r3, #28]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800b268:	693b      	ldr	r3, [r7, #16]
 800b26a:	6a1a      	ldr	r2, [r3, #32]
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b270:	3b02      	subs	r3, #2
 800b272:	429a      	cmp	r2, r3
 800b274:	d804      	bhi.n	800b280 <create_chain+0x1d8>
 800b276:	693b      	ldr	r3, [r7, #16]
 800b278:	6a1b      	ldr	r3, [r3, #32]
 800b27a:	1e5a      	subs	r2, r3, #1
 800b27c:	693b      	ldr	r3, [r7, #16]
 800b27e:	621a      	str	r2, [r3, #32]
		fs->fsi_flag |= 1;
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	791b      	ldrb	r3, [r3, #4]
 800b284:	f043 0301 	orr.w	r3, r3, #1
 800b288:	b2da      	uxtb	r2, r3
 800b28a:	693b      	ldr	r3, [r7, #16]
 800b28c:	711a      	strb	r2, [r3, #4]
 800b28e:	e007      	b.n	800b2a0 <create_chain+0x1f8>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800b290:	7dfb      	ldrb	r3, [r7, #23]
 800b292:	2b01      	cmp	r3, #1
 800b294:	d102      	bne.n	800b29c <create_chain+0x1f4>
 800b296:	f04f 33ff 	mov.w	r3, #4294967295
 800b29a:	e000      	b.n	800b29e <create_chain+0x1f6>
 800b29c:	2301      	movs	r3, #1
 800b29e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800b2a0:	69fb      	ldr	r3, [r7, #28]
}
 800b2a2:	4618      	mov	r0, r3
 800b2a4:	3720      	adds	r7, #32
 800b2a6:	46bd      	mov	sp, r7
 800b2a8:	bd80      	pop	{r7, pc}

0800b2aa <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800b2aa:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b2ae:	b088      	sub	sp, #32
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	60f8      	str	r0, [r7, #12]
 800b2b4:	e9c7 2300 	strd	r2, r3, [r7]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	617b      	str	r3, [r7, #20]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2c2:	3304      	adds	r3, #4
 800b2c4:	61bb      	str	r3, [r7, #24]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	899b      	ldrh	r3, [r3, #12]
 800b2ca:	b29b      	uxth	r3, r3
 800b2cc:	2200      	movs	r2, #0
 800b2ce:	4698      	mov	r8, r3
 800b2d0:	4691      	mov	r9, r2
 800b2d2:	4642      	mov	r2, r8
 800b2d4:	464b      	mov	r3, r9
 800b2d6:	e9d7 0100 	ldrd	r0, r1, [r7]
 800b2da:	f7f5 fc67 	bl	8000bac <__aeabi_uldivmod>
 800b2de:	4602      	mov	r2, r0
 800b2e0:	460b      	mov	r3, r1
 800b2e2:	4610      	mov	r0, r2
 800b2e4:	4619      	mov	r1, r3
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	895b      	ldrh	r3, [r3, #10]
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	2200      	movs	r2, #0
 800b2ee:	461c      	mov	r4, r3
 800b2f0:	4615      	mov	r5, r2
 800b2f2:	4622      	mov	r2, r4
 800b2f4:	462b      	mov	r3, r5
 800b2f6:	f7f5 fc59 	bl	8000bac <__aeabi_uldivmod>
 800b2fa:	4602      	mov	r2, r0
 800b2fc:	460b      	mov	r3, r1
 800b2fe:	4613      	mov	r3, r2
 800b300:	61fb      	str	r3, [r7, #28]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b302:	69bb      	ldr	r3, [r7, #24]
 800b304:	1d1a      	adds	r2, r3, #4
 800b306:	61ba      	str	r2, [r7, #24]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	613b      	str	r3, [r7, #16]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800b30c:	693b      	ldr	r3, [r7, #16]
 800b30e:	2b00      	cmp	r3, #0
 800b310:	d101      	bne.n	800b316 <clmt_clust+0x6c>
 800b312:	2300      	movs	r3, #0
 800b314:	e010      	b.n	800b338 <clmt_clust+0x8e>
		if (cl < ncl) break;	/* In this fragment? */
 800b316:	69fa      	ldr	r2, [r7, #28]
 800b318:	693b      	ldr	r3, [r7, #16]
 800b31a:	429a      	cmp	r2, r3
 800b31c:	d307      	bcc.n	800b32e <clmt_clust+0x84>
		cl -= ncl; tbl++;		/* Next fragment */
 800b31e:	69fa      	ldr	r2, [r7, #28]
 800b320:	693b      	ldr	r3, [r7, #16]
 800b322:	1ad3      	subs	r3, r2, r3
 800b324:	61fb      	str	r3, [r7, #28]
 800b326:	69bb      	ldr	r3, [r7, #24]
 800b328:	3304      	adds	r3, #4
 800b32a:	61bb      	str	r3, [r7, #24]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800b32c:	e7e9      	b.n	800b302 <clmt_clust+0x58>
		if (cl < ncl) break;	/* In this fragment? */
 800b32e:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	681a      	ldr	r2, [r3, #0]
 800b334:	69fb      	ldr	r3, [r7, #28]
 800b336:	4413      	add	r3, r2
}
 800b338:	4618      	mov	r0, r3
 800b33a:	3720      	adds	r7, #32
 800b33c:	46bd      	mov	sp, r7
 800b33e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800b342 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800b342:	b580      	push	{r7, lr}
 800b344:	b086      	sub	sp, #24
 800b346:	af00      	add	r7, sp, #0
 800b348:	6078      	str	r0, [r7, #4]
 800b34a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800b352:	693b      	ldr	r3, [r7, #16]
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	2b04      	cmp	r3, #4
 800b358:	d102      	bne.n	800b360 <dir_sdi+0x1e>
 800b35a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b35e:	e001      	b.n	800b364 <dir_sdi+0x22>
 800b360:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800b364:	683b      	ldr	r3, [r7, #0]
 800b366:	429a      	cmp	r2, r3
 800b368:	d904      	bls.n	800b374 <dir_sdi+0x32>
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	f003 031f 	and.w	r3, r3, #31
 800b370:	2b00      	cmp	r3, #0
 800b372:	d001      	beq.n	800b378 <dir_sdi+0x36>
		return FR_INT_ERR;
 800b374:	2302      	movs	r3, #2
 800b376:	e074      	b.n	800b462 <dir_sdi+0x120>
	}
	dp->dptr = ofs;				/* Set current offset */
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	683a      	ldr	r2, [r7, #0]
 800b37c:	631a      	str	r2, [r3, #48]	@ 0x30
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	689b      	ldr	r3, [r3, #8]
 800b382:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800b384:	697b      	ldr	r3, [r7, #20]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d109      	bne.n	800b39e <dir_sdi+0x5c>
 800b38a:	693b      	ldr	r3, [r7, #16]
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	2b02      	cmp	r3, #2
 800b390:	d905      	bls.n	800b39e <dir_sdi+0x5c>
		clst = fs->dirbase;
 800b392:	693b      	ldr	r3, [r7, #16]
 800b394:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b396:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	2200      	movs	r2, #0
 800b39c:	71da      	strb	r2, [r3, #7]
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d10c      	bne.n	800b3be <dir_sdi+0x7c>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	095b      	lsrs	r3, r3, #5
 800b3a8:	693a      	ldr	r2, [r7, #16]
 800b3aa:	8912      	ldrh	r2, [r2, #8]
 800b3ac:	4293      	cmp	r3, r2
 800b3ae:	d301      	bcc.n	800b3b4 <dir_sdi+0x72>
 800b3b0:	2302      	movs	r3, #2
 800b3b2:	e056      	b.n	800b462 <dir_sdi+0x120>
		dp->sect = fs->dirbase;
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	639a      	str	r2, [r3, #56]	@ 0x38
 800b3bc:	e02d      	b.n	800b41a <dir_sdi+0xd8>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	895b      	ldrh	r3, [r3, #10]
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	899b      	ldrh	r3, [r3, #12]
 800b3c8:	fb02 f303 	mul.w	r3, r2, r3
 800b3cc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b3ce:	e019      	b.n	800b404 <dir_sdi+0xc2>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	6979      	ldr	r1, [r7, #20]
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f7ff f9e5 	bl	800a7a4 <get_fat>
 800b3da:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b3dc:	697b      	ldr	r3, [r7, #20]
 800b3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3e2:	d101      	bne.n	800b3e8 <dir_sdi+0xa6>
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	e03c      	b.n	800b462 <dir_sdi+0x120>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800b3e8:	697b      	ldr	r3, [r7, #20]
 800b3ea:	2b01      	cmp	r3, #1
 800b3ec:	d904      	bls.n	800b3f8 <dir_sdi+0xb6>
 800b3ee:	693b      	ldr	r3, [r7, #16]
 800b3f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3f2:	697a      	ldr	r2, [r7, #20]
 800b3f4:	429a      	cmp	r2, r3
 800b3f6:	d301      	bcc.n	800b3fc <dir_sdi+0xba>
 800b3f8:	2302      	movs	r3, #2
 800b3fa:	e032      	b.n	800b462 <dir_sdi+0x120>
			ofs -= csz;
 800b3fc:	683a      	ldr	r2, [r7, #0]
 800b3fe:	68fb      	ldr	r3, [r7, #12]
 800b400:	1ad3      	subs	r3, r2, r3
 800b402:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800b404:	683a      	ldr	r2, [r7, #0]
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	429a      	cmp	r2, r3
 800b40a:	d2e1      	bcs.n	800b3d0 <dir_sdi+0x8e>
		}
		dp->sect = clust2sect(fs, clst);
 800b40c:	6979      	ldr	r1, [r7, #20]
 800b40e:	6938      	ldr	r0, [r7, #16]
 800b410:	f7ff f9a8 	bl	800a764 <clust2sect>
 800b414:	4602      	mov	r2, r0
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	639a      	str	r2, [r3, #56]	@ 0x38
	}
	dp->clust = clst;					/* Current cluster# */
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	635a      	str	r2, [r3, #52]	@ 0x34
	if (!dp->sect) return FR_INT_ERR;
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b424:	2b00      	cmp	r3, #0
 800b426:	d101      	bne.n	800b42c <dir_sdi+0xea>
 800b428:	2302      	movs	r3, #2
 800b42a:	e01a      	b.n	800b462 <dir_sdi+0x120>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b430:	693b      	ldr	r3, [r7, #16]
 800b432:	899b      	ldrh	r3, [r3, #12]
 800b434:	4619      	mov	r1, r3
 800b436:	683b      	ldr	r3, [r7, #0]
 800b438:	fbb3 f3f1 	udiv	r3, r3, r1
 800b43c:	441a      	add	r2, r3
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	639a      	str	r2, [r3, #56]	@ 0x38
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800b442:	693b      	ldr	r3, [r7, #16]
 800b444:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800b448:	693b      	ldr	r3, [r7, #16]
 800b44a:	899b      	ldrh	r3, [r3, #12]
 800b44c:	461a      	mov	r2, r3
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	fbb3 f0f2 	udiv	r0, r3, r2
 800b454:	fb00 f202 	mul.w	r2, r0, r2
 800b458:	1a9b      	subs	r3, r3, r2
 800b45a:	18ca      	adds	r2, r1, r3
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800b460:	2300      	movs	r3, #0
}
 800b462:	4618      	mov	r0, r3
 800b464:	3718      	adds	r7, #24
 800b466:	46bd      	mov	sp, r7
 800b468:	bd80      	pop	{r7, pc}

0800b46a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800b46a:	b580      	push	{r7, lr}
 800b46c:	b086      	sub	sp, #24
 800b46e:	af00      	add	r7, sp, #0
 800b470:	6078      	str	r0, [r7, #4]
 800b472:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b47e:	3320      	adds	r3, #32
 800b480:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b486:	2b00      	cmp	r3, #0
 800b488:	d00b      	beq.n	800b4a2 <dir_next+0x38>
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	781b      	ldrb	r3, [r3, #0]
 800b48e:	2b04      	cmp	r3, #4
 800b490:	d102      	bne.n	800b498 <dir_next+0x2e>
 800b492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b496:	e001      	b.n	800b49c <dir_next+0x32>
 800b498:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	429a      	cmp	r2, r3
 800b4a0:	d801      	bhi.n	800b4a6 <dir_next+0x3c>
 800b4a2:	2304      	movs	r3, #4
 800b4a4:	e0c3      	b.n	800b62e <dir_next+0x1c4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800b4a6:	68fb      	ldr	r3, [r7, #12]
 800b4a8:	899b      	ldrh	r3, [r3, #12]
 800b4aa:	461a      	mov	r2, r3
 800b4ac:	68bb      	ldr	r3, [r7, #8]
 800b4ae:	fbb3 f1f2 	udiv	r1, r3, r2
 800b4b2:	fb01 f202 	mul.w	r2, r1, r2
 800b4b6:	1a9b      	subs	r3, r3, r2
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	f040 80a5 	bne.w	800b608 <dir_next+0x19e>
		dp->sect++;				/* Next sector */
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4c2:	1c5a      	adds	r2, r3, #1
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	639a      	str	r2, [r3, #56]	@ 0x38

		if (!dp->clust) {		/* Static table */
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d10b      	bne.n	800b4e8 <dir_next+0x7e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800b4d0:	68bb      	ldr	r3, [r7, #8]
 800b4d2:	095b      	lsrs	r3, r3, #5
 800b4d4:	68fa      	ldr	r2, [r7, #12]
 800b4d6:	8912      	ldrh	r2, [r2, #8]
 800b4d8:	4293      	cmp	r3, r2
 800b4da:	f0c0 8095 	bcc.w	800b608 <dir_next+0x19e>
				dp->sect = 0; return FR_NO_FILE;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	639a      	str	r2, [r3, #56]	@ 0x38
 800b4e4:	2304      	movs	r3, #4
 800b4e6:	e0a2      	b.n	800b62e <dir_next+0x1c4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800b4e8:	68fb      	ldr	r3, [r7, #12]
 800b4ea:	899b      	ldrh	r3, [r3, #12]
 800b4ec:	461a      	mov	r2, r3
 800b4ee:	68bb      	ldr	r3, [r7, #8]
 800b4f0:	fbb3 f3f2 	udiv	r3, r3, r2
 800b4f4:	68fa      	ldr	r2, [r7, #12]
 800b4f6:	8952      	ldrh	r2, [r2, #10]
 800b4f8:	3a01      	subs	r2, #1
 800b4fa:	4013      	ands	r3, r2
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	f040 8083 	bne.w	800b608 <dir_next+0x19e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800b502:	687a      	ldr	r2, [r7, #4]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b508:	4619      	mov	r1, r3
 800b50a:	4610      	mov	r0, r2
 800b50c:	f7ff f94a 	bl	800a7a4 <get_fat>
 800b510:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800b512:	697b      	ldr	r3, [r7, #20]
 800b514:	2b01      	cmp	r3, #1
 800b516:	d801      	bhi.n	800b51c <dir_next+0xb2>
 800b518:	2302      	movs	r3, #2
 800b51a:	e088      	b.n	800b62e <dir_next+0x1c4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b522:	d101      	bne.n	800b528 <dir_next+0xbe>
 800b524:	2301      	movs	r3, #1
 800b526:	e082      	b.n	800b62e <dir_next+0x1c4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b52c:	697a      	ldr	r2, [r7, #20]
 800b52e:	429a      	cmp	r2, r3
 800b530:	d360      	bcc.n	800b5f4 <dir_next+0x18a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800b532:	683b      	ldr	r3, [r7, #0]
 800b534:	2b00      	cmp	r3, #0
 800b536:	d104      	bne.n	800b542 <dir_next+0xd8>
						dp->sect = 0; return FR_NO_FILE;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	639a      	str	r2, [r3, #56]	@ 0x38
 800b53e:	2304      	movs	r3, #4
 800b540:	e075      	b.n	800b62e <dir_next+0x1c4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b548:	4619      	mov	r1, r3
 800b54a:	4610      	mov	r0, r2
 800b54c:	f7ff fdac 	bl	800b0a8 <create_chain>
 800b550:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800b552:	697b      	ldr	r3, [r7, #20]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d101      	bne.n	800b55c <dir_next+0xf2>
 800b558:	2307      	movs	r3, #7
 800b55a:	e068      	b.n	800b62e <dir_next+0x1c4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	2b01      	cmp	r3, #1
 800b560:	d101      	bne.n	800b566 <dir_next+0xfc>
 800b562:	2302      	movs	r3, #2
 800b564:	e063      	b.n	800b62e <dir_next+0x1c4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800b566:	697b      	ldr	r3, [r7, #20]
 800b568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b56c:	d101      	bne.n	800b572 <dir_next+0x108>
 800b56e:	2301      	movs	r3, #1
 800b570:	e05d      	b.n	800b62e <dir_next+0x1c4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	79db      	ldrb	r3, [r3, #7]
 800b576:	f043 0304 	orr.w	r3, r3, #4
 800b57a:	b2da      	uxtb	r2, r3
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	71da      	strb	r2, [r3, #7]
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800b580:	68f8      	ldr	r0, [r7, #12]
 800b582:	f7ff f80d 	bl	800a5a0 <sync_window>
 800b586:	4603      	mov	r3, r0
 800b588:	2b00      	cmp	r3, #0
 800b58a:	d001      	beq.n	800b590 <dir_next+0x126>
 800b58c:	2301      	movs	r3, #1
 800b58e:	e04e      	b.n	800b62e <dir_next+0x1c4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	899b      	ldrh	r3, [r3, #12]
 800b59a:	461a      	mov	r2, r3
 800b59c:	2100      	movs	r1, #0
 800b59e:	f7fe fe05 	bl	800a1ac <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b5a2:	2300      	movs	r3, #0
 800b5a4:	613b      	str	r3, [r7, #16]
 800b5a6:	6979      	ldr	r1, [r7, #20]
 800b5a8:	68f8      	ldr	r0, [r7, #12]
 800b5aa:	f7ff f8db 	bl	800a764 <clust2sect>
 800b5ae:	4602      	mov	r2, r0
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b5b4:	e012      	b.n	800b5dc <dir_next+0x172>
						fs->wflag = 1;
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	2201      	movs	r2, #1
 800b5ba:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800b5bc:	68f8      	ldr	r0, [r7, #12]
 800b5be:	f7fe ffef 	bl	800a5a0 <sync_window>
 800b5c2:	4603      	mov	r3, r0
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d001      	beq.n	800b5cc <dir_next+0x162>
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	e030      	b.n	800b62e <dir_next+0x1c4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	3301      	adds	r3, #1
 800b5d0:	613b      	str	r3, [r7, #16]
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b5d6:	1c5a      	adds	r2, r3, #1
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	63da      	str	r2, [r3, #60]	@ 0x3c
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	895b      	ldrh	r3, [r3, #10]
 800b5e0:	461a      	mov	r2, r3
 800b5e2:	693b      	ldr	r3, [r7, #16]
 800b5e4:	4293      	cmp	r3, r2
 800b5e6:	d3e6      	bcc.n	800b5b6 <dir_next+0x14c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	1ad2      	subs	r2, r2, r3
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	63da      	str	r2, [r3, #60]	@ 0x3c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	697a      	ldr	r2, [r7, #20]
 800b5f8:	635a      	str	r2, [r3, #52]	@ 0x34
				dp->sect = clust2sect(fs, clst);
 800b5fa:	6979      	ldr	r1, [r7, #20]
 800b5fc:	68f8      	ldr	r0, [r7, #12]
 800b5fe:	f7ff f8b1 	bl	800a764 <clust2sect>
 800b602:	4602      	mov	r2, r0
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	639a      	str	r2, [r3, #56]	@ 0x38
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	68ba      	ldr	r2, [r7, #8]
 800b60c:	631a      	str	r2, [r3, #48]	@ 0x30
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	899b      	ldrh	r3, [r3, #12]
 800b618:	461a      	mov	r2, r3
 800b61a:	68bb      	ldr	r3, [r7, #8]
 800b61c:	fbb3 f0f2 	udiv	r0, r3, r2
 800b620:	fb00 f202 	mul.w	r2, r0, r2
 800b624:	1a9b      	subs	r3, r3, r2
 800b626:	18ca      	adds	r2, r1, r3
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	63da      	str	r2, [r3, #60]	@ 0x3c

	return FR_OK;
 800b62c:	2300      	movs	r3, #0
}
 800b62e:	4618      	mov	r0, r3
 800b630:	3718      	adds	r7, #24
 800b632:	46bd      	mov	sp, r7
 800b634:	bd80      	pop	{r7, pc}

0800b636 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800b636:	b580      	push	{r7, lr}
 800b638:	b086      	sub	sp, #24
 800b63a:	af00      	add	r7, sp, #0
 800b63c:	6078      	str	r0, [r7, #4]
 800b63e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800b646:	2100      	movs	r1, #0
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f7ff fe7a 	bl	800b342 <dir_sdi>
 800b64e:	4603      	mov	r3, r0
 800b650:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800b652:	7dfb      	ldrb	r3, [r7, #23]
 800b654:	2b00      	cmp	r3, #0
 800b656:	d140      	bne.n	800b6da <dir_alloc+0xa4>
		n = 0;
 800b658:	2300      	movs	r3, #0
 800b65a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b660:	4619      	mov	r1, r3
 800b662:	68f8      	ldr	r0, [r7, #12]
 800b664:	f7fe ffe0 	bl	800a628 <move_window>
 800b668:	4603      	mov	r3, r0
 800b66a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800b66c:	7dfb      	ldrb	r3, [r7, #23]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d132      	bne.n	800b6d8 <dir_alloc+0xa2>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	781b      	ldrb	r3, [r3, #0]
 800b676:	2b04      	cmp	r3, #4
 800b678:	d108      	bne.n	800b68c <dir_alloc+0x56>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b67e:	781b      	ldrb	r3, [r3, #0]
 800b680:	b25b      	sxtb	r3, r3
 800b682:	43db      	mvns	r3, r3
 800b684:	b2db      	uxtb	r3, r3
 800b686:	09db      	lsrs	r3, r3, #7
 800b688:	b2db      	uxtb	r3, r3
 800b68a:	e00f      	b.n	800b6ac <dir_alloc+0x76>
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	2be5      	cmp	r3, #229	@ 0xe5
 800b694:	d004      	beq.n	800b6a0 <dir_alloc+0x6a>
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b69a:	781b      	ldrb	r3, [r3, #0]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d101      	bne.n	800b6a4 <dir_alloc+0x6e>
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	e000      	b.n	800b6a6 <dir_alloc+0x70>
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	f003 0301 	and.w	r3, r3, #1
 800b6aa:	b2db      	uxtb	r3, r3
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	d007      	beq.n	800b6c0 <dir_alloc+0x8a>
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800b6b0:	693b      	ldr	r3, [r7, #16]
 800b6b2:	3301      	adds	r3, #1
 800b6b4:	613b      	str	r3, [r7, #16]
 800b6b6:	693a      	ldr	r2, [r7, #16]
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	429a      	cmp	r2, r3
 800b6bc:	d102      	bne.n	800b6c4 <dir_alloc+0x8e>
 800b6be:	e00c      	b.n	800b6da <dir_alloc+0xa4>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800b6c0:	2300      	movs	r3, #0
 800b6c2:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800b6c4:	2101      	movs	r1, #1
 800b6c6:	6878      	ldr	r0, [r7, #4]
 800b6c8:	f7ff fecf 	bl	800b46a <dir_next>
 800b6cc:	4603      	mov	r3, r0
 800b6ce:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800b6d0:	7dfb      	ldrb	r3, [r7, #23]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d0c2      	beq.n	800b65c <dir_alloc+0x26>
 800b6d6:	e000      	b.n	800b6da <dir_alloc+0xa4>
			if (res != FR_OK) break;
 800b6d8:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800b6da:	7dfb      	ldrb	r3, [r7, #23]
 800b6dc:	2b04      	cmp	r3, #4
 800b6de:	d101      	bne.n	800b6e4 <dir_alloc+0xae>
 800b6e0:	2307      	movs	r3, #7
 800b6e2:	75fb      	strb	r3, [r7, #23]
	return res;
 800b6e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3718      	adds	r7, #24
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	bd80      	pop	{r7, pc}

0800b6ee <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800b6ee:	b580      	push	{r7, lr}
 800b6f0:	b084      	sub	sp, #16
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
 800b6f6:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	331a      	adds	r3, #26
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	f7fe fb4f 	bl	8009da0 <ld_word>
 800b702:	4603      	mov	r3, r0
 800b704:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	781b      	ldrb	r3, [r3, #0]
 800b70a:	2b03      	cmp	r3, #3
 800b70c:	d109      	bne.n	800b722 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	3314      	adds	r3, #20
 800b712:	4618      	mov	r0, r3
 800b714:	f7fe fb44 	bl	8009da0 <ld_word>
 800b718:	4603      	mov	r3, r0
 800b71a:	041b      	lsls	r3, r3, #16
 800b71c:	68fa      	ldr	r2, [r7, #12]
 800b71e:	4313      	orrs	r3, r2
 800b720:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800b722:	68fb      	ldr	r3, [r7, #12]
}
 800b724:	4618      	mov	r0, r3
 800b726:	3710      	adds	r7, #16
 800b728:	46bd      	mov	sp, r7
 800b72a:	bd80      	pop	{r7, pc}

0800b72c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800b72c:	b580      	push	{r7, lr}
 800b72e:	b084      	sub	sp, #16
 800b730:	af00      	add	r7, sp, #0
 800b732:	60f8      	str	r0, [r7, #12]
 800b734:	60b9      	str	r1, [r7, #8]
 800b736:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	331a      	adds	r3, #26
 800b73c:	687a      	ldr	r2, [r7, #4]
 800b73e:	b292      	uxth	r2, r2
 800b740:	4611      	mov	r1, r2
 800b742:	4618      	mov	r0, r3
 800b744:	f7fe fc42 	bl	8009fcc <st_word>
	if (fs->fs_type == FS_FAT32) {
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	781b      	ldrb	r3, [r3, #0]
 800b74c:	2b03      	cmp	r3, #3
 800b74e:	d109      	bne.n	800b764 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800b750:	68bb      	ldr	r3, [r7, #8]
 800b752:	f103 0214 	add.w	r2, r3, #20
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	0c1b      	lsrs	r3, r3, #16
 800b75a:	b29b      	uxth	r3, r3
 800b75c:	4619      	mov	r1, r3
 800b75e:	4610      	mov	r0, r2
 800b760:	f7fe fc34 	bl	8009fcc <st_word>
	}
}
 800b764:	bf00      	nop
 800b766:	3710      	adds	r7, #16
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 800b76c:	b590      	push	{r4, r7, lr}
 800b76e:	b087      	sub	sp, #28
 800b770:	af00      	add	r7, sp, #0
 800b772:	6078      	str	r0, [r7, #4]
 800b774:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800b776:	683b      	ldr	r3, [r7, #0]
 800b778:	331a      	adds	r3, #26
 800b77a:	4618      	mov	r0, r3
 800b77c:	f7fe fb10 	bl	8009da0 <ld_word>
 800b780:	4603      	mov	r3, r0
 800b782:	2b00      	cmp	r3, #0
 800b784:	d001      	beq.n	800b78a <cmp_lfn+0x1e>
 800b786:	2300      	movs	r3, #0
 800b788:	e059      	b.n	800b83e <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	781b      	ldrb	r3, [r3, #0]
 800b78e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b792:	1e5a      	subs	r2, r3, #1
 800b794:	4613      	mov	r3, r2
 800b796:	005b      	lsls	r3, r3, #1
 800b798:	4413      	add	r3, r2
 800b79a:	009b      	lsls	r3, r3, #2
 800b79c:	4413      	add	r3, r2
 800b79e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	81fb      	strh	r3, [r7, #14]
 800b7a4:	2300      	movs	r3, #0
 800b7a6:	613b      	str	r3, [r7, #16]
 800b7a8:	e033      	b.n	800b812 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b7aa:	4a27      	ldr	r2, [pc, #156]	@ (800b848 <cmp_lfn+0xdc>)
 800b7ac:	693b      	ldr	r3, [r7, #16]
 800b7ae:	4413      	add	r3, r2
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	461a      	mov	r2, r3
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	4413      	add	r3, r2
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	f7fe faf1 	bl	8009da0 <ld_word>
 800b7be:	4603      	mov	r3, r0
 800b7c0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b7c2:	89fb      	ldrh	r3, [r7, #14]
 800b7c4:	2b00      	cmp	r3, #0
 800b7c6:	d01a      	beq.n	800b7fe <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 800b7c8:	697b      	ldr	r3, [r7, #20]
 800b7ca:	2bfe      	cmp	r3, #254	@ 0xfe
 800b7cc:	d812      	bhi.n	800b7f4 <cmp_lfn+0x88>
 800b7ce:	89bb      	ldrh	r3, [r7, #12]
 800b7d0:	4618      	mov	r0, r3
 800b7d2:	f003 ff39 	bl	800f648 <ff_wtoupper>
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	461c      	mov	r4, r3
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	1c5a      	adds	r2, r3, #1
 800b7de:	617a      	str	r2, [r7, #20]
 800b7e0:	005b      	lsls	r3, r3, #1
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	4413      	add	r3, r2
 800b7e6:	881b      	ldrh	r3, [r3, #0]
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	f003 ff2d 	bl	800f648 <ff_wtoupper>
 800b7ee:	4603      	mov	r3, r0
 800b7f0:	429c      	cmp	r4, r3
 800b7f2:	d001      	beq.n	800b7f8 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 800b7f4:	2300      	movs	r3, #0
 800b7f6:	e022      	b.n	800b83e <cmp_lfn+0xd2>
			}
			wc = uc;
 800b7f8:	89bb      	ldrh	r3, [r7, #12]
 800b7fa:	81fb      	strh	r3, [r7, #14]
 800b7fc:	e006      	b.n	800b80c <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b7fe:	89bb      	ldrh	r3, [r7, #12]
 800b800:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b804:	4293      	cmp	r3, r2
 800b806:	d001      	beq.n	800b80c <cmp_lfn+0xa0>
 800b808:	2300      	movs	r3, #0
 800b80a:	e018      	b.n	800b83e <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b80c:	693b      	ldr	r3, [r7, #16]
 800b80e:	3301      	adds	r3, #1
 800b810:	613b      	str	r3, [r7, #16]
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	2b0c      	cmp	r3, #12
 800b816:	d9c8      	bls.n	800b7aa <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800b818:	683b      	ldr	r3, [r7, #0]
 800b81a:	781b      	ldrb	r3, [r3, #0]
 800b81c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b820:	2b00      	cmp	r3, #0
 800b822:	d00b      	beq.n	800b83c <cmp_lfn+0xd0>
 800b824:	89fb      	ldrh	r3, [r7, #14]
 800b826:	2b00      	cmp	r3, #0
 800b828:	d008      	beq.n	800b83c <cmp_lfn+0xd0>
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	005b      	lsls	r3, r3, #1
 800b82e:	687a      	ldr	r2, [r7, #4]
 800b830:	4413      	add	r3, r2
 800b832:	881b      	ldrh	r3, [r3, #0]
 800b834:	2b00      	cmp	r3, #0
 800b836:	d001      	beq.n	800b83c <cmp_lfn+0xd0>
 800b838:	2300      	movs	r3, #0
 800b83a:	e000      	b.n	800b83e <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 800b83c:	2301      	movs	r3, #1
}
 800b83e:	4618      	mov	r0, r3
 800b840:	371c      	adds	r7, #28
 800b842:	46bd      	mov	sp, r7
 800b844:	bd90      	pop	{r4, r7, pc}
 800b846:	bf00      	nop
 800b848:	08018b58 	.word	0x08018b58

0800b84c <pick_lfn>:
static
int pick_lfn (			/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the LFN working buffer */
	BYTE* dir			/* Pointer to the LFN entry */
)
{
 800b84c:	b580      	push	{r7, lr}
 800b84e:	b086      	sub	sp, #24
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
 800b854:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO is 0 */
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	331a      	adds	r3, #26
 800b85a:	4618      	mov	r0, r3
 800b85c:	f7fe faa0 	bl	8009da0 <ld_word>
 800b860:	4603      	mov	r3, r0
 800b862:	2b00      	cmp	r3, #0
 800b864:	d001      	beq.n	800b86a <pick_lfn+0x1e>
 800b866:	2300      	movs	r3, #0
 800b868:	e04d      	b.n	800b906 <pick_lfn+0xba>

	i = ((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the LFN buffer */
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	781b      	ldrb	r3, [r3, #0]
 800b86e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b872:	1e5a      	subs	r2, r3, #1
 800b874:	4613      	mov	r3, r2
 800b876:	005b      	lsls	r3, r3, #1
 800b878:	4413      	add	r3, r2
 800b87a:	009b      	lsls	r3, r3, #2
 800b87c:	4413      	add	r3, r2
 800b87e:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b880:	2301      	movs	r3, #1
 800b882:	81fb      	strh	r3, [r7, #14]
 800b884:	2300      	movs	r3, #0
 800b886:	613b      	str	r3, [r7, #16]
 800b888:	e028      	b.n	800b8dc <pick_lfn+0x90>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800b88a:	4a21      	ldr	r2, [pc, #132]	@ (800b910 <pick_lfn+0xc4>)
 800b88c:	693b      	ldr	r3, [r7, #16]
 800b88e:	4413      	add	r3, r2
 800b890:	781b      	ldrb	r3, [r3, #0]
 800b892:	461a      	mov	r2, r3
 800b894:	683b      	ldr	r3, [r7, #0]
 800b896:	4413      	add	r3, r2
 800b898:	4618      	mov	r0, r3
 800b89a:	f7fe fa81 	bl	8009da0 <ld_word>
 800b89e:	4603      	mov	r3, r0
 800b8a0:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 800b8a2:	89fb      	ldrh	r3, [r7, #14]
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d00f      	beq.n	800b8c8 <pick_lfn+0x7c>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
 800b8a8:	697b      	ldr	r3, [r7, #20]
 800b8aa:	2bfe      	cmp	r3, #254	@ 0xfe
 800b8ac:	d901      	bls.n	800b8b2 <pick_lfn+0x66>
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	e029      	b.n	800b906 <pick_lfn+0xba>
			lfnbuf[i++] = wc = uc;			/* Store it */
 800b8b2:	89bb      	ldrh	r3, [r7, #12]
 800b8b4:	81fb      	strh	r3, [r7, #14]
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	1c5a      	adds	r2, r3, #1
 800b8ba:	617a      	str	r2, [r7, #20]
 800b8bc:	005b      	lsls	r3, r3, #1
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	4413      	add	r3, r2
 800b8c2:	89fa      	ldrh	r2, [r7, #14]
 800b8c4:	801a      	strh	r2, [r3, #0]
 800b8c6:	e006      	b.n	800b8d6 <pick_lfn+0x8a>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 800b8c8:	89bb      	ldrh	r3, [r7, #12]
 800b8ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b8ce:	4293      	cmp	r3, r2
 800b8d0:	d001      	beq.n	800b8d6 <pick_lfn+0x8a>
 800b8d2:	2300      	movs	r3, #0
 800b8d4:	e017      	b.n	800b906 <pick_lfn+0xba>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	3301      	adds	r3, #1
 800b8da:	613b      	str	r3, [r7, #16]
 800b8dc:	693b      	ldr	r3, [r7, #16]
 800b8de:	2b0c      	cmp	r3, #12
 800b8e0:	d9d3      	bls.n	800b88a <pick_lfn+0x3e>
		}
	}

	if (dir[LDIR_Ord] & LLEF) {				/* Put terminator if it is the last LFN part */
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	d00a      	beq.n	800b904 <pick_lfn+0xb8>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
 800b8ee:	697b      	ldr	r3, [r7, #20]
 800b8f0:	2bfe      	cmp	r3, #254	@ 0xfe
 800b8f2:	d901      	bls.n	800b8f8 <pick_lfn+0xac>
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	e006      	b.n	800b906 <pick_lfn+0xba>
		lfnbuf[i] = 0;
 800b8f8:	697b      	ldr	r3, [r7, #20]
 800b8fa:	005b      	lsls	r3, r3, #1
 800b8fc:	687a      	ldr	r2, [r7, #4]
 800b8fe:	4413      	add	r3, r2
 800b900:	2200      	movs	r2, #0
 800b902:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 800b904:	2301      	movs	r3, #1
}
 800b906:	4618      	mov	r0, r3
 800b908:	3718      	adds	r7, #24
 800b90a:	46bd      	mov	sp, r7
 800b90c:	bd80      	pop	{r7, pc}
 800b90e:	bf00      	nop
 800b910:	08018b58 	.word	0x08018b58

0800b914 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	b088      	sub	sp, #32
 800b918:	af00      	add	r7, sp, #0
 800b91a:	60f8      	str	r0, [r7, #12]
 800b91c:	60b9      	str	r1, [r7, #8]
 800b91e:	4611      	mov	r1, r2
 800b920:	461a      	mov	r2, r3
 800b922:	460b      	mov	r3, r1
 800b924:	71fb      	strb	r3, [r7, #7]
 800b926:	4613      	mov	r3, r2
 800b928:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	330d      	adds	r3, #13
 800b92e:	79ba      	ldrb	r2, [r7, #6]
 800b930:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	330b      	adds	r3, #11
 800b936:	220f      	movs	r2, #15
 800b938:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	330c      	adds	r3, #12
 800b93e:	2200      	movs	r2, #0
 800b940:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800b942:	68bb      	ldr	r3, [r7, #8]
 800b944:	331a      	adds	r3, #26
 800b946:	2100      	movs	r1, #0
 800b948:	4618      	mov	r0, r3
 800b94a:	f7fe fb3f 	bl	8009fcc <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800b94e:	79fb      	ldrb	r3, [r7, #7]
 800b950:	1e5a      	subs	r2, r3, #1
 800b952:	4613      	mov	r3, r2
 800b954:	005b      	lsls	r3, r3, #1
 800b956:	4413      	add	r3, r2
 800b958:	009b      	lsls	r3, r3, #2
 800b95a:	4413      	add	r3, r2
 800b95c:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800b95e:	2300      	movs	r3, #0
 800b960:	82fb      	strh	r3, [r7, #22]
 800b962:	2300      	movs	r3, #0
 800b964:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 800b966:	8afb      	ldrh	r3, [r7, #22]
 800b968:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d007      	beq.n	800b980 <put_lfn+0x6c>
 800b970:	69fb      	ldr	r3, [r7, #28]
 800b972:	1c5a      	adds	r2, r3, #1
 800b974:	61fa      	str	r2, [r7, #28]
 800b976:	005b      	lsls	r3, r3, #1
 800b978:	68fa      	ldr	r2, [r7, #12]
 800b97a:	4413      	add	r3, r2
 800b97c:	881b      	ldrh	r3, [r3, #0]
 800b97e:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 800b980:	4a17      	ldr	r2, [pc, #92]	@ (800b9e0 <put_lfn+0xcc>)
 800b982:	69bb      	ldr	r3, [r7, #24]
 800b984:	4413      	add	r3, r2
 800b986:	781b      	ldrb	r3, [r3, #0]
 800b988:	461a      	mov	r2, r3
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	4413      	add	r3, r2
 800b98e:	8afa      	ldrh	r2, [r7, #22]
 800b990:	4611      	mov	r1, r2
 800b992:	4618      	mov	r0, r3
 800b994:	f7fe fb1a 	bl	8009fcc <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 800b998:	8afb      	ldrh	r3, [r7, #22]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d102      	bne.n	800b9a4 <put_lfn+0x90>
 800b99e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b9a2:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 800b9a4:	69bb      	ldr	r3, [r7, #24]
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	61bb      	str	r3, [r7, #24]
 800b9aa:	69bb      	ldr	r3, [r7, #24]
 800b9ac:	2b0c      	cmp	r3, #12
 800b9ae:	d9da      	bls.n	800b966 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 800b9b0:	8afb      	ldrh	r3, [r7, #22]
 800b9b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800b9b6:	4293      	cmp	r3, r2
 800b9b8:	d006      	beq.n	800b9c8 <put_lfn+0xb4>
 800b9ba:	69fb      	ldr	r3, [r7, #28]
 800b9bc:	005b      	lsls	r3, r3, #1
 800b9be:	68fa      	ldr	r2, [r7, #12]
 800b9c0:	4413      	add	r3, r2
 800b9c2:	881b      	ldrh	r3, [r3, #0]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d103      	bne.n	800b9d0 <put_lfn+0xbc>
 800b9c8:	79fb      	ldrb	r3, [r7, #7]
 800b9ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b9ce:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	79fa      	ldrb	r2, [r7, #7]
 800b9d4:	701a      	strb	r2, [r3, #0]
}
 800b9d6:	bf00      	nop
 800b9d8:	3720      	adds	r7, #32
 800b9da:	46bd      	mov	sp, r7
 800b9dc:	bd80      	pop	{r7, pc}
 800b9de:	bf00      	nop
 800b9e0:	08018b58 	.word	0x08018b58

0800b9e4 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b08c      	sub	sp, #48	@ 0x30
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	60f8      	str	r0, [r7, #12]
 800b9ec:	60b9      	str	r1, [r7, #8]
 800b9ee:	607a      	str	r2, [r7, #4]
 800b9f0:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800b9f2:	220b      	movs	r2, #11
 800b9f4:	68b9      	ldr	r1, [r7, #8]
 800b9f6:	68f8      	ldr	r0, [r7, #12]
 800b9f8:	f7fe fbb7 	bl	800a16a <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800b9fc:	683b      	ldr	r3, [r7, #0]
 800b9fe:	2b05      	cmp	r3, #5
 800ba00:	d92b      	bls.n	800ba5a <gen_numname+0x76>
		sr = seq;
 800ba02:	683b      	ldr	r3, [r7, #0]
 800ba04:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 800ba06:	e022      	b.n	800ba4e <gen_numname+0x6a>
			wc = *lfn++;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	1c9a      	adds	r2, r3, #2
 800ba0c:	607a      	str	r2, [r7, #4]
 800ba0e:	881b      	ldrh	r3, [r3, #0]
 800ba10:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800ba12:	2300      	movs	r3, #0
 800ba14:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba16:	e017      	b.n	800ba48 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 800ba18:	69fb      	ldr	r3, [r7, #28]
 800ba1a:	005a      	lsls	r2, r3, #1
 800ba1c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba1e:	f003 0301 	and.w	r3, r3, #1
 800ba22:	4413      	add	r3, r2
 800ba24:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800ba26:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800ba28:	085b      	lsrs	r3, r3, #1
 800ba2a:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 800ba2c:	69fb      	ldr	r3, [r7, #28]
 800ba2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d005      	beq.n	800ba42 <gen_numname+0x5e>
 800ba36:	69fb      	ldr	r3, [r7, #28]
 800ba38:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 800ba3c:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 800ba40:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800ba42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba44:	3301      	adds	r3, #1
 800ba46:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ba48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba4a:	2b0f      	cmp	r3, #15
 800ba4c:	d9e4      	bls.n	800ba18 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	881b      	ldrh	r3, [r3, #0]
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d1d8      	bne.n	800ba08 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 800ba56:	69fb      	ldr	r3, [r7, #28]
 800ba58:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 800ba5a:	2307      	movs	r3, #7
 800ba5c:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800ba5e:	683b      	ldr	r3, [r7, #0]
 800ba60:	b2db      	uxtb	r3, r3
 800ba62:	f003 030f 	and.w	r3, r3, #15
 800ba66:	b2db      	uxtb	r3, r3
 800ba68:	3330      	adds	r3, #48	@ 0x30
 800ba6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 800ba6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba72:	2b39      	cmp	r3, #57	@ 0x39
 800ba74:	d904      	bls.n	800ba80 <gen_numname+0x9c>
 800ba76:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800ba7a:	3307      	adds	r3, #7
 800ba7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800ba80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba82:	1e5a      	subs	r2, r3, #1
 800ba84:	62ba      	str	r2, [r7, #40]	@ 0x28
 800ba86:	3330      	adds	r3, #48	@ 0x30
 800ba88:	443b      	add	r3, r7
 800ba8a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800ba8e:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 800ba92:	683b      	ldr	r3, [r7, #0]
 800ba94:	091b      	lsrs	r3, r3, #4
 800ba96:	603b      	str	r3, [r7, #0]
	} while (seq);
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d1df      	bne.n	800ba5e <gen_numname+0x7a>
	ns[i] = '~';
 800ba9e:	f107 0214 	add.w	r2, r7, #20
 800baa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baa4:	4413      	add	r3, r2
 800baa6:	227e      	movs	r2, #126	@ 0x7e
 800baa8:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 800baaa:	2300      	movs	r3, #0
 800baac:	627b      	str	r3, [r7, #36]	@ 0x24
 800baae:	e002      	b.n	800bab6 <gen_numname+0xd2>
 800bab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bab2:	3301      	adds	r3, #1
 800bab4:	627b      	str	r3, [r7, #36]	@ 0x24
 800bab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800baba:	429a      	cmp	r2, r3
 800babc:	d205      	bcs.n	800baca <gen_numname+0xe6>
 800babe:	68fa      	ldr	r2, [r7, #12]
 800bac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bac2:	4413      	add	r3, r2
 800bac4:	781b      	ldrb	r3, [r3, #0]
 800bac6:	2b20      	cmp	r3, #32
 800bac8:	d1f2      	bne.n	800bab0 <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800baca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bacc:	2b07      	cmp	r3, #7
 800bace:	d807      	bhi.n	800bae0 <gen_numname+0xfc>
 800bad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bad2:	1c5a      	adds	r2, r3, #1
 800bad4:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bad6:	3330      	adds	r3, #48	@ 0x30
 800bad8:	443b      	add	r3, r7
 800bada:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800bade:	e000      	b.n	800bae2 <gen_numname+0xfe>
 800bae0:	2120      	movs	r1, #32
 800bae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bae4:	1c5a      	adds	r2, r3, #1
 800bae6:	627a      	str	r2, [r7, #36]	@ 0x24
 800bae8:	68fa      	ldr	r2, [r7, #12]
 800baea:	4413      	add	r3, r2
 800baec:	460a      	mov	r2, r1
 800baee:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800baf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800baf2:	2b07      	cmp	r3, #7
 800baf4:	d9e9      	bls.n	800baca <gen_numname+0xe6>
}
 800baf6:	bf00      	nop
 800baf8:	bf00      	nop
 800bafa:	3730      	adds	r7, #48	@ 0x30
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800bb00:	b480      	push	{r7}
 800bb02:	b085      	sub	sp, #20
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800bb08:	2300      	movs	r3, #0
 800bb0a:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800bb0c:	230b      	movs	r3, #11
 800bb0e:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800bb10:	7bfb      	ldrb	r3, [r7, #15]
 800bb12:	b2da      	uxtb	r2, r3
 800bb14:	0852      	lsrs	r2, r2, #1
 800bb16:	01db      	lsls	r3, r3, #7
 800bb18:	4313      	orrs	r3, r2
 800bb1a:	b2da      	uxtb	r2, r3
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	1c59      	adds	r1, r3, #1
 800bb20:	6079      	str	r1, [r7, #4]
 800bb22:	781b      	ldrb	r3, [r3, #0]
 800bb24:	4413      	add	r3, r2
 800bb26:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	3b01      	subs	r3, #1
 800bb2c:	60bb      	str	r3, [r7, #8]
 800bb2e:	68bb      	ldr	r3, [r7, #8]
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	d1ed      	bne.n	800bb10 <sum_sfn+0x10>
	return sum;
 800bb34:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb36:	4618      	mov	r0, r3
 800bb38:	3714      	adds	r7, #20
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb40:	4770      	bx	lr

0800bb42 <xdir_sum>:

static
WORD xdir_sum (			/* Get checksum of the directoly block */
	const BYTE* dir		/* Directory entry block to be calculated */
)
{
 800bb42:	b480      	push	{r7}
 800bb44:	b087      	sub	sp, #28
 800bb46:	af00      	add	r7, sp, #0
 800bb48:	6078      	str	r0, [r7, #4]
	UINT i, szblk;
	WORD sum;


	szblk = (dir[XDIR_NumSec] + 1) * SZDIRE;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	3301      	adds	r3, #1
 800bb4e:	781b      	ldrb	r3, [r3, #0]
 800bb50:	3301      	adds	r3, #1
 800bb52:	015b      	lsls	r3, r3, #5
 800bb54:	60fb      	str	r3, [r7, #12]
	for (i = sum = 0; i < szblk; i++) {
 800bb56:	2300      	movs	r3, #0
 800bb58:	827b      	strh	r3, [r7, #18]
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	617b      	str	r3, [r7, #20]
 800bb5e:	e017      	b.n	800bb90 <xdir_sum+0x4e>
		if (i == XDIR_SetSum) {	/* Skip sum field */
 800bb60:	697b      	ldr	r3, [r7, #20]
 800bb62:	2b02      	cmp	r3, #2
 800bb64:	d103      	bne.n	800bb6e <xdir_sum+0x2c>
			i++;
 800bb66:	697b      	ldr	r3, [r7, #20]
 800bb68:	3301      	adds	r3, #1
 800bb6a:	617b      	str	r3, [r7, #20]
 800bb6c:	e00d      	b.n	800bb8a <xdir_sum+0x48>
		} else {
			sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + dir[i];
 800bb6e:	8a7b      	ldrh	r3, [r7, #18]
 800bb70:	03db      	lsls	r3, r3, #15
 800bb72:	b29a      	uxth	r2, r3
 800bb74:	8a7b      	ldrh	r3, [r7, #18]
 800bb76:	085b      	lsrs	r3, r3, #1
 800bb78:	b29b      	uxth	r3, r3
 800bb7a:	4413      	add	r3, r2
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	6879      	ldr	r1, [r7, #4]
 800bb80:	697a      	ldr	r2, [r7, #20]
 800bb82:	440a      	add	r2, r1
 800bb84:	7812      	ldrb	r2, [r2, #0]
 800bb86:	4413      	add	r3, r2
 800bb88:	827b      	strh	r3, [r7, #18]
	for (i = sum = 0; i < szblk; i++) {
 800bb8a:	697b      	ldr	r3, [r7, #20]
 800bb8c:	3301      	adds	r3, #1
 800bb8e:	617b      	str	r3, [r7, #20]
 800bb90:	697a      	ldr	r2, [r7, #20]
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	429a      	cmp	r2, r3
 800bb96:	d3e3      	bcc.n	800bb60 <xdir_sum+0x1e>
		}
	}
	return sum;
 800bb98:	8a7b      	ldrh	r3, [r7, #18]
}
 800bb9a:	4618      	mov	r0, r3
 800bb9c:	371c      	adds	r7, #28
 800bb9e:	46bd      	mov	sp, r7
 800bba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba4:	4770      	bx	lr

0800bba6 <xname_sum>:

static
WORD xname_sum (		/* Get check sum (to be used as hash) of the name */
	const WCHAR* name	/* File name to be calculated */
)
{
 800bba6:	b580      	push	{r7, lr}
 800bba8:	b084      	sub	sp, #16
 800bbaa:	af00      	add	r7, sp, #0
 800bbac:	6078      	str	r0, [r7, #4]
	WCHAR chr;
	WORD sum = 0;
 800bbae:	2300      	movs	r3, #0
 800bbb0:	81fb      	strh	r3, [r7, #14]


	while ((chr = *name++) != 0) {
 800bbb2:	e01f      	b.n	800bbf4 <xname_sum+0x4e>
		chr = ff_wtoupper(chr);		/* File name needs to be ignored case */
 800bbb4:	89bb      	ldrh	r3, [r7, #12]
 800bbb6:	4618      	mov	r0, r3
 800bbb8:	f003 fd46 	bl	800f648 <ff_wtoupper>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	81bb      	strh	r3, [r7, #12]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr & 0xFF);
 800bbc0:	89fb      	ldrh	r3, [r7, #14]
 800bbc2:	03db      	lsls	r3, r3, #15
 800bbc4:	b29a      	uxth	r2, r3
 800bbc6:	89fb      	ldrh	r3, [r7, #14]
 800bbc8:	085b      	lsrs	r3, r3, #1
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	4413      	add	r3, r2
 800bbce:	b29a      	uxth	r2, r3
 800bbd0:	89bb      	ldrh	r3, [r7, #12]
 800bbd2:	b2db      	uxtb	r3, r3
 800bbd4:	b29b      	uxth	r3, r3
 800bbd6:	4413      	add	r3, r2
 800bbd8:	81fb      	strh	r3, [r7, #14]
		sum = ((sum & 1) ? 0x8000 : 0) + (sum >> 1) + (chr >> 8);
 800bbda:	89fb      	ldrh	r3, [r7, #14]
 800bbdc:	03db      	lsls	r3, r3, #15
 800bbde:	b29a      	uxth	r2, r3
 800bbe0:	89fb      	ldrh	r3, [r7, #14]
 800bbe2:	085b      	lsrs	r3, r3, #1
 800bbe4:	b29b      	uxth	r3, r3
 800bbe6:	4413      	add	r3, r2
 800bbe8:	b29a      	uxth	r2, r3
 800bbea:	89bb      	ldrh	r3, [r7, #12]
 800bbec:	0a1b      	lsrs	r3, r3, #8
 800bbee:	b29b      	uxth	r3, r3
 800bbf0:	4413      	add	r3, r2
 800bbf2:	81fb      	strh	r3, [r7, #14]
	while ((chr = *name++) != 0) {
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	1c9a      	adds	r2, r3, #2
 800bbf8:	607a      	str	r2, [r7, #4]
 800bbfa:	881b      	ldrh	r3, [r3, #0]
 800bbfc:	81bb      	strh	r3, [r7, #12]
 800bbfe:	89bb      	ldrh	r3, [r7, #12]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d1d7      	bne.n	800bbb4 <xname_sum+0xe>
	}
	return sum;
 800bc04:	89fb      	ldrh	r3, [r7, #14]
}
 800bc06:	4618      	mov	r0, r3
 800bc08:	3710      	adds	r7, #16
 800bc0a:	46bd      	mov	sp, r7
 800bc0c:	bd80      	pop	{r7, pc}

0800bc0e <get_xdir_info>:
static
void get_xdir_info (
	BYTE* dirb,			/* Pointer to the direcotry entry block 85+C0+C1s */
	FILINFO* fno		/* Buffer to store the extracted file information */
)
{
 800bc0e:	b580      	push	{r7, lr}
 800bc10:	b086      	sub	sp, #24
 800bc12:	af00      	add	r7, sp, #0
 800bc14:	6078      	str	r0, [r7, #4]
 800bc16:	6039      	str	r1, [r7, #0]
#if !_LFN_UNICODE
	UINT nc;
#endif

	/* Get file name */
	di = 0;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	617b      	str	r3, [r7, #20]
		w = ld_word(dirb + si);					/* Get a character */
		if (di >= _MAX_LFN) { di = 0; break; }	/* Buffer overflow --> inaccessible object name */
		fno->fname[di] = w;						/* Store it */
	}
#else
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800bc1c:	2340      	movs	r3, #64	@ 0x40
 800bc1e:	613b      	str	r3, [r7, #16]
 800bc20:	2300      	movs	r3, #0
 800bc22:	60fb      	str	r3, [r7, #12]
 800bc24:	e02c      	b.n	800bc80 <get_xdir_info+0x72>
		if ((si % SZDIRE) == 0) si += 2;		/* Skip entry type field */
 800bc26:	693b      	ldr	r3, [r7, #16]
 800bc28:	f003 031f 	and.w	r3, r3, #31
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d102      	bne.n	800bc36 <get_xdir_info+0x28>
 800bc30:	693b      	ldr	r3, [r7, #16]
 800bc32:	3302      	adds	r3, #2
 800bc34:	613b      	str	r3, [r7, #16]
		w = ff_convert(ld_word(dirb + si), 0);	/* Get a character and Unicode -> OEM */
 800bc36:	687a      	ldr	r2, [r7, #4]
 800bc38:	693b      	ldr	r3, [r7, #16]
 800bc3a:	4413      	add	r3, r2
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f7fe f8af 	bl	8009da0 <ld_word>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2100      	movs	r1, #0
 800bc46:	4618      	mov	r0, r3
 800bc48:	f003 fcc2 	bl	800f5d0 <ff_convert>
 800bc4c:	4603      	mov	r3, r0
 800bc4e:	817b      	strh	r3, [r7, #10]
		if (_DF1S && w >= 0x100) {				/* Is it a double byte char? (always false at SBCS cfg) */
			fno->fname[di++] = (char)(w >> 8);	/* Put 1st byte of the DBC */
		}
		if (w == 0 || di >= _MAX_LFN) { di = 0; break; }	/* Invalid char or buffer overflow --> inaccessible object name */
 800bc50:	897b      	ldrh	r3, [r7, #10]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d002      	beq.n	800bc5c <get_xdir_info+0x4e>
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	2bfe      	cmp	r3, #254	@ 0xfe
 800bc5a:	d902      	bls.n	800bc62 <get_xdir_info+0x54>
 800bc5c:	2300      	movs	r3, #0
 800bc5e:	617b      	str	r3, [r7, #20]
 800bc60:	e015      	b.n	800bc8e <get_xdir_info+0x80>
		fno->fname[di++] = (char)w;
 800bc62:	697b      	ldr	r3, [r7, #20]
 800bc64:	1c5a      	adds	r2, r3, #1
 800bc66:	617a      	str	r2, [r7, #20]
 800bc68:	897a      	ldrh	r2, [r7, #10]
 800bc6a:	b2d1      	uxtb	r1, r2
 800bc6c:	683a      	ldr	r2, [r7, #0]
 800bc6e:	4413      	add	r3, r2
 800bc70:	460a      	mov	r2, r1
 800bc72:	769a      	strb	r2, [r3, #26]
	for (si = SZDIRE * 2, nc = 0; nc < dirb[XDIR_NumName]; si += 2, nc++) {
 800bc74:	693b      	ldr	r3, [r7, #16]
 800bc76:	3302      	adds	r3, #2
 800bc78:	613b      	str	r3, [r7, #16]
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	3301      	adds	r3, #1
 800bc7e:	60fb      	str	r3, [r7, #12]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	3323      	adds	r3, #35	@ 0x23
 800bc84:	781b      	ldrb	r3, [r3, #0]
 800bc86:	461a      	mov	r2, r3
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	4293      	cmp	r3, r2
 800bc8c:	d3cb      	bcc.n	800bc26 <get_xdir_info+0x18>
	}
#endif
	if (di == 0) fno->fname[di++] = '?';	/* Inaccessible object name? */
 800bc8e:	697b      	ldr	r3, [r7, #20]
 800bc90:	2b00      	cmp	r3, #0
 800bc92:	d106      	bne.n	800bca2 <get_xdir_info+0x94>
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	1c5a      	adds	r2, r3, #1
 800bc98:	617a      	str	r2, [r7, #20]
 800bc9a:	683a      	ldr	r2, [r7, #0]
 800bc9c:	4413      	add	r3, r2
 800bc9e:	223f      	movs	r2, #63	@ 0x3f
 800bca0:	769a      	strb	r2, [r3, #26]
	fno->fname[di] = 0;						/* Terminate file name */
 800bca2:	683a      	ldr	r2, [r7, #0]
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	4413      	add	r3, r2
 800bca8:	331a      	adds	r3, #26
 800bcaa:	2200      	movs	r2, #0
 800bcac:	701a      	strb	r2, [r3, #0]

	fno->altname[0] = 0;							/* No SFN */
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	2200      	movs	r2, #0
 800bcb2:	735a      	strb	r2, [r3, #13]
	fno->fattrib = dirb[XDIR_Attr];					/* Attribute */
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	791a      	ldrb	r2, [r3, #4]
 800bcb8:	683b      	ldr	r3, [r7, #0]
 800bcba:	731a      	strb	r2, [r3, #12]
	fno->fsize = (fno->fattrib & AM_DIR) ? 0 : ld_qword(dirb + XDIR_FileSize);	/* Size */
 800bcbc:	683b      	ldr	r3, [r7, #0]
 800bcbe:	7b1b      	ldrb	r3, [r3, #12]
 800bcc0:	f003 0310 	and.w	r3, r3, #16
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d107      	bne.n	800bcd8 <get_xdir_info+0xca>
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	3338      	adds	r3, #56	@ 0x38
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7fe f8a2 	bl	8009e16 <ld_qword>
 800bcd2:	4602      	mov	r2, r0
 800bcd4:	460b      	mov	r3, r1
 800bcd6:	e003      	b.n	800bce0 <get_xdir_info+0xd2>
 800bcd8:	f04f 0200 	mov.w	r2, #0
 800bcdc:	f04f 0300 	mov.w	r3, #0
 800bce0:	6839      	ldr	r1, [r7, #0]
 800bce2:	e9c1 2300 	strd	r2, r3, [r1]
	fno->ftime = ld_word(dirb + XDIR_ModTime + 0);	/* Time */
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	330c      	adds	r3, #12
 800bcea:	4618      	mov	r0, r3
 800bcec:	f7fe f858 	bl	8009da0 <ld_word>
 800bcf0:	4603      	mov	r3, r0
 800bcf2:	461a      	mov	r2, r3
 800bcf4:	683b      	ldr	r3, [r7, #0]
 800bcf6:	815a      	strh	r2, [r3, #10]
	fno->fdate = ld_word(dirb + XDIR_ModTime + 2);	/* Date */
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	330e      	adds	r3, #14
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f7fe f84f 	bl	8009da0 <ld_word>
 800bd02:	4603      	mov	r3, r0
 800bd04:	461a      	mov	r2, r3
 800bd06:	683b      	ldr	r3, [r7, #0]
 800bd08:	811a      	strh	r2, [r3, #8]
}
 800bd0a:	bf00      	nop
 800bd0c:	3718      	adds	r7, #24
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
	...

0800bd14 <load_xdir>:

static
FRESULT load_xdir (	/* FR_INT_ERR: invalid entry block */
	DIR* dp			/* Pointer to the reading direcotry object pointing the 85 entry */
)
{
 800bd14:	b590      	push	{r4, r7, lr}
 800bd16:	b087      	sub	sp, #28
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT i, sz_ent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the on-memory direcotry entry block 85+C0+C1s */
 800bd1c:	687b      	ldr	r3, [r7, #4]
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	695b      	ldr	r3, [r3, #20]
 800bd22:	613b      	str	r3, [r7, #16]


	/* Load 85 entry */
	res = move_window(dp->obj.fs, dp->sect);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	681a      	ldr	r2, [r3, #0]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd2c:	4619      	mov	r1, r3
 800bd2e:	4610      	mov	r0, r2
 800bd30:	f7fe fc7a 	bl	800a628 <move_window>
 800bd34:	4603      	mov	r3, r0
 800bd36:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800bd38:	7bfb      	ldrb	r3, [r7, #15]
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d001      	beq.n	800bd42 <load_xdir+0x2e>
 800bd3e:	7bfb      	ldrb	r3, [r7, #15]
 800bd40:	e09f      	b.n	800be82 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0x85) return FR_INT_ERR;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd46:	781b      	ldrb	r3, [r3, #0]
 800bd48:	2b85      	cmp	r3, #133	@ 0x85
 800bd4a:	d001      	beq.n	800bd50 <load_xdir+0x3c>
 800bd4c:	2302      	movs	r3, #2
 800bd4e:	e098      	b.n	800be82 <load_xdir+0x16e>
	mem_cpy(dirb + 0, dp->dir, SZDIRE);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bd54:	2220      	movs	r2, #32
 800bd56:	4619      	mov	r1, r3
 800bd58:	6938      	ldr	r0, [r7, #16]
 800bd5a:	f7fe fa06 	bl	800a16a <mem_cpy>
	sz_ent = (dirb[XDIR_NumSec] + 1) * SZDIRE;
 800bd5e:	693b      	ldr	r3, [r7, #16]
 800bd60:	3301      	adds	r3, #1
 800bd62:	781b      	ldrb	r3, [r3, #0]
 800bd64:	3301      	adds	r3, #1
 800bd66:	015b      	lsls	r3, r3, #5
 800bd68:	60bb      	str	r3, [r7, #8]
	if (sz_ent < 3 * SZDIRE || sz_ent > 19 * SZDIRE) return FR_INT_ERR;
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	2b5f      	cmp	r3, #95	@ 0x5f
 800bd6e:	d903      	bls.n	800bd78 <load_xdir+0x64>
 800bd70:	68bb      	ldr	r3, [r7, #8]
 800bd72:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800bd76:	d901      	bls.n	800bd7c <load_xdir+0x68>
 800bd78:	2302      	movs	r3, #2
 800bd7a:	e082      	b.n	800be82 <load_xdir+0x16e>

	/* Load C0 entry */
	res = dir_next(dp, 0);
 800bd7c:	2100      	movs	r1, #0
 800bd7e:	6878      	ldr	r0, [r7, #4]
 800bd80:	f7ff fb73 	bl	800b46a <dir_next>
 800bd84:	4603      	mov	r3, r0
 800bd86:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800bd88:	7bfb      	ldrb	r3, [r7, #15]
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d001      	beq.n	800bd92 <load_xdir+0x7e>
 800bd8e:	7bfb      	ldrb	r3, [r7, #15]
 800bd90:	e077      	b.n	800be82 <load_xdir+0x16e>
	res = move_window(dp->obj.fs, dp->sect);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681a      	ldr	r2, [r3, #0]
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	4610      	mov	r0, r2
 800bd9e:	f7fe fc43 	bl	800a628 <move_window>
 800bda2:	4603      	mov	r3, r0
 800bda4:	73fb      	strb	r3, [r7, #15]
	if (res != FR_OK) return res;
 800bda6:	7bfb      	ldrb	r3, [r7, #15]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d001      	beq.n	800bdb0 <load_xdir+0x9c>
 800bdac:	7bfb      	ldrb	r3, [r7, #15]
 800bdae:	e068      	b.n	800be82 <load_xdir+0x16e>
	if (dp->dir[XDIR_Type] != 0xC0) return FR_INT_ERR;
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdb4:	781b      	ldrb	r3, [r3, #0]
 800bdb6:	2bc0      	cmp	r3, #192	@ 0xc0
 800bdb8:	d001      	beq.n	800bdbe <load_xdir+0xaa>
 800bdba:	2302      	movs	r3, #2
 800bdbc:	e061      	b.n	800be82 <load_xdir+0x16e>
	mem_cpy(dirb + SZDIRE, dp->dir, SZDIRE);
 800bdbe:	693b      	ldr	r3, [r7, #16]
 800bdc0:	f103 0020 	add.w	r0, r3, #32
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bdc8:	2220      	movs	r2, #32
 800bdca:	4619      	mov	r1, r3
 800bdcc:	f7fe f9cd 	bl	800a16a <mem_cpy>
	if (MAXDIRB(dirb[XDIR_NumName]) > sz_ent) return FR_INT_ERR;
 800bdd0:	693b      	ldr	r3, [r7, #16]
 800bdd2:	3323      	adds	r3, #35	@ 0x23
 800bdd4:	781b      	ldrb	r3, [r3, #0]
 800bdd6:	332c      	adds	r3, #44	@ 0x2c
 800bdd8:	4a2c      	ldr	r2, [pc, #176]	@ (800be8c <load_xdir+0x178>)
 800bdda:	fba2 2303 	umull	r2, r3, r2, r3
 800bdde:	08db      	lsrs	r3, r3, #3
 800bde0:	015b      	lsls	r3, r3, #5
 800bde2:	68ba      	ldr	r2, [r7, #8]
 800bde4:	429a      	cmp	r2, r3
 800bde6:	d201      	bcs.n	800bdec <load_xdir+0xd8>
 800bde8:	2302      	movs	r3, #2
 800bdea:	e04a      	b.n	800be82 <load_xdir+0x16e>

	/* Load C1 entries */
	i = SZDIRE * 2;	/* C1 offset */
 800bdec:	2340      	movs	r3, #64	@ 0x40
 800bdee:	617b      	str	r3, [r7, #20]
	do {
		res = dir_next(dp, 0);
 800bdf0:	2100      	movs	r1, #0
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f7ff fb39 	bl	800b46a <dir_next>
 800bdf8:	4603      	mov	r3, r0
 800bdfa:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800bdfc:	7bfb      	ldrb	r3, [r7, #15]
 800bdfe:	2b00      	cmp	r3, #0
 800be00:	d001      	beq.n	800be06 <load_xdir+0xf2>
 800be02:	7bfb      	ldrb	r3, [r7, #15]
 800be04:	e03d      	b.n	800be82 <load_xdir+0x16e>
		res = move_window(dp->obj.fs, dp->sect);
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	681a      	ldr	r2, [r3, #0]
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be0e:	4619      	mov	r1, r3
 800be10:	4610      	mov	r0, r2
 800be12:	f7fe fc09 	bl	800a628 <move_window>
 800be16:	4603      	mov	r3, r0
 800be18:	73fb      	strb	r3, [r7, #15]
		if (res != FR_OK) return res;
 800be1a:	7bfb      	ldrb	r3, [r7, #15]
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d001      	beq.n	800be24 <load_xdir+0x110>
 800be20:	7bfb      	ldrb	r3, [r7, #15]
 800be22:	e02e      	b.n	800be82 <load_xdir+0x16e>
		if (dp->dir[XDIR_Type] != 0xC1) return FR_INT_ERR;
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be28:	781b      	ldrb	r3, [r3, #0]
 800be2a:	2bc1      	cmp	r3, #193	@ 0xc1
 800be2c:	d001      	beq.n	800be32 <load_xdir+0x11e>
 800be2e:	2302      	movs	r3, #2
 800be30:	e027      	b.n	800be82 <load_xdir+0x16e>
		if (i < MAXDIRB(_MAX_LFN)) mem_cpy(dirb + i, dp->dir, SZDIRE);
 800be32:	697b      	ldr	r3, [r7, #20]
 800be34:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800be38:	d208      	bcs.n	800be4c <load_xdir+0x138>
 800be3a:	693a      	ldr	r2, [r7, #16]
 800be3c:	697b      	ldr	r3, [r7, #20]
 800be3e:	18d0      	adds	r0, r2, r3
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be44:	2220      	movs	r2, #32
 800be46:	4619      	mov	r1, r3
 800be48:	f7fe f98f 	bl	800a16a <mem_cpy>
	} while ((i += SZDIRE) < sz_ent);
 800be4c:	697b      	ldr	r3, [r7, #20]
 800be4e:	3320      	adds	r3, #32
 800be50:	617b      	str	r3, [r7, #20]
 800be52:	697a      	ldr	r2, [r7, #20]
 800be54:	68bb      	ldr	r3, [r7, #8]
 800be56:	429a      	cmp	r2, r3
 800be58:	d3ca      	bcc.n	800bdf0 <load_xdir+0xdc>

	/* Sanity check (do it when accessible object name) */
	if (i <= MAXDIRB(_MAX_LFN)) {
 800be5a:	697b      	ldr	r3, [r7, #20]
 800be5c:	f5b3 7f18 	cmp.w	r3, #608	@ 0x260
 800be60:	d80e      	bhi.n	800be80 <load_xdir+0x16c>
		if (xdir_sum(dirb) != ld_word(dirb + XDIR_SetSum)) return FR_INT_ERR;
 800be62:	6938      	ldr	r0, [r7, #16]
 800be64:	f7ff fe6d 	bl	800bb42 <xdir_sum>
 800be68:	4603      	mov	r3, r0
 800be6a:	461c      	mov	r4, r3
 800be6c:	693b      	ldr	r3, [r7, #16]
 800be6e:	3302      	adds	r3, #2
 800be70:	4618      	mov	r0, r3
 800be72:	f7fd ff95 	bl	8009da0 <ld_word>
 800be76:	4603      	mov	r3, r0
 800be78:	429c      	cmp	r4, r3
 800be7a:	d001      	beq.n	800be80 <load_xdir+0x16c>
 800be7c:	2302      	movs	r3, #2
 800be7e:	e000      	b.n	800be82 <load_xdir+0x16e>
	}
	return FR_OK;
 800be80:	2300      	movs	r3, #0
}
 800be82:	4618      	mov	r0, r3
 800be84:	371c      	adds	r7, #28
 800be86:	46bd      	mov	sp, r7
 800be88:	bd90      	pop	{r4, r7, pc}
 800be8a:	bf00      	nop
 800be8c:	88888889 	.word	0x88888889

0800be90 <load_obj_dir>:
static
FRESULT load_obj_dir (
	DIR* dp,			/* Blank directory object to be used to access containing direcotry */
	const _FDID* obj	/* Object with its containing directory information */
)
{
 800be90:	b5b0      	push	{r4, r5, r7, lr}
 800be92:	b084      	sub	sp, #16
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
 800be98:	6039      	str	r1, [r7, #0]
	FRESULT res;

	/* Open object containing directory */
	dp->obj.fs = obj->fs;
 800be9a:	6839      	ldr	r1, [r7, #0]
 800be9c:	6808      	ldr	r0, [r1, #0]
 800be9e:	6879      	ldr	r1, [r7, #4]
 800bea0:	6008      	str	r0, [r1, #0]
	dp->obj.sclust = obj->c_scl;
 800bea2:	6839      	ldr	r1, [r7, #0]
 800bea4:	6a08      	ldr	r0, [r1, #32]
 800bea6:	6879      	ldr	r1, [r7, #4]
 800bea8:	6088      	str	r0, [r1, #8]
	dp->obj.stat = (BYTE)obj->c_size;
 800beaa:	6839      	ldr	r1, [r7, #0]
 800beac:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800beae:	b2c8      	uxtb	r0, r1
 800beb0:	6879      	ldr	r1, [r7, #4]
 800beb2:	71c8      	strb	r0, [r1, #7]
	dp->obj.objsize = obj->c_size & 0xFFFFFF00;
 800beb4:	6839      	ldr	r1, [r7, #0]
 800beb6:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 800beb8:	2000      	movs	r0, #0
 800beba:	460c      	mov	r4, r1
 800bebc:	4605      	mov	r5, r0
 800bebe:	f024 02ff 	bic.w	r2, r4, #255	@ 0xff
 800bec2:	2300      	movs	r3, #0
 800bec4:	6879      	ldr	r1, [r7, #4]
 800bec6:	e9c1 2304 	strd	r2, r3, [r1, #16]
	dp->blk_ofs = obj->c_ofs;
 800beca:	683b      	ldr	r3, [r7, #0]
 800becc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	64da      	str	r2, [r3, #76]	@ 0x4c

	res = dir_sdi(dp, dp->blk_ofs);	/* Goto object's entry block */
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bed6:	4619      	mov	r1, r3
 800bed8:	6878      	ldr	r0, [r7, #4]
 800beda:	f7ff fa32 	bl	800b342 <dir_sdi>
 800bede:	4603      	mov	r3, r0
 800bee0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800bee2:	7bfb      	ldrb	r3, [r7, #15]
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d104      	bne.n	800bef2 <load_obj_dir+0x62>
		res = load_xdir(dp);		/* Load the object's entry block */
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f7ff ff13 	bl	800bd14 <load_xdir>
 800beee:	4603      	mov	r3, r0
 800bef0:	73fb      	strb	r3, [r7, #15]
	}
	return res;
 800bef2:	7bfb      	ldrb	r3, [r7, #15]
}
 800bef4:	4618      	mov	r0, r3
 800bef6:	3710      	adds	r7, #16
 800bef8:	46bd      	mov	sp, r7
 800befa:	bdb0      	pop	{r4, r5, r7, pc}

0800befc <store_xdir>:
/*-----------------------------------------------*/
static
FRESULT store_xdir (
	DIR* dp				/* Pointer to the direcotry object */
)
{
 800befc:	b590      	push	{r4, r7, lr}
 800befe:	b087      	sub	sp, #28
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
	FRESULT res;
	UINT nent;
	BYTE* dirb = dp->obj.fs->dirbuf;	/* Pointer to the direcotry entry block 85+C0+C1s */
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	695b      	ldr	r3, [r3, #20]
 800bf0a:	60fb      	str	r3, [r7, #12]

	/* Create set sum */
	st_word(dirb + XDIR_SetSum, xdir_sum(dirb));
 800bf0c:	68fb      	ldr	r3, [r7, #12]
 800bf0e:	1c9c      	adds	r4, r3, #2
 800bf10:	68f8      	ldr	r0, [r7, #12]
 800bf12:	f7ff fe16 	bl	800bb42 <xdir_sum>
 800bf16:	4603      	mov	r3, r0
 800bf18:	4619      	mov	r1, r3
 800bf1a:	4620      	mov	r0, r4
 800bf1c:	f7fe f856 	bl	8009fcc <st_word>
	nent = dirb[XDIR_NumSec] + 1;
 800bf20:	68fb      	ldr	r3, [r7, #12]
 800bf22:	3301      	adds	r3, #1
 800bf24:	781b      	ldrb	r3, [r3, #0]
 800bf26:	3301      	adds	r3, #1
 800bf28:	613b      	str	r3, [r7, #16]

	/* Store the set of directory to the volume */
	res = dir_sdi(dp, dp->blk_ofs);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bf2e:	4619      	mov	r1, r3
 800bf30:	6878      	ldr	r0, [r7, #4]
 800bf32:	f7ff fa06 	bl	800b342 <dir_sdi>
 800bf36:	4603      	mov	r3, r0
 800bf38:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800bf3a:	e026      	b.n	800bf8a <store_xdir+0x8e>
		res = move_window(dp->obj.fs, dp->sect);
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	681a      	ldr	r2, [r3, #0]
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf44:	4619      	mov	r1, r3
 800bf46:	4610      	mov	r0, r2
 800bf48:	f7fe fb6e 	bl	800a628 <move_window>
 800bf4c:	4603      	mov	r3, r0
 800bf4e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800bf50:	7dfb      	ldrb	r3, [r7, #23]
 800bf52:	2b00      	cmp	r3, #0
 800bf54:	d11d      	bne.n	800bf92 <store_xdir+0x96>
		mem_cpy(dp->dir, dirb, SZDIRE);
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800bf5a:	2220      	movs	r2, #32
 800bf5c:	68f9      	ldr	r1, [r7, #12]
 800bf5e:	4618      	mov	r0, r3
 800bf60:	f7fe f903 	bl	800a16a <mem_cpy>
		dp->obj.fs->wflag = 1;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	2201      	movs	r2, #1
 800bf6a:	70da      	strb	r2, [r3, #3]
		if (--nent == 0) break;
 800bf6c:	693b      	ldr	r3, [r7, #16]
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	613b      	str	r3, [r7, #16]
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d00e      	beq.n	800bf96 <store_xdir+0x9a>
		dirb += SZDIRE;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	3320      	adds	r3, #32
 800bf7c:	60fb      	str	r3, [r7, #12]
		res = dir_next(dp, 0);
 800bf7e:	2100      	movs	r1, #0
 800bf80:	6878      	ldr	r0, [r7, #4]
 800bf82:	f7ff fa72 	bl	800b46a <dir_next>
 800bf86:	4603      	mov	r3, r0
 800bf88:	75fb      	strb	r3, [r7, #23]
	while (res == FR_OK) {
 800bf8a:	7dfb      	ldrb	r3, [r7, #23]
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d0d5      	beq.n	800bf3c <store_xdir+0x40>
 800bf90:	e002      	b.n	800bf98 <store_xdir+0x9c>
		if (res != FR_OK) break;
 800bf92:	bf00      	nop
 800bf94:	e000      	b.n	800bf98 <store_xdir+0x9c>
		if (--nent == 0) break;
 800bf96:	bf00      	nop
	}
	return (res == FR_OK || res == FR_DISK_ERR) ? res : FR_INT_ERR;
 800bf98:	7dfb      	ldrb	r3, [r7, #23]
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d002      	beq.n	800bfa4 <store_xdir+0xa8>
 800bf9e:	7dfb      	ldrb	r3, [r7, #23]
 800bfa0:	2b01      	cmp	r3, #1
 800bfa2:	d101      	bne.n	800bfa8 <store_xdir+0xac>
 800bfa4:	7dfb      	ldrb	r3, [r7, #23]
 800bfa6:	e000      	b.n	800bfaa <store_xdir+0xae>
 800bfa8:	2302      	movs	r3, #2
}
 800bfaa:	4618      	mov	r0, r3
 800bfac:	371c      	adds	r7, #28
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd90      	pop	{r4, r7, pc}

0800bfb2 <create_xdir>:
static
void create_xdir (
	BYTE* dirb,			/* Pointer to the direcotry entry block buffer */
	const WCHAR* lfn	/* Pointer to the nul terminated file name */
)
{
 800bfb2:	b590      	push	{r4, r7, lr}
 800bfb4:	b085      	sub	sp, #20
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	6078      	str	r0, [r7, #4]
 800bfba:	6039      	str	r1, [r7, #0]
	BYTE nb, nc;
	WCHAR chr;


	/* Create 85+C0 entry */
	mem_set(dirb, 0, 2 * SZDIRE);
 800bfbc:	2240      	movs	r2, #64	@ 0x40
 800bfbe:	2100      	movs	r1, #0
 800bfc0:	6878      	ldr	r0, [r7, #4]
 800bfc2:	f7fe f8f3 	bl	800a1ac <mem_set>
	dirb[XDIR_Type] = 0x85;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	2285      	movs	r2, #133	@ 0x85
 800bfca:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_Type + SZDIRE] = 0xC0;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	3320      	adds	r3, #32
 800bfd0:	22c0      	movs	r2, #192	@ 0xc0
 800bfd2:	701a      	strb	r2, [r3, #0]

	/* Create C1 entries */
	nc = 0; nb = 1; chr = 1; i = SZDIRE * 2;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	72bb      	strb	r3, [r7, #10]
 800bfd8:	2301      	movs	r3, #1
 800bfda:	72fb      	strb	r3, [r7, #11]
 800bfdc:	2301      	movs	r3, #1
 800bfde:	813b      	strh	r3, [r7, #8]
 800bfe0:	2340      	movs	r3, #64	@ 0x40
 800bfe2:	60fb      	str	r3, [r7, #12]
	do {
		dirb[i++] = 0xC1; dirb[i++] = 0;	/* Entry type C1 */
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	1c5a      	adds	r2, r3, #1
 800bfe8:	60fa      	str	r2, [r7, #12]
 800bfea:	687a      	ldr	r2, [r7, #4]
 800bfec:	4413      	add	r3, r2
 800bfee:	22c1      	movs	r2, #193	@ 0xc1
 800bff0:	701a      	strb	r2, [r3, #0]
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	1c5a      	adds	r2, r3, #1
 800bff6:	60fa      	str	r2, [r7, #12]
 800bff8:	687a      	ldr	r2, [r7, #4]
 800bffa:	4413      	add	r3, r2
 800bffc:	2200      	movs	r2, #0
 800bffe:	701a      	strb	r2, [r3, #0]
		do {	/* Fill name field */
			if (chr && (chr = lfn[nc]) != 0) nc++;	/* Get a character if exist */
 800c000:	893b      	ldrh	r3, [r7, #8]
 800c002:	2b00      	cmp	r3, #0
 800c004:	d00b      	beq.n	800c01e <create_xdir+0x6c>
 800c006:	7abb      	ldrb	r3, [r7, #10]
 800c008:	005b      	lsls	r3, r3, #1
 800c00a:	683a      	ldr	r2, [r7, #0]
 800c00c:	4413      	add	r3, r2
 800c00e:	881b      	ldrh	r3, [r3, #0]
 800c010:	813b      	strh	r3, [r7, #8]
 800c012:	893b      	ldrh	r3, [r7, #8]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d002      	beq.n	800c01e <create_xdir+0x6c>
 800c018:	7abb      	ldrb	r3, [r7, #10]
 800c01a:	3301      	adds	r3, #1
 800c01c:	72bb      	strb	r3, [r7, #10]
			st_word(dirb + i, chr); 		/* Store it */
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	4413      	add	r3, r2
 800c024:	893a      	ldrh	r2, [r7, #8]
 800c026:	4611      	mov	r1, r2
 800c028:	4618      	mov	r0, r3
 800c02a:	f7fd ffcf 	bl	8009fcc <st_word>
		} while ((i += 2) % SZDIRE != 0);
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	3302      	adds	r3, #2
 800c032:	60fb      	str	r3, [r7, #12]
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	f003 031f 	and.w	r3, r3, #31
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d1e0      	bne.n	800c000 <create_xdir+0x4e>
		nb++;
 800c03e:	7afb      	ldrb	r3, [r7, #11]
 800c040:	3301      	adds	r3, #1
 800c042:	72fb      	strb	r3, [r7, #11]
	} while (lfn[nc]);	/* Fill next entry if any char follows */
 800c044:	7abb      	ldrb	r3, [r7, #10]
 800c046:	005b      	lsls	r3, r3, #1
 800c048:	683a      	ldr	r2, [r7, #0]
 800c04a:	4413      	add	r3, r2
 800c04c:	881b      	ldrh	r3, [r3, #0]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d1c8      	bne.n	800bfe4 <create_xdir+0x32>

	dirb[XDIR_NumName] = nc;	/* Set name length */
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	3323      	adds	r3, #35	@ 0x23
 800c056:	7aba      	ldrb	r2, [r7, #10]
 800c058:	701a      	strb	r2, [r3, #0]
	dirb[XDIR_NumSec] = nb;		/* Set block length */
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	3301      	adds	r3, #1
 800c05e:	7afa      	ldrb	r2, [r7, #11]
 800c060:	701a      	strb	r2, [r3, #0]
	st_word(dirb + XDIR_NameHash, xname_sum(lfn));	/* Set name hash */
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f103 0424 	add.w	r4, r3, #36	@ 0x24
 800c068:	6838      	ldr	r0, [r7, #0]
 800c06a:	f7ff fd9c 	bl	800bba6 <xname_sum>
 800c06e:	4603      	mov	r3, r0
 800c070:	4619      	mov	r1, r3
 800c072:	4620      	mov	r0, r4
 800c074:	f7fd ffaa 	bl	8009fcc <st_word>
}
 800c078:	bf00      	nop
 800c07a:	3714      	adds	r7, #20
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd90      	pop	{r4, r7, pc}

0800c080 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b086      	sub	sp, #24
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800c08a:	2304      	movs	r3, #4
 800c08c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681b      	ldr	r3, [r3, #0]
 800c092:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
 800c094:	23ff      	movs	r3, #255	@ 0xff
 800c096:	757b      	strb	r3, [r7, #21]
 800c098:	23ff      	movs	r3, #255	@ 0xff
 800c09a:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800c09c:	e09f      	b.n	800c1de <dir_read+0x15e>
		res = move_window(fs, dp->sect);
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c0a2:	4619      	mov	r1, r3
 800c0a4:	6938      	ldr	r0, [r7, #16]
 800c0a6:	f7fe fabf 	bl	800a628 <move_window>
 800c0aa:	4603      	mov	r3, r0
 800c0ac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c0ae:	7dfb      	ldrb	r3, [r7, #23]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	f040 809a 	bne.w	800c1ea <dir_read+0x16a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	75bb      	strb	r3, [r7, #22]
		if (c == 0) {
 800c0be:	7dbb      	ldrb	r3, [r7, #22]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d102      	bne.n	800c0ca <dir_read+0x4a>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800c0c4:	2304      	movs	r3, #4
 800c0c6:	75fb      	strb	r3, [r7, #23]
 800c0c8:	e096      	b.n	800c1f8 <dir_read+0x178>
		}
#if _FS_EXFAT
		if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800c0ca:	693b      	ldr	r3, [r7, #16]
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	2b04      	cmp	r3, #4
 800c0d0:	d118      	bne.n	800c104 <dir_read+0x84>
			if (_USE_LABEL && vol) {
				if (c == 0x83) break;	/* Volume label entry? */
			} else {
				if (c == 0x85) {		/* Start of the file entry block? */
 800c0d2:	7dbb      	ldrb	r3, [r7, #22]
 800c0d4:	2b85      	cmp	r3, #133	@ 0x85
 800c0d6:	d179      	bne.n	800c1cc <dir_read+0x14c>
					dp->blk_ofs = dp->dptr;	/* Get location of the block */
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	64da      	str	r2, [r3, #76]	@ 0x4c
					res = load_xdir(dp);	/* Load the entry block */
 800c0e0:	6878      	ldr	r0, [r7, #4]
 800c0e2:	f7ff fe17 	bl	800bd14 <load_xdir>
 800c0e6:	4603      	mov	r3, r0
 800c0e8:	75fb      	strb	r3, [r7, #23]
					if (res == FR_OK) {
 800c0ea:	7dfb      	ldrb	r3, [r7, #23]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d17e      	bne.n	800c1ee <dir_read+0x16e>
						dp->obj.attr = fs->dirbuf[XDIR_Attr] & AM_MASK;	/* Get attribute */
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	695b      	ldr	r3, [r3, #20]
 800c0f4:	3304      	adds	r3, #4
 800c0f6:	781b      	ldrb	r3, [r3, #0]
 800c0f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c0fc:	b2da      	uxtb	r2, r3
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	719a      	strb	r2, [r3, #6]
					}
					break;
 800c102:	e074      	b.n	800c1ee <dir_read+0x16e>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800c104:	687b      	ldr	r3, [r7, #4]
 800c106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c108:	330b      	adds	r3, #11
 800c10a:	781b      	ldrb	r3, [r3, #0]
 800c10c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c110:	73fb      	strb	r3, [r7, #15]
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	7bfa      	ldrb	r2, [r7, #15]
 800c116:	719a      	strb	r2, [r3, #6]
#if _USE_LFN != 0	/* LFN configuration */
			if (c == DDEM || c == '.' || (int)((a & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800c118:	7dbb      	ldrb	r3, [r7, #22]
 800c11a:	2be5      	cmp	r3, #229	@ 0xe5
 800c11c:	d00e      	beq.n	800c13c <dir_read+0xbc>
 800c11e:	7dbb      	ldrb	r3, [r7, #22]
 800c120:	2b2e      	cmp	r3, #46	@ 0x2e
 800c122:	d00b      	beq.n	800c13c <dir_read+0xbc>
 800c124:	7bfb      	ldrb	r3, [r7, #15]
 800c126:	f023 0320 	bic.w	r3, r3, #32
 800c12a:	2b08      	cmp	r3, #8
 800c12c:	bf0c      	ite	eq
 800c12e:	2301      	moveq	r3, #1
 800c130:	2300      	movne	r3, #0
 800c132:	b2db      	uxtb	r3, r3
 800c134:	461a      	mov	r2, r3
 800c136:	683b      	ldr	r3, [r7, #0]
 800c138:	4293      	cmp	r3, r2
 800c13a:	d002      	beq.n	800c142 <dir_read+0xc2>
				ord = 0xFF;
 800c13c:	23ff      	movs	r3, #255	@ 0xff
 800c13e:	757b      	strb	r3, [r7, #21]
 800c140:	e044      	b.n	800c1cc <dir_read+0x14c>
			} else {
				if (a == AM_LFN) {			/* An LFN entry is found */
 800c142:	7bfb      	ldrb	r3, [r7, #15]
 800c144:	2b0f      	cmp	r3, #15
 800c146:	d12f      	bne.n	800c1a8 <dir_read+0x128>
					if (c & LLEF) {			/* Is it start of an LFN sequence? */
 800c148:	7dbb      	ldrb	r3, [r7, #22]
 800c14a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d00d      	beq.n	800c16e <dir_read+0xee>
						sum = dp->dir[LDIR_Chksum];
 800c152:	687b      	ldr	r3, [r7, #4]
 800c154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c156:	7b5b      	ldrb	r3, [r3, #13]
 800c158:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;
 800c15a:	7dbb      	ldrb	r3, [r7, #22]
 800c15c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c160:	75bb      	strb	r3, [r7, #22]
 800c162:	7dbb      	ldrb	r3, [r7, #22]
 800c164:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check LFN validity and capture it */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800c16e:	7dba      	ldrb	r2, [r7, #22]
 800c170:	7d7b      	ldrb	r3, [r7, #21]
 800c172:	429a      	cmp	r2, r3
 800c174:	d115      	bne.n	800c1a2 <dir_read+0x122>
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c17a:	330d      	adds	r3, #13
 800c17c:	781b      	ldrb	r3, [r3, #0]
 800c17e:	7d3a      	ldrb	r2, [r7, #20]
 800c180:	429a      	cmp	r2, r3
 800c182:	d10e      	bne.n	800c1a2 <dir_read+0x122>
 800c184:	693b      	ldr	r3, [r7, #16]
 800c186:	691a      	ldr	r2, [r3, #16]
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c18c:	4619      	mov	r1, r3
 800c18e:	4610      	mov	r0, r2
 800c190:	f7ff fb5c 	bl	800b84c <pick_lfn>
 800c194:	4603      	mov	r3, r0
 800c196:	2b00      	cmp	r3, #0
 800c198:	d003      	beq.n	800c1a2 <dir_read+0x122>
 800c19a:	7d7b      	ldrb	r3, [r7, #21]
 800c19c:	3b01      	subs	r3, #1
 800c19e:	b2db      	uxtb	r3, r3
 800c1a0:	e000      	b.n	800c1a4 <dir_read+0x124>
 800c1a2:	23ff      	movs	r3, #255	@ 0xff
 800c1a4:	757b      	strb	r3, [r7, #21]
 800c1a6:	e011      	b.n	800c1cc <dir_read+0x14c>
				} else {					/* An SFN entry is found */
					if (ord || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800c1a8:	7d7b      	ldrb	r3, [r7, #21]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d109      	bne.n	800c1c2 <dir_read+0x142>
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c1b2:	4618      	mov	r0, r3
 800c1b4:	f7ff fca4 	bl	800bb00 <sum_sfn>
 800c1b8:	4603      	mov	r3, r0
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	7d3b      	ldrb	r3, [r7, #20]
 800c1be:	4293      	cmp	r3, r2
 800c1c0:	d017      	beq.n	800c1f2 <dir_read+0x172>
						dp->blk_ofs = 0xFFFFFFFF;			/* It has no LFN. */
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c1c8:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					break;
 800c1ca:	e012      	b.n	800c1f2 <dir_read+0x172>
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800c1cc:	2100      	movs	r1, #0
 800c1ce:	6878      	ldr	r0, [r7, #4]
 800c1d0:	f7ff f94b 	bl	800b46a <dir_next>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c1d8:	7dfb      	ldrb	r3, [r7, #23]
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d10b      	bne.n	800c1f6 <dir_read+0x176>
	while (dp->sect) {
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	f47f af5b 	bne.w	800c09e <dir_read+0x1e>
 800c1e8:	e006      	b.n	800c1f8 <dir_read+0x178>
		if (res != FR_OK) break;
 800c1ea:	bf00      	nop
 800c1ec:	e004      	b.n	800c1f8 <dir_read+0x178>
					break;
 800c1ee:	bf00      	nop
 800c1f0:	e002      	b.n	800c1f8 <dir_read+0x178>
					break;
 800c1f2:	bf00      	nop
 800c1f4:	e000      	b.n	800c1f8 <dir_read+0x178>
		if (res != FR_OK) break;
 800c1f6:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800c1f8:	7dfb      	ldrb	r3, [r7, #23]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	d002      	beq.n	800c204 <dir_read+0x184>
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	2200      	movs	r2, #0
 800c202:	639a      	str	r2, [r3, #56]	@ 0x38
	return res;
 800c204:	7dfb      	ldrb	r3, [r7, #23]
}
 800c206:	4618      	mov	r0, r3
 800c208:	3718      	adds	r7, #24
 800c20a:	46bd      	mov	sp, r7
 800c20c:	bd80      	pop	{r7, pc}

0800c20e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c20e:	b590      	push	{r4, r7, lr}
 800c210:	b089      	sub	sp, #36	@ 0x24
 800c212:	af00      	add	r7, sp, #0
 800c214:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	60fb      	str	r3, [r7, #12]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c21c:	2100      	movs	r1, #0
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	f7ff f88f 	bl	800b342 <dir_sdi>
 800c224:	4603      	mov	r3, r0
 800c226:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) return res;
 800c228:	7ffb      	ldrb	r3, [r7, #31]
 800c22a:	2b00      	cmp	r3, #0
 800c22c:	d001      	beq.n	800c232 <dir_find+0x24>
 800c22e:	7ffb      	ldrb	r3, [r7, #31]
 800c230:	e113      	b.n	800c45a <dir_find+0x24c>
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	781b      	ldrb	r3, [r3, #0]
 800c236:	2b04      	cmp	r3, #4
 800c238:	d165      	bne.n	800c306 <dir_find+0xf8>
		BYTE nc;
		UINT di, ni;
		WORD hash = xname_sum(fs->lfnbuf);		/* Hash value of the name to find */
 800c23a:	68fb      	ldr	r3, [r7, #12]
 800c23c:	691b      	ldr	r3, [r3, #16]
 800c23e:	4618      	mov	r0, r3
 800c240:	f7ff fcb1 	bl	800bba6 <xname_sum>
 800c244:	4603      	mov	r3, r0
 800c246:	813b      	strh	r3, [r7, #8]

		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800c248:	e050      	b.n	800c2ec <dir_find+0xde>
#if _MAX_LFN < 255
			if (fs->dirbuf[XDIR_NumName] > _MAX_LFN) continue;			/* Skip comparison if inaccessible object name */
#endif
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	695b      	ldr	r3, [r3, #20]
 800c24e:	3324      	adds	r3, #36	@ 0x24
 800c250:	4618      	mov	r0, r3
 800c252:	f7fd fda5 	bl	8009da0 <ld_word>
 800c256:	4603      	mov	r3, r0
 800c258:	461a      	mov	r2, r3
 800c25a:	893b      	ldrh	r3, [r7, #8]
 800c25c:	4293      	cmp	r3, r2
 800c25e:	d144      	bne.n	800c2ea <dir_find+0xdc>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	695b      	ldr	r3, [r3, #20]
 800c264:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800c268:	76fb      	strb	r3, [r7, #27]
 800c26a:	2340      	movs	r3, #64	@ 0x40
 800c26c:	617b      	str	r3, [r7, #20]
 800c26e:	2300      	movs	r3, #0
 800c270:	613b      	str	r3, [r7, #16]
 800c272:	e029      	b.n	800c2c8 <dir_find+0xba>
				if ((di % SZDIRE) == 0) di += 2;
 800c274:	697b      	ldr	r3, [r7, #20]
 800c276:	f003 031f 	and.w	r3, r3, #31
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d102      	bne.n	800c284 <dir_find+0x76>
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	3302      	adds	r3, #2
 800c282:	617b      	str	r3, [r7, #20]
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	695a      	ldr	r2, [r3, #20]
 800c288:	697b      	ldr	r3, [r7, #20]
 800c28a:	4413      	add	r3, r2
 800c28c:	4618      	mov	r0, r3
 800c28e:	f7fd fd87 	bl	8009da0 <ld_word>
 800c292:	4603      	mov	r3, r0
 800c294:	4618      	mov	r0, r3
 800c296:	f003 f9d7 	bl	800f648 <ff_wtoupper>
 800c29a:	4603      	mov	r3, r0
 800c29c:	461c      	mov	r4, r3
 800c29e:	68fb      	ldr	r3, [r7, #12]
 800c2a0:	691a      	ldr	r2, [r3, #16]
 800c2a2:	693b      	ldr	r3, [r7, #16]
 800c2a4:	005b      	lsls	r3, r3, #1
 800c2a6:	4413      	add	r3, r2
 800c2a8:	881b      	ldrh	r3, [r3, #0]
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	f003 f9cc 	bl	800f648 <ff_wtoupper>
 800c2b0:	4603      	mov	r3, r0
 800c2b2:	429c      	cmp	r4, r3
 800c2b4:	d10c      	bne.n	800c2d0 <dir_find+0xc2>
			for (nc = fs->dirbuf[XDIR_NumName], di = SZDIRE * 2, ni = 0; nc; nc--, di += 2, ni++) {	/* Compare the name */
 800c2b6:	7efb      	ldrb	r3, [r7, #27]
 800c2b8:	3b01      	subs	r3, #1
 800c2ba:	76fb      	strb	r3, [r7, #27]
 800c2bc:	697b      	ldr	r3, [r7, #20]
 800c2be:	3302      	adds	r3, #2
 800c2c0:	617b      	str	r3, [r7, #20]
 800c2c2:	693b      	ldr	r3, [r7, #16]
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	613b      	str	r3, [r7, #16]
 800c2c8:	7efb      	ldrb	r3, [r7, #27]
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d1d2      	bne.n	800c274 <dir_find+0x66>
 800c2ce:	e000      	b.n	800c2d2 <dir_find+0xc4>
				if (ff_wtoupper(ld_word(fs->dirbuf + di)) != ff_wtoupper(fs->lfnbuf[ni])) break;
 800c2d0:	bf00      	nop
			}
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800c2d2:	7efb      	ldrb	r3, [r7, #27]
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d109      	bne.n	800c2ec <dir_find+0xde>
 800c2d8:	68fb      	ldr	r3, [r7, #12]
 800c2da:	691a      	ldr	r2, [r3, #16]
 800c2dc:	693b      	ldr	r3, [r7, #16]
 800c2de:	005b      	lsls	r3, r3, #1
 800c2e0:	4413      	add	r3, r2
 800c2e2:	881b      	ldrh	r3, [r3, #0]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d00b      	beq.n	800c300 <dir_find+0xf2>
 800c2e8:	e000      	b.n	800c2ec <dir_find+0xde>
			if (ld_word(fs->dirbuf + XDIR_NameHash) != hash) continue;	/* Skip comparison if hash mismatched */
 800c2ea:	bf00      	nop
		while ((res = dir_read(dp, 0)) == FR_OK) {	/* Read an item */
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f7ff fec6 	bl	800c080 <dir_read>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	77fb      	strb	r3, [r7, #31]
 800c2f8:	7ffb      	ldrb	r3, [r7, #31]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d0a5      	beq.n	800c24a <dir_find+0x3c>
 800c2fe:	e000      	b.n	800c302 <dir_find+0xf4>
			if (nc == 0 && !fs->lfnbuf[ni]) break;	/* Name matched? */
 800c300:	bf00      	nop
		}
		return res;
 800c302:	7ffb      	ldrb	r3, [r7, #31]
 800c304:	e0a9      	b.n	800c45a <dir_find+0x24c>
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c306:	23ff      	movs	r3, #255	@ 0xff
 800c308:	773b      	strb	r3, [r7, #28]
 800c30a:	7f3b      	ldrb	r3, [r7, #28]
 800c30c:	777b      	strb	r3, [r7, #29]
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	f04f 32ff 	mov.w	r2, #4294967295
 800c314:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
	do {
		res = move_window(fs, dp->sect);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c31a:	4619      	mov	r1, r3
 800c31c:	68f8      	ldr	r0, [r7, #12]
 800c31e:	f7fe f983 	bl	800a628 <move_window>
 800c322:	4603      	mov	r3, r0
 800c324:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) break;
 800c326:	7ffb      	ldrb	r3, [r7, #31]
 800c328:	2b00      	cmp	r3, #0
 800c32a:	f040 8090 	bne.w	800c44e <dir_find+0x240>
		c = dp->dir[DIR_Name];
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c332:	781b      	ldrb	r3, [r3, #0]
 800c334:	77bb      	strb	r3, [r7, #30]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c336:	7fbb      	ldrb	r3, [r7, #30]
 800c338:	2b00      	cmp	r3, #0
 800c33a:	d102      	bne.n	800c342 <dir_find+0x134>
 800c33c:	2304      	movs	r3, #4
 800c33e:	77fb      	strb	r3, [r7, #31]
 800c340:	e08a      	b.n	800c458 <dir_find+0x24a>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c346:	330b      	adds	r3, #11
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c34e:	72fb      	strb	r3, [r7, #11]
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	7afa      	ldrb	r2, [r7, #11]
 800c354:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 800c356:	7fbb      	ldrb	r3, [r7, #30]
 800c358:	2be5      	cmp	r3, #229	@ 0xe5
 800c35a:	d007      	beq.n	800c36c <dir_find+0x15e>
 800c35c:	7afb      	ldrb	r3, [r7, #11]
 800c35e:	f003 0308 	and.w	r3, r3, #8
 800c362:	2b00      	cmp	r3, #0
 800c364:	d009      	beq.n	800c37a <dir_find+0x16c>
 800c366:	7afb      	ldrb	r3, [r7, #11]
 800c368:	2b0f      	cmp	r3, #15
 800c36a:	d006      	beq.n	800c37a <dir_find+0x16c>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c36c:	23ff      	movs	r3, #255	@ 0xff
 800c36e:	777b      	strb	r3, [r7, #29]
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	f04f 32ff 	mov.w	r2, #4294967295
 800c376:	64da      	str	r2, [r3, #76]	@ 0x4c
 800c378:	e05e      	b.n	800c438 <dir_find+0x22a>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 800c37a:	7afb      	ldrb	r3, [r7, #11]
 800c37c:	2b0f      	cmp	r3, #15
 800c37e:	d136      	bne.n	800c3ee <dir_find+0x1e0>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800c386:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d154      	bne.n	800c438 <dir_find+0x22a>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800c38e:	7fbb      	ldrb	r3, [r7, #30]
 800c390:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c394:	2b00      	cmp	r3, #0
 800c396:	d00d      	beq.n	800c3b4 <dir_find+0x1a6>
						sum = dp->dir[LDIR_Chksum];
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c39c:	7b5b      	ldrb	r3, [r3, #13]
 800c39e:	773b      	strb	r3, [r7, #28]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800c3a0:	7fbb      	ldrb	r3, [r7, #30]
 800c3a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c3a6:	77bb      	strb	r3, [r7, #30]
 800c3a8:	7fbb      	ldrb	r3, [r7, #30]
 800c3aa:	777b      	strb	r3, [r7, #29]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	64da      	str	r2, [r3, #76]	@ 0x4c
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800c3b4:	7fba      	ldrb	r2, [r7, #30]
 800c3b6:	7f7b      	ldrb	r3, [r7, #29]
 800c3b8:	429a      	cmp	r2, r3
 800c3ba:	d115      	bne.n	800c3e8 <dir_find+0x1da>
 800c3bc:	687b      	ldr	r3, [r7, #4]
 800c3be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3c0:	330d      	adds	r3, #13
 800c3c2:	781b      	ldrb	r3, [r3, #0]
 800c3c4:	7f3a      	ldrb	r2, [r7, #28]
 800c3c6:	429a      	cmp	r2, r3
 800c3c8:	d10e      	bne.n	800c3e8 <dir_find+0x1da>
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	691a      	ldr	r2, [r3, #16]
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3d2:	4619      	mov	r1, r3
 800c3d4:	4610      	mov	r0, r2
 800c3d6:	f7ff f9c9 	bl	800b76c <cmp_lfn>
 800c3da:	4603      	mov	r3, r0
 800c3dc:	2b00      	cmp	r3, #0
 800c3de:	d003      	beq.n	800c3e8 <dir_find+0x1da>
 800c3e0:	7f7b      	ldrb	r3, [r7, #29]
 800c3e2:	3b01      	subs	r3, #1
 800c3e4:	b2db      	uxtb	r3, r3
 800c3e6:	e000      	b.n	800c3ea <dir_find+0x1dc>
 800c3e8:	23ff      	movs	r3, #255	@ 0xff
 800c3ea:	777b      	strb	r3, [r7, #29]
 800c3ec:	e024      	b.n	800c438 <dir_find+0x22a>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c3ee:	7f7b      	ldrb	r3, [r7, #29]
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d109      	bne.n	800c408 <dir_find+0x1fa>
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	f7ff fb81 	bl	800bb00 <sum_sfn>
 800c3fe:	4603      	mov	r3, r0
 800c400:	461a      	mov	r2, r3
 800c402:	7f3b      	ldrb	r3, [r7, #28]
 800c404:	4293      	cmp	r3, r2
 800c406:	d024      	beq.n	800c452 <dir_find+0x244>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800c40e:	f003 0301 	and.w	r3, r3, #1
 800c412:	2b00      	cmp	r3, #0
 800c414:	d10a      	bne.n	800c42c <dir_find+0x21e>
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	3340      	adds	r3, #64	@ 0x40
 800c41e:	220b      	movs	r2, #11
 800c420:	4619      	mov	r1, r3
 800c422:	f7fd fede 	bl	800a1e2 <mem_cmp>
 800c426:	4603      	mov	r3, r0
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d014      	beq.n	800c456 <dir_find+0x248>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800c42c:	23ff      	movs	r3, #255	@ 0xff
 800c42e:	777b      	strb	r3, [r7, #29]
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	f04f 32ff 	mov.w	r2, #4294967295
 800c436:	64da      	str	r2, [r3, #76]	@ 0x4c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c438:	2100      	movs	r1, #0
 800c43a:	6878      	ldr	r0, [r7, #4]
 800c43c:	f7ff f815 	bl	800b46a <dir_next>
 800c440:	4603      	mov	r3, r0
 800c442:	77fb      	strb	r3, [r7, #31]
	} while (res == FR_OK);
 800c444:	7ffb      	ldrb	r3, [r7, #31]
 800c446:	2b00      	cmp	r3, #0
 800c448:	f43f af65 	beq.w	800c316 <dir_find+0x108>
 800c44c:	e004      	b.n	800c458 <dir_find+0x24a>
		if (res != FR_OK) break;
 800c44e:	bf00      	nop
 800c450:	e002      	b.n	800c458 <dir_find+0x24a>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800c452:	bf00      	nop
 800c454:	e000      	b.n	800c458 <dir_find+0x24a>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800c456:	bf00      	nop

	return res;
 800c458:	7ffb      	ldrb	r3, [r7, #31]
}
 800c45a:	4618      	mov	r0, r3
 800c45c:	3724      	adds	r7, #36	@ 0x24
 800c45e:	46bd      	mov	sp, r7
 800c460:	bd90      	pop	{r4, r7, pc}
	...

0800c464 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c464:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c468:	b0a0      	sub	sp, #128	@ 0x80
 800c46a:	af00      	add	r7, sp, #0
 800c46c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	66fb      	str	r3, [r7, #108]	@ 0x6c
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800c47a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d001      	beq.n	800c486 <dir_register+0x22>
 800c482:	2306      	movs	r3, #6
 800c484:	e192      	b.n	800c7ac <dir_register+0x348>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 800c486:	2300      	movs	r3, #0
 800c488:	677b      	str	r3, [r7, #116]	@ 0x74
 800c48a:	e002      	b.n	800c492 <dir_register+0x2e>
 800c48c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c48e:	3301      	adds	r3, #1
 800c490:	677b      	str	r3, [r7, #116]	@ 0x74
 800c492:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c494:	691a      	ldr	r2, [r3, #16]
 800c496:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c498:	005b      	lsls	r3, r3, #1
 800c49a:	4413      	add	r3, r2
 800c49c:	881b      	ldrh	r3, [r3, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d1f4      	bne.n	800c48c <dir_register+0x28>

#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800c4a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c4a4:	781b      	ldrb	r3, [r3, #0]
 800c4a6:	2b04      	cmp	r3, #4
 800c4a8:	f040 80a3 	bne.w	800c5f2 <dir_register+0x18e>
		DIR dj;

		nent = (nlen + 14) / 15 + 2;	/* Number of entries to allocate (85+C0+C1s) */
 800c4ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c4ae:	330e      	adds	r3, #14
 800c4b0:	4aa4      	ldr	r2, [pc, #656]	@ (800c744 <dir_register+0x2e0>)
 800c4b2:	fba2 2303 	umull	r2, r3, r2, r3
 800c4b6:	08db      	lsrs	r3, r3, #3
 800c4b8:	3302      	adds	r3, #2
 800c4ba:	673b      	str	r3, [r7, #112]	@ 0x70
		res = dir_alloc(dp, nent);		/* Allocate entries */
 800c4bc:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f7ff f8b9 	bl	800b636 <dir_alloc>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res != FR_OK) return res;
 800c4ca:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d002      	beq.n	800c4d8 <dir_register+0x74>
 800c4d2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c4d6:	e169      	b.n	800c7ac <dir_register+0x348>
		dp->blk_ofs = dp->dptr - SZDIRE * (nent - 1);	/* Set the allocated entry block offset */
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c4dc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c4de:	3b01      	subs	r3, #1
 800c4e0:	015b      	lsls	r3, r3, #5
 800c4e2:	1ad2      	subs	r2, r2, r3
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	64da      	str	r2, [r3, #76]	@ 0x4c

		if (dp->obj.sclust != 0 && (dp->obj.stat & 4)) {	/* Has the sub-directory been stretched? */
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	689b      	ldr	r3, [r3, #8]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d076      	beq.n	800c5de <dir_register+0x17a>
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	79db      	ldrb	r3, [r3, #7]
 800c4f4:	f003 0304 	and.w	r3, r3, #4
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d070      	beq.n	800c5de <dir_register+0x17a>
			dp->obj.objsize += (DWORD)fs->csize * SS(fs);	/* Increase the directory size by cluster size */
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c502:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c504:	8949      	ldrh	r1, [r1, #10]
 800c506:	4608      	mov	r0, r1
 800c508:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c50a:	8989      	ldrh	r1, [r1, #12]
 800c50c:	fb00 f101 	mul.w	r1, r0, r1
 800c510:	2000      	movs	r0, #0
 800c512:	460c      	mov	r4, r1
 800c514:	4605      	mov	r5, r0
 800c516:	eb12 0804 	adds.w	r8, r2, r4
 800c51a:	eb43 0905 	adc.w	r9, r3, r5
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	e9c3 8904 	strd	r8, r9, [r3, #16]
			res = fill_first_frag(&dp->obj);				/* Fill first fragment on the FAT if needed */
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	4618      	mov	r0, r3
 800c528:	f7fe fcaa 	bl	800ae80 <fill_first_frag>
 800c52c:	4603      	mov	r3, r0
 800c52e:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800c532:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c536:	2b00      	cmp	r3, #0
 800c538:	d002      	beq.n	800c540 <dir_register+0xdc>
 800c53a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c53e:	e135      	b.n	800c7ac <dir_register+0x348>
			res = fill_last_frag(&dp->obj, dp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800c540:	6878      	ldr	r0, [r7, #4]
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c546:	f04f 32ff 	mov.w	r2, #4294967295
 800c54a:	4619      	mov	r1, r3
 800c54c:	f7fe fcc7 	bl	800aede <fill_last_frag>
 800c550:	4603      	mov	r3, r0
 800c552:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800c556:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c55a:	2b00      	cmp	r3, #0
 800c55c:	d002      	beq.n	800c564 <dir_register+0x100>
 800c55e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c562:	e123      	b.n	800c7ac <dir_register+0x348>
			res = load_obj_dir(&dj, &dp->obj);				/* Load the object status */
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	f107 0308 	add.w	r3, r7, #8
 800c56a:	4611      	mov	r1, r2
 800c56c:	4618      	mov	r0, r3
 800c56e:	f7ff fc8f 	bl	800be90 <load_obj_dir>
 800c572:	4603      	mov	r3, r0
 800c574:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800c578:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d002      	beq.n	800c586 <dir_register+0x122>
 800c580:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c584:	e112      	b.n	800c7ac <dir_register+0x348>
			st_qword(fs->dirbuf + XDIR_FileSize, dp->obj.objsize);		/* Update the allocation status */
 800c586:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c588:	695b      	ldr	r3, [r3, #20]
 800c58a:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c594:	4608      	mov	r0, r1
 800c596:	f7fd fd60 	bl	800a05a <st_qword>
			st_qword(fs->dirbuf + XDIR_ValidFileSize, dp->obj.objsize);
 800c59a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c59c:	695b      	ldr	r3, [r3, #20]
 800c59e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800c5a8:	4608      	mov	r0, r1
 800c5aa:	f7fd fd56 	bl	800a05a <st_qword>
			fs->dirbuf[XDIR_GenFlags] = dp->obj.stat | 1;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	79da      	ldrb	r2, [r3, #7]
 800c5b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5b4:	695b      	ldr	r3, [r3, #20]
 800c5b6:	3321      	adds	r3, #33	@ 0x21
 800c5b8:	f042 0201 	orr.w	r2, r2, #1
 800c5bc:	b2d2      	uxtb	r2, r2
 800c5be:	701a      	strb	r2, [r3, #0]
			res = store_xdir(&dj);							/* Store the object status */
 800c5c0:	f107 0308 	add.w	r3, r7, #8
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	f7ff fc99 	bl	800befc <store_xdir>
 800c5ca:	4603      	mov	r3, r0
 800c5cc:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) return res;
 800c5d0:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c5d4:	2b00      	cmp	r3, #0
 800c5d6:	d002      	beq.n	800c5de <dir_register+0x17a>
 800c5d8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c5dc:	e0e6      	b.n	800c7ac <dir_register+0x348>
		}

		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
 800c5de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5e0:	695a      	ldr	r2, [r3, #20]
 800c5e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5e4:	691b      	ldr	r3, [r3, #16]
 800c5e6:	4619      	mov	r1, r3
 800c5e8:	4610      	mov	r0, r2
 800c5ea:	f7ff fce2 	bl	800bfb2 <create_xdir>
		return FR_OK;
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	e0dc      	b.n	800c7ac <dir_register+0x348>
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800c5f8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800c5fc:	220c      	movs	r2, #12
 800c5fe:	4618      	mov	r0, r3
 800c600:	f7fd fdb3 	bl	800a16a <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800c604:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c608:	f003 0301 	and.w	r3, r3, #1
 800c60c:	2b00      	cmp	r3, #0
 800c60e:	d033      	beq.n	800c678 <dir_register+0x214>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2240      	movs	r2, #64	@ 0x40
 800c614:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		for (n = 1; n < 100; n++) {
 800c618:	2301      	movs	r3, #1
 800c61a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c61c:	e016      	b.n	800c64c <dir_register+0x1e8>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	f103 0040 	add.w	r0, r3, #64	@ 0x40
 800c624:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c626:	691a      	ldr	r2, [r3, #16]
 800c628:	f107 015c 	add.w	r1, r7, #92	@ 0x5c
 800c62c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c62e:	f7ff f9d9 	bl	800b9e4 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800c632:	6878      	ldr	r0, [r7, #4]
 800c634:	f7ff fdeb 	bl	800c20e <dir_find>
 800c638:	4603      	mov	r3, r0
 800c63a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			if (res != FR_OK) break;
 800c63e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c642:	2b00      	cmp	r3, #0
 800c644:	d106      	bne.n	800c654 <dir_register+0x1f0>
		for (n = 1; n < 100; n++) {
 800c646:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c648:	3301      	adds	r3, #1
 800c64a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c64c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c64e:	2b63      	cmp	r3, #99	@ 0x63
 800c650:	d9e5      	bls.n	800c61e <dir_register+0x1ba>
 800c652:	e000      	b.n	800c656 <dir_register+0x1f2>
			if (res != FR_OK) break;
 800c654:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800c656:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c658:	2b64      	cmp	r3, #100	@ 0x64
 800c65a:	d101      	bne.n	800c660 <dir_register+0x1fc>
 800c65c:	2307      	movs	r3, #7
 800c65e:	e0a5      	b.n	800c7ac <dir_register+0x348>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800c660:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c664:	2b04      	cmp	r3, #4
 800c666:	d002      	beq.n	800c66e <dir_register+0x20a>
 800c668:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c66c:	e09e      	b.n	800c7ac <dir_register+0x348>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800c66e:	f897 2067 	ldrb.w	r2, [r7, #103]	@ 0x67
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800c678:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c67c:	f003 0302 	and.w	r3, r3, #2
 800c680:	2b00      	cmp	r3, #0
 800c682:	d007      	beq.n	800c694 <dir_register+0x230>
 800c684:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c686:	330c      	adds	r3, #12
 800c688:	4a2f      	ldr	r2, [pc, #188]	@ (800c748 <dir_register+0x2e4>)
 800c68a:	fba2 2303 	umull	r2, r3, r2, r3
 800c68e:	089b      	lsrs	r3, r3, #2
 800c690:	3301      	adds	r3, #1
 800c692:	e000      	b.n	800c696 <dir_register+0x232>
 800c694:	2301      	movs	r3, #1
 800c696:	673b      	str	r3, [r7, #112]	@ 0x70
	res = dir_alloc(dp, nent);		/* Allocate entries */
 800c698:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f7fe ffcb 	bl	800b636 <dir_alloc>
 800c6a0:	4603      	mov	r3, r0
 800c6a2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 800c6a6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d14f      	bne.n	800c74e <dir_register+0x2ea>
 800c6ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c6b0:	3b01      	subs	r3, #1
 800c6b2:	673b      	str	r3, [r7, #112]	@ 0x70
 800c6b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c6b6:	2b00      	cmp	r3, #0
 800c6b8:	d049      	beq.n	800c74e <dir_register+0x2ea>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c6be:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c6c0:	015b      	lsls	r3, r3, #5
 800c6c2:	1ad3      	subs	r3, r2, r3
 800c6c4:	4619      	mov	r1, r3
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f7fe fe3b 	bl	800b342 <dir_sdi>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800c6d2:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d139      	bne.n	800c74e <dir_register+0x2ea>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	3340      	adds	r3, #64	@ 0x40
 800c6de:	4618      	mov	r0, r3
 800c6e0:	f7ff fa0e 	bl	800bb00 <sum_sfn>
 800c6e4:	4603      	mov	r3, r0
 800c6e6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c6ee:	4619      	mov	r1, r3
 800c6f0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c6f2:	f7fd ff99 	bl	800a628 <move_window>
 800c6f6:	4603      	mov	r3, r0
 800c6f8:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
				if (res != FR_OK) break;
 800c6fc:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c700:	2b00      	cmp	r3, #0
 800c702:	d123      	bne.n	800c74c <dir_register+0x2e8>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 800c704:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c706:	6918      	ldr	r0, [r3, #16]
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800c70c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c70e:	b2da      	uxtb	r2, r3
 800c710:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 800c714:	f7ff f8fe 	bl	800b914 <put_lfn>
				fs->wflag = 1;
 800c718:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c71a:	2201      	movs	r2, #1
 800c71c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800c71e:	2100      	movs	r1, #0
 800c720:	6878      	ldr	r0, [r7, #4]
 800c722:	f7fe fea2 	bl	800b46a <dir_next>
 800c726:	4603      	mov	r3, r0
 800c728:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
			} while (res == FR_OK && --nent);
 800c72c:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c730:	2b00      	cmp	r3, #0
 800c732:	d10c      	bne.n	800c74e <dir_register+0x2ea>
 800c734:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c736:	3b01      	subs	r3, #1
 800c738:	673b      	str	r3, [r7, #112]	@ 0x70
 800c73a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d1d4      	bne.n	800c6ea <dir_register+0x286>
 800c740:	e005      	b.n	800c74e <dir_register+0x2ea>
 800c742:	bf00      	nop
 800c744:	88888889 	.word	0x88888889
 800c748:	4ec4ec4f 	.word	0x4ec4ec4f
				if (res != FR_OK) break;
 800c74c:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c74e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c752:	2b00      	cmp	r3, #0
 800c754:	d128      	bne.n	800c7a8 <dir_register+0x344>
		res = move_window(fs, dp->sect);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c75a:	4619      	mov	r1, r3
 800c75c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800c75e:	f7fd ff63 	bl	800a628 <move_window>
 800c762:	4603      	mov	r3, r0
 800c764:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		if (res == FR_OK) {
 800c768:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d11b      	bne.n	800c7a8 <dir_register+0x344>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c774:	2220      	movs	r2, #32
 800c776:	2100      	movs	r1, #0
 800c778:	4618      	mov	r0, r3
 800c77a:	f7fd fd17 	bl	800a1ac <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	3340      	adds	r3, #64	@ 0x40
 800c786:	220b      	movs	r2, #11
 800c788:	4619      	mov	r1, r3
 800c78a:	f7fd fcee 	bl	800a16a <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	f893 204b 	ldrb.w	r2, [r3, #75]	@ 0x4b
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c798:	330c      	adds	r3, #12
 800c79a:	f002 0218 	and.w	r2, r2, #24
 800c79e:	b2d2      	uxtb	r2, r2
 800c7a0:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800c7a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c7a4:	2201      	movs	r2, #1
 800c7a6:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c7a8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800c7ac:	4618      	mov	r0, r3
 800c7ae:	3780      	adds	r7, #128	@ 0x80
 800c7b0:	46bd      	mov	sp, r7
 800c7b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c7b6:	bf00      	nop

0800c7b8 <dir_remove>:

static
FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp				/* Directory object pointing the entry to be removed */
)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b086      	sub	sp, #24
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	613b      	str	r3, [r7, #16]
#if _USE_LFN != 0	/* LFN configuration */
	DWORD last = dp->dptr;
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c7ca:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c7d4:	d007      	beq.n	800c7e6 <dir_remove+0x2e>
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c7da:	4619      	mov	r1, r3
 800c7dc:	6878      	ldr	r0, [r7, #4]
 800c7de:	f7fe fdb0 	bl	800b342 <dir_sdi>
 800c7e2:	4603      	mov	r3, r0
 800c7e4:	e000      	b.n	800c7e8 <dir_remove+0x30>
 800c7e6:	2300      	movs	r3, #0
 800c7e8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c7ea:	7dfb      	ldrb	r3, [r7, #23]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	d136      	bne.n	800c85e <dir_remove+0xa6>
		do {
			res = move_window(fs, dp->sect);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c7f4:	4619      	mov	r1, r3
 800c7f6:	6938      	ldr	r0, [r7, #16]
 800c7f8:	f7fd ff16 	bl	800a628 <move_window>
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c800:	7dfb      	ldrb	r3, [r7, #23]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d123      	bne.n	800c84e <dir_remove+0x96>
			/* Mark an entry 'deleted' */
			if (_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800c806:	693b      	ldr	r3, [r7, #16]
 800c808:	781b      	ldrb	r3, [r3, #0]
 800c80a:	2b04      	cmp	r3, #4
 800c80c:	d109      	bne.n	800c822 <dir_remove+0x6a>
				dp->dir[XDIR_Type] &= 0x7F;
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c812:	781a      	ldrb	r2, [r3, #0]
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c818:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800c81c:	b2d2      	uxtb	r2, r2
 800c81e:	701a      	strb	r2, [r3, #0]
 800c820:	e003      	b.n	800c82a <dir_remove+0x72>
			} else {									/* On the FAT12/16/32 volume */
				dp->dir[DIR_Name] = DDEM;
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c826:	22e5      	movs	r2, #229	@ 0xe5
 800c828:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800c82a:	693b      	ldr	r3, [r7, #16]
 800c82c:	2201      	movs	r2, #1
 800c82e:	70da      	strb	r2, [r3, #3]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c834:	68fa      	ldr	r2, [r7, #12]
 800c836:	429a      	cmp	r2, r3
 800c838:	d90b      	bls.n	800c852 <dir_remove+0x9a>
			res = dir_next(dp, 0);	/* Next entry */
 800c83a:	2100      	movs	r1, #0
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f7fe fe14 	bl	800b46a <dir_next>
 800c842:	4603      	mov	r3, r0
 800c844:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800c846:	7dfb      	ldrb	r3, [r7, #23]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	d0d1      	beq.n	800c7f0 <dir_remove+0x38>
 800c84c:	e002      	b.n	800c854 <dir_remove+0x9c>
			if (res != FR_OK) break;
 800c84e:	bf00      	nop
 800c850:	e000      	b.n	800c854 <dir_remove+0x9c>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800c852:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800c854:	7dfb      	ldrb	r3, [r7, #23]
 800c856:	2b04      	cmp	r3, #4
 800c858:	d101      	bne.n	800c85e <dir_remove+0xa6>
 800c85a:	2302      	movs	r3, #2
 800c85c:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;
		fs->wflag = 1;
	}
#endif

	return res;
 800c85e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c860:	4618      	mov	r0, r3
 800c862:	3718      	adds	r7, #24
 800c864:	46bd      	mov	sp, r7
 800c866:	bd80      	pop	{r7, pc}

0800c868 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800c868:	b5b0      	push	{r4, r5, r7, lr}
 800c86a:	b088      	sub	sp, #32
 800c86c:	af00      	add	r7, sp, #0
 800c86e:	6078      	str	r0, [r7, #4]
 800c870:	6039      	str	r1, [r7, #0]
	UINT i, j;
	TCHAR c;
	DWORD tm;
#if _USE_LFN != 0
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	613b      	str	r3, [r7, #16]
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800c878:	683b      	ldr	r3, [r7, #0]
 800c87a:	2200      	movs	r2, #0
 800c87c:	769a      	strb	r2, [r3, #26]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c882:	2b00      	cmp	r3, #0
 800c884:	f000 80d9 	beq.w	800ca3a <get_fileinfo+0x1d2>

#if _USE_LFN != 0	/* LFN configuration */
#if _FS_EXFAT
	if (fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	781b      	ldrb	r3, [r3, #0]
 800c88c:	2b04      	cmp	r3, #4
 800c88e:	d106      	bne.n	800c89e <get_fileinfo+0x36>
		get_xdir_info(fs->dirbuf, fno);
 800c890:	693b      	ldr	r3, [r7, #16]
 800c892:	695b      	ldr	r3, [r3, #20]
 800c894:	6839      	ldr	r1, [r7, #0]
 800c896:	4618      	mov	r0, r3
 800c898:	f7ff f9b9 	bl	800bc0e <get_xdir_info>
		return;
 800c89c:	e0ce      	b.n	800ca3c <get_fileinfo+0x1d4>
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c8a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c8a6:	d032      	beq.n	800c90e <get_fileinfo+0xa6>
			i = j = 0;
 800c8a8:	2300      	movs	r3, #0
 800c8aa:	61bb      	str	r3, [r7, #24]
 800c8ac:	69bb      	ldr	r3, [r7, #24]
 800c8ae:	61fb      	str	r3, [r7, #28]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800c8b0:	e01b      	b.n	800c8ea <get_fileinfo+0x82>
#if !_LFN_UNICODE
				w = ff_convert(w, 0);		/* Unicode -> OEM */
 800c8b2:	89fb      	ldrh	r3, [r7, #14]
 800c8b4:	2100      	movs	r1, #0
 800c8b6:	4618      	mov	r0, r3
 800c8b8:	f002 fe8a 	bl	800f5d0 <ff_convert>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	81fb      	strh	r3, [r7, #14]
				if (w == 0) { i = 0; break; }	/* No LFN if it could not be converted */
 800c8c0:	89fb      	ldrh	r3, [r7, #14]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d102      	bne.n	800c8cc <get_fileinfo+0x64>
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	61fb      	str	r3, [r7, #28]
 800c8ca:	e01a      	b.n	800c902 <get_fileinfo+0x9a>
				if (_DF1S && w >= 0x100) {	/* Put 1st byte if it is a DBC (always false at SBCS cfg) */
					fno->fname[i++] = (char)(w >> 8);
				}
#endif
				if (i >= _MAX_LFN) { i = 0; break; }	/* No LFN if buffer overflow */
 800c8cc:	69fb      	ldr	r3, [r7, #28]
 800c8ce:	2bfe      	cmp	r3, #254	@ 0xfe
 800c8d0:	d902      	bls.n	800c8d8 <get_fileinfo+0x70>
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	61fb      	str	r3, [r7, #28]
 800c8d6:	e014      	b.n	800c902 <get_fileinfo+0x9a>
				fno->fname[i++] = (TCHAR)w;
 800c8d8:	69fb      	ldr	r3, [r7, #28]
 800c8da:	1c5a      	adds	r2, r3, #1
 800c8dc:	61fa      	str	r2, [r7, #28]
 800c8de:	89fa      	ldrh	r2, [r7, #14]
 800c8e0:	b2d1      	uxtb	r1, r2
 800c8e2:	683a      	ldr	r2, [r7, #0]
 800c8e4:	4413      	add	r3, r2
 800c8e6:	460a      	mov	r2, r1
 800c8e8:	769a      	strb	r2, [r3, #26]
			while ((w = fs->lfnbuf[j++]) != 0) {	/* Get an LFN character */
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	691a      	ldr	r2, [r3, #16]
 800c8ee:	69bb      	ldr	r3, [r7, #24]
 800c8f0:	1c59      	adds	r1, r3, #1
 800c8f2:	61b9      	str	r1, [r7, #24]
 800c8f4:	005b      	lsls	r3, r3, #1
 800c8f6:	4413      	add	r3, r2
 800c8f8:	881b      	ldrh	r3, [r3, #0]
 800c8fa:	81fb      	strh	r3, [r7, #14]
 800c8fc:	89fb      	ldrh	r3, [r7, #14]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d1d7      	bne.n	800c8b2 <get_fileinfo+0x4a>
			}
			fno->fname[i] = 0;	/* Terminate the LFN */
 800c902:	683a      	ldr	r2, [r7, #0]
 800c904:	69fb      	ldr	r3, [r7, #28]
 800c906:	4413      	add	r3, r2
 800c908:	331a      	adds	r3, #26
 800c90a:	2200      	movs	r2, #0
 800c90c:	701a      	strb	r2, [r3, #0]
		}
	}

	i = j = 0;
 800c90e:	2300      	movs	r3, #0
 800c910:	61bb      	str	r3, [r7, #24]
 800c912:	69bb      	ldr	r3, [r7, #24]
 800c914:	61fb      	str	r3, [r7, #28]
	lfv = fno->fname[i];	/* LFN is exist if non-zero */
 800c916:	683a      	ldr	r2, [r7, #0]
 800c918:	69fb      	ldr	r3, [r7, #28]
 800c91a:	4413      	add	r3, r2
 800c91c:	331a      	adds	r3, #26
 800c91e:	781b      	ldrb	r3, [r3, #0]
 800c920:	81bb      	strh	r3, [r7, #12]
	while (i < 11) {		/* Copy name body and extension */
 800c922:	e04d      	b.n	800c9c0 <get_fileinfo+0x158>
		c = (TCHAR)dp->dir[i++];
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c928:	69fb      	ldr	r3, [r7, #28]
 800c92a:	1c59      	adds	r1, r3, #1
 800c92c:	61f9      	str	r1, [r7, #28]
 800c92e:	4413      	add	r3, r2
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	75fb      	strb	r3, [r7, #23]
		if (c == ' ') continue;				/* Skip padding spaces */
 800c934:	7dfb      	ldrb	r3, [r7, #23]
 800c936:	2b20      	cmp	r3, #32
 800c938:	d041      	beq.n	800c9be <get_fileinfo+0x156>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800c93a:	7dfb      	ldrb	r3, [r7, #23]
 800c93c:	2b05      	cmp	r3, #5
 800c93e:	d101      	bne.n	800c944 <get_fileinfo+0xdc>
 800c940:	23e5      	movs	r3, #229	@ 0xe5
 800c942:	75fb      	strb	r3, [r7, #23]
		if (i == 9) {						/* Insert a . if extension is exist */
 800c944:	69fb      	ldr	r3, [r7, #28]
 800c946:	2b09      	cmp	r3, #9
 800c948:	d10f      	bne.n	800c96a <get_fileinfo+0x102>
			if (!lfv) fno->fname[j] = '.';
 800c94a:	89bb      	ldrh	r3, [r7, #12]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d105      	bne.n	800c95c <get_fileinfo+0xf4>
 800c950:	683a      	ldr	r2, [r7, #0]
 800c952:	69bb      	ldr	r3, [r7, #24]
 800c954:	4413      	add	r3, r2
 800c956:	331a      	adds	r3, #26
 800c958:	222e      	movs	r2, #46	@ 0x2e
 800c95a:	701a      	strb	r2, [r3, #0]
			fno->altname[j++] = '.';
 800c95c:	69bb      	ldr	r3, [r7, #24]
 800c95e:	1c5a      	adds	r2, r3, #1
 800c960:	61ba      	str	r2, [r7, #24]
 800c962:	683a      	ldr	r2, [r7, #0]
 800c964:	4413      	add	r3, r2
 800c966:	222e      	movs	r2, #46	@ 0x2e
 800c968:	735a      	strb	r2, [r3, #13]
			c = c << 8 | dp->dir[i++];
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
		fno->altname[j] = c;
 800c96a:	683a      	ldr	r2, [r7, #0]
 800c96c:	69bb      	ldr	r3, [r7, #24]
 800c96e:	4413      	add	r3, r2
 800c970:	330d      	adds	r3, #13
 800c972:	7dfa      	ldrb	r2, [r7, #23]
 800c974:	701a      	strb	r2, [r3, #0]
		if (!lfv) {
 800c976:	89bb      	ldrh	r3, [r7, #12]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d11c      	bne.n	800c9b6 <get_fileinfo+0x14e>
			if (IsUpper(c) && (dp->dir[DIR_NTres] & ((i >= 9) ? NS_EXT : NS_BODY))) {
 800c97c:	7dfb      	ldrb	r3, [r7, #23]
 800c97e:	2b40      	cmp	r3, #64	@ 0x40
 800c980:	d913      	bls.n	800c9aa <get_fileinfo+0x142>
 800c982:	7dfb      	ldrb	r3, [r7, #23]
 800c984:	2b5a      	cmp	r3, #90	@ 0x5a
 800c986:	d810      	bhi.n	800c9aa <get_fileinfo+0x142>
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c98c:	330c      	adds	r3, #12
 800c98e:	781b      	ldrb	r3, [r3, #0]
 800c990:	461a      	mov	r2, r3
 800c992:	69fb      	ldr	r3, [r7, #28]
 800c994:	2b08      	cmp	r3, #8
 800c996:	d901      	bls.n	800c99c <get_fileinfo+0x134>
 800c998:	2310      	movs	r3, #16
 800c99a:	e000      	b.n	800c99e <get_fileinfo+0x136>
 800c99c:	2308      	movs	r3, #8
 800c99e:	4013      	ands	r3, r2
 800c9a0:	2b00      	cmp	r3, #0
 800c9a2:	d002      	beq.n	800c9aa <get_fileinfo+0x142>
				c += 0x20;			/* To lower */
 800c9a4:	7dfb      	ldrb	r3, [r7, #23]
 800c9a6:	3320      	adds	r3, #32
 800c9a8:	75fb      	strb	r3, [r7, #23]
			}
			fno->fname[j] = c;
 800c9aa:	683a      	ldr	r2, [r7, #0]
 800c9ac:	69bb      	ldr	r3, [r7, #24]
 800c9ae:	4413      	add	r3, r2
 800c9b0:	331a      	adds	r3, #26
 800c9b2:	7dfa      	ldrb	r2, [r7, #23]
 800c9b4:	701a      	strb	r2, [r3, #0]
		}
		j++;
 800c9b6:	69bb      	ldr	r3, [r7, #24]
 800c9b8:	3301      	adds	r3, #1
 800c9ba:	61bb      	str	r3, [r7, #24]
 800c9bc:	e000      	b.n	800c9c0 <get_fileinfo+0x158>
		if (c == ' ') continue;				/* Skip padding spaces */
 800c9be:	bf00      	nop
	while (i < 11) {		/* Copy name body and extension */
 800c9c0:	69fb      	ldr	r3, [r7, #28]
 800c9c2:	2b0a      	cmp	r3, #10
 800c9c4:	d9ae      	bls.n	800c924 <get_fileinfo+0xbc>
	}
	if (!lfv) {
 800c9c6:	89bb      	ldrh	r3, [r7, #12]
 800c9c8:	2b00      	cmp	r3, #0
 800c9ca:	d10d      	bne.n	800c9e8 <get_fileinfo+0x180>
		fno->fname[j] = 0;
 800c9cc:	683a      	ldr	r2, [r7, #0]
 800c9ce:	69bb      	ldr	r3, [r7, #24]
 800c9d0:	4413      	add	r3, r2
 800c9d2:	331a      	adds	r3, #26
 800c9d4:	2200      	movs	r2, #0
 800c9d6:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9dc:	330c      	adds	r3, #12
 800c9de:	781b      	ldrb	r3, [r3, #0]
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	d101      	bne.n	800c9e8 <get_fileinfo+0x180>
 800c9e4:	2300      	movs	r3, #0
 800c9e6:	61bb      	str	r3, [r7, #24]
	}
	fno->altname[j] = 0;	/* Terminate the SFN */
 800c9e8:	683a      	ldr	r2, [r7, #0]
 800c9ea:	69bb      	ldr	r3, [r7, #24]
 800c9ec:	4413      	add	r3, r2
 800c9ee:	330d      	adds	r3, #13
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	701a      	strb	r2, [r3, #0]
		fno->fname[j++] = c;
	}
	fno->fname[j] = 0;
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c9f8:	7ada      	ldrb	r2, [r3, #11]
 800c9fa:	683b      	ldr	r3, [r7, #0]
 800c9fc:	731a      	strb	r2, [r3, #12]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca02:	331c      	adds	r3, #28
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7fd f9e3 	bl	8009dd0 <ld_dword>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	2200      	movs	r2, #0
 800ca0e:	461c      	mov	r4, r3
 800ca10:	4615      	mov	r5, r2
 800ca12:	683b      	ldr	r3, [r7, #0]
 800ca14:	e9c3 4500 	strd	r4, r5, [r3]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca1c:	3316      	adds	r3, #22
 800ca1e:	4618      	mov	r0, r3
 800ca20:	f7fd f9d6 	bl	8009dd0 <ld_dword>
 800ca24:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	b29a      	uxth	r2, r3
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	815a      	strh	r2, [r3, #10]
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	0c1b      	lsrs	r3, r3, #16
 800ca32:	b29a      	uxth	r2, r3
 800ca34:	683b      	ldr	r3, [r7, #0]
 800ca36:	811a      	strh	r2, [r3, #8]
 800ca38:	e000      	b.n	800ca3c <get_fileinfo+0x1d4>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800ca3a:	bf00      	nop
}
 800ca3c:	3720      	adds	r7, #32
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800ca44 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b08a      	sub	sp, #40	@ 0x28
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
 800ca4c:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 800ca4e:	683b      	ldr	r3, [r7, #0]
 800ca50:	681b      	ldr	r3, [r3, #0]
 800ca52:	613b      	str	r3, [r7, #16]
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	691b      	ldr	r3, [r3, #16]
 800ca5a:	60fb      	str	r3, [r7, #12]
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	617b      	str	r3, [r7, #20]
 800ca60:	697b      	ldr	r3, [r7, #20]
 800ca62:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 800ca64:	69bb      	ldr	r3, [r7, #24]
 800ca66:	1c5a      	adds	r2, r3, #1
 800ca68:	61ba      	str	r2, [r7, #24]
 800ca6a:	693a      	ldr	r2, [r7, #16]
 800ca6c:	4413      	add	r3, r2
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800ca72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca74:	2b1f      	cmp	r3, #31
 800ca76:	d940      	bls.n	800cafa <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 800ca78:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca7a:	2b2f      	cmp	r3, #47	@ 0x2f
 800ca7c:	d006      	beq.n	800ca8c <create_name+0x48>
 800ca7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ca80:	2b5c      	cmp	r3, #92	@ 0x5c
 800ca82:	d110      	bne.n	800caa6 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800ca84:	e002      	b.n	800ca8c <create_name+0x48>
 800ca86:	69bb      	ldr	r3, [r7, #24]
 800ca88:	3301      	adds	r3, #1
 800ca8a:	61bb      	str	r3, [r7, #24]
 800ca8c:	693a      	ldr	r2, [r7, #16]
 800ca8e:	69bb      	ldr	r3, [r7, #24]
 800ca90:	4413      	add	r3, r2
 800ca92:	781b      	ldrb	r3, [r3, #0]
 800ca94:	2b2f      	cmp	r3, #47	@ 0x2f
 800ca96:	d0f6      	beq.n	800ca86 <create_name+0x42>
 800ca98:	693a      	ldr	r2, [r7, #16]
 800ca9a:	69bb      	ldr	r3, [r7, #24]
 800ca9c:	4413      	add	r3, r2
 800ca9e:	781b      	ldrb	r3, [r3, #0]
 800caa0:	2b5c      	cmp	r3, #92	@ 0x5c
 800caa2:	d0f0      	beq.n	800ca86 <create_name+0x42>
			break;
 800caa4:	e02a      	b.n	800cafc <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800caa6:	697b      	ldr	r3, [r7, #20]
 800caa8:	2bfe      	cmp	r3, #254	@ 0xfe
 800caaa:	d901      	bls.n	800cab0 <create_name+0x6c>
 800caac:	2306      	movs	r3, #6
 800caae:	e17d      	b.n	800cdac <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 800cab0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cab2:	b2db      	uxtb	r3, r3
 800cab4:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 800cab6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cab8:	2101      	movs	r1, #1
 800caba:	4618      	mov	r0, r3
 800cabc:	f002 fd88 	bl	800f5d0 <ff_convert>
 800cac0:	4603      	mov	r3, r0
 800cac2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 800cac4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cac6:	2b00      	cmp	r3, #0
 800cac8:	d101      	bne.n	800cace <create_name+0x8a>
 800caca:	2306      	movs	r3, #6
 800cacc:	e16e      	b.n	800cdac <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800cace:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cad0:	2b7f      	cmp	r3, #127	@ 0x7f
 800cad2:	d809      	bhi.n	800cae8 <create_name+0xa4>
 800cad4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cad6:	4619      	mov	r1, r3
 800cad8:	488d      	ldr	r0, [pc, #564]	@ (800cd10 <create_name+0x2cc>)
 800cada:	f7fd fba9 	bl	800a230 <chk_chr>
 800cade:	4603      	mov	r3, r0
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d001      	beq.n	800cae8 <create_name+0xa4>
 800cae4:	2306      	movs	r3, #6
 800cae6:	e161      	b.n	800cdac <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 800cae8:	697b      	ldr	r3, [r7, #20]
 800caea:	1c5a      	adds	r2, r3, #1
 800caec:	617a      	str	r2, [r7, #20]
 800caee:	005b      	lsls	r3, r3, #1
 800caf0:	68fa      	ldr	r2, [r7, #12]
 800caf2:	4413      	add	r3, r2
 800caf4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800caf6:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 800caf8:	e7b4      	b.n	800ca64 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 800cafa:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800cafc:	693a      	ldr	r2, [r7, #16]
 800cafe:	69bb      	ldr	r3, [r7, #24]
 800cb00:	441a      	add	r2, r3
 800cb02:	683b      	ldr	r3, [r7, #0]
 800cb04:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800cb06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb08:	2b1f      	cmp	r3, #31
 800cb0a:	d801      	bhi.n	800cb10 <create_name+0xcc>
 800cb0c:	2304      	movs	r3, #4
 800cb0e:	e000      	b.n	800cb12 <create_name+0xce>
 800cb10:	2300      	movs	r3, #0
 800cb12:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800cb16:	e011      	b.n	800cb3c <create_name+0xf8>
		w = lfn[di - 1];
 800cb18:	697b      	ldr	r3, [r7, #20]
 800cb1a:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800cb1e:	3b01      	subs	r3, #1
 800cb20:	005b      	lsls	r3, r3, #1
 800cb22:	68fa      	ldr	r2, [r7, #12]
 800cb24:	4413      	add	r3, r2
 800cb26:	881b      	ldrh	r3, [r3, #0]
 800cb28:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 800cb2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb2c:	2b20      	cmp	r3, #32
 800cb2e:	d002      	beq.n	800cb36 <create_name+0xf2>
 800cb30:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cb32:	2b2e      	cmp	r3, #46	@ 0x2e
 800cb34:	d106      	bne.n	800cb44 <create_name+0x100>
		di--;
 800cb36:	697b      	ldr	r3, [r7, #20]
 800cb38:	3b01      	subs	r3, #1
 800cb3a:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 800cb3c:	697b      	ldr	r3, [r7, #20]
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d1ea      	bne.n	800cb18 <create_name+0xd4>
 800cb42:	e000      	b.n	800cb46 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 800cb44:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 800cb46:	697b      	ldr	r3, [r7, #20]
 800cb48:	005b      	lsls	r3, r3, #1
 800cb4a:	68fa      	ldr	r2, [r7, #12]
 800cb4c:	4413      	add	r3, r2
 800cb4e:	2200      	movs	r2, #0
 800cb50:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 800cb52:	697b      	ldr	r3, [r7, #20]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d101      	bne.n	800cb5c <create_name+0x118>
 800cb58:	2306      	movs	r3, #6
 800cb5a:	e127      	b.n	800cdac <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	3340      	adds	r3, #64	@ 0x40
 800cb60:	220b      	movs	r2, #11
 800cb62:	2120      	movs	r1, #32
 800cb64:	4618      	mov	r0, r3
 800cb66:	f7fd fb21 	bl	800a1ac <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 800cb6a:	2300      	movs	r3, #0
 800cb6c:	61bb      	str	r3, [r7, #24]
 800cb6e:	e002      	b.n	800cb76 <create_name+0x132>
 800cb70:	69bb      	ldr	r3, [r7, #24]
 800cb72:	3301      	adds	r3, #1
 800cb74:	61bb      	str	r3, [r7, #24]
 800cb76:	69bb      	ldr	r3, [r7, #24]
 800cb78:	005b      	lsls	r3, r3, #1
 800cb7a:	68fa      	ldr	r2, [r7, #12]
 800cb7c:	4413      	add	r3, r2
 800cb7e:	881b      	ldrh	r3, [r3, #0]
 800cb80:	2b20      	cmp	r3, #32
 800cb82:	d0f5      	beq.n	800cb70 <create_name+0x12c>
 800cb84:	69bb      	ldr	r3, [r7, #24]
 800cb86:	005b      	lsls	r3, r3, #1
 800cb88:	68fa      	ldr	r2, [r7, #12]
 800cb8a:	4413      	add	r3, r2
 800cb8c:	881b      	ldrh	r3, [r3, #0]
 800cb8e:	2b2e      	cmp	r3, #46	@ 0x2e
 800cb90:	d0ee      	beq.n	800cb70 <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800cb92:	69bb      	ldr	r3, [r7, #24]
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d009      	beq.n	800cbac <create_name+0x168>
 800cb98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cb9c:	f043 0303 	orr.w	r3, r3, #3
 800cba0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 800cba4:	e002      	b.n	800cbac <create_name+0x168>
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	3b01      	subs	r3, #1
 800cbaa:	617b      	str	r3, [r7, #20]
 800cbac:	697b      	ldr	r3, [r7, #20]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d009      	beq.n	800cbc6 <create_name+0x182>
 800cbb2:	697b      	ldr	r3, [r7, #20]
 800cbb4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800cbb8:	3b01      	subs	r3, #1
 800cbba:	005b      	lsls	r3, r3, #1
 800cbbc:	68fa      	ldr	r2, [r7, #12]
 800cbbe:	4413      	add	r3, r2
 800cbc0:	881b      	ldrh	r3, [r3, #0]
 800cbc2:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbc4:	d1ef      	bne.n	800cba6 <create_name+0x162>

	i = b = 0; ni = 8;
 800cbc6:	2300      	movs	r3, #0
 800cbc8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cbcc:	2300      	movs	r3, #0
 800cbce:	623b      	str	r3, [r7, #32]
 800cbd0:	2308      	movs	r3, #8
 800cbd2:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 800cbd4:	69bb      	ldr	r3, [r7, #24]
 800cbd6:	1c5a      	adds	r2, r3, #1
 800cbd8:	61ba      	str	r2, [r7, #24]
 800cbda:	005b      	lsls	r3, r3, #1
 800cbdc:	68fa      	ldr	r2, [r7, #12]
 800cbde:	4413      	add	r3, r2
 800cbe0:	881b      	ldrh	r3, [r3, #0]
 800cbe2:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 800cbe4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	f000 8090 	beq.w	800cd0c <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 800cbec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cbee:	2b20      	cmp	r3, #32
 800cbf0:	d006      	beq.n	800cc00 <create_name+0x1bc>
 800cbf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cbf4:	2b2e      	cmp	r3, #46	@ 0x2e
 800cbf6:	d10a      	bne.n	800cc0e <create_name+0x1ca>
 800cbf8:	69ba      	ldr	r2, [r7, #24]
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	429a      	cmp	r2, r3
 800cbfe:	d006      	beq.n	800cc0e <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800cc00:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc04:	f043 0303 	orr.w	r3, r3, #3
 800cc08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cc0c:	e07d      	b.n	800cd0a <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 800cc0e:	6a3a      	ldr	r2, [r7, #32]
 800cc10:	69fb      	ldr	r3, [r7, #28]
 800cc12:	429a      	cmp	r2, r3
 800cc14:	d203      	bcs.n	800cc1e <create_name+0x1da>
 800cc16:	69ba      	ldr	r2, [r7, #24]
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	429a      	cmp	r2, r3
 800cc1c:	d123      	bne.n	800cc66 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 800cc1e:	69fb      	ldr	r3, [r7, #28]
 800cc20:	2b0b      	cmp	r3, #11
 800cc22:	d106      	bne.n	800cc32 <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 800cc24:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc28:	f043 0303 	orr.w	r3, r3, #3
 800cc2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cc30:	e075      	b.n	800cd1e <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 800cc32:	69ba      	ldr	r2, [r7, #24]
 800cc34:	697b      	ldr	r3, [r7, #20]
 800cc36:	429a      	cmp	r2, r3
 800cc38:	d005      	beq.n	800cc46 <create_name+0x202>
 800cc3a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc3e:	f043 0303 	orr.w	r3, r3, #3
 800cc42:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 800cc46:	69ba      	ldr	r2, [r7, #24]
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	429a      	cmp	r2, r3
 800cc4c:	d866      	bhi.n	800cd1c <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 800cc4e:	697b      	ldr	r3, [r7, #20]
 800cc50:	61bb      	str	r3, [r7, #24]
 800cc52:	2308      	movs	r3, #8
 800cc54:	623b      	str	r3, [r7, #32]
 800cc56:	230b      	movs	r3, #11
 800cc58:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 800cc5a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cc5e:	009b      	lsls	r3, r3, #2
 800cc60:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800cc64:	e051      	b.n	800cd0a <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 800cc66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc68:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc6a:	d914      	bls.n	800cc96 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 800cc6c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc6e:	2100      	movs	r1, #0
 800cc70:	4618      	mov	r0, r3
 800cc72:	f002 fcad 	bl	800f5d0 <ff_convert>
 800cc76:	4603      	mov	r3, r0
 800cc78:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 800cc7a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d004      	beq.n	800cc8a <create_name+0x246>
 800cc80:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc82:	3b80      	subs	r3, #128	@ 0x80
 800cc84:	4a23      	ldr	r2, [pc, #140]	@ (800cd14 <create_name+0x2d0>)
 800cc86:	5cd3      	ldrb	r3, [r2, r3]
 800cc88:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 800cc8a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cc8e:	f043 0302 	orr.w	r3, r3, #2
 800cc92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 800cc96:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc98:	2b00      	cmp	r3, #0
 800cc9a:	d007      	beq.n	800ccac <create_name+0x268>
 800cc9c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cc9e:	4619      	mov	r1, r3
 800cca0:	481d      	ldr	r0, [pc, #116]	@ (800cd18 <create_name+0x2d4>)
 800cca2:	f7fd fac5 	bl	800a230 <chk_chr>
 800cca6:	4603      	mov	r3, r0
 800cca8:	2b00      	cmp	r3, #0
 800ccaa:	d008      	beq.n	800ccbe <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800ccac:	235f      	movs	r3, #95	@ 0x5f
 800ccae:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800ccb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ccb4:	f043 0303 	orr.w	r3, r3, #3
 800ccb8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ccbc:	e01b      	b.n	800ccf6 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 800ccbe:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ccc0:	2b40      	cmp	r3, #64	@ 0x40
 800ccc2:	d909      	bls.n	800ccd8 <create_name+0x294>
 800ccc4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ccc6:	2b5a      	cmp	r3, #90	@ 0x5a
 800ccc8:	d806      	bhi.n	800ccd8 <create_name+0x294>
					b |= 2;
 800ccca:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ccce:	f043 0302 	orr.w	r3, r3, #2
 800ccd2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ccd6:	e00e      	b.n	800ccf6 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 800ccd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ccda:	2b60      	cmp	r3, #96	@ 0x60
 800ccdc:	d90b      	bls.n	800ccf6 <create_name+0x2b2>
 800ccde:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800cce0:	2b7a      	cmp	r3, #122	@ 0x7a
 800cce2:	d808      	bhi.n	800ccf6 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 800cce4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cce8:	f043 0301 	orr.w	r3, r3, #1
 800ccec:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ccf0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ccf2:	3b20      	subs	r3, #32
 800ccf4:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 800ccf6:	6a3b      	ldr	r3, [r7, #32]
 800ccf8:	1c5a      	adds	r2, r3, #1
 800ccfa:	623a      	str	r2, [r7, #32]
 800ccfc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ccfe:	b2d1      	uxtb	r1, r2
 800cd00:	687a      	ldr	r2, [r7, #4]
 800cd02:	4413      	add	r3, r2
 800cd04:	460a      	mov	r2, r1
 800cd06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		w = lfn[si++];					/* Get an LFN character */
 800cd0a:	e763      	b.n	800cbd4 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 800cd0c:	bf00      	nop
 800cd0e:	e006      	b.n	800cd1e <create_name+0x2da>
 800cd10:	08015038 	.word	0x08015038
 800cd14:	08018ad8 	.word	0x08018ad8
 800cd18:	08015044 	.word	0x08015044
			if (si > di) break;			/* No extension */
 800cd1c:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cd24:	2be5      	cmp	r3, #229	@ 0xe5
 800cd26:	d103      	bne.n	800cd30 <create_name+0x2ec>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	2205      	movs	r2, #5
 800cd2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

	if (ni == 8) b <<= 2;
 800cd30:	69fb      	ldr	r3, [r7, #28]
 800cd32:	2b08      	cmp	r3, #8
 800cd34:	d104      	bne.n	800cd40 <create_name+0x2fc>
 800cd36:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 800cd40:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd44:	f003 030c 	and.w	r3, r3, #12
 800cd48:	2b0c      	cmp	r3, #12
 800cd4a:	d005      	beq.n	800cd58 <create_name+0x314>
 800cd4c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd50:	f003 0303 	and.w	r3, r3, #3
 800cd54:	2b03      	cmp	r3, #3
 800cd56:	d105      	bne.n	800cd64 <create_name+0x320>
 800cd58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd5c:	f043 0302 	orr.w	r3, r3, #2
 800cd60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 800cd64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd68:	f003 0302 	and.w	r3, r3, #2
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d117      	bne.n	800cda0 <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 800cd70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd74:	f003 0303 	and.w	r3, r3, #3
 800cd78:	2b01      	cmp	r3, #1
 800cd7a:	d105      	bne.n	800cd88 <create_name+0x344>
 800cd7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd80:	f043 0310 	orr.w	r3, r3, #16
 800cd84:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 800cd88:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800cd8c:	f003 030c 	and.w	r3, r3, #12
 800cd90:	2b04      	cmp	r3, #4
 800cd92:	d105      	bne.n	800cda0 <create_name+0x35c>
 800cd94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800cd98:	f043 0308 	orr.w	r3, r3, #8
 800cd9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800cda6:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b

	return FR_OK;
 800cdaa:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	3728      	adds	r7, #40	@ 0x28
 800cdb0:	46bd      	mov	sp, r7
 800cdb2:	bd80      	pop	{r7, pc}

0800cdb4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800cdb4:	b580      	push	{r7, lr}
 800cdb6:	b086      	sub	sp, #24
 800cdb8:	af00      	add	r7, sp, #0
 800cdba:	6078      	str	r0, [r7, #4]
 800cdbc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800cdc8:	e002      	b.n	800cdd0 <follow_path+0x1c>
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	3301      	adds	r3, #1
 800cdce:	603b      	str	r3, [r7, #0]
 800cdd0:	683b      	ldr	r3, [r7, #0]
 800cdd2:	781b      	ldrb	r3, [r3, #0]
 800cdd4:	2b2f      	cmp	r3, #47	@ 0x2f
 800cdd6:	d0f8      	beq.n	800cdca <follow_path+0x16>
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	781b      	ldrb	r3, [r3, #0]
 800cddc:	2b5c      	cmp	r3, #92	@ 0x5c
 800cdde:	d0f4      	beq.n	800cdca <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	2200      	movs	r2, #0
 800cde4:	609a      	str	r2, [r3, #8]
	}
#if _FS_EXFAT
	obj->n_frag = 0;	/* Invalidate last fragment counter of the object */
 800cde6:	693b      	ldr	r3, [r7, #16]
 800cde8:	2200      	movs	r2, #0
 800cdea:	61da      	str	r2, [r3, #28]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800cdec:	683b      	ldr	r3, [r7, #0]
 800cdee:	781b      	ldrb	r3, [r3, #0]
 800cdf0:	2b1f      	cmp	r3, #31
 800cdf2:	d80a      	bhi.n	800ce0a <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2280      	movs	r2, #128	@ 0x80
 800cdf8:	f883 204b 	strb.w	r2, [r3, #75]	@ 0x4b
		res = dir_sdi(dp, 0);
 800cdfc:	2100      	movs	r1, #0
 800cdfe:	6878      	ldr	r0, [r7, #4]
 800ce00:	f7fe fa9f 	bl	800b342 <dir_sdi>
 800ce04:	4603      	mov	r3, r0
 800ce06:	75fb      	strb	r3, [r7, #23]
 800ce08:	e07d      	b.n	800cf06 <follow_path+0x152>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ce0a:	463b      	mov	r3, r7
 800ce0c:	4619      	mov	r1, r3
 800ce0e:	6878      	ldr	r0, [r7, #4]
 800ce10:	f7ff fe18 	bl	800ca44 <create_name>
 800ce14:	4603      	mov	r3, r0
 800ce16:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ce18:	7dfb      	ldrb	r3, [r7, #23]
 800ce1a:	2b00      	cmp	r3, #0
 800ce1c:	d16e      	bne.n	800cefc <follow_path+0x148>
			res = dir_find(dp);				/* Find an object with the segment name */
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f7ff f9f5 	bl	800c20e <dir_find>
 800ce24:	4603      	mov	r3, r0
 800ce26:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800ce28:	687b      	ldr	r3, [r7, #4]
 800ce2a:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800ce2e:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800ce30:	7dfb      	ldrb	r3, [r7, #23]
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d00a      	beq.n	800ce4c <follow_path+0x98>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ce36:	7dfb      	ldrb	r3, [r7, #23]
 800ce38:	2b04      	cmp	r3, #4
 800ce3a:	d161      	bne.n	800cf00 <follow_path+0x14c>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ce3c:	7afb      	ldrb	r3, [r7, #11]
 800ce3e:	f003 0304 	and.w	r3, r3, #4
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d15c      	bne.n	800cf00 <follow_path+0x14c>
 800ce46:	2305      	movs	r3, #5
 800ce48:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ce4a:	e059      	b.n	800cf00 <follow_path+0x14c>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ce4c:	7afb      	ldrb	r3, [r7, #11]
 800ce4e:	f003 0304 	and.w	r3, r3, #4
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d156      	bne.n	800cf04 <follow_path+0x150>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	799b      	ldrb	r3, [r3, #6]
 800ce5a:	f003 0310 	and.w	r3, r3, #16
 800ce5e:	2b00      	cmp	r3, #0
 800ce60:	d102      	bne.n	800ce68 <follow_path+0xb4>
				res = FR_NO_PATH; break;
 800ce62:	2305      	movs	r3, #5
 800ce64:	75fb      	strb	r3, [r7, #23]
 800ce66:	e04e      	b.n	800cf06 <follow_path+0x152>
			}
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {		/* Save containing directory information for next dir */
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	781b      	ldrb	r3, [r3, #0]
 800ce6c:	2b04      	cmp	r3, #4
 800ce6e:	d130      	bne.n	800ced2 <follow_path+0x11e>
				obj->c_scl = obj->sclust;
 800ce70:	693b      	ldr	r3, [r7, #16]
 800ce72:	689a      	ldr	r2, [r3, #8]
 800ce74:	693b      	ldr	r3, [r7, #16]
 800ce76:	621a      	str	r2, [r3, #32]
				obj->c_size = ((DWORD)obj->objsize & 0xFFFFFF00) | obj->stat;
 800ce78:	693b      	ldr	r3, [r7, #16]
 800ce7a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ce7e:	4613      	mov	r3, r2
 800ce80:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ce84:	693a      	ldr	r2, [r7, #16]
 800ce86:	79d2      	ldrb	r2, [r2, #7]
 800ce88:	431a      	orrs	r2, r3
 800ce8a:	693b      	ldr	r3, [r7, #16]
 800ce8c:	625a      	str	r2, [r3, #36]	@ 0x24
				obj->c_ofs = dp->blk_ofs;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ce92:	693b      	ldr	r3, [r7, #16]
 800ce94:	629a      	str	r2, [r3, #40]	@ 0x28
				obj->sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Open next directory */
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	695b      	ldr	r3, [r3, #20]
 800ce9a:	3334      	adds	r3, #52	@ 0x34
 800ce9c:	4618      	mov	r0, r3
 800ce9e:	f7fc ff97 	bl	8009dd0 <ld_dword>
 800cea2:	4602      	mov	r2, r0
 800cea4:	693b      	ldr	r3, [r7, #16]
 800cea6:	609a      	str	r2, [r3, #8]
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800cea8:	68fb      	ldr	r3, [r7, #12]
 800ceaa:	695b      	ldr	r3, [r3, #20]
 800ceac:	3321      	adds	r3, #33	@ 0x21
 800ceae:	781b      	ldrb	r3, [r3, #0]
 800ceb0:	f003 0302 	and.w	r3, r3, #2
 800ceb4:	b2da      	uxtb	r2, r3
 800ceb6:	693b      	ldr	r3, [r7, #16]
 800ceb8:	71da      	strb	r2, [r3, #7]
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800ceba:	68fb      	ldr	r3, [r7, #12]
 800cebc:	695b      	ldr	r3, [r3, #20]
 800cebe:	3338      	adds	r3, #56	@ 0x38
 800cec0:	4618      	mov	r0, r3
 800cec2:	f7fc ffa8 	bl	8009e16 <ld_qword>
 800cec6:	4602      	mov	r2, r0
 800cec8:	460b      	mov	r3, r1
 800ceca:	6939      	ldr	r1, [r7, #16]
 800cecc:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800ced0:	e79b      	b.n	800ce0a <follow_path+0x56>
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800ced2:	68fb      	ldr	r3, [r7, #12]
 800ced4:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cedc:	68fa      	ldr	r2, [r7, #12]
 800cede:	8992      	ldrh	r2, [r2, #12]
 800cee0:	fbb3 f0f2 	udiv	r0, r3, r2
 800cee4:	fb00 f202 	mul.w	r2, r0, r2
 800cee8:	1a9b      	subs	r3, r3, r2
 800ceea:	440b      	add	r3, r1
 800ceec:	4619      	mov	r1, r3
 800ceee:	68f8      	ldr	r0, [r7, #12]
 800cef0:	f7fe fbfd 	bl	800b6ee <ld_clust>
 800cef4:	4602      	mov	r2, r0
 800cef6:	693b      	ldr	r3, [r7, #16]
 800cef8:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800cefa:	e786      	b.n	800ce0a <follow_path+0x56>
			if (res != FR_OK) break;
 800cefc:	bf00      	nop
 800cefe:	e002      	b.n	800cf06 <follow_path+0x152>
				break;
 800cf00:	bf00      	nop
 800cf02:	e000      	b.n	800cf06 <follow_path+0x152>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800cf04:	bf00      	nop
			}
		}
	}

	return res;
 800cf06:	7dfb      	ldrb	r3, [r7, #23]
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3718      	adds	r7, #24
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	bd80      	pop	{r7, pc}

0800cf10 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800cf10:	b480      	push	{r7}
 800cf12:	b087      	sub	sp, #28
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800cf18:	f04f 33ff 	mov.w	r3, #4294967295
 800cf1c:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d031      	beq.n	800cf8a <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	617b      	str	r3, [r7, #20]
 800cf2c:	e002      	b.n	800cf34 <get_ldnumber+0x24>
 800cf2e:	697b      	ldr	r3, [r7, #20]
 800cf30:	3301      	adds	r3, #1
 800cf32:	617b      	str	r3, [r7, #20]
 800cf34:	697b      	ldr	r3, [r7, #20]
 800cf36:	781b      	ldrb	r3, [r3, #0]
 800cf38:	2b1f      	cmp	r3, #31
 800cf3a:	d903      	bls.n	800cf44 <get_ldnumber+0x34>
 800cf3c:	697b      	ldr	r3, [r7, #20]
 800cf3e:	781b      	ldrb	r3, [r3, #0]
 800cf40:	2b3a      	cmp	r3, #58	@ 0x3a
 800cf42:	d1f4      	bne.n	800cf2e <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800cf44:	697b      	ldr	r3, [r7, #20]
 800cf46:	781b      	ldrb	r3, [r3, #0]
 800cf48:	2b3a      	cmp	r3, #58	@ 0x3a
 800cf4a:	d11c      	bne.n	800cf86 <get_ldnumber+0x76>
			tp = *path;
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	1c5a      	adds	r2, r3, #1
 800cf56:	60fa      	str	r2, [r7, #12]
 800cf58:	781b      	ldrb	r3, [r3, #0]
 800cf5a:	3b30      	subs	r3, #48	@ 0x30
 800cf5c:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800cf5e:	68bb      	ldr	r3, [r7, #8]
 800cf60:	2b09      	cmp	r3, #9
 800cf62:	d80e      	bhi.n	800cf82 <get_ldnumber+0x72>
 800cf64:	68fa      	ldr	r2, [r7, #12]
 800cf66:	697b      	ldr	r3, [r7, #20]
 800cf68:	429a      	cmp	r2, r3
 800cf6a:	d10a      	bne.n	800cf82 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800cf6c:	68bb      	ldr	r3, [r7, #8]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d107      	bne.n	800cf82 <get_ldnumber+0x72>
					vol = (int)i;
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800cf76:	697b      	ldr	r3, [r7, #20]
 800cf78:	3301      	adds	r3, #1
 800cf7a:	617b      	str	r3, [r7, #20]
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	697a      	ldr	r2, [r7, #20]
 800cf80:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800cf82:	693b      	ldr	r3, [r7, #16]
 800cf84:	e002      	b.n	800cf8c <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800cf86:	2300      	movs	r3, #0
 800cf88:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800cf8a:	693b      	ldr	r3, [r7, #16]
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	371c      	adds	r7, #28
 800cf90:	46bd      	mov	sp, r7
 800cf92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf96:	4770      	bx	lr

0800cf98 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b082      	sub	sp, #8
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
 800cfa0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	2200      	movs	r2, #0
 800cfa6:	70da      	strb	r2, [r3, #3]
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	f04f 32ff 	mov.w	r2, #4294967295
 800cfae:	63da      	str	r2, [r3, #60]	@ 0x3c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800cfb0:	6839      	ldr	r1, [r7, #0]
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f7fd fb38 	bl	800a628 <move_window>
 800cfb8:	4603      	mov	r3, r0
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d001      	beq.n	800cfc2 <check_fs+0x2a>
 800cfbe:	2304      	movs	r3, #4
 800cfc0:	e044      	b.n	800d04c <check_fs+0xb4>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	3340      	adds	r3, #64	@ 0x40
 800cfc6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800cfca:	4618      	mov	r0, r3
 800cfcc:	f7fc fee8 	bl	8009da0 <ld_word>
 800cfd0:	4603      	mov	r3, r0
 800cfd2:	461a      	mov	r2, r3
 800cfd4:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800cfd8:	429a      	cmp	r2, r3
 800cfda:	d001      	beq.n	800cfe0 <check_fs+0x48>
 800cfdc:	2303      	movs	r3, #3
 800cfde:	e035      	b.n	800d04c <check_fs+0xb4>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cfe6:	2be9      	cmp	r3, #233	@ 0xe9
 800cfe8:	d009      	beq.n	800cffe <check_fs+0x66>
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800cff0:	2beb      	cmp	r3, #235	@ 0xeb
 800cff2:	d11e      	bne.n	800d032 <check_fs+0x9a>
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800cffa:	2b90      	cmp	r3, #144	@ 0x90
 800cffc:	d119      	bne.n	800d032 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	3340      	adds	r3, #64	@ 0x40
 800d002:	3336      	adds	r3, #54	@ 0x36
 800d004:	4618      	mov	r0, r3
 800d006:	f7fc fee3 	bl	8009dd0 <ld_dword>
 800d00a:	4603      	mov	r3, r0
 800d00c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800d010:	4a10      	ldr	r2, [pc, #64]	@ (800d054 <check_fs+0xbc>)
 800d012:	4293      	cmp	r3, r2
 800d014:	d101      	bne.n	800d01a <check_fs+0x82>
 800d016:	2300      	movs	r3, #0
 800d018:	e018      	b.n	800d04c <check_fs+0xb4>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	3340      	adds	r3, #64	@ 0x40
 800d01e:	3352      	adds	r3, #82	@ 0x52
 800d020:	4618      	mov	r0, r3
 800d022:	f7fc fed5 	bl	8009dd0 <ld_dword>
 800d026:	4603      	mov	r3, r0
 800d028:	4a0b      	ldr	r2, [pc, #44]	@ (800d058 <check_fs+0xc0>)
 800d02a:	4293      	cmp	r3, r2
 800d02c:	d101      	bne.n	800d032 <check_fs+0x9a>
 800d02e:	2300      	movs	r3, #0
 800d030:	e00c      	b.n	800d04c <check_fs+0xb4>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	3340      	adds	r3, #64	@ 0x40
 800d036:	220b      	movs	r2, #11
 800d038:	4908      	ldr	r1, [pc, #32]	@ (800d05c <check_fs+0xc4>)
 800d03a:	4618      	mov	r0, r3
 800d03c:	f7fd f8d1 	bl	800a1e2 <mem_cmp>
 800d040:	4603      	mov	r3, r0
 800d042:	2b00      	cmp	r3, #0
 800d044:	d101      	bne.n	800d04a <check_fs+0xb2>
 800d046:	2301      	movs	r3, #1
 800d048:	e000      	b.n	800d04c <check_fs+0xb4>
#endif
	return 2;
 800d04a:	2302      	movs	r3, #2
}
 800d04c:	4618      	mov	r0, r3
 800d04e:	3708      	adds	r7, #8
 800d050:	46bd      	mov	sp, r7
 800d052:	bd80      	pop	{r7, pc}
 800d054:	00544146 	.word	0x00544146
 800d058:	33544146 	.word	0x33544146
 800d05c:	0801504c 	.word	0x0801504c

0800d060 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800d060:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d064:	b09c      	sub	sp, #112	@ 0x70
 800d066:	af00      	add	r7, sp, #0
 800d068:	61f8      	str	r0, [r7, #28]
 800d06a:	61b9      	str	r1, [r7, #24]
 800d06c:	4613      	mov	r3, r2
 800d06e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800d070:	69bb      	ldr	r3, [r7, #24]
 800d072:	2200      	movs	r2, #0
 800d074:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800d076:	69f8      	ldr	r0, [r7, #28]
 800d078:	f7ff ff4a 	bl	800cf10 <get_ldnumber>
 800d07c:	6578      	str	r0, [r7, #84]	@ 0x54
	if (vol < 0) return FR_INVALID_DRIVE;
 800d07e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d080:	2b00      	cmp	r3, #0
 800d082:	da01      	bge.n	800d088 <find_volume+0x28>
 800d084:	230b      	movs	r3, #11
 800d086:	e378      	b.n	800d77a <find_volume+0x71a>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800d088:	4aa2      	ldr	r2, [pc, #648]	@ (800d314 <find_volume+0x2b4>)
 800d08a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d08c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d090:	653b      	str	r3, [r7, #80]	@ 0x50
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800d092:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d094:	2b00      	cmp	r3, #0
 800d096:	d101      	bne.n	800d09c <find_volume+0x3c>
 800d098:	230c      	movs	r3, #12
 800d09a:	e36e      	b.n	800d77a <find_volume+0x71a>

	ENTER_FF(fs);						/* Lock the volume */
 800d09c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d09e:	f7fd f8e2 	bl	800a266 <lock_fs>
 800d0a2:	4603      	mov	r3, r0
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d101      	bne.n	800d0ac <find_volume+0x4c>
 800d0a8:	230f      	movs	r3, #15
 800d0aa:	e366      	b.n	800d77a <find_volume+0x71a>
	*rfs = fs;							/* Return pointer to the file system object */
 800d0ac:	69bb      	ldr	r3, [r7, #24]
 800d0ae:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d0b0:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800d0b2:	7dfb      	ldrb	r3, [r7, #23]
 800d0b4:	f023 0301 	bic.w	r3, r3, #1
 800d0b8:	75fb      	strb	r3, [r7, #23]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800d0ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0bc:	781b      	ldrb	r3, [r3, #0]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d01a      	beq.n	800d0f8 <find_volume+0x98>
		stat = disk_status(fs->drv);
 800d0c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0c4:	785b      	ldrb	r3, [r3, #1]
 800d0c6:	4618      	mov	r0, r3
 800d0c8:	f7fc fdca 	bl	8009c60 <disk_status>
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800d0d2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d0d6:	f003 0301 	and.w	r3, r3, #1
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d10c      	bne.n	800d0f8 <find_volume+0x98>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800d0de:	7dfb      	ldrb	r3, [r7, #23]
 800d0e0:	2b00      	cmp	r3, #0
 800d0e2:	d007      	beq.n	800d0f4 <find_volume+0x94>
 800d0e4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d0e8:	f003 0304 	and.w	r3, r3, #4
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d001      	beq.n	800d0f4 <find_volume+0x94>
				return FR_WRITE_PROTECTED;
 800d0f0:	230a      	movs	r3, #10
 800d0f2:	e342      	b.n	800d77a <find_volume+0x71a>
			}
			return FR_OK;				/* The file system object is valid */
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	e340      	b.n	800d77a <find_volume+0x71a>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800d0f8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800d0fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d100:	b2da      	uxtb	r2, r3
 800d102:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d104:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800d106:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d108:	785b      	ldrb	r3, [r3, #1]
 800d10a:	4618      	mov	r0, r3
 800d10c:	f7fc fdc2 	bl	8009c94 <disk_initialize>
 800d110:	4603      	mov	r3, r0
 800d112:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800d116:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d11a:	f003 0301 	and.w	r3, r3, #1
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d001      	beq.n	800d126 <find_volume+0xc6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800d122:	2303      	movs	r3, #3
 800d124:	e329      	b.n	800d77a <find_volume+0x71a>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800d126:	7dfb      	ldrb	r3, [r7, #23]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	d007      	beq.n	800d13c <find_volume+0xdc>
 800d12c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800d130:	f003 0304 	and.w	r3, r3, #4
 800d134:	2b00      	cmp	r3, #0
 800d136:	d001      	beq.n	800d13c <find_volume+0xdc>
		return FR_WRITE_PROTECTED;
 800d138:	230a      	movs	r3, #10
 800d13a:	e31e      	b.n	800d77a <find_volume+0x71a>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800d13c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d13e:	7858      	ldrb	r0, [r3, #1]
 800d140:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d142:	330c      	adds	r3, #12
 800d144:	461a      	mov	r2, r3
 800d146:	2102      	movs	r1, #2
 800d148:	f7fc fe0c 	bl	8009d64 <disk_ioctl>
 800d14c:	4603      	mov	r3, r0
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d001      	beq.n	800d156 <find_volume+0xf6>
 800d152:	2301      	movs	r3, #1
 800d154:	e311      	b.n	800d77a <find_volume+0x71a>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800d156:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d158:	899b      	ldrh	r3, [r3, #12]
 800d15a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d15e:	d80d      	bhi.n	800d17c <find_volume+0x11c>
 800d160:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d162:	899b      	ldrh	r3, [r3, #12]
 800d164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d168:	d308      	bcc.n	800d17c <find_volume+0x11c>
 800d16a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d16c:	899b      	ldrh	r3, [r3, #12]
 800d16e:	461a      	mov	r2, r3
 800d170:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d172:	899b      	ldrh	r3, [r3, #12]
 800d174:	3b01      	subs	r3, #1
 800d176:	4013      	ands	r3, r2
 800d178:	2b00      	cmp	r3, #0
 800d17a:	d001      	beq.n	800d180 <find_volume+0x120>
 800d17c:	2301      	movs	r3, #1
 800d17e:	e2fc      	b.n	800d77a <find_volume+0x71a>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800d180:	2300      	movs	r3, #0
 800d182:	66bb      	str	r3, [r7, #104]	@ 0x68
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800d184:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d186:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d188:	f7ff ff06 	bl	800cf98 <check_fs>
 800d18c:	4603      	mov	r3, r0
 800d18e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800d192:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d196:	2b02      	cmp	r3, #2
 800d198:	d14d      	bne.n	800d236 <find_volume+0x1d6>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d19a:	2300      	movs	r3, #0
 800d19c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d19e:	e020      	b.n	800d1e2 <find_volume+0x182>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800d1a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d1a2:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800d1a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1a8:	011b      	lsls	r3, r3, #4
 800d1aa:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800d1ae:	4413      	add	r3, r2
 800d1b0:	64bb      	str	r3, [r7, #72]	@ 0x48
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800d1b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d1b4:	3304      	adds	r3, #4
 800d1b6:	781b      	ldrb	r3, [r3, #0]
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d006      	beq.n	800d1ca <find_volume+0x16a>
 800d1bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d1be:	3308      	adds	r3, #8
 800d1c0:	4618      	mov	r0, r3
 800d1c2:	f7fc fe05 	bl	8009dd0 <ld_dword>
 800d1c6:	4602      	mov	r2, r0
 800d1c8:	e000      	b.n	800d1cc <find_volume+0x16c>
 800d1ca:	2200      	movs	r2, #0
 800d1cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1ce:	009b      	lsls	r3, r3, #2
 800d1d0:	3360      	adds	r3, #96	@ 0x60
 800d1d2:	f107 0110 	add.w	r1, r7, #16
 800d1d6:	440b      	add	r3, r1
 800d1d8:	f843 2c50 	str.w	r2, [r3, #-80]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800d1dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1de:	3301      	adds	r3, #1
 800d1e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d1e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1e4:	2b03      	cmp	r3, #3
 800d1e6:	d9db      	bls.n	800d1a0 <find_volume+0x140>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	65bb      	str	r3, [r7, #88]	@ 0x58
		if (i) i--;
 800d1ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d002      	beq.n	800d1f8 <find_volume+0x198>
 800d1f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1f4:	3b01      	subs	r3, #1
 800d1f6:	65bb      	str	r3, [r7, #88]	@ 0x58
		do {							/* Find an FAT volume */
			bsect = br[i];
 800d1f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d1fa:	009b      	lsls	r3, r3, #2
 800d1fc:	3360      	adds	r3, #96	@ 0x60
 800d1fe:	f107 0210 	add.w	r2, r7, #16
 800d202:	4413      	add	r3, r2
 800d204:	f853 3c50 	ldr.w	r3, [r3, #-80]
 800d208:	66bb      	str	r3, [r7, #104]	@ 0x68
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800d20a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d005      	beq.n	800d21c <find_volume+0x1bc>
 800d210:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d212:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d214:	f7ff fec0 	bl	800cf98 <check_fs>
 800d218:	4603      	mov	r3, r0
 800d21a:	e000      	b.n	800d21e <find_volume+0x1be>
 800d21c:	2303      	movs	r3, #3
 800d21e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800d222:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d226:	2b01      	cmp	r3, #1
 800d228:	d905      	bls.n	800d236 <find_volume+0x1d6>
 800d22a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d22c:	3301      	adds	r3, #1
 800d22e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d230:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d232:	2b03      	cmp	r3, #3
 800d234:	d9e0      	bls.n	800d1f8 <find_volume+0x198>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800d236:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d23a:	2b04      	cmp	r3, #4
 800d23c:	d101      	bne.n	800d242 <find_volume+0x1e2>
 800d23e:	2301      	movs	r3, #1
 800d240:	e29b      	b.n	800d77a <find_volume+0x71a>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800d242:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d246:	2b01      	cmp	r3, #1
 800d248:	d901      	bls.n	800d24e <find_volume+0x1ee>
 800d24a:	230d      	movs	r3, #13
 800d24c:	e295      	b.n	800d77a <find_volume+0x71a>

	/* An FAT volume is found (bsect). Following code initializes the file system object */

#if _FS_EXFAT
	if (fmt == 1) {
 800d24e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d252:	2b01      	cmp	r3, #1
 800d254:	f040 8100 	bne.w	800d458 <find_volume+0x3f8>
		QWORD maxlba;

		for (i = BPB_ZeroedEx; i < BPB_ZeroedEx + 53 && fs->win[i] == 0; i++) ;	/* Check zero filler */
 800d258:	230b      	movs	r3, #11
 800d25a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d25c:	e002      	b.n	800d264 <find_volume+0x204>
 800d25e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d260:	3301      	adds	r3, #1
 800d262:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d264:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d266:	2b3f      	cmp	r3, #63	@ 0x3f
 800d268:	d806      	bhi.n	800d278 <find_volume+0x218>
 800d26a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d26c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d26e:	4413      	add	r3, r2
 800d270:	3340      	adds	r3, #64	@ 0x40
 800d272:	781b      	ldrb	r3, [r3, #0]
 800d274:	2b00      	cmp	r3, #0
 800d276:	d0f2      	beq.n	800d25e <find_volume+0x1fe>
		if (i < BPB_ZeroedEx + 53) return FR_NO_FILESYSTEM;
 800d278:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d27a:	2b3f      	cmp	r3, #63	@ 0x3f
 800d27c:	d801      	bhi.n	800d282 <find_volume+0x222>
 800d27e:	230d      	movs	r3, #13
 800d280:	e27b      	b.n	800d77a <find_volume+0x71a>

		if (ld_word(fs->win + BPB_FSVerEx) != 0x100) return FR_NO_FILESYSTEM;	/* Check exFAT revision (Must be 1.0) */
 800d282:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d284:	3340      	adds	r3, #64	@ 0x40
 800d286:	3368      	adds	r3, #104	@ 0x68
 800d288:	4618      	mov	r0, r3
 800d28a:	f7fc fd89 	bl	8009da0 <ld_word>
 800d28e:	4603      	mov	r3, r0
 800d290:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d294:	d001      	beq.n	800d29a <find_volume+0x23a>
 800d296:	230d      	movs	r3, #13
 800d298:	e26f      	b.n	800d77a <find_volume+0x71a>

		if (1 << fs->win[BPB_BytsPerSecEx] != SS(fs)) {	/* (BPB_BytsPerSecEx must be equal to the physical sector size) */
 800d29a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d29c:	f893 30ac 	ldrb.w	r3, [r3, #172]	@ 0xac
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	4093      	lsls	r3, r2
 800d2a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d2a8:	8992      	ldrh	r2, [r2, #12]
 800d2aa:	4293      	cmp	r3, r2
 800d2ac:	d001      	beq.n	800d2b2 <find_volume+0x252>
			return FR_NO_FILESYSTEM;
 800d2ae:	230d      	movs	r3, #13
 800d2b0:	e263      	b.n	800d77a <find_volume+0x71a>
		}

		maxlba = ld_qword(fs->win + BPB_TotSecEx) + bsect;	/* Last LBA + 1 of the volume */
 800d2b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2b4:	3340      	adds	r3, #64	@ 0x40
 800d2b6:	3348      	adds	r3, #72	@ 0x48
 800d2b8:	4618      	mov	r0, r3
 800d2ba:	f7fc fdac 	bl	8009e16 <ld_qword>
 800d2be:	4602      	mov	r2, r0
 800d2c0:	460b      	mov	r3, r1
 800d2c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d2c4:	2000      	movs	r0, #0
 800d2c6:	60b9      	str	r1, [r7, #8]
 800d2c8:	60f8      	str	r0, [r7, #12]
 800d2ca:	68b9      	ldr	r1, [r7, #8]
 800d2cc:	1851      	adds	r1, r2, r1
 800d2ce:	6039      	str	r1, [r7, #0]
 800d2d0:	68f9      	ldr	r1, [r7, #12]
 800d2d2:	eb43 0101 	adc.w	r1, r3, r1
 800d2d6:	6079      	str	r1, [r7, #4]
 800d2d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d2dc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
		if (maxlba >= 0x100000000) return FR_NO_FILESYSTEM;	/* (It cannot be handled in 32-bit LBA) */
 800d2e0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d2e4:	2b01      	cmp	r3, #1
 800d2e6:	d301      	bcc.n	800d2ec <find_volume+0x28c>
 800d2e8:	230d      	movs	r3, #13
 800d2ea:	e246      	b.n	800d77a <find_volume+0x71a>

		fs->fsize = ld_dword(fs->win + BPB_FatSzEx);	/* Number of sectors per FAT */
 800d2ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2ee:	3340      	adds	r3, #64	@ 0x40
 800d2f0:	3354      	adds	r3, #84	@ 0x54
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	f7fc fd6c 	bl	8009dd0 <ld_dword>
 800d2f8:	4602      	mov	r2, r0
 800d2fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d2fc:	629a      	str	r2, [r3, #40]	@ 0x28

		fs->n_fats = fs->win[BPB_NumFATsEx];			/* Number of FATs */
 800d2fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d300:	f893 20ae 	ldrb.w	r2, [r3, #174]	@ 0xae
 800d304:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d306:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1) return FR_NO_FILESYSTEM;	/* (Supports only 1 FAT) */
 800d308:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d30a:	789b      	ldrb	r3, [r3, #2]
 800d30c:	2b01      	cmp	r3, #1
 800d30e:	d003      	beq.n	800d318 <find_volume+0x2b8>
 800d310:	230d      	movs	r3, #13
 800d312:	e232      	b.n	800d77a <find_volume+0x71a>
 800d314:	20002f48 	.word	0x20002f48

		fs->csize = 1 << fs->win[BPB_SecPerClusEx];		/* Cluster size */
 800d318:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d31a:	f893 30ad 	ldrb.w	r3, [r3, #173]	@ 0xad
 800d31e:	461a      	mov	r2, r3
 800d320:	2301      	movs	r3, #1
 800d322:	4093      	lsls	r3, r2
 800d324:	b29a      	uxth	r2, r3
 800d326:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d328:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0)	return FR_NO_FILESYSTEM;	/* (Must be 1..32768) */
 800d32a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d32c:	895b      	ldrh	r3, [r3, #10]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d101      	bne.n	800d336 <find_volume+0x2d6>
 800d332:	230d      	movs	r3, #13
 800d334:	e221      	b.n	800d77a <find_volume+0x71a>

		nclst = ld_dword(fs->win + BPB_NumClusEx);		/* Number of clusters */
 800d336:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d338:	3340      	adds	r3, #64	@ 0x40
 800d33a:	335c      	adds	r3, #92	@ 0x5c
 800d33c:	4618      	mov	r0, r3
 800d33e:	f7fc fd47 	bl	8009dd0 <ld_dword>
 800d342:	63f8      	str	r0, [r7, #60]	@ 0x3c
		if (nclst > MAX_EXFAT) return FR_NO_FILESYSTEM;	/* (Too many clusters) */
 800d344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d346:	4a9a      	ldr	r2, [pc, #616]	@ (800d5b0 <find_volume+0x550>)
 800d348:	4293      	cmp	r3, r2
 800d34a:	d901      	bls.n	800d350 <find_volume+0x2f0>
 800d34c:	230d      	movs	r3, #13
 800d34e:	e214      	b.n	800d77a <find_volume+0x71a>
		fs->n_fatent = nclst + 2;
 800d350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d352:	1c9a      	adds	r2, r3, #2
 800d354:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d356:	625a      	str	r2, [r3, #36]	@ 0x24

		/* Boundaries and Limits */
		fs->volbase = bsect;
 800d358:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d35a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d35c:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + ld_dword(fs->win + BPB_DataOfsEx);
 800d35e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d360:	3340      	adds	r3, #64	@ 0x40
 800d362:	3358      	adds	r3, #88	@ 0x58
 800d364:	4618      	mov	r0, r3
 800d366:	f7fc fd33 	bl	8009dd0 <ld_dword>
 800d36a:	4602      	mov	r2, r0
 800d36c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d36e:	441a      	add	r2, r3
 800d370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d372:	639a      	str	r2, [r3, #56]	@ 0x38
		fs->fatbase = bsect + ld_dword(fs->win + BPB_FatOfsEx);
 800d374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d376:	3340      	adds	r3, #64	@ 0x40
 800d378:	3350      	adds	r3, #80	@ 0x50
 800d37a:	4618      	mov	r0, r3
 800d37c:	f7fc fd28 	bl	8009dd0 <ld_dword>
 800d380:	4602      	mov	r2, r0
 800d382:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d384:	441a      	add	r2, r3
 800d386:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d388:	631a      	str	r2, [r3, #48]	@ 0x30
		if (maxlba < (QWORD)fs->database + nclst * fs->csize) return FR_NO_FILESYSTEM;	/* (Volume size must not be smaller than the size requiered) */
 800d38a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d38c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d38e:	2200      	movs	r2, #0
 800d390:	469a      	mov	sl, r3
 800d392:	4693      	mov	fp, r2
 800d394:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d396:	895b      	ldrh	r3, [r3, #10]
 800d398:	461a      	mov	r2, r3
 800d39a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d39c:	fb02 f303 	mul.w	r3, r2, r3
 800d3a0:	2200      	movs	r2, #0
 800d3a2:	4698      	mov	r8, r3
 800d3a4:	4691      	mov	r9, r2
 800d3a6:	eb1a 0408 	adds.w	r4, sl, r8
 800d3aa:	eb4b 0509 	adc.w	r5, fp, r9
 800d3ae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800d3b2:	42a2      	cmp	r2, r4
 800d3b4:	41ab      	sbcs	r3, r5
 800d3b6:	d201      	bcs.n	800d3bc <find_volume+0x35c>
 800d3b8:	230d      	movs	r3, #13
 800d3ba:	e1de      	b.n	800d77a <find_volume+0x71a>
		fs->dirbase = ld_dword(fs->win + BPB_RootClusEx);
 800d3bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3be:	3340      	adds	r3, #64	@ 0x40
 800d3c0:	3360      	adds	r3, #96	@ 0x60
 800d3c2:	4618      	mov	r0, r3
 800d3c4:	f7fc fd04 	bl	8009dd0 <ld_dword>
 800d3c8:	4602      	mov	r2, r0
 800d3ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3cc:	635a      	str	r2, [r3, #52]	@ 0x34

		/* Check if bitmap location is in assumption (at the first cluster) */
		if (move_window(fs, clust2sect(fs, fs->dirbase)) != FR_OK) return FR_DISK_ERR;
 800d3ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d3d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3d2:	4619      	mov	r1, r3
 800d3d4:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d3d6:	f7fd f9c5 	bl	800a764 <clust2sect>
 800d3da:	4603      	mov	r3, r0
 800d3dc:	4619      	mov	r1, r3
 800d3de:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d3e0:	f7fd f922 	bl	800a628 <move_window>
 800d3e4:	4603      	mov	r3, r0
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d001      	beq.n	800d3ee <find_volume+0x38e>
 800d3ea:	2301      	movs	r3, #1
 800d3ec:	e1c5      	b.n	800d77a <find_volume+0x71a>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800d3ee:	2300      	movs	r3, #0
 800d3f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d3f2:	e015      	b.n	800d420 <find_volume+0x3c0>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800d3f4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d3f6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d3f8:	4413      	add	r3, r2
 800d3fa:	3340      	adds	r3, #64	@ 0x40
 800d3fc:	781b      	ldrb	r3, [r3, #0]
 800d3fe:	2b81      	cmp	r3, #129	@ 0x81
 800d400:	d10b      	bne.n	800d41a <find_volume+0x3ba>
 800d402:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d404:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 800d408:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d40a:	3314      	adds	r3, #20
 800d40c:	4413      	add	r3, r2
 800d40e:	4618      	mov	r0, r3
 800d410:	f7fc fcde 	bl	8009dd0 <ld_dword>
 800d414:	4603      	mov	r3, r0
 800d416:	2b02      	cmp	r3, #2
 800d418:	d009      	beq.n	800d42e <find_volume+0x3ce>
		for (i = 0; i < SS(fs); i += SZDIRE) {
 800d41a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d41c:	3320      	adds	r3, #32
 800d41e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d420:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d422:	899b      	ldrh	r3, [r3, #12]
 800d424:	461a      	mov	r2, r3
 800d426:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d428:	4293      	cmp	r3, r2
 800d42a:	d3e3      	bcc.n	800d3f4 <find_volume+0x394>
 800d42c:	e000      	b.n	800d430 <find_volume+0x3d0>
			if (fs->win[i] == 0x81 && ld_dword(fs->win + i + 20) == 2) break;	/* 81 entry with cluster #2? */
 800d42e:	bf00      	nop
		}
		if (i == SS(fs)) return FR_NO_FILESYSTEM;
 800d430:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d432:	899b      	ldrh	r3, [r3, #12]
 800d434:	461a      	mov	r2, r3
 800d436:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d438:	4293      	cmp	r3, r2
 800d43a:	d101      	bne.n	800d440 <find_volume+0x3e0>
 800d43c:	230d      	movs	r3, #13
 800d43e:	e19c      	b.n	800d77a <find_volume+0x71a>
#if !_FS_READONLY
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d440:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d442:	f04f 32ff 	mov.w	r2, #4294967295
 800d446:	621a      	str	r2, [r3, #32]
 800d448:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d44a:	6a1a      	ldr	r2, [r3, #32]
 800d44c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d44e:	61da      	str	r2, [r3, #28]
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
 800d450:	2304      	movs	r3, #4
 800d452:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800d456:	e17e      	b.n	800d756 <find_volume+0x6f6>
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800d458:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d45a:	3340      	adds	r3, #64	@ 0x40
 800d45c:	330b      	adds	r3, #11
 800d45e:	4618      	mov	r0, r3
 800d460:	f7fc fc9e 	bl	8009da0 <ld_word>
 800d464:	4603      	mov	r3, r0
 800d466:	461a      	mov	r2, r3
 800d468:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d46a:	899b      	ldrh	r3, [r3, #12]
 800d46c:	429a      	cmp	r2, r3
 800d46e:	d001      	beq.n	800d474 <find_volume+0x414>
 800d470:	230d      	movs	r3, #13
 800d472:	e182      	b.n	800d77a <find_volume+0x71a>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800d474:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d476:	3340      	adds	r3, #64	@ 0x40
 800d478:	3316      	adds	r3, #22
 800d47a:	4618      	mov	r0, r3
 800d47c:	f7fc fc90 	bl	8009da0 <ld_word>
 800d480:	4603      	mov	r3, r0
 800d482:	667b      	str	r3, [r7, #100]	@ 0x64
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800d484:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d486:	2b00      	cmp	r3, #0
 800d488:	d106      	bne.n	800d498 <find_volume+0x438>
 800d48a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d48c:	3340      	adds	r3, #64	@ 0x40
 800d48e:	3324      	adds	r3, #36	@ 0x24
 800d490:	4618      	mov	r0, r3
 800d492:	f7fc fc9d 	bl	8009dd0 <ld_dword>
 800d496:	6678      	str	r0, [r7, #100]	@ 0x64
		fs->fsize = fasize;
 800d498:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d49a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d49c:	629a      	str	r2, [r3, #40]	@ 0x28

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800d49e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4a0:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 800d4a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4a6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800d4a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4aa:	789b      	ldrb	r3, [r3, #2]
 800d4ac:	2b01      	cmp	r3, #1
 800d4ae:	d005      	beq.n	800d4bc <find_volume+0x45c>
 800d4b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4b2:	789b      	ldrb	r3, [r3, #2]
 800d4b4:	2b02      	cmp	r3, #2
 800d4b6:	d001      	beq.n	800d4bc <find_volume+0x45c>
 800d4b8:	230d      	movs	r3, #13
 800d4ba:	e15e      	b.n	800d77a <find_volume+0x71a>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800d4bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4be:	789b      	ldrb	r3, [r3, #2]
 800d4c0:	461a      	mov	r2, r3
 800d4c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d4c4:	fb02 f303 	mul.w	r3, r2, r3
 800d4c8:	667b      	str	r3, [r7, #100]	@ 0x64

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800d4ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4cc:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800d4d0:	461a      	mov	r2, r3
 800d4d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4d4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800d4d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4d8:	895b      	ldrh	r3, [r3, #10]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d008      	beq.n	800d4f0 <find_volume+0x490>
 800d4de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4e0:	895b      	ldrh	r3, [r3, #10]
 800d4e2:	461a      	mov	r2, r3
 800d4e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4e6:	895b      	ldrh	r3, [r3, #10]
 800d4e8:	3b01      	subs	r3, #1
 800d4ea:	4013      	ands	r3, r2
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d001      	beq.n	800d4f4 <find_volume+0x494>
 800d4f0:	230d      	movs	r3, #13
 800d4f2:	e142      	b.n	800d77a <find_volume+0x71a>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800d4f4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4f6:	3340      	adds	r3, #64	@ 0x40
 800d4f8:	3311      	adds	r3, #17
 800d4fa:	4618      	mov	r0, r3
 800d4fc:	f7fc fc50 	bl	8009da0 <ld_word>
 800d500:	4603      	mov	r3, r0
 800d502:	461a      	mov	r2, r3
 800d504:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d506:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800d508:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d50a:	891b      	ldrh	r3, [r3, #8]
 800d50c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d50e:	8992      	ldrh	r2, [r2, #12]
 800d510:	0952      	lsrs	r2, r2, #5
 800d512:	b292      	uxth	r2, r2
 800d514:	fbb3 f1f2 	udiv	r1, r3, r2
 800d518:	fb01 f202 	mul.w	r2, r1, r2
 800d51c:	1a9b      	subs	r3, r3, r2
 800d51e:	b29b      	uxth	r3, r3
 800d520:	2b00      	cmp	r3, #0
 800d522:	d001      	beq.n	800d528 <find_volume+0x4c8>
 800d524:	230d      	movs	r3, #13
 800d526:	e128      	b.n	800d77a <find_volume+0x71a>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800d528:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d52a:	3340      	adds	r3, #64	@ 0x40
 800d52c:	3313      	adds	r3, #19
 800d52e:	4618      	mov	r0, r3
 800d530:	f7fc fc36 	bl	8009da0 <ld_word>
 800d534:	4603      	mov	r3, r0
 800d536:	663b      	str	r3, [r7, #96]	@ 0x60
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800d538:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d106      	bne.n	800d54c <find_volume+0x4ec>
 800d53e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d540:	3340      	adds	r3, #64	@ 0x40
 800d542:	3320      	adds	r3, #32
 800d544:	4618      	mov	r0, r3
 800d546:	f7fc fc43 	bl	8009dd0 <ld_dword>
 800d54a:	6638      	str	r0, [r7, #96]	@ 0x60

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800d54c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d54e:	3340      	adds	r3, #64	@ 0x40
 800d550:	330e      	adds	r3, #14
 800d552:	4618      	mov	r0, r3
 800d554:	f7fc fc24 	bl	8009da0 <ld_word>
 800d558:	4603      	mov	r3, r0
 800d55a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800d55e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d562:	2b00      	cmp	r3, #0
 800d564:	d101      	bne.n	800d56a <find_volume+0x50a>
 800d566:	230d      	movs	r3, #13
 800d568:	e107      	b.n	800d77a <find_volume+0x71a>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800d56a:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800d56e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d570:	4413      	add	r3, r2
 800d572:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d574:	8911      	ldrh	r1, [r2, #8]
 800d576:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d578:	8992      	ldrh	r2, [r2, #12]
 800d57a:	0952      	lsrs	r2, r2, #5
 800d57c:	b292      	uxth	r2, r2
 800d57e:	fbb1 f2f2 	udiv	r2, r1, r2
 800d582:	b292      	uxth	r2, r2
 800d584:	4413      	add	r3, r2
 800d586:	643b      	str	r3, [r7, #64]	@ 0x40
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800d588:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d58a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d58c:	429a      	cmp	r2, r3
 800d58e:	d201      	bcs.n	800d594 <find_volume+0x534>
 800d590:	230d      	movs	r3, #13
 800d592:	e0f2      	b.n	800d77a <find_volume+0x71a>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800d594:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d596:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d598:	1ad3      	subs	r3, r2, r3
 800d59a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d59c:	8952      	ldrh	r2, [r2, #10]
 800d59e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d5a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800d5a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d104      	bne.n	800d5b4 <find_volume+0x554>
 800d5aa:	230d      	movs	r3, #13
 800d5ac:	e0e5      	b.n	800d77a <find_volume+0x71a>
 800d5ae:	bf00      	nop
 800d5b0:	7ffffffd 	.word	0x7ffffffd
		fmt = FS_FAT32;
 800d5b4:	2303      	movs	r3, #3
 800d5b6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800d5ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5bc:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800d5c0:	4293      	cmp	r3, r2
 800d5c2:	d802      	bhi.n	800d5ca <find_volume+0x56a>
 800d5c4:	2302      	movs	r3, #2
 800d5c6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800d5ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5cc:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800d5d0:	4293      	cmp	r3, r2
 800d5d2:	d802      	bhi.n	800d5da <find_volume+0x57a>
 800d5d4:	2301      	movs	r3, #1
 800d5d6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800d5da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d5dc:	1c9a      	adds	r2, r3, #2
 800d5de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5e0:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->volbase = bsect;							/* Volume start sector */
 800d5e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5e4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d5e6:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800d5e8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800d5ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d5ee:	441a      	add	r2, r3
 800d5f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5f2:	631a      	str	r2, [r3, #48]	@ 0x30
		fs->database = bsect + sysect;					/* Data start sector */
 800d5f4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d5f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d5f8:	441a      	add	r2, r3
 800d5fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d5fc:	639a      	str	r2, [r3, #56]	@ 0x38
		if (fmt == FS_FAT32) {
 800d5fe:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d602:	2b03      	cmp	r3, #3
 800d604:	d11e      	bne.n	800d644 <find_volume+0x5e4>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800d606:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d608:	3340      	adds	r3, #64	@ 0x40
 800d60a:	332a      	adds	r3, #42	@ 0x2a
 800d60c:	4618      	mov	r0, r3
 800d60e:	f7fc fbc7 	bl	8009da0 <ld_word>
 800d612:	4603      	mov	r3, r0
 800d614:	2b00      	cmp	r3, #0
 800d616:	d001      	beq.n	800d61c <find_volume+0x5bc>
 800d618:	230d      	movs	r3, #13
 800d61a:	e0ae      	b.n	800d77a <find_volume+0x71a>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800d61c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d61e:	891b      	ldrh	r3, [r3, #8]
 800d620:	2b00      	cmp	r3, #0
 800d622:	d001      	beq.n	800d628 <find_volume+0x5c8>
 800d624:	230d      	movs	r3, #13
 800d626:	e0a8      	b.n	800d77a <find_volume+0x71a>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800d628:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d62a:	3340      	adds	r3, #64	@ 0x40
 800d62c:	332c      	adds	r3, #44	@ 0x2c
 800d62e:	4618      	mov	r0, r3
 800d630:	f7fc fbce 	bl	8009dd0 <ld_dword>
 800d634:	4602      	mov	r2, r0
 800d636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d638:	635a      	str	r2, [r3, #52]	@ 0x34
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800d63a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d63c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d63e:	009b      	lsls	r3, r3, #2
 800d640:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d642:	e01f      	b.n	800d684 <find_volume+0x624>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800d644:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d646:	891b      	ldrh	r3, [r3, #8]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d101      	bne.n	800d650 <find_volume+0x5f0>
 800d64c:	230d      	movs	r3, #13
 800d64e:	e094      	b.n	800d77a <find_volume+0x71a>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800d650:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d652:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d654:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d656:	441a      	add	r2, r3
 800d658:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d65a:	635a      	str	r2, [r3, #52]	@ 0x34
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800d65c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d660:	2b02      	cmp	r3, #2
 800d662:	d103      	bne.n	800d66c <find_volume+0x60c>
 800d664:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d668:	005b      	lsls	r3, r3, #1
 800d66a:	e00a      	b.n	800d682 <find_volume+0x622>
 800d66c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d66e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d670:	4613      	mov	r3, r2
 800d672:	005b      	lsls	r3, r3, #1
 800d674:	4413      	add	r3, r2
 800d676:	085a      	lsrs	r2, r3, #1
 800d678:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d67a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d67c:	f003 0301 	and.w	r3, r3, #1
 800d680:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800d682:	65fb      	str	r3, [r7, #92]	@ 0x5c
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800d684:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d686:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d688:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d68a:	899b      	ldrh	r3, [r3, #12]
 800d68c:	4619      	mov	r1, r3
 800d68e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d690:	440b      	add	r3, r1
 800d692:	3b01      	subs	r3, #1
 800d694:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d696:	8989      	ldrh	r1, [r1, #12]
 800d698:	fbb3 f3f1 	udiv	r3, r3, r1
 800d69c:	429a      	cmp	r2, r3
 800d69e:	d201      	bcs.n	800d6a4 <find_volume+0x644>
 800d6a0:	230d      	movs	r3, #13
 800d6a2:	e06a      	b.n	800d77a <find_volume+0x71a>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800d6a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6a6:	f04f 32ff 	mov.w	r2, #4294967295
 800d6aa:	621a      	str	r2, [r3, #32]
 800d6ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6ae:	6a1a      	ldr	r2, [r3, #32]
 800d6b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6b2:	61da      	str	r2, [r3, #28]
		fs->fsi_flag = 0x80;
 800d6b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6b6:	2280      	movs	r2, #128	@ 0x80
 800d6b8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800d6ba:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800d6be:	2b03      	cmp	r3, #3
 800d6c0:	d149      	bne.n	800d756 <find_volume+0x6f6>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800d6c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6c4:	3340      	adds	r3, #64	@ 0x40
 800d6c6:	3330      	adds	r3, #48	@ 0x30
 800d6c8:	4618      	mov	r0, r3
 800d6ca:	f7fc fb69 	bl	8009da0 <ld_word>
 800d6ce:	4603      	mov	r3, r0
 800d6d0:	2b01      	cmp	r3, #1
 800d6d2:	d140      	bne.n	800d756 <find_volume+0x6f6>
			&& move_window(fs, bsect + 1) == FR_OK)
 800d6d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d6d6:	3301      	adds	r3, #1
 800d6d8:	4619      	mov	r1, r3
 800d6da:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d6dc:	f7fc ffa4 	bl	800a628 <move_window>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	2b00      	cmp	r3, #0
 800d6e4:	d137      	bne.n	800d756 <find_volume+0x6f6>
		{
			fs->fsi_flag = 0;
 800d6e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6e8:	2200      	movs	r2, #0
 800d6ea:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800d6ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d6ee:	3340      	adds	r3, #64	@ 0x40
 800d6f0:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f7fc fb53 	bl	8009da0 <ld_word>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	461a      	mov	r2, r3
 800d6fe:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800d702:	429a      	cmp	r2, r3
 800d704:	d127      	bne.n	800d756 <find_volume+0x6f6>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800d706:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d708:	3340      	adds	r3, #64	@ 0x40
 800d70a:	4618      	mov	r0, r3
 800d70c:	f7fc fb60 	bl	8009dd0 <ld_dword>
 800d710:	4603      	mov	r3, r0
 800d712:	4a1c      	ldr	r2, [pc, #112]	@ (800d784 <find_volume+0x724>)
 800d714:	4293      	cmp	r3, r2
 800d716:	d11e      	bne.n	800d756 <find_volume+0x6f6>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800d718:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d71a:	3340      	adds	r3, #64	@ 0x40
 800d71c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d720:	4618      	mov	r0, r3
 800d722:	f7fc fb55 	bl	8009dd0 <ld_dword>
 800d726:	4603      	mov	r3, r0
 800d728:	4a17      	ldr	r2, [pc, #92]	@ (800d788 <find_volume+0x728>)
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d113      	bne.n	800d756 <find_volume+0x6f6>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800d72e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d730:	3340      	adds	r3, #64	@ 0x40
 800d732:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800d736:	4618      	mov	r0, r3
 800d738:	f7fc fb4a 	bl	8009dd0 <ld_dword>
 800d73c:	4602      	mov	r2, r0
 800d73e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d740:	621a      	str	r2, [r3, #32]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800d742:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d744:	3340      	adds	r3, #64	@ 0x40
 800d746:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d74a:	4618      	mov	r0, r3
 800d74c:	f7fc fb40 	bl	8009dd0 <ld_dword>
 800d750:	4602      	mov	r2, r0
 800d752:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d754:	61da      	str	r2, [r3, #28]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800d756:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d758:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800d75c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800d75e:	4b0b      	ldr	r3, [pc, #44]	@ (800d78c <find_volume+0x72c>)
 800d760:	881b      	ldrh	r3, [r3, #0]
 800d762:	3301      	adds	r3, #1
 800d764:	b29a      	uxth	r2, r3
 800d766:	4b09      	ldr	r3, [pc, #36]	@ (800d78c <find_volume+0x72c>)
 800d768:	801a      	strh	r2, [r3, #0]
 800d76a:	4b08      	ldr	r3, [pc, #32]	@ (800d78c <find_volume+0x72c>)
 800d76c:	881a      	ldrh	r2, [r3, #0]
 800d76e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d770:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800d772:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 800d774:	f7fc fef0 	bl	800a558 <clear_lock>
#endif
	return FR_OK;
 800d778:	2300      	movs	r3, #0
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3770      	adds	r7, #112	@ 0x70
 800d77e:	46bd      	mov	sp, r7
 800d780:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d784:	41615252 	.word	0x41615252
 800d788:	61417272 	.word	0x61417272
 800d78c:	20002f4c 	.word	0x20002f4c

0800d790 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b084      	sub	sp, #16
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
 800d798:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800d79a:	2309      	movs	r3, #9
 800d79c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800d79e:	687b      	ldr	r3, [r7, #4]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d02e      	beq.n	800d802 <validate+0x72>
 800d7a4:	687b      	ldr	r3, [r7, #4]
 800d7a6:	681b      	ldr	r3, [r3, #0]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d02a      	beq.n	800d802 <validate+0x72>
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	781b      	ldrb	r3, [r3, #0]
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d025      	beq.n	800d802 <validate+0x72>
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	889a      	ldrh	r2, [r3, #4]
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	88db      	ldrh	r3, [r3, #6]
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d11e      	bne.n	800d802 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	681b      	ldr	r3, [r3, #0]
 800d7c8:	4618      	mov	r0, r3
 800d7ca:	f7fc fd4c 	bl	800a266 <lock_fs>
 800d7ce:	4603      	mov	r3, r0
 800d7d0:	2b00      	cmp	r3, #0
 800d7d2:	d014      	beq.n	800d7fe <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	785b      	ldrb	r3, [r3, #1]
 800d7da:	4618      	mov	r0, r3
 800d7dc:	f7fc fa40 	bl	8009c60 <disk_status>
 800d7e0:	4603      	mov	r3, r0
 800d7e2:	f003 0301 	and.w	r3, r3, #1
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d102      	bne.n	800d7f0 <validate+0x60>
				res = FR_OK;
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	73fb      	strb	r3, [r7, #15]
 800d7ee:	e008      	b.n	800d802 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	2100      	movs	r1, #0
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f7fc fd4b 	bl	800a292 <unlock_fs>
 800d7fc:	e001      	b.n	800d802 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800d7fe:	230f      	movs	r3, #15
 800d800:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800d802:	7bfb      	ldrb	r3, [r7, #15]
 800d804:	2b00      	cmp	r3, #0
 800d806:	d102      	bne.n	800d80e <validate+0x7e>
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	e000      	b.n	800d810 <validate+0x80>
 800d80e:	2300      	movs	r3, #0
 800d810:	683a      	ldr	r2, [r7, #0]
 800d812:	6013      	str	r3, [r2, #0]
	return res;
 800d814:	7bfb      	ldrb	r3, [r7, #15]
}
 800d816:	4618      	mov	r0, r3
 800d818:	3710      	adds	r7, #16
 800d81a:	46bd      	mov	sp, r7
 800d81c:	bd80      	pop	{r7, pc}
	...

0800d820 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800d820:	b580      	push	{r7, lr}
 800d822:	b088      	sub	sp, #32
 800d824:	af00      	add	r7, sp, #0
 800d826:	60f8      	str	r0, [r7, #12]
 800d828:	60b9      	str	r1, [r7, #8]
 800d82a:	4613      	mov	r3, r2
 800d82c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800d82e:	68bb      	ldr	r3, [r7, #8]
 800d830:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800d832:	f107 0310 	add.w	r3, r7, #16
 800d836:	4618      	mov	r0, r3
 800d838:	f7ff fb6a 	bl	800cf10 <get_ldnumber>
 800d83c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800d83e:	69fb      	ldr	r3, [r7, #28]
 800d840:	2b00      	cmp	r3, #0
 800d842:	da01      	bge.n	800d848 <f_mount+0x28>
 800d844:	230b      	movs	r3, #11
 800d846:	e048      	b.n	800d8da <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800d848:	4a26      	ldr	r2, [pc, #152]	@ (800d8e4 <f_mount+0xc4>)
 800d84a:	69fb      	ldr	r3, [r7, #28]
 800d84c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d850:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800d852:	69bb      	ldr	r3, [r7, #24]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d00f      	beq.n	800d878 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800d858:	69b8      	ldr	r0, [r7, #24]
 800d85a:	f7fc fe7d 	bl	800a558 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800d85e:	69bb      	ldr	r3, [r7, #24]
 800d860:	699b      	ldr	r3, [r3, #24]
 800d862:	4618      	mov	r0, r3
 800d864:	f001 ff98 	bl	800f798 <ff_del_syncobj>
 800d868:	4603      	mov	r3, r0
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d101      	bne.n	800d872 <f_mount+0x52>
 800d86e:	2302      	movs	r3, #2
 800d870:	e033      	b.n	800d8da <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800d872:	69bb      	ldr	r3, [r7, #24]
 800d874:	2200      	movs	r2, #0
 800d876:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800d878:	68fb      	ldr	r3, [r7, #12]
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d00f      	beq.n	800d89e <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800d87e:	68fb      	ldr	r3, [r7, #12]
 800d880:	2200      	movs	r2, #0
 800d882:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800d884:	69fb      	ldr	r3, [r7, #28]
 800d886:	b2da      	uxtb	r2, r3
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	3318      	adds	r3, #24
 800d88c:	4619      	mov	r1, r3
 800d88e:	4610      	mov	r0, r2
 800d890:	f001 ff64 	bl	800f75c <ff_cre_syncobj>
 800d894:	4603      	mov	r3, r0
 800d896:	2b00      	cmp	r3, #0
 800d898:	d101      	bne.n	800d89e <f_mount+0x7e>
 800d89a:	2302      	movs	r3, #2
 800d89c:	e01d      	b.n	800d8da <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800d89e:	68fa      	ldr	r2, [r7, #12]
 800d8a0:	4910      	ldr	r1, [pc, #64]	@ (800d8e4 <f_mount+0xc4>)
 800d8a2:	69fb      	ldr	r3, [r7, #28]
 800d8a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d002      	beq.n	800d8b4 <f_mount+0x94>
 800d8ae:	79fb      	ldrb	r3, [r7, #7]
 800d8b0:	2b01      	cmp	r3, #1
 800d8b2:	d001      	beq.n	800d8b8 <f_mount+0x98>
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	e010      	b.n	800d8da <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800d8b8:	f107 010c 	add.w	r1, r7, #12
 800d8bc:	f107 0308 	add.w	r3, r7, #8
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f7ff fbcc 	bl	800d060 <find_volume>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	7dfa      	ldrb	r2, [r7, #23]
 800d8d0:	4611      	mov	r1, r2
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f7fc fcdd 	bl	800a292 <unlock_fs>
 800d8d8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	3720      	adds	r7, #32
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	bd80      	pop	{r7, pc}
 800d8e2:	bf00      	nop
 800d8e4:	20002f48 	.word	0x20002f48

0800d8e8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800d8e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d8ec:	b0aa      	sub	sp, #168	@ 0xa8
 800d8ee:	af00      	add	r7, sp, #0
 800d8f0:	6278      	str	r0, [r7, #36]	@ 0x24
 800d8f2:	6239      	str	r1, [r7, #32]
 800d8f4:	4613      	mov	r3, r2
 800d8f6:	77fb      	strb	r3, [r7, #31]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800d8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	d101      	bne.n	800d902 <f_open+0x1a>
 800d8fe:	2309      	movs	r3, #9
 800d900:	e2e2      	b.n	800dec8 <f_open+0x5e0>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800d902:	7ffb      	ldrb	r3, [r7, #31]
 800d904:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d908:	77fb      	strb	r3, [r7, #31]
	res = find_volume(&path, &fs, mode);
 800d90a:	7ffb      	ldrb	r3, [r7, #31]
 800d90c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800d910:	f107 0020 	add.w	r0, r7, #32
 800d914:	461a      	mov	r2, r3
 800d916:	f7ff fba3 	bl	800d060 <find_volume>
 800d91a:	4603      	mov	r3, r0
 800d91c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
	if (res == FR_OK) {
 800d920:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d924:	2b00      	cmp	r3, #0
 800d926:	f040 82bf 	bne.w	800dea8 <f_open+0x5c0>
		dj.obj.fs = fs;
 800d92a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d92c:	633b      	str	r3, [r7, #48]	@ 0x30
		INIT_NAMBUF(fs);
 800d92e:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800d932:	f001 ff5d 	bl	800f7f0 <ff_memalloc>
 800d936:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
 800d93a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d106      	bne.n	800d950 <f_open+0x68>
 800d942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d944:	2111      	movs	r1, #17
 800d946:	4618      	mov	r0, r3
 800d948:	f7fc fca3 	bl	800a292 <unlock_fs>
 800d94c:	2311      	movs	r3, #17
 800d94e:	e2bb      	b.n	800dec8 <f_open+0x5e0>
 800d950:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d952:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800d956:	611a      	str	r2, [r3, #16]
 800d958:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d95a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d95e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800d962:	6153      	str	r3, [r2, #20]
		res = follow_path(&dj, path);	/* Follow the file path */
 800d964:	6a3b      	ldr	r3, [r7, #32]
 800d966:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800d96a:	4619      	mov	r1, r3
 800d96c:	4610      	mov	r0, r2
 800d96e:	f7ff fa21 	bl	800cdb4 <follow_path>
 800d972:	4603      	mov	r3, r0
 800d974:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800d978:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d118      	bne.n	800d9b2 <f_open+0xca>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800d980:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 800d984:	b25b      	sxtb	r3, r3
 800d986:	2b00      	cmp	r3, #0
 800d988:	da03      	bge.n	800d992 <f_open+0xaa>
				res = FR_INVALID_NAME;
 800d98a:	2306      	movs	r3, #6
 800d98c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800d990:	e00f      	b.n	800d9b2 <f_open+0xca>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800d992:	7ffb      	ldrb	r3, [r7, #31]
 800d994:	2b01      	cmp	r3, #1
 800d996:	bf8c      	ite	hi
 800d998:	2301      	movhi	r3, #1
 800d99a:	2300      	movls	r3, #0
 800d99c:	b2db      	uxtb	r3, r3
 800d99e:	461a      	mov	r2, r3
 800d9a0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d9a4:	4611      	mov	r1, r2
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	f7fc fc8e 	bl	800a2c8 <chk_lock>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800d9b2:	7ffb      	ldrb	r3, [r7, #31]
 800d9b4:	f003 031c 	and.w	r3, r3, #28
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	f000 8117 	beq.w	800dbec <f_open+0x304>
			if (res != FR_OK) {					/* No file, create new */
 800d9be:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d017      	beq.n	800d9f6 <f_open+0x10e>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800d9c6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800d9ca:	2b04      	cmp	r3, #4
 800d9cc:	d10e      	bne.n	800d9ec <f_open+0x104>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800d9ce:	f7fc fcd7 	bl	800a380 <enq_lock>
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d006      	beq.n	800d9e6 <f_open+0xfe>
 800d9d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f7fe fd41 	bl	800c464 <dir_register>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	e000      	b.n	800d9e8 <f_open+0x100>
 800d9e6:	2312      	movs	r3, #18
 800d9e8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800d9ec:	7ffb      	ldrb	r3, [r7, #31]
 800d9ee:	f043 0308 	orr.w	r3, r3, #8
 800d9f2:	77fb      	strb	r3, [r7, #31]
 800d9f4:	e011      	b.n	800da1a <f_open+0x132>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800d9f6:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d9fa:	f003 0311 	and.w	r3, r3, #17
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d003      	beq.n	800da0a <f_open+0x122>
					res = FR_DENIED;
 800da02:	2307      	movs	r3, #7
 800da04:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800da08:	e007      	b.n	800da1a <f_open+0x132>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800da0a:	7ffb      	ldrb	r3, [r7, #31]
 800da0c:	f003 0304 	and.w	r3, r3, #4
 800da10:	2b00      	cmp	r3, #0
 800da12:	d002      	beq.n	800da1a <f_open+0x132>
 800da14:	2308      	movs	r3, #8
 800da16:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800da1a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800da1e:	2b00      	cmp	r3, #0
 800da20:	f040 8100 	bne.w	800dc24 <f_open+0x33c>
 800da24:	7ffb      	ldrb	r3, [r7, #31]
 800da26:	f003 0308 	and.w	r3, r3, #8
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	f000 80fa 	beq.w	800dc24 <f_open+0x33c>
				dw = GET_FATTIME();
 800da30:	f7fc f8b8 	bl	8009ba4 <get_fattime>
 800da34:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
#if _FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
 800da38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	2b04      	cmp	r3, #4
 800da3e:	f040 8085 	bne.w	800db4c <f_open+0x264>
					/* Get current allocation info */
					fp->obj.fs = fs;
 800da42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800da44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da46:	601a      	str	r2, [r3, #0]
					fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);
 800da48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da4a:	695b      	ldr	r3, [r3, #20]
 800da4c:	3334      	adds	r3, #52	@ 0x34
 800da4e:	4618      	mov	r0, r3
 800da50:	f7fc f9be 	bl	8009dd0 <ld_dword>
 800da54:	4602      	mov	r2, r0
 800da56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da58:	609a      	str	r2, [r3, #8]
					fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800da5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da5c:	695b      	ldr	r3, [r3, #20]
 800da5e:	3338      	adds	r3, #56	@ 0x38
 800da60:	4618      	mov	r0, r3
 800da62:	f7fc f9d8 	bl	8009e16 <ld_qword>
 800da66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da68:	e9c3 0104 	strd	r0, r1, [r3, #16]
					fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800da6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da6e:	695b      	ldr	r3, [r3, #20]
 800da70:	3321      	adds	r3, #33	@ 0x21
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	f003 0302 	and.w	r3, r3, #2
 800da78:	b2db      	uxtb	r3, r3
 800da7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800da7c:	71d3      	strb	r3, [r2, #7]
					fp->obj.n_frag = 0;
 800da7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da80:	2200      	movs	r2, #0
 800da82:	61da      	str	r2, [r3, #28]
					/* Initialize directory entry block */
					st_dword(fs->dirbuf + XDIR_CrtTime, dw);	/* Set created time */
 800da84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da86:	695b      	ldr	r3, [r3, #20]
 800da88:	3308      	adds	r3, #8
 800da8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800da8e:	4618      	mov	r0, r3
 800da90:	f7fc fab7 	bl	800a002 <st_dword>
					fs->dirbuf[XDIR_CrtTime10] = 0;
 800da94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da96:	695b      	ldr	r3, [r3, #20]
 800da98:	f103 0214 	add.w	r2, r3, #20
 800da9c:	2300      	movs	r3, #0
 800da9e:	7013      	strb	r3, [r2, #0]
					st_dword(fs->dirbuf + XDIR_ModTime, dw);	/* Set modified time */
 800daa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daa2:	695b      	ldr	r3, [r3, #20]
 800daa4:	330c      	adds	r3, #12
 800daa6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800daaa:	4618      	mov	r0, r3
 800daac:	f7fc faa9 	bl	800a002 <st_dword>
					fs->dirbuf[XDIR_ModTime10] = 0;
 800dab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dab2:	695b      	ldr	r3, [r3, #20]
 800dab4:	f103 0215 	add.w	r2, r3, #21
 800dab8:	2300      	movs	r3, #0
 800daba:	7013      	strb	r3, [r2, #0]
					fs->dirbuf[XDIR_Attr] = AM_ARC;				/* Reset attribute */
 800dabc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dabe:	695b      	ldr	r3, [r3, #20]
 800dac0:	1d1a      	adds	r2, r3, #4
 800dac2:	2320      	movs	r3, #32
 800dac4:	7013      	strb	r3, [r2, #0]
					st_dword(fs->dirbuf + XDIR_FstClus, 0);		/* Reset file allocation info */
 800dac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dac8:	695b      	ldr	r3, [r3, #20]
 800daca:	3334      	adds	r3, #52	@ 0x34
 800dacc:	2100      	movs	r1, #0
 800dace:	4618      	mov	r0, r3
 800dad0:	f7fc fa97 	bl	800a002 <st_dword>
					st_qword(fs->dirbuf + XDIR_FileSize, 0);
 800dad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dad6:	695b      	ldr	r3, [r3, #20]
 800dad8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800dadc:	f04f 0200 	mov.w	r2, #0
 800dae0:	f04f 0300 	mov.w	r3, #0
 800dae4:	4608      	mov	r0, r1
 800dae6:	f7fc fab8 	bl	800a05a <st_qword>
					st_qword(fs->dirbuf + XDIR_ValidFileSize, 0);
 800daea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daec:	695b      	ldr	r3, [r3, #20]
 800daee:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800daf2:	f04f 0200 	mov.w	r2, #0
 800daf6:	f04f 0300 	mov.w	r3, #0
 800dafa:	4608      	mov	r0, r1
 800dafc:	f7fc faad 	bl	800a05a <st_qword>
					fs->dirbuf[XDIR_GenFlags] = 1;
 800db00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db02:	695b      	ldr	r3, [r3, #20]
 800db04:	f103 0221 	add.w	r2, r3, #33	@ 0x21
 800db08:	2301      	movs	r3, #1
 800db0a:	7013      	strb	r3, [r2, #0]
					res = store_xdir(&dj);
 800db0c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800db10:	4618      	mov	r0, r3
 800db12:	f7fe f9f3 	bl	800befc <store_xdir>
 800db16:	4603      	mov	r3, r0
 800db18:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					if (res == FR_OK && fp->obj.sclust) {		/* Remove the cluster chain if exist */
 800db1c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800db20:	2b00      	cmp	r3, #0
 800db22:	d17f      	bne.n	800dc24 <f_open+0x33c>
 800db24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db26:	689b      	ldr	r3, [r3, #8]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d07b      	beq.n	800dc24 <f_open+0x33c>
						res = remove_chain(&fp->obj, fp->obj.sclust, 0);
 800db2c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800db2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db30:	689b      	ldr	r3, [r3, #8]
 800db32:	2200      	movs	r2, #0
 800db34:	4619      	mov	r1, r3
 800db36:	f7fd fa03 	bl	800af40 <remove_chain>
 800db3a:	4603      	mov	r3, r0
 800db3c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
						fs->last_clst = fp->obj.sclust - 1;		/* Reuse the cluster hole */
 800db40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db42:	689b      	ldr	r3, [r3, #8]
 800db44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db46:	3b01      	subs	r3, #1
 800db48:	61d3      	str	r3, [r2, #28]
 800db4a:	e06b      	b.n	800dc24 <f_open+0x33c>
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800db4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db4e:	330e      	adds	r3, #14
 800db50:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800db54:	4618      	mov	r0, r3
 800db56:	f7fc fa54 	bl	800a002 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800db5a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db5c:	3316      	adds	r3, #22
 800db5e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800db62:	4618      	mov	r0, r3
 800db64:	f7fc fa4d 	bl	800a002 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800db68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db6a:	f103 020b 	add.w	r2, r3, #11
 800db6e:	2320      	movs	r3, #32
 800db70:	7013      	strb	r3, [r2, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800db72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db76:	4619      	mov	r1, r3
 800db78:	4610      	mov	r0, r2
 800db7a:	f7fd fdb8 	bl	800b6ee <ld_clust>
 800db7e:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800db82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db86:	2200      	movs	r2, #0
 800db88:	4619      	mov	r1, r3
 800db8a:	f7fd fdcf 	bl	800b72c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800db8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800db90:	331c      	adds	r3, #28
 800db92:	2100      	movs	r1, #0
 800db94:	4618      	mov	r0, r3
 800db96:	f7fc fa34 	bl	800a002 <st_dword>
					fs->wflag = 1;
 800db9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db9c:	2301      	movs	r3, #1
 800db9e:	70d3      	strb	r3, [r2, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800dba0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d03d      	beq.n	800dc24 <f_open+0x33c>
						dw = fs->winsect;
 800dba8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dbac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
						res = remove_chain(&dj.obj, cl, 0);
 800dbb0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800dbb4:	2200      	movs	r2, #0
 800dbb6:	f8d7 108c 	ldr.w	r1, [r7, #140]	@ 0x8c
 800dbba:	4618      	mov	r0, r3
 800dbbc:	f7fd f9c0 	bl	800af40 <remove_chain>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
						if (res == FR_OK) {
 800dbc6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d12a      	bne.n	800dc24 <f_open+0x33c>
							res = move_window(fs, dw);
 800dbce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbd0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800dbd4:	4618      	mov	r0, r3
 800dbd6:	f7fc fd27 	bl	800a628 <move_window>
 800dbda:	4603      	mov	r3, r0
 800dbdc:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800dbe0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dbe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dbe6:	3b01      	subs	r3, #1
 800dbe8:	61d3      	str	r3, [r2, #28]
 800dbea:	e01b      	b.n	800dc24 <f_open+0x33c>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800dbec:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800dbf0:	2b00      	cmp	r3, #0
 800dbf2:	d117      	bne.n	800dc24 <f_open+0x33c>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800dbf4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800dbf8:	f003 0310 	and.w	r3, r3, #16
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d003      	beq.n	800dc08 <f_open+0x320>
					res = FR_NO_FILE;
 800dc00:	2304      	movs	r3, #4
 800dc02:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800dc06:	e00d      	b.n	800dc24 <f_open+0x33c>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800dc08:	7ffb      	ldrb	r3, [r7, #31]
 800dc0a:	f003 0302 	and.w	r3, r3, #2
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d008      	beq.n	800dc24 <f_open+0x33c>
 800dc12:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800dc16:	f003 0301 	and.w	r3, r3, #1
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d002      	beq.n	800dc24 <f_open+0x33c>
						res = FR_DENIED;
 800dc1e:	2307      	movs	r3, #7
 800dc20:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					}
				}
			}
		}
		if (res == FR_OK) {
 800dc24:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d126      	bne.n	800dc7a <f_open+0x392>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800dc2c:	7ffb      	ldrb	r3, [r7, #31]
 800dc2e:	f003 0308 	and.w	r3, r3, #8
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d003      	beq.n	800dc3e <f_open+0x356>
				mode |= FA_MODIFIED;
 800dc36:	7ffb      	ldrb	r3, [r7, #31]
 800dc38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc3c:	77fb      	strb	r3, [r7, #31]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800dc3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dc42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc44:	649a      	str	r2, [r3, #72]	@ 0x48
			fp->dir_ptr = dj.dir;
 800dc46:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dc48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc4a:	64da      	str	r2, [r3, #76]	@ 0x4c
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800dc4c:	7ffb      	ldrb	r3, [r7, #31]
 800dc4e:	2b01      	cmp	r3, #1
 800dc50:	bf8c      	ite	hi
 800dc52:	2301      	movhi	r3, #1
 800dc54:	2300      	movls	r3, #0
 800dc56:	b2db      	uxtb	r3, r3
 800dc58:	461a      	mov	r2, r3
 800dc5a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800dc5e:	4611      	mov	r1, r2
 800dc60:	4618      	mov	r0, r3
 800dc62:	f7fc fbaf 	bl	800a3c4 <inc_lock>
 800dc66:	4602      	mov	r2, r0
 800dc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc6a:	62da      	str	r2, [r3, #44]	@ 0x2c
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800dc6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800dc70:	2b00      	cmp	r3, #0
 800dc72:	d102      	bne.n	800dc7a <f_open+0x392>
 800dc74:	2302      	movs	r3, #2
 800dc76:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				}
			}
		}
#endif

		if (res == FR_OK) {
 800dc7a:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	f040 810e 	bne.w	800dea0 <f_open+0x5b8>
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800dc84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc86:	781b      	ldrb	r3, [r3, #0]
 800dc88:	2b04      	cmp	r3, #4
 800dc8a:	d12d      	bne.n	800dce8 <f_open+0x400>
				fp->obj.c_scl = dj.obj.sclust;							/* Get containing directory info */
 800dc8c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc90:	621a      	str	r2, [r3, #32]
				fp->obj.c_size = ((DWORD)dj.obj.objsize & 0xFFFFFF00) | dj.obj.stat;
 800dc92:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800dc96:	4613      	mov	r3, r2
 800dc98:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800dc9c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800dca0:	431a      	orrs	r2, r3
 800dca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dca4:	625a      	str	r2, [r3, #36]	@ 0x24
				fp->obj.c_ofs = dj.blk_ofs;
 800dca6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcaa:	629a      	str	r2, [r3, #40]	@ 0x28
				fp->obj.sclust = ld_dword(fs->dirbuf + XDIR_FstClus);	/* Get object allocation info */
 800dcac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcae:	695b      	ldr	r3, [r3, #20]
 800dcb0:	3334      	adds	r3, #52	@ 0x34
 800dcb2:	4618      	mov	r0, r3
 800dcb4:	f7fc f88c 	bl	8009dd0 <ld_dword>
 800dcb8:	4602      	mov	r2, r0
 800dcba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcbc:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800dcbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcc0:	695b      	ldr	r3, [r3, #20]
 800dcc2:	3338      	adds	r3, #56	@ 0x38
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	f7fc f8a6 	bl	8009e16 <ld_qword>
 800dcca:	4602      	mov	r2, r0
 800dccc:	460b      	mov	r3, r1
 800dcce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dcd0:	e9c1 2304 	strd	r2, r3, [r1, #16]
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800dcd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd6:	695b      	ldr	r3, [r3, #20]
 800dcd8:	3321      	adds	r3, #33	@ 0x21
 800dcda:	781b      	ldrb	r3, [r3, #0]
 800dcdc:	f003 0302 	and.w	r3, r3, #2
 800dce0:	b2da      	uxtb	r2, r3
 800dce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce4:	71da      	strb	r2, [r3, #7]
 800dce6:	e016      	b.n	800dd16 <f_open+0x42e>
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800dce8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcec:	4619      	mov	r1, r3
 800dcee:	4610      	mov	r0, r2
 800dcf0:	f7fd fcfd 	bl	800b6ee <ld_clust>
 800dcf4:	4602      	mov	r2, r0
 800dcf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcf8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800dcfa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dcfc:	331c      	adds	r3, #28
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f7fc f866 	bl	8009dd0 <ld_dword>
 800dd04:	4603      	mov	r3, r0
 800dd06:	2200      	movs	r2, #0
 800dd08:	613b      	str	r3, [r7, #16]
 800dd0a:	617a      	str	r2, [r7, #20]
 800dd0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd0e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800dd12:	e9c3 1204 	strd	r1, r2, [r3, #16]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800dd16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd18:	2200      	movs	r2, #0
 800dd1a:	651a      	str	r2, [r3, #80]	@ 0x50
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800dd1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd20:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800dd22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd24:	88da      	ldrh	r2, [r3, #6]
 800dd26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd28:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800dd2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd2c:	7ffa      	ldrb	r2, [r7, #31]
 800dd2e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			fp->err = 0;			/* Clear error flag */
 800dd32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd34:	2200      	movs	r2, #0
 800dd36:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			fp->sect = 0;			/* Invalidate current data sector */
 800dd3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	645a      	str	r2, [r3, #68]	@ 0x44
			fp->fptr = 0;			/* Set file pointer top of the file */
 800dd40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dd42:	f04f 0200 	mov.w	r2, #0
 800dd46:	f04f 0300 	mov.w	r3, #0
 800dd4a:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800dd4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd50:	3354      	adds	r3, #84	@ 0x54
 800dd52:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800dd56:	2100      	movs	r1, #0
 800dd58:	4618      	mov	r0, r3
 800dd5a:	f7fc fa27 	bl	800a1ac <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800dd5e:	7ffb      	ldrb	r3, [r7, #31]
 800dd60:	f003 0320 	and.w	r3, r3, #32
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	f000 809b 	beq.w	800dea0 <f_open+0x5b8>
 800dd6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd6c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dd70:	4313      	orrs	r3, r2
 800dd72:	f000 8095 	beq.w	800dea0 <f_open+0x5b8>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800dd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd78:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dd7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800dd7e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800dd82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd84:	895b      	ldrh	r3, [r3, #10]
 800dd86:	461a      	mov	r2, r3
 800dd88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd8a:	899b      	ldrh	r3, [r3, #12]
 800dd8c:	fb02 f303 	mul.w	r3, r2, r3
 800dd90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800dd94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd96:	689b      	ldr	r3, [r3, #8]
 800dd98:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800dd9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd9e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800dda2:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 800dda6:	e023      	b.n	800ddf0 <f_open+0x508>
					clst = get_fat(&fp->obj, clst);
 800dda8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddaa:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800ddae:	4618      	mov	r0, r3
 800ddb0:	f7fc fcf8 	bl	800a7a4 <get_fat>
 800ddb4:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
					if (clst <= 1) res = FR_INT_ERR;
 800ddb8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ddbc:	2b01      	cmp	r3, #1
 800ddbe:	d802      	bhi.n	800ddc6 <f_open+0x4de>
 800ddc0:	2302      	movs	r3, #2
 800ddc2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ddc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ddca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ddce:	d102      	bne.n	800ddd6 <f_open+0x4ee>
 800ddd0:	2301      	movs	r3, #1
 800ddd2:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ddd6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ddda:	2200      	movs	r2, #0
 800dddc:	4698      	mov	r8, r3
 800ddde:	4691      	mov	r9, r2
 800dde0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800dde4:	ebb2 0a08 	subs.w	sl, r2, r8
 800dde8:	eb63 0b09 	sbc.w	fp, r3, r9
 800ddec:	e9c7 ab26 	strd	sl, fp, [r7, #152]	@ 0x98
 800ddf0:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d10a      	bne.n	800de0e <f_open+0x526>
 800ddf8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ddfc:	2200      	movs	r2, #0
 800ddfe:	461c      	mov	r4, r3
 800de00:	4615      	mov	r5, r2
 800de02:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800de06:	4294      	cmp	r4, r2
 800de08:	eb75 0303 	sbcs.w	r3, r5, r3
 800de0c:	d3cc      	bcc.n	800dda8 <f_open+0x4c0>
				}
				fp->clust = clst;
 800de0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de10:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 800de14:	641a      	str	r2, [r3, #64]	@ 0x40
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800de16:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d140      	bne.n	800dea0 <f_open+0x5b8>
 800de1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de20:	899b      	ldrh	r3, [r3, #12]
 800de22:	b29b      	uxth	r3, r3
 800de24:	2200      	movs	r2, #0
 800de26:	60bb      	str	r3, [r7, #8]
 800de28:	60fa      	str	r2, [r7, #12]
 800de2a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800de2e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800de32:	f7f2 febb 	bl	8000bac <__aeabi_uldivmod>
 800de36:	4313      	orrs	r3, r2
 800de38:	d032      	beq.n	800dea0 <f_open+0x5b8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800de3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de3c:	f8d7 10a0 	ldr.w	r1, [r7, #160]	@ 0xa0
 800de40:	4618      	mov	r0, r3
 800de42:	f7fc fc8f 	bl	800a764 <clust2sect>
 800de46:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
 800de4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d103      	bne.n	800de5a <f_open+0x572>
						res = FR_INT_ERR;
 800de52:	2302      	movs	r3, #2
 800de54:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
 800de58:	e022      	b.n	800dea0 <f_open+0x5b8>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800de5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de5c:	899b      	ldrh	r3, [r3, #12]
 800de5e:	b29b      	uxth	r3, r3
 800de60:	2200      	movs	r2, #0
 800de62:	603b      	str	r3, [r7, #0]
 800de64:	607a      	str	r2, [r7, #4]
 800de66:	e9d7 2300 	ldrd	r2, r3, [r7]
 800de6a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800de6e:	f7f2 fe9d 	bl	8000bac <__aeabi_uldivmod>
 800de72:	4602      	mov	r2, r0
 800de74:	460b      	mov	r3, r1
 800de76:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800de7a:	441a      	add	r2, r3
 800de7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de7e:	645a      	str	r2, [r3, #68]	@ 0x44
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800de80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de82:	7858      	ldrb	r0, [r3, #1]
 800de84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de86:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800de8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800de8e:	2301      	movs	r3, #1
 800de90:	f7fb ff28 	bl	8009ce4 <disk_read>
 800de94:	4603      	mov	r3, r0
 800de96:	2b00      	cmp	r3, #0
 800de98:	d002      	beq.n	800dea0 <f_open+0x5b8>
 800de9a:	2301      	movs	r3, #1
 800de9c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				}
			}
#endif
		}

		FREE_NAMBUF();
 800dea0:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 800dea4:	f001 fcb0 	bl	800f808 <ff_memfree>
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800dea8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800deac:	2b00      	cmp	r3, #0
 800deae:	d002      	beq.n	800deb6 <f_open+0x5ce>
 800deb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800deb2:	2200      	movs	r2, #0
 800deb4:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800deb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deb8:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 800debc:	4611      	mov	r1, r2
 800debe:	4618      	mov	r0, r3
 800dec0:	f7fc f9e7 	bl	800a292 <unlock_fs>
 800dec4:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
}
 800dec8:	4618      	mov	r0, r3
 800deca:	37a8      	adds	r7, #168	@ 0xa8
 800decc:	46bd      	mov	sp, r7
 800dece:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800ded2 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800ded2:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ded6:	b098      	sub	sp, #96	@ 0x60
 800ded8:	af00      	add	r7, sp, #0
 800deda:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800dedc:	62b9      	str	r1, [r7, #40]	@ 0x28
 800dede:	627a      	str	r2, [r7, #36]	@ 0x24
 800dee0:	623b      	str	r3, [r7, #32]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800dee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dee4:	64fb      	str	r3, [r7, #76]	@ 0x4c


	*br = 0;	/* Clear read byte counter */
 800dee6:	6a3a      	ldr	r2, [r7, #32]
 800dee8:	2300      	movs	r3, #0
 800deea:	6013      	str	r3, [r2, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800deec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800deee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800def2:	4619      	mov	r1, r3
 800def4:	4610      	mov	r0, r2
 800def6:	f7ff fc4b 	bl	800d790 <validate>
 800defa:	4603      	mov	r3, r0
 800defc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800df00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800df04:	2b00      	cmp	r3, #0
 800df06:	d108      	bne.n	800df1a <f_read+0x48>
 800df08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df0a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800df0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800df12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800df16:	2b00      	cmp	r3, #0
 800df18:	d009      	beq.n	800df2e <f_read+0x5c>
 800df1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df1c:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800df20:	4611      	mov	r1, r2
 800df22:	4618      	mov	r0, r3
 800df24:	f7fc f9b5 	bl	800a292 <unlock_fs>
 800df28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800df2c:	e193      	b.n	800e256 <f_read+0x384>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800df2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df30:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800df34:	f003 0301 	and.w	r3, r3, #1
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d106      	bne.n	800df4a <f_read+0x78>
 800df3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df3e:	2107      	movs	r1, #7
 800df40:	4618      	mov	r0, r3
 800df42:	f7fc f9a6 	bl	800a292 <unlock_fs>
 800df46:	2307      	movs	r3, #7
 800df48:	e185      	b.n	800e256 <f_read+0x384>
	remain = fp->obj.objsize - fp->fptr;
 800df4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df4c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800df50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df52:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800df56:	ebb0 0802 	subs.w	r8, r0, r2
 800df5a:	eb61 0903 	sbc.w	r9, r1, r3
 800df5e:	e9c7 8910 	strd	r8, r9, [r7, #64]	@ 0x40
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800df62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df64:	2200      	movs	r2, #0
 800df66:	461c      	mov	r4, r3
 800df68:	4615      	mov	r5, r2
 800df6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800df6e:	42a2      	cmp	r2, r4
 800df70:	41ab      	sbcs	r3, r5
 800df72:	f080 8166 	bcs.w	800e242 <f_read+0x370>
 800df76:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800df78:	627b      	str	r3, [r7, #36]	@ 0x24

	for ( ;  btr;								/* Repeat until all data read */
 800df7a:	e162      	b.n	800e242 <f_read+0x370>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800df7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df7e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800df82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800df84:	899b      	ldrh	r3, [r3, #12]
 800df86:	b29b      	uxth	r3, r3
 800df88:	2200      	movs	r2, #0
 800df8a:	61bb      	str	r3, [r7, #24]
 800df8c:	61fa      	str	r2, [r7, #28]
 800df8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800df92:	f7f2 fe0b 	bl	8000bac <__aeabi_uldivmod>
 800df96:	4313      	orrs	r3, r2
 800df98:	f040 8107 	bne.w	800e1aa <f_read+0x2d8>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800df9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df9e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800dfa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfa4:	899b      	ldrh	r3, [r3, #12]
 800dfa6:	b29b      	uxth	r3, r3
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	613b      	str	r3, [r7, #16]
 800dfac:	617a      	str	r2, [r7, #20]
 800dfae:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800dfb2:	f7f2 fdfb 	bl	8000bac <__aeabi_uldivmod>
 800dfb6:	4602      	mov	r2, r0
 800dfb8:	460b      	mov	r3, r1
 800dfba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dfbc:	895b      	ldrh	r3, [r3, #10]
 800dfbe:	3b01      	subs	r3, #1
 800dfc0:	4013      	ands	r3, r2
 800dfc2:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (csect == 0) {					/* On the cluster boundary? */
 800dfc4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d13c      	bne.n	800e044 <f_read+0x172>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800dfca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfcc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dfd0:	4313      	orrs	r3, r2
 800dfd2:	d103      	bne.n	800dfdc <f_read+0x10a>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800dfd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfd6:	689b      	ldr	r3, [r3, #8]
 800dfd8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dfda:	e013      	b.n	800e004 <f_read+0x132>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800dfdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfde:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d007      	beq.n	800dff4 <f_read+0x122>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800dfe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfe6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800dfea:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dfec:	f7fd f95d 	bl	800b2aa <clmt_clust>
 800dff0:	65b8      	str	r0, [r7, #88]	@ 0x58
 800dff2:	e007      	b.n	800e004 <f_read+0x132>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800dff4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dff6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dffa:	4619      	mov	r1, r3
 800dffc:	4610      	mov	r0, r2
 800dffe:	f7fc fbd1 	bl	800a7a4 <get_fat>
 800e002:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800e004:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e006:	2b01      	cmp	r3, #1
 800e008:	d80a      	bhi.n	800e020 <f_read+0x14e>
 800e00a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e00c:	2202      	movs	r2, #2
 800e00e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e014:	2102      	movs	r1, #2
 800e016:	4618      	mov	r0, r3
 800e018:	f7fc f93b 	bl	800a292 <unlock_fs>
 800e01c:	2302      	movs	r3, #2
 800e01e:	e11a      	b.n	800e256 <f_read+0x384>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e020:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e022:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e026:	d10a      	bne.n	800e03e <f_read+0x16c>
 800e028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e02a:	2201      	movs	r2, #1
 800e02c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e030:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e032:	2101      	movs	r1, #1
 800e034:	4618      	mov	r0, r3
 800e036:	f7fc f92c 	bl	800a292 <unlock_fs>
 800e03a:	2301      	movs	r3, #1
 800e03c:	e10b      	b.n	800e256 <f_read+0x384>
				fp->clust = clst;				/* Update current cluster */
 800e03e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e040:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e042:	641a      	str	r2, [r3, #64]	@ 0x40
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e044:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e04a:	4619      	mov	r1, r3
 800e04c:	4610      	mov	r0, r2
 800e04e:	f7fc fb89 	bl	800a764 <clust2sect>
 800e052:	63b8      	str	r0, [r7, #56]	@ 0x38
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e056:	2b00      	cmp	r3, #0
 800e058:	d10a      	bne.n	800e070 <f_read+0x19e>
 800e05a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e05c:	2202      	movs	r2, #2
 800e05e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e062:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e064:	2102      	movs	r1, #2
 800e066:	4618      	mov	r0, r3
 800e068:	f7fc f913 	bl	800a292 <unlock_fs>
 800e06c:	2302      	movs	r3, #2
 800e06e:	e0f2      	b.n	800e256 <f_read+0x384>
			sect += csect;
 800e070:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e072:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e074:	4413      	add	r3, r2
 800e076:	63bb      	str	r3, [r7, #56]	@ 0x38
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800e078:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e07a:	899b      	ldrh	r3, [r3, #12]
 800e07c:	461a      	mov	r2, r3
 800e07e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e080:	fbb3 f3f2 	udiv	r3, r3, r2
 800e084:	653b      	str	r3, [r7, #80]	@ 0x50
			if (cc) {							/* Read maximum contiguous sectors directly */
 800e086:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d048      	beq.n	800e11e <f_read+0x24c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e08c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800e08e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e090:	4413      	add	r3, r2
 800e092:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e094:	8952      	ldrh	r2, [r2, #10]
 800e096:	4293      	cmp	r3, r2
 800e098:	d905      	bls.n	800e0a6 <f_read+0x1d4>
					cc = fs->csize - csect;
 800e09a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e09c:	895b      	ldrh	r3, [r3, #10]
 800e09e:	461a      	mov	r2, r3
 800e0a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0a2:	1ad3      	subs	r3, r2, r3
 800e0a4:	653b      	str	r3, [r7, #80]	@ 0x50
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e0a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0a8:	7858      	ldrb	r0, [r3, #1]
 800e0aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e0ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e0ae:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e0b0:	f7fb fe18 	bl	8009ce4 <disk_read>
 800e0b4:	4603      	mov	r3, r0
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d00a      	beq.n	800e0d0 <f_read+0x1fe>
 800e0ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0bc:	2201      	movs	r2, #1
 800e0be:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e0c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e0c4:	2101      	movs	r1, #1
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f7fc f8e3 	bl	800a292 <unlock_fs>
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	e0c2      	b.n	800e256 <f_read+0x384>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800e0d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e0d6:	b25b      	sxtb	r3, r3
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	da18      	bge.n	800e10e <f_read+0x23c>
 800e0dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0de:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0e2:	1ad3      	subs	r3, r2, r3
 800e0e4:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e0e6:	429a      	cmp	r2, r3
 800e0e8:	d911      	bls.n	800e10e <f_read+0x23c>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800e0ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e0ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0f0:	1ad3      	subs	r3, r2, r3
 800e0f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e0f4:	8992      	ldrh	r2, [r2, #12]
 800e0f6:	fb02 f303 	mul.w	r3, r2, r3
 800e0fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e0fc:	18d0      	adds	r0, r2, r3
 800e0fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e100:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e106:	899b      	ldrh	r3, [r3, #12]
 800e108:	461a      	mov	r2, r3
 800e10a:	f7fc f82e 	bl	800a16a <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800e10e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e110:	899b      	ldrh	r3, [r3, #12]
 800e112:	461a      	mov	r2, r3
 800e114:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e116:	fb02 f303 	mul.w	r3, r2, r3
 800e11a:	657b      	str	r3, [r7, #84]	@ 0x54
				continue;
 800e11c:	e071      	b.n	800e202 <f_read+0x330>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800e11e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e122:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e124:	429a      	cmp	r2, r3
 800e126:	d03d      	beq.n	800e1a4 <f_read+0x2d2>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800e128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e12a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e12e:	b25b      	sxtb	r3, r3
 800e130:	2b00      	cmp	r3, #0
 800e132:	da20      	bge.n	800e176 <f_read+0x2a4>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e136:	7858      	ldrb	r0, [r3, #1]
 800e138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e13a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e13e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e140:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e142:	2301      	movs	r3, #1
 800e144:	f7fb fdee 	bl	8009d24 <disk_write>
 800e148:	4603      	mov	r3, r0
 800e14a:	2b00      	cmp	r3, #0
 800e14c:	d00a      	beq.n	800e164 <f_read+0x292>
 800e14e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e150:	2201      	movs	r2, #1
 800e152:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e158:	2101      	movs	r1, #1
 800e15a:	4618      	mov	r0, r3
 800e15c:	f7fc f899 	bl	800a292 <unlock_fs>
 800e160:	2301      	movs	r3, #1
 800e162:	e078      	b.n	800e256 <f_read+0x384>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e164:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e166:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e16a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e16e:	b2da      	uxtb	r2, r3
 800e170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e172:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800e176:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e178:	7858      	ldrb	r0, [r3, #1]
 800e17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e17c:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e180:	2301      	movs	r3, #1
 800e182:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e184:	f7fb fdae 	bl	8009ce4 <disk_read>
 800e188:	4603      	mov	r3, r0
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d00a      	beq.n	800e1a4 <f_read+0x2d2>
 800e18e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e190:	2201      	movs	r2, #1
 800e192:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e196:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e198:	2101      	movs	r1, #1
 800e19a:	4618      	mov	r0, r3
 800e19c:	f7fc f879 	bl	800a292 <unlock_fs>
 800e1a0:	2301      	movs	r3, #1
 800e1a2:	e058      	b.n	800e256 <f_read+0x384>
			}
#endif
			fp->sect = sect;
 800e1a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1a6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e1a8:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e1aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ac:	899b      	ldrh	r3, [r3, #12]
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1b2:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e1b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1b8:	899b      	ldrh	r3, [r3, #12]
 800e1ba:	fbb2 f1f3 	udiv	r1, r2, r3
 800e1be:	fb01 f303 	mul.w	r3, r1, r3
 800e1c2:	1ad3      	subs	r3, r2, r3
 800e1c4:	1ac3      	subs	r3, r0, r3
 800e1c6:	657b      	str	r3, [r7, #84]	@ 0x54
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800e1c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e1ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1cc:	429a      	cmp	r2, r3
 800e1ce:	d901      	bls.n	800e1d4 <f_read+0x302>
 800e1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e1d2:	657b      	str	r3, [r7, #84]	@ 0x54
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800e1d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1d6:	f103 0454 	add.w	r4, r3, #84	@ 0x54
 800e1da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1dc:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e1e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1e2:	899b      	ldrh	r3, [r3, #12]
 800e1e4:	b29b      	uxth	r3, r3
 800e1e6:	2200      	movs	r2, #0
 800e1e8:	60bb      	str	r3, [r7, #8]
 800e1ea:	60fa      	str	r2, [r7, #12]
 800e1ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e1f0:	f7f2 fcdc 	bl	8000bac <__aeabi_uldivmod>
 800e1f4:	4613      	mov	r3, r2
 800e1f6:	4423      	add	r3, r4
 800e1f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e1fa:	4619      	mov	r1, r3
 800e1fc:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800e1fe:	f7fb ffb4 	bl	800a16a <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800e202:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e206:	4413      	add	r3, r2
 800e208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e20a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e20c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e210:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e212:	2000      	movs	r0, #0
 800e214:	468a      	mov	sl, r1
 800e216:	4683      	mov	fp, r0
 800e218:	eb12 010a 	adds.w	r1, r2, sl
 800e21c:	6039      	str	r1, [r7, #0]
 800e21e:	eb43 030b 	adc.w	r3, r3, fp
 800e222:	607b      	str	r3, [r7, #4]
 800e224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e226:	e9d7 1200 	ldrd	r1, r2, [r7]
 800e22a:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
 800e22e:	6a3b      	ldr	r3, [r7, #32]
 800e230:	681a      	ldr	r2, [r3, #0]
 800e232:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e234:	441a      	add	r2, r3
 800e236:	6a3b      	ldr	r3, [r7, #32]
 800e238:	601a      	str	r2, [r3, #0]
 800e23a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e23c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e23e:	1ad3      	subs	r3, r2, r3
 800e240:	627b      	str	r3, [r7, #36]	@ 0x24
	for ( ;  btr;								/* Repeat until all data read */
 800e242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e244:	2b00      	cmp	r3, #0
 800e246:	f47f ae99 	bne.w	800df7c <f_read+0xaa>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800e24a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e24c:	2100      	movs	r1, #0
 800e24e:	4618      	mov	r0, r3
 800e250:	f7fc f81f 	bl	800a292 <unlock_fs>
 800e254:	2300      	movs	r3, #0
}
 800e256:	4618      	mov	r0, r3
 800e258:	3760      	adds	r7, #96	@ 0x60
 800e25a:	46bd      	mov	sp, r7
 800e25c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800e260 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800e260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e264:	b091      	sub	sp, #68	@ 0x44
 800e266:	af00      	add	r7, sp, #0
 800e268:	61f8      	str	r0, [r7, #28]
 800e26a:	61b9      	str	r1, [r7, #24]
 800e26c:	617a      	str	r2, [r7, #20]
 800e26e:	613b      	str	r3, [r7, #16]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800e270:	69bb      	ldr	r3, [r7, #24]
 800e272:	62fb      	str	r3, [r7, #44]	@ 0x2c


	*bw = 0;	/* Clear write byte counter */
 800e274:	693b      	ldr	r3, [r7, #16]
 800e276:	2200      	movs	r2, #0
 800e278:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800e27a:	69fb      	ldr	r3, [r7, #28]
 800e27c:	f107 0220 	add.w	r2, r7, #32
 800e280:	4611      	mov	r1, r2
 800e282:	4618      	mov	r0, r3
 800e284:	f7ff fa84 	bl	800d790 <validate>
 800e288:	4603      	mov	r3, r0
 800e28a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800e28e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e292:	2b00      	cmp	r3, #0
 800e294:	d108      	bne.n	800e2a8 <f_write+0x48>
 800e296:	69fb      	ldr	r3, [r7, #28]
 800e298:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800e29c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e2a0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d009      	beq.n	800e2bc <f_write+0x5c>
 800e2a8:	6a3b      	ldr	r3, [r7, #32]
 800e2aa:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800e2ae:	4611      	mov	r1, r2
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	f7fb ffee 	bl	800a292 <unlock_fs>
 800e2b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800e2ba:	e1d2      	b.n	800e662 <f_write+0x402>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800e2bc:	69fb      	ldr	r3, [r7, #28]
 800e2be:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e2c2:	f003 0302 	and.w	r3, r3, #2
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d106      	bne.n	800e2d8 <f_write+0x78>
 800e2ca:	6a3b      	ldr	r3, [r7, #32]
 800e2cc:	2107      	movs	r1, #7
 800e2ce:	4618      	mov	r0, r3
 800e2d0:	f7fb ffdf 	bl	800a292 <unlock_fs>
 800e2d4:	2307      	movs	r3, #7
 800e2d6:	e1c4      	b.n	800e662 <f_write+0x402>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800e2d8:	6a3b      	ldr	r3, [r7, #32]
 800e2da:	781b      	ldrb	r3, [r3, #0]
 800e2dc:	2b04      	cmp	r3, #4
 800e2de:	f000 81ab 	beq.w	800e638 <f_write+0x3d8>
 800e2e2:	69fb      	ldr	r3, [r7, #28]
 800e2e4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e2e8:	697b      	ldr	r3, [r7, #20]
 800e2ea:	18d1      	adds	r1, r2, r3
 800e2ec:	69fb      	ldr	r3, [r7, #28]
 800e2ee:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e2f2:	4613      	mov	r3, r2
 800e2f4:	4299      	cmp	r1, r3
 800e2f6:	f080 819f 	bcs.w	800e638 <f_write+0x3d8>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800e2fa:	69fb      	ldr	r3, [r7, #28]
 800e2fc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e300:	4613      	mov	r3, r2
 800e302:	43db      	mvns	r3, r3
 800e304:	617b      	str	r3, [r7, #20]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800e306:	e197      	b.n	800e638 <f_write+0x3d8>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800e308:	69fb      	ldr	r3, [r7, #28]
 800e30a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e30e:	6a3b      	ldr	r3, [r7, #32]
 800e310:	899b      	ldrh	r3, [r3, #12]
 800e312:	b29b      	uxth	r3, r3
 800e314:	2200      	movs	r2, #0
 800e316:	461d      	mov	r5, r3
 800e318:	4616      	mov	r6, r2
 800e31a:	462a      	mov	r2, r5
 800e31c:	4633      	mov	r3, r6
 800e31e:	f7f2 fc45 	bl	8000bac <__aeabi_uldivmod>
 800e322:	4313      	orrs	r3, r2
 800e324:	f040 8128 	bne.w	800e578 <f_write+0x318>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800e328:	69fb      	ldr	r3, [r7, #28]
 800e32a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e32e:	6a3b      	ldr	r3, [r7, #32]
 800e330:	899b      	ldrh	r3, [r3, #12]
 800e332:	b29b      	uxth	r3, r3
 800e334:	2200      	movs	r2, #0
 800e336:	60bb      	str	r3, [r7, #8]
 800e338:	60fa      	str	r2, [r7, #12]
 800e33a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800e33e:	f7f2 fc35 	bl	8000bac <__aeabi_uldivmod>
 800e342:	4602      	mov	r2, r0
 800e344:	460b      	mov	r3, r1
 800e346:	6a3b      	ldr	r3, [r7, #32]
 800e348:	895b      	ldrh	r3, [r3, #10]
 800e34a:	3b01      	subs	r3, #1
 800e34c:	4013      	ands	r3, r2
 800e34e:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (csect == 0) {				/* On the cluster boundary? */
 800e350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e352:	2b00      	cmp	r3, #0
 800e354:	d150      	bne.n	800e3f8 <f_write+0x198>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800e356:	69fb      	ldr	r3, [r7, #28]
 800e358:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e35c:	4313      	orrs	r3, r2
 800e35e:	d10c      	bne.n	800e37a <f_write+0x11a>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800e360:	69fb      	ldr	r3, [r7, #28]
 800e362:	689b      	ldr	r3, [r3, #8]
 800e364:	63bb      	str	r3, [r7, #56]	@ 0x38
					if (clst == 0) {		/* If no cluster is allocated, */
 800e366:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e368:	2b00      	cmp	r3, #0
 800e36a:	d11a      	bne.n	800e3a2 <f_write+0x142>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800e36c:	69fb      	ldr	r3, [r7, #28]
 800e36e:	2100      	movs	r1, #0
 800e370:	4618      	mov	r0, r3
 800e372:	f7fc fe99 	bl	800b0a8 <create_chain>
 800e376:	63b8      	str	r0, [r7, #56]	@ 0x38
 800e378:	e013      	b.n	800e3a2 <f_write+0x142>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800e37a:	69fb      	ldr	r3, [r7, #28]
 800e37c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d007      	beq.n	800e392 <f_write+0x132>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800e382:	69fb      	ldr	r3, [r7, #28]
 800e384:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e388:	69f8      	ldr	r0, [r7, #28]
 800e38a:	f7fc ff8e 	bl	800b2aa <clmt_clust>
 800e38e:	63b8      	str	r0, [r7, #56]	@ 0x38
 800e390:	e007      	b.n	800e3a2 <f_write+0x142>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800e392:	69fa      	ldr	r2, [r7, #28]
 800e394:	69fb      	ldr	r3, [r7, #28]
 800e396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e398:	4619      	mov	r1, r3
 800e39a:	4610      	mov	r0, r2
 800e39c:	f7fc fe84 	bl	800b0a8 <create_chain>
 800e3a0:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e3a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3a4:	2b00      	cmp	r3, #0
 800e3a6:	f000 814c 	beq.w	800e642 <f_write+0x3e2>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800e3aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ac:	2b01      	cmp	r3, #1
 800e3ae:	d10a      	bne.n	800e3c6 <f_write+0x166>
 800e3b0:	69fb      	ldr	r3, [r7, #28]
 800e3b2:	2202      	movs	r2, #2
 800e3b4:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e3b8:	6a3b      	ldr	r3, [r7, #32]
 800e3ba:	2102      	movs	r1, #2
 800e3bc:	4618      	mov	r0, r3
 800e3be:	f7fb ff68 	bl	800a292 <unlock_fs>
 800e3c2:	2302      	movs	r3, #2
 800e3c4:	e14d      	b.n	800e662 <f_write+0x402>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800e3c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3cc:	d10a      	bne.n	800e3e4 <f_write+0x184>
 800e3ce:	69fb      	ldr	r3, [r7, #28]
 800e3d0:	2201      	movs	r2, #1
 800e3d2:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e3d6:	6a3b      	ldr	r3, [r7, #32]
 800e3d8:	2101      	movs	r1, #1
 800e3da:	4618      	mov	r0, r3
 800e3dc:	f7fb ff59 	bl	800a292 <unlock_fs>
 800e3e0:	2301      	movs	r3, #1
 800e3e2:	e13e      	b.n	800e662 <f_write+0x402>
				fp->clust = clst;			/* Update current cluster */
 800e3e4:	69fb      	ldr	r3, [r7, #28]
 800e3e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e3e8:	641a      	str	r2, [r3, #64]	@ 0x40
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800e3ea:	69fb      	ldr	r3, [r7, #28]
 800e3ec:	689b      	ldr	r3, [r3, #8]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	d102      	bne.n	800e3f8 <f_write+0x198>
 800e3f2:	69fb      	ldr	r3, [r7, #28]
 800e3f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e3f6:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800e3f8:	69fb      	ldr	r3, [r7, #28]
 800e3fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e3fe:	b25b      	sxtb	r3, r3
 800e400:	2b00      	cmp	r3, #0
 800e402:	da20      	bge.n	800e446 <f_write+0x1e6>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e404:	6a3b      	ldr	r3, [r7, #32]
 800e406:	7858      	ldrb	r0, [r3, #1]
 800e408:	69fb      	ldr	r3, [r7, #28]
 800e40a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e40e:	69fb      	ldr	r3, [r7, #28]
 800e410:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e412:	2301      	movs	r3, #1
 800e414:	f7fb fc86 	bl	8009d24 <disk_write>
 800e418:	4603      	mov	r3, r0
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d00a      	beq.n	800e434 <f_write+0x1d4>
 800e41e:	69fb      	ldr	r3, [r7, #28]
 800e420:	2201      	movs	r2, #1
 800e422:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e426:	6a3b      	ldr	r3, [r7, #32]
 800e428:	2101      	movs	r1, #1
 800e42a:	4618      	mov	r0, r3
 800e42c:	f7fb ff31 	bl	800a292 <unlock_fs>
 800e430:	2301      	movs	r3, #1
 800e432:	e116      	b.n	800e662 <f_write+0x402>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e434:	69fb      	ldr	r3, [r7, #28]
 800e436:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e43a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e43e:	b2da      	uxtb	r2, r3
 800e440:	69fb      	ldr	r3, [r7, #28]
 800e442:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800e446:	6a3a      	ldr	r2, [r7, #32]
 800e448:	69fb      	ldr	r3, [r7, #28]
 800e44a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e44c:	4619      	mov	r1, r3
 800e44e:	4610      	mov	r0, r2
 800e450:	f7fc f988 	bl	800a764 <clust2sect>
 800e454:	6278      	str	r0, [r7, #36]	@ 0x24
			if (!sect) ABORT(fs, FR_INT_ERR);
 800e456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d10a      	bne.n	800e472 <f_write+0x212>
 800e45c:	69fb      	ldr	r3, [r7, #28]
 800e45e:	2202      	movs	r2, #2
 800e460:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e464:	6a3b      	ldr	r3, [r7, #32]
 800e466:	2102      	movs	r1, #2
 800e468:	4618      	mov	r0, r3
 800e46a:	f7fb ff12 	bl	800a292 <unlock_fs>
 800e46e:	2302      	movs	r3, #2
 800e470:	e0f7      	b.n	800e662 <f_write+0x402>
			sect += csect;
 800e472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e476:	4413      	add	r3, r2
 800e478:	627b      	str	r3, [r7, #36]	@ 0x24
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800e47a:	6a3b      	ldr	r3, [r7, #32]
 800e47c:	899b      	ldrh	r3, [r3, #12]
 800e47e:	461a      	mov	r2, r3
 800e480:	697b      	ldr	r3, [r7, #20]
 800e482:	fbb3 f3f2 	udiv	r3, r3, r2
 800e486:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cc) {						/* Write maximum contiguous sectors directly */
 800e488:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d04b      	beq.n	800e526 <f_write+0x2c6>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800e48e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e490:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e492:	4413      	add	r3, r2
 800e494:	6a3a      	ldr	r2, [r7, #32]
 800e496:	8952      	ldrh	r2, [r2, #10]
 800e498:	4293      	cmp	r3, r2
 800e49a:	d905      	bls.n	800e4a8 <f_write+0x248>
					cc = fs->csize - csect;
 800e49c:	6a3b      	ldr	r3, [r7, #32]
 800e49e:	895b      	ldrh	r3, [r3, #10]
 800e4a0:	461a      	mov	r2, r3
 800e4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e4a4:	1ad3      	subs	r3, r2, r3
 800e4a6:	633b      	str	r3, [r7, #48]	@ 0x30
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800e4a8:	6a3b      	ldr	r3, [r7, #32]
 800e4aa:	7858      	ldrb	r0, [r3, #1]
 800e4ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e4b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e4b2:	f7fb fc37 	bl	8009d24 <disk_write>
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d00a      	beq.n	800e4d2 <f_write+0x272>
 800e4bc:	69fb      	ldr	r3, [r7, #28]
 800e4be:	2201      	movs	r2, #1
 800e4c0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e4c4:	6a3b      	ldr	r3, [r7, #32]
 800e4c6:	2101      	movs	r1, #1
 800e4c8:	4618      	mov	r0, r3
 800e4ca:	f7fb fee2 	bl	800a292 <unlock_fs>
 800e4ce:	2301      	movs	r3, #1
 800e4d0:	e0c7      	b.n	800e662 <f_write+0x402>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800e4d2:	69fb      	ldr	r3, [r7, #28]
 800e4d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e4d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4d8:	1ad3      	subs	r3, r2, r3
 800e4da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e4dc:	429a      	cmp	r2, r3
 800e4de:	d91a      	bls.n	800e516 <f_write+0x2b6>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800e4e0:	69fb      	ldr	r3, [r7, #28]
 800e4e2:	f103 0054 	add.w	r0, r3, #84	@ 0x54
 800e4e6:	69fb      	ldr	r3, [r7, #28]
 800e4e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e4ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4ec:	1ad3      	subs	r3, r2, r3
 800e4ee:	6a3a      	ldr	r2, [r7, #32]
 800e4f0:	8992      	ldrh	r2, [r2, #12]
 800e4f2:	fb02 f303 	mul.w	r3, r2, r3
 800e4f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4f8:	18d1      	adds	r1, r2, r3
 800e4fa:	6a3b      	ldr	r3, [r7, #32]
 800e4fc:	899b      	ldrh	r3, [r3, #12]
 800e4fe:	461a      	mov	r2, r3
 800e500:	f7fb fe33 	bl	800a16a <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800e504:	69fb      	ldr	r3, [r7, #28]
 800e506:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e50a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e50e:	b2da      	uxtb	r2, r3
 800e510:	69fb      	ldr	r3, [r7, #28]
 800e512:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800e516:	6a3b      	ldr	r3, [r7, #32]
 800e518:	899b      	ldrh	r3, [r3, #12]
 800e51a:	461a      	mov	r2, r3
 800e51c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e51e:	fb02 f303 	mul.w	r3, r2, r3
 800e522:	637b      	str	r3, [r7, #52]	@ 0x34
				continue;
 800e524:	e05d      	b.n	800e5e2 <f_write+0x382>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e526:	69fb      	ldr	r3, [r7, #28]
 800e528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e52a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e52c:	429a      	cmp	r2, r3
 800e52e:	d020      	beq.n	800e572 <f_write+0x312>
				fp->fptr < fp->obj.objsize &&
 800e530:	69fb      	ldr	r3, [r7, #28]
 800e532:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e536:	69fb      	ldr	r3, [r7, #28]
 800e538:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800e53c:	4290      	cmp	r0, r2
 800e53e:	eb71 0303 	sbcs.w	r3, r1, r3
 800e542:	d216      	bcs.n	800e572 <f_write+0x312>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800e544:	6a3b      	ldr	r3, [r7, #32]
 800e546:	7858      	ldrb	r0, [r3, #1]
 800e548:	69fb      	ldr	r3, [r7, #28]
 800e54a:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e54e:	2301      	movs	r3, #1
 800e550:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e552:	f7fb fbc7 	bl	8009ce4 <disk_read>
 800e556:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d00a      	beq.n	800e572 <f_write+0x312>
					ABORT(fs, FR_DISK_ERR);
 800e55c:	69fb      	ldr	r3, [r7, #28]
 800e55e:	2201      	movs	r2, #1
 800e560:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800e564:	6a3b      	ldr	r3, [r7, #32]
 800e566:	2101      	movs	r1, #1
 800e568:	4618      	mov	r0, r3
 800e56a:	f7fb fe92 	bl	800a292 <unlock_fs>
 800e56e:	2301      	movs	r3, #1
 800e570:	e077      	b.n	800e662 <f_write+0x402>
			}
#endif
			fp->sect = sect;
 800e572:	69fb      	ldr	r3, [r7, #28]
 800e574:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e576:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800e578:	6a3b      	ldr	r3, [r7, #32]
 800e57a:	899b      	ldrh	r3, [r3, #12]
 800e57c:	4618      	mov	r0, r3
 800e57e:	69fb      	ldr	r3, [r7, #28]
 800e580:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e584:	6a3b      	ldr	r3, [r7, #32]
 800e586:	899b      	ldrh	r3, [r3, #12]
 800e588:	fbb2 f1f3 	udiv	r1, r2, r3
 800e58c:	fb01 f303 	mul.w	r3, r1, r3
 800e590:	1ad3      	subs	r3, r2, r3
 800e592:	1ac3      	subs	r3, r0, r3
 800e594:	637b      	str	r3, [r7, #52]	@ 0x34
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800e596:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e598:	697b      	ldr	r3, [r7, #20]
 800e59a:	429a      	cmp	r2, r3
 800e59c:	d901      	bls.n	800e5a2 <f_write+0x342>
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	637b      	str	r3, [r7, #52]	@ 0x34
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800e5a2:	69fb      	ldr	r3, [r7, #28]
 800e5a4:	f103 0454 	add.w	r4, r3, #84	@ 0x54
 800e5a8:	69fb      	ldr	r3, [r7, #28]
 800e5aa:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800e5ae:	6a3b      	ldr	r3, [r7, #32]
 800e5b0:	899b      	ldrh	r3, [r3, #12]
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	2200      	movs	r2, #0
 800e5b6:	603b      	str	r3, [r7, #0]
 800e5b8:	607a      	str	r2, [r7, #4]
 800e5ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e5be:	f7f2 faf5 	bl	8000bac <__aeabi_uldivmod>
 800e5c2:	4613      	mov	r3, r2
 800e5c4:	4423      	add	r3, r4
 800e5c6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e5c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e5ca:	4618      	mov	r0, r3
 800e5cc:	f7fb fdcd 	bl	800a16a <mem_cpy>
		fp->flag |= FA_DIRTY;
 800e5d0:	69fb      	ldr	r3, [r7, #28]
 800e5d2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e5d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800e5da:	b2da      	uxtb	r2, r3
 800e5dc:	69fb      	ldr	r3, [r7, #28]
 800e5de:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800e5e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e5e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e5e6:	4413      	add	r3, r2
 800e5e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e5ea:	69fb      	ldr	r3, [r7, #28]
 800e5ec:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e5f0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e5f2:	2000      	movs	r0, #0
 800e5f4:	4688      	mov	r8, r1
 800e5f6:	4681      	mov	r9, r0
 800e5f8:	eb12 0a08 	adds.w	sl, r2, r8
 800e5fc:	eb43 0b09 	adc.w	fp, r3, r9
 800e600:	69fb      	ldr	r3, [r7, #28]
 800e602:	e9c3 ab0e 	strd	sl, fp, [r3, #56]	@ 0x38
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800e60c:	69fb      	ldr	r3, [r7, #28]
 800e60e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800e612:	4290      	cmp	r0, r2
 800e614:	eb71 0403 	sbcs.w	r4, r1, r3
 800e618:	d201      	bcs.n	800e61e <f_write+0x3be>
 800e61a:	4610      	mov	r0, r2
 800e61c:	4619      	mov	r1, r3
 800e61e:	69fb      	ldr	r3, [r7, #28]
 800e620:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e624:	693b      	ldr	r3, [r7, #16]
 800e626:	681a      	ldr	r2, [r3, #0]
 800e628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e62a:	441a      	add	r2, r3
 800e62c:	693b      	ldr	r3, [r7, #16]
 800e62e:	601a      	str	r2, [r3, #0]
 800e630:	697a      	ldr	r2, [r7, #20]
 800e632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e634:	1ad3      	subs	r3, r2, r3
 800e636:	617b      	str	r3, [r7, #20]
	for ( ;  btw;							/* Repeat until all data written */
 800e638:	697b      	ldr	r3, [r7, #20]
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	f47f ae64 	bne.w	800e308 <f_write+0xa8>
 800e640:	e000      	b.n	800e644 <f_write+0x3e4>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800e642:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800e644:	69fb      	ldr	r3, [r7, #28]
 800e646:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e64a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e64e:	b2da      	uxtb	r2, r3
 800e650:	69fb      	ldr	r3, [r7, #28]
 800e652:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

	LEAVE_FF(fs, FR_OK);
 800e656:	6a3b      	ldr	r3, [r7, #32]
 800e658:	2100      	movs	r1, #0
 800e65a:	4618      	mov	r0, r3
 800e65c:	f7fb fe19 	bl	800a292 <unlock_fs>
 800e660:	2300      	movs	r3, #0
}
 800e662:	4618      	mov	r0, r3
 800e664:	3744      	adds	r7, #68	@ 0x44
 800e666:	46bd      	mov	sp, r7
 800e668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e66c <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800e66c:	b580      	push	{r7, lr}
 800e66e:	b09c      	sub	sp, #112	@ 0x70
 800e670:	af00      	add	r7, sp, #0
 800e672:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 800e67a:	4611      	mov	r1, r2
 800e67c:	4618      	mov	r0, r3
 800e67e:	f7ff f887 	bl	800d790 <validate>
 800e682:	4603      	mov	r3, r0
 800e684:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	if (res == FR_OK) {
 800e688:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	f040 8123 	bne.w	800e8d8 <f_sync+0x26c>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	f000 811b 	beq.w	800e8d8 <f_sync+0x26c>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e6a8:	b25b      	sxtb	r3, r3
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	da1c      	bge.n	800e6e8 <f_sync+0x7c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800e6ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6b0:	7858      	ldrb	r0, [r3, #1]
 800e6b2:	687b      	ldr	r3, [r7, #4]
 800e6b4:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e6bc:	2301      	movs	r3, #1
 800e6be:	f7fb fb31 	bl	8009d24 <disk_write>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d006      	beq.n	800e6d6 <f_sync+0x6a>
 800e6c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6ca:	2101      	movs	r1, #1
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	f7fb fde0 	bl	800a292 <unlock_fs>
 800e6d2:	2301      	movs	r3, #1
 800e6d4:	e109      	b.n	800e8ea <f_sync+0x27e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e6dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e6e0:	b2da      	uxtb	r2, r3
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800e6e8:	f7fb fa5c 	bl	8009ba4 <get_fattime>
 800e6ec:	66b8      	str	r0, [r7, #104]	@ 0x68
#if _FS_EXFAT
			if (fs->fs_type == FS_EXFAT) {
 800e6ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e6f0:	781b      	ldrb	r3, [r3, #0]
 800e6f2:	2b04      	cmp	r3, #4
 800e6f4:	f040 80a5 	bne.w	800e842 <f_sync+0x1d6>
				res = fill_first_frag(&fp->obj);	/* Fill first fragment on the FAT if needed */
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	f7fc fbc0 	bl	800ae80 <fill_first_frag>
 800e700:	4603      	mov	r3, r0
 800e702:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800e706:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e70a:	2b00      	cmp	r3, #0
 800e70c:	d10a      	bne.n	800e724 <f_sync+0xb8>
					res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800e70e:	6878      	ldr	r0, [r7, #4]
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e714:	f04f 32ff 	mov.w	r2, #4294967295
 800e718:	4619      	mov	r1, r3
 800e71a:	f7fc fbe0 	bl	800aede <fill_last_frag>
 800e71e:	4603      	mov	r3, r0
 800e720:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				}
				if (res == FR_OK) {
 800e724:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e728:	2b00      	cmp	r3, #0
 800e72a:	f040 80d5 	bne.w	800e8d8 <f_sync+0x26c>
					INIT_NAMBUF(fs);
 800e72e:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800e732:	f001 f85d 	bl	800f7f0 <ff_memalloc>
 800e736:	6638      	str	r0, [r7, #96]	@ 0x60
 800e738:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d106      	bne.n	800e74c <f_sync+0xe0>
 800e73e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e740:	2111      	movs	r1, #17
 800e742:	4618      	mov	r0, r3
 800e744:	f7fb fda5 	bl	800a292 <unlock_fs>
 800e748:	2311      	movs	r3, #17
 800e74a:	e0ce      	b.n	800e8ea <f_sync+0x27e>
 800e74c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e74e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e750:	611a      	str	r2, [r3, #16]
 800e752:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e754:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e756:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800e75a:	615a      	str	r2, [r3, #20]
					res = load_obj_dir(&dj, &fp->obj);	/* Load directory entry block */
 800e75c:	687a      	ldr	r2, [r7, #4]
 800e75e:	f107 0308 	add.w	r3, r7, #8
 800e762:	4611      	mov	r1, r2
 800e764:	4618      	mov	r0, r3
 800e766:	f7fd fb93 	bl	800be90 <load_obj_dir>
 800e76a:	4603      	mov	r3, r0
 800e76c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					if (res == FR_OK) {
 800e770:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e774:	2b00      	cmp	r3, #0
 800e776:	d160      	bne.n	800e83a <f_sync+0x1ce>
						fs->dirbuf[XDIR_Attr] |= AM_ARC;				/* Set archive bit */
 800e778:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e77a:	695b      	ldr	r3, [r3, #20]
 800e77c:	3304      	adds	r3, #4
 800e77e:	781a      	ldrb	r2, [r3, #0]
 800e780:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e782:	695b      	ldr	r3, [r3, #20]
 800e784:	3304      	adds	r3, #4
 800e786:	f042 0220 	orr.w	r2, r2, #32
 800e78a:	b2d2      	uxtb	r2, r2
 800e78c:	701a      	strb	r2, [r3, #0]
						fs->dirbuf[XDIR_GenFlags] = fp->obj.stat | 1;	/* Update file allocation info */
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	79da      	ldrb	r2, [r3, #7]
 800e792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e794:	695b      	ldr	r3, [r3, #20]
 800e796:	3321      	adds	r3, #33	@ 0x21
 800e798:	f042 0201 	orr.w	r2, r2, #1
 800e79c:	b2d2      	uxtb	r2, r2
 800e79e:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_FstClus, fp->obj.sclust);
 800e7a0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7a2:	695b      	ldr	r3, [r3, #20]
 800e7a4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e7a8:	687b      	ldr	r3, [r7, #4]
 800e7aa:	689b      	ldr	r3, [r3, #8]
 800e7ac:	4619      	mov	r1, r3
 800e7ae:	4610      	mov	r0, r2
 800e7b0:	f7fb fc27 	bl	800a002 <st_dword>
						st_qword(fs->dirbuf + XDIR_FileSize, fp->obj.objsize);
 800e7b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7b6:	695b      	ldr	r3, [r3, #20]
 800e7b8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e7c2:	4608      	mov	r0, r1
 800e7c4:	f7fb fc49 	bl	800a05a <st_qword>
						st_qword(fs->dirbuf + XDIR_ValidFileSize, fp->obj.objsize);
 800e7c8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7ca:	695b      	ldr	r3, [r3, #20]
 800e7cc:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e7d6:	4608      	mov	r0, r1
 800e7d8:	f7fb fc3f 	bl	800a05a <st_qword>
						st_dword(fs->dirbuf + XDIR_ModTime, tm);		/* Update modified time */
 800e7dc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7de:	695b      	ldr	r3, [r3, #20]
 800e7e0:	330c      	adds	r3, #12
 800e7e2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f7fb fc0c 	bl	800a002 <st_dword>
						fs->dirbuf[XDIR_ModTime10] = 0;
 800e7ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7ec:	695b      	ldr	r3, [r3, #20]
 800e7ee:	3315      	adds	r3, #21
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	701a      	strb	r2, [r3, #0]
						st_dword(fs->dirbuf + XDIR_AccTime, 0);
 800e7f4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e7f6:	695b      	ldr	r3, [r3, #20]
 800e7f8:	3310      	adds	r3, #16
 800e7fa:	2100      	movs	r1, #0
 800e7fc:	4618      	mov	r0, r3
 800e7fe:	f7fb fc00 	bl	800a002 <st_dword>
						res = store_xdir(&dj);	/* Restore it to the directory */
 800e802:	f107 0308 	add.w	r3, r7, #8
 800e806:	4618      	mov	r0, r3
 800e808:	f7fd fb78 	bl	800befc <store_xdir>
 800e80c:	4603      	mov	r3, r0
 800e80e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
						if (res == FR_OK) {
 800e812:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e816:	2b00      	cmp	r3, #0
 800e818:	d10f      	bne.n	800e83a <f_sync+0x1ce>
							res = sync_fs(fs);
 800e81a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e81c:	4618      	mov	r0, r3
 800e81e:	f7fb ff31 	bl	800a684 <sync_fs>
 800e822:	4603      	mov	r3, r0
 800e824:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
							fp->flag &= (BYTE)~FA_MODIFIED;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e82e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e832:	b2da      	uxtb	r2, r3
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
						}
					}
					FREE_NAMBUF();
 800e83a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800e83c:	f000 ffe4 	bl	800f808 <ff_memfree>
 800e840:	e04a      	b.n	800e8d8 <f_sync+0x26c>
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800e842:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e848:	4619      	mov	r1, r3
 800e84a:	4610      	mov	r0, r2
 800e84c:	f7fb feec 	bl	800a628 <move_window>
 800e850:	4603      	mov	r3, r0
 800e852:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
				if (res == FR_OK) {
 800e856:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d13c      	bne.n	800e8d8 <f_sync+0x26c>
					dir = fp->dir_ptr;
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e862:	667b      	str	r3, [r7, #100]	@ 0x64
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800e864:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e866:	330b      	adds	r3, #11
 800e868:	781a      	ldrb	r2, [r3, #0]
 800e86a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e86c:	330b      	adds	r3, #11
 800e86e:	f042 0220 	orr.w	r2, r2, #32
 800e872:	b2d2      	uxtb	r2, r2
 800e874:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	6818      	ldr	r0, [r3, #0]
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	689b      	ldr	r3, [r3, #8]
 800e87e:	461a      	mov	r2, r3
 800e880:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800e882:	f7fc ff53 	bl	800b72c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800e886:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e888:	f103 001c 	add.w	r0, r3, #28
 800e88c:	687b      	ldr	r3, [r7, #4]
 800e88e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800e892:	4613      	mov	r3, r2
 800e894:	4619      	mov	r1, r3
 800e896:	f7fb fbb4 	bl	800a002 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800e89a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e89c:	3316      	adds	r3, #22
 800e89e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e8a0:	4618      	mov	r0, r3
 800e8a2:	f7fb fbae 	bl	800a002 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800e8a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e8a8:	3312      	adds	r3, #18
 800e8aa:	2100      	movs	r1, #0
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	f7fb fb8d 	bl	8009fcc <st_word>
					fs->wflag = 1;
 800e8b2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e8b4:	2201      	movs	r2, #1
 800e8b6:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800e8b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	f7fb fee2 	bl	800a684 <sync_fs>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
					fp->flag &= (BYTE)~FA_MODIFIED;
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e8cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e8d0:	b2da      	uxtb	r2, r3
 800e8d2:	687b      	ldr	r3, [r7, #4]
 800e8d4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800e8d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e8da:	f897 206f 	ldrb.w	r2, [r7, #111]	@ 0x6f
 800e8de:	4611      	mov	r1, r2
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	f7fb fcd6 	bl	800a292 <unlock_fs>
 800e8e6:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	3770      	adds	r7, #112	@ 0x70
 800e8ee:	46bd      	mov	sp, r7
 800e8f0:	bd80      	pop	{r7, pc}

0800e8f2 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800e8f2:	b580      	push	{r7, lr}
 800e8f4:	b084      	sub	sp, #16
 800e8f6:	af00      	add	r7, sp, #0
 800e8f8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800e8fa:	6878      	ldr	r0, [r7, #4]
 800e8fc:	f7ff feb6 	bl	800e66c <f_sync>
 800e900:	4603      	mov	r3, r0
 800e902:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800e904:	7bfb      	ldrb	r3, [r7, #15]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d11d      	bne.n	800e946 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	f107 0208 	add.w	r2, r7, #8
 800e910:	4611      	mov	r1, r2
 800e912:	4618      	mov	r0, r3
 800e914:	f7fe ff3c 	bl	800d790 <validate>
 800e918:	4603      	mov	r3, r0
 800e91a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d111      	bne.n	800e946 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800e922:	687b      	ldr	r3, [r7, #4]
 800e924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e926:	4618      	mov	r0, r3
 800e928:	f7fb fdda 	bl	800a4e0 <dec_lock>
 800e92c:	4603      	mov	r3, r0
 800e92e:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800e930:	7bfb      	ldrb	r3, [r7, #15]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d102      	bne.n	800e93c <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800e936:	687b      	ldr	r3, [r7, #4]
 800e938:	2200      	movs	r2, #0
 800e93a:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800e93c:	68bb      	ldr	r3, [r7, #8]
 800e93e:	2100      	movs	r1, #0
 800e940:	4618      	mov	r0, r3
 800e942:	f7fb fca6 	bl	800a292 <unlock_fs>
#endif
		}
	}
	return res;
 800e946:	7bfb      	ldrb	r3, [r7, #15]
}
 800e948:	4618      	mov	r0, r3
 800e94a:	3710      	adds	r7, #16
 800e94c:	46bd      	mov	sp, r7
 800e94e:	bd80      	pop	{r7, pc}

0800e950 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800e950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e954:	b0ba      	sub	sp, #232	@ 0xe8
 800e956:	af00      	add	r7, sp, #0
 800e958:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
 800e95c:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800e960:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800e964:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 800e968:	4619      	mov	r1, r3
 800e96a:	4610      	mov	r0, r2
 800e96c:	f7fe ff10 	bl	800d790 <validate>
 800e970:	4603      	mov	r3, r0
 800e972:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
	if (res == FR_OK) res = (FRESULT)fp->err;
 800e976:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d105      	bne.n	800e98a <f_lseek+0x3a>
 800e97e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e982:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800e986:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
 800e98a:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800e98e:	2b00      	cmp	r3, #0
 800e990:	d111      	bne.n	800e9b6 <f_lseek+0x66>
 800e992:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e996:	781b      	ldrb	r3, [r3, #0]
 800e998:	2b04      	cmp	r3, #4
 800e99a:	d10c      	bne.n	800e9b6 <f_lseek+0x66>
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
 800e99c:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800e9a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e9a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9a6:	f04f 32ff 	mov.w	r2, #4294967295
 800e9aa:	4619      	mov	r1, r3
 800e9ac:	f7fc fa97 	bl	800aede <fill_last_frag>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800e9b6:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d00a      	beq.n	800e9d4 <f_lseek+0x84>
 800e9be:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e9c2:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 800e9c6:	4611      	mov	r1, r2
 800e9c8:	4618      	mov	r0, r3
 800e9ca:	f7fb fc62 	bl	800a292 <unlock_fs>
 800e9ce:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
 800e9d2:	e3fb      	b.n	800f1cc <f_lseek+0x87c>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800e9d4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e9d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	f000 8170 	beq.w	800ecc0 <f_lseek+0x370>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800e9e0:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800e9e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e9e8:	bf08      	it	eq
 800e9ea:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 800e9ee:	f040 8093 	bne.w	800eb18 <f_lseek+0x1c8>
			tbl = fp->cltbl;
 800e9f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e9f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e9f8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800e9fc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ea00:	1d1a      	adds	r2, r3, #4
 800ea02:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ea0c:	2302      	movs	r3, #2
 800ea0e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ea12:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ea16:	689b      	ldr	r3, [r3, #8]
 800ea18:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
			if (cl) {
 800ea1c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d064      	beq.n	800eaee <f_lseek+0x19e>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800ea24:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800ea32:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800ea36:	3302      	adds	r3, #2
 800ea38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
					do {
						pcl = cl; ncl++;
 800ea3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea40:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ea44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800ea48:	3301      	adds	r3, #1
 800ea4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
						cl = get_fat(&fp->obj, cl);
 800ea4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ea52:	f8d7 10d8 	ldr.w	r1, [r7, #216]	@ 0xd8
 800ea56:	4618      	mov	r0, r3
 800ea58:	f7fb fea4 	bl	800a7a4 <get_fat>
 800ea5c:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800ea60:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea64:	2b01      	cmp	r3, #1
 800ea66:	d80c      	bhi.n	800ea82 <f_lseek+0x132>
 800ea68:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ea6c:	2202      	movs	r2, #2
 800ea6e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ea72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ea76:	2102      	movs	r1, #2
 800ea78:	4618      	mov	r0, r3
 800ea7a:	f7fb fc0a 	bl	800a292 <unlock_fs>
 800ea7e:	2302      	movs	r3, #2
 800ea80:	e3a4      	b.n	800f1cc <f_lseek+0x87c>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ea82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800ea86:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea8a:	d10c      	bne.n	800eaa6 <f_lseek+0x156>
 800ea8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ea90:	2201      	movs	r2, #1
 800ea92:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ea96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ea9a:	2101      	movs	r1, #1
 800ea9c:	4618      	mov	r0, r3
 800ea9e:	f7fb fbf8 	bl	800a292 <unlock_fs>
 800eaa2:	2301      	movs	r3, #1
 800eaa4:	e392      	b.n	800f1cc <f_lseek+0x87c>
					} while (cl == pcl + 1);
 800eaa6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800eaaa:	3301      	adds	r3, #1
 800eaac:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800eab0:	429a      	cmp	r2, r3
 800eab2:	d0c3      	beq.n	800ea3c <f_lseek+0xec>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800eab4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800eab8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eabc:	429a      	cmp	r2, r3
 800eabe:	d80f      	bhi.n	800eae0 <f_lseek+0x190>
						*tbl++ = ncl; *tbl++ = tcl;
 800eac0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800eac4:	1d1a      	adds	r2, r3, #4
 800eac6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800eaca:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 800eace:	601a      	str	r2, [r3, #0]
 800ead0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800ead4:	1d1a      	adds	r2, r3, #4
 800ead6:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800eada:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800eade:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800eae0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eae4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eae6:	f8d7 20d8 	ldr.w	r2, [r7, #216]	@ 0xd8
 800eaea:	429a      	cmp	r2, r3
 800eaec:	d39a      	bcc.n	800ea24 <f_lseek+0xd4>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800eaee:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eaf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800eaf4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800eaf8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800eafa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800eafe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800eb02:	429a      	cmp	r2, r3
 800eb04:	d804      	bhi.n	800eb10 <f_lseek+0x1c0>
				*tbl = 0;		/* Terminate table */
 800eb06:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800eb0a:	2200      	movs	r2, #0
 800eb0c:	601a      	str	r2, [r3, #0]
 800eb0e:	e353      	b.n	800f1b8 <f_lseek+0x868>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800eb10:	2311      	movs	r3, #17
 800eb12:	f887 30e7 	strb.w	r3, [r7, #231]	@ 0xe7
 800eb16:	e34f      	b.n	800f1b8 <f_lseek+0x868>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800eb18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb1c:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800eb20:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800eb24:	4290      	cmp	r0, r2
 800eb26:	eb71 0303 	sbcs.w	r3, r1, r3
 800eb2a:	d205      	bcs.n	800eb38 <f_lseek+0x1e8>
 800eb2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb30:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800eb34:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
			fp->fptr = ofs;				/* Set file pointer */
 800eb38:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800eb3c:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800eb40:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
			if (ofs) {
 800eb44:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800eb48:	4313      	orrs	r3, r2
 800eb4a:	f000 8335 	beq.w	800f1b8 <f_lseek+0x868>
				fp->clust = clmt_clust(fp, ofs - 1);
 800eb4e:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800eb52:	f112 38ff 	adds.w	r8, r2, #4294967295
 800eb56:	f143 39ff 	adc.w	r9, r3, #4294967295
 800eb5a:	4642      	mov	r2, r8
 800eb5c:	464b      	mov	r3, r9
 800eb5e:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 800eb62:	f7fc fba2 	bl	800b2aa <clmt_clust>
 800eb66:	4602      	mov	r2, r0
 800eb68:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb6c:	641a      	str	r2, [r3, #64]	@ 0x40
				dsc = clust2sect(fs, fp->clust);
 800eb6e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800eb72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eb78:	4619      	mov	r1, r3
 800eb7a:	4610      	mov	r0, r2
 800eb7c:	f7fb fdf2 	bl	800a764 <clust2sect>
 800eb80:	f8c7 00b8 	str.w	r0, [r7, #184]	@ 0xb8
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800eb84:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d10c      	bne.n	800eba6 <f_lseek+0x256>
 800eb8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eb90:	2202      	movs	r2, #2
 800eb92:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800eb96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eb9a:	2102      	movs	r1, #2
 800eb9c:	4618      	mov	r0, r3
 800eb9e:	f7fb fb78 	bl	800a292 <unlock_fs>
 800eba2:	2302      	movs	r3, #2
 800eba4:	e312      	b.n	800f1cc <f_lseek+0x87c>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800eba6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800ebaa:	1e54      	subs	r4, r2, #1
 800ebac:	f143 35ff 	adc.w	r5, r3, #4294967295
 800ebb0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ebb4:	899b      	ldrh	r3, [r3, #12]
 800ebb6:	b29b      	uxth	r3, r3
 800ebb8:	2200      	movs	r2, #0
 800ebba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ebbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800ebc2:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 800ebc6:	4620      	mov	r0, r4
 800ebc8:	4629      	mov	r1, r5
 800ebca:	f7f1 ffef 	bl	8000bac <__aeabi_uldivmod>
 800ebce:	4602      	mov	r2, r0
 800ebd0:	460b      	mov	r3, r1
 800ebd2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ebd6:	895b      	ldrh	r3, [r3, #10]
 800ebd8:	3b01      	subs	r3, #1
 800ebda:	4013      	ands	r3, r2
 800ebdc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ebe0:	4413      	add	r3, r2
 800ebe2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800ebe6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ebea:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800ebee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ebf2:	899b      	ldrh	r3, [r3, #12]
 800ebf4:	b29b      	uxth	r3, r3
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ebfc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800ec00:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 800ec04:	f7f1 ffd2 	bl	8000bac <__aeabi_uldivmod>
 800ec08:	4313      	orrs	r3, r2
 800ec0a:	f000 82d5 	beq.w	800f1b8 <f_lseek+0x868>
 800ec0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ec14:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ec18:	429a      	cmp	r2, r3
 800ec1a:	f000 82cd 	beq.w	800f1b8 <f_lseek+0x868>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ec1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ec26:	b25b      	sxtb	r3, r3
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	da27      	bge.n	800ec7c <f_lseek+0x32c>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ec2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec30:	7858      	ldrb	r0, [r3, #1]
 800ec32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec36:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ec3a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec3e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ec40:	2301      	movs	r3, #1
 800ec42:	f7fb f86f 	bl	8009d24 <disk_write>
 800ec46:	4603      	mov	r3, r0
 800ec48:	2b00      	cmp	r3, #0
 800ec4a:	d00c      	beq.n	800ec66 <f_lseek+0x316>
 800ec4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec50:	2201      	movs	r2, #1
 800ec52:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ec56:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec5a:	2101      	movs	r1, #1
 800ec5c:	4618      	mov	r0, r3
 800ec5e:	f7fb fb18 	bl	800a292 <unlock_fs>
 800ec62:	2301      	movs	r3, #1
 800ec64:	e2b2      	b.n	800f1cc <f_lseek+0x87c>
						fp->flag &= (BYTE)~FA_DIRTY;
 800ec66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec6a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ec6e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec72:	b2da      	uxtb	r2, r3
 800ec74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800ec7c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ec80:	7858      	ldrb	r0, [r3, #1]
 800ec82:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec86:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ec90:	f7fb f828 	bl	8009ce4 <disk_read>
 800ec94:	4603      	mov	r3, r0
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d00c      	beq.n	800ecb4 <f_lseek+0x364>
 800ec9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ec9e:	2201      	movs	r2, #1
 800eca0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800eca4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eca8:	2101      	movs	r1, #1
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7fb faf1 	bl	800a292 <unlock_fs>
 800ecb0:	2301      	movs	r3, #1
 800ecb2:	e28b      	b.n	800f1cc <f_lseek+0x87c>
#endif
					fp->sect = dsc;
 800ecb4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ecb8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800ecbc:	645a      	str	r2, [r3, #68]	@ 0x44
 800ecbe:	e27b      	b.n	800f1b8 <f_lseek+0x868>
#endif

	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
 800ecc0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ecc4:	781b      	ldrb	r3, [r3, #0]
 800ecc6:	2b04      	cmp	r3, #4
 800ecc8:	d009      	beq.n	800ecde <f_lseek+0x38e>
 800ecca:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d305      	bcc.n	800ecde <f_lseek+0x38e>
 800ecd2:	f04f 32ff 	mov.w	r2, #4294967295
 800ecd6:	f04f 0300 	mov.w	r3, #0
 800ecda:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800ecde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ece2:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800ece6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800ecea:	4290      	cmp	r0, r2
 800ecec:	eb71 0303 	sbcs.w	r3, r1, r3
 800ecf0:	d20d      	bcs.n	800ed0e <f_lseek+0x3be>
 800ecf2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ecf6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ecfa:	f003 0302 	and.w	r3, r3, #2
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d105      	bne.n	800ed0e <f_lseek+0x3be>
			ofs = fp->obj.objsize;
 800ed02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ed06:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ed0a:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
		}
		ifptr = fp->fptr;
 800ed0e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ed12:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800ed16:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0
		fp->fptr = nsect = 0;
 800ed1a:	2300      	movs	r3, #0
 800ed1c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800ed20:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800ed24:	f04f 0200 	mov.w	r2, #0
 800ed28:	f04f 0300 	mov.w	r3, #0
 800ed2c:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
		if (ofs) {
 800ed30:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800ed34:	4313      	orrs	r3, r2
 800ed36:	f000 81b8 	beq.w	800f0aa <f_lseek+0x75a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800ed3a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ed3e:	895b      	ldrh	r3, [r3, #10]
 800ed40:	461a      	mov	r2, r3
 800ed42:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ed46:	899b      	ldrh	r3, [r3, #12]
 800ed48:	fb02 f303 	mul.w	r3, r2, r3
 800ed4c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			if (ifptr > 0 &&
 800ed50:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800ed54:	4313      	orrs	r3, r2
 800ed56:	d069      	beq.n	800ee2c <f_lseek+0x4dc>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800ed58:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800ed5c:	1e51      	subs	r1, r2, #1
 800ed5e:	f8c7 1080 	str.w	r1, [r7, #128]	@ 0x80
 800ed62:	f143 33ff 	adc.w	r3, r3, #4294967295
 800ed66:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ed6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ed6e:	2200      	movs	r2, #0
 800ed70:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ed72:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ed74:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800ed78:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ed7c:	f7f1 ff16 	bl	8000bac <__aeabi_uldivmod>
 800ed80:	4602      	mov	r2, r0
 800ed82:	460b      	mov	r3, r1
 800ed84:	4614      	mov	r4, r2
 800ed86:	461d      	mov	r5, r3
 800ed88:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800ed8c:	1e51      	subs	r1, r2, #1
 800ed8e:	6739      	str	r1, [r7, #112]	@ 0x70
 800ed90:	f143 33ff 	adc.w	r3, r3, #4294967295
 800ed94:	677b      	str	r3, [r7, #116]	@ 0x74
 800ed96:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ed9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800eda0:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 800eda4:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800eda8:	f7f1 ff00 	bl	8000bac <__aeabi_uldivmod>
 800edac:	4602      	mov	r2, r0
 800edae:	460b      	mov	r3, r1
			if (ifptr > 0 &&
 800edb0:	4294      	cmp	r4, r2
 800edb2:	eb75 0303 	sbcs.w	r3, r5, r3
 800edb6:	d339      	bcc.n	800ee2c <f_lseek+0x4dc>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800edb8:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 800edbc:	1e51      	subs	r1, r2, #1
 800edbe:	6639      	str	r1, [r7, #96]	@ 0x60
 800edc0:	f143 33ff 	adc.w	r3, r3, #4294967295
 800edc4:	667b      	str	r3, [r7, #100]	@ 0x64
 800edc6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800edca:	3b01      	subs	r3, #1
 800edcc:	2200      	movs	r2, #0
 800edce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800edd0:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800edd2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800edd6:	460b      	mov	r3, r1
 800edd8:	ea6f 0a03 	mvn.w	sl, r3
 800eddc:	4613      	mov	r3, r2
 800edde:	ea6f 0b03 	mvn.w	fp, r3
 800ede2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800ede6:	460b      	mov	r3, r1
 800ede8:	ea03 030a 	and.w	r3, r3, sl
 800edec:	653b      	str	r3, [r7, #80]	@ 0x50
 800edee:	4613      	mov	r3, r2
 800edf0:	ea03 030b 	and.w	r3, r3, fp
 800edf4:	657b      	str	r3, [r7, #84]	@ 0x54
 800edf6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800edfa:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800edfe:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				ofs -= fp->fptr;
 800ee02:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ee06:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800ee0a:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800ee0e:	1a14      	subs	r4, r2, r0
 800ee10:	60bc      	str	r4, [r7, #8]
 800ee12:	eb63 0301 	sbc.w	r3, r3, r1
 800ee16:	60fb      	str	r3, [r7, #12]
 800ee18:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 800ee1c:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
				clst = fp->clust;
 800ee20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ee24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ee26:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800ee2a:	e03d      	b.n	800eea8 <f_lseek+0x558>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ee2c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ee30:	689b      	ldr	r3, [r3, #8]
 800ee32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ee36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d12f      	bne.n	800ee9e <f_lseek+0x54e>
					clst = create_chain(&fp->obj, 0);
 800ee3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ee42:	2100      	movs	r1, #0
 800ee44:	4618      	mov	r0, r3
 800ee46:	f7fc f92f 	bl	800b0a8 <create_chain>
 800ee4a:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ee4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee52:	2b01      	cmp	r3, #1
 800ee54:	d10c      	bne.n	800ee70 <f_lseek+0x520>
 800ee56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ee5a:	2202      	movs	r2, #2
 800ee5c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ee60:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ee64:	2102      	movs	r1, #2
 800ee66:	4618      	mov	r0, r3
 800ee68:	f7fb fa13 	bl	800a292 <unlock_fs>
 800ee6c:	2302      	movs	r3, #2
 800ee6e:	e1ad      	b.n	800f1cc <f_lseek+0x87c>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ee70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee74:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee78:	d10c      	bne.n	800ee94 <f_lseek+0x544>
 800ee7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ee7e:	2201      	movs	r2, #1
 800ee80:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800ee84:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800ee88:	2101      	movs	r1, #1
 800ee8a:	4618      	mov	r0, r3
 800ee8c:	f7fb fa01 	bl	800a292 <unlock_fs>
 800ee90:	2301      	movs	r3, #1
 800ee92:	e19b      	b.n	800f1cc <f_lseek+0x87c>
					fp->obj.sclust = clst;
 800ee94:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800ee98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ee9c:	6093      	str	r3, [r2, #8]
				}
#endif
				fp->clust = clst;
 800ee9e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800eea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eea6:	6413      	str	r3, [r2, #64]	@ 0x40
			}
			if (clst != 0) {
 800eea8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f000 80fc 	beq.w	800f0aa <f_lseek+0x75a>
				while (ofs > bcs) {						/* Cluster following loop */
 800eeb2:	e09c      	b.n	800efee <f_lseek+0x69e>
					ofs -= bcs; fp->fptr += bcs;
 800eeb4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800eeb8:	2200      	movs	r2, #0
 800eeba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eebc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800eebe:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800eec2:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 800eec6:	4621      	mov	r1, r4
 800eec8:	1a51      	subs	r1, r2, r1
 800eeca:	6039      	str	r1, [r7, #0]
 800eecc:	4629      	mov	r1, r5
 800eece:	eb63 0301 	sbc.w	r3, r3, r1
 800eed2:	607b      	str	r3, [r7, #4]
 800eed4:	e9d7 3400 	ldrd	r3, r4, [r7]
 800eed8:	e9c7 3426 	strd	r3, r4, [r7, #152]	@ 0x98
 800eedc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800eee0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800eee4:	f8d7 10bc 	ldr.w	r1, [r7, #188]	@ 0xbc
 800eee8:	2000      	movs	r0, #0
 800eeea:	6439      	str	r1, [r7, #64]	@ 0x40
 800eeec:	6478      	str	r0, [r7, #68]	@ 0x44
 800eeee:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	@ 0x40
 800eef2:	4621      	mov	r1, r4
 800eef4:	1851      	adds	r1, r2, r1
 800eef6:	63b9      	str	r1, [r7, #56]	@ 0x38
 800eef8:	4629      	mov	r1, r5
 800eefa:	414b      	adcs	r3, r1
 800eefc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800eefe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef02:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800ef06:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ef0a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef0e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ef12:	f003 0302 	and.w	r3, r3, #2
 800ef16:	2b00      	cmp	r3, #0
 800ef18:	d031      	beq.n	800ef7e <f_lseek+0x62e>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
 800ef1a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef1e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800ef22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef26:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800ef2a:	4282      	cmp	r2, r0
 800ef2c:	418b      	sbcs	r3, r1
 800ef2e:	d212      	bcs.n	800ef56 <f_lseek+0x606>
							fp->obj.objsize = fp->fptr;
 800ef30:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef34:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800ef38:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef3c:	e9c3 0104 	strd	r0, r1, [r3, #16]
							fp->flag |= FA_MODIFIED;
 800ef40:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef44:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ef48:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef4c:	b2db      	uxtb	r3, r3
 800ef4e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800ef52:	f882 3030 	strb.w	r3, [r2, #48]	@ 0x30
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ef56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef5a:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 800ef5e:	4618      	mov	r0, r3
 800ef60:	f7fc f8a2 	bl	800b0a8 <create_chain>
 800ef64:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ef68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d10f      	bne.n	800ef90 <f_lseek+0x640>
							ofs = 0; break;
 800ef70:	f04f 0200 	mov.w	r2, #0
 800ef74:	f04f 0300 	mov.w	r3, #0
 800ef78:	e9c7 2326 	strd	r2, r3, [r7, #152]	@ 0x98
 800ef7c:	e047      	b.n	800f00e <f_lseek+0x6be>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800ef7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef82:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 800ef86:	4618      	mov	r0, r3
 800ef88:	f7fb fc0c 	bl	800a7a4 <get_fat>
 800ef8c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ef90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ef94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef98:	d10c      	bne.n	800efb4 <f_lseek+0x664>
 800ef9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800ef9e:	2201      	movs	r2, #1
 800efa0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800efa4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800efa8:	2101      	movs	r1, #1
 800efaa:	4618      	mov	r0, r3
 800efac:	f7fb f971 	bl	800a292 <unlock_fs>
 800efb0:	2301      	movs	r3, #1
 800efb2:	e10b      	b.n	800f1cc <f_lseek+0x87c>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800efb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efb8:	2b01      	cmp	r3, #1
 800efba:	d906      	bls.n	800efca <f_lseek+0x67a>
 800efbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800efc0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800efc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efc6:	4293      	cmp	r3, r2
 800efc8:	d30c      	bcc.n	800efe4 <f_lseek+0x694>
 800efca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800efce:	2202      	movs	r2, #2
 800efd0:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800efd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800efd8:	2102      	movs	r1, #2
 800efda:	4618      	mov	r0, r3
 800efdc:	f7fb f959 	bl	800a292 <unlock_fs>
 800efe0:	2302      	movs	r3, #2
 800efe2:	e0f3      	b.n	800f1cc <f_lseek+0x87c>
					fp->clust = clst;
 800efe4:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 800efe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efec:	6413      	str	r3, [r2, #64]	@ 0x40
				while (ofs > bcs) {						/* Cluster following loop */
 800efee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800eff2:	2200      	movs	r2, #0
 800eff4:	633b      	str	r3, [r7, #48]	@ 0x30
 800eff6:	637a      	str	r2, [r7, #52]	@ 0x34
 800eff8:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800effc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800f000:	4621      	mov	r1, r4
 800f002:	4291      	cmp	r1, r2
 800f004:	4629      	mov	r1, r5
 800f006:	eb71 0303 	sbcs.w	r3, r1, r3
 800f00a:	f4ff af53 	bcc.w	800eeb4 <f_lseek+0x564>
				}
				fp->fptr += ofs;
 800f00e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f012:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800f016:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	@ 0x98
 800f01a:	1884      	adds	r4, r0, r2
 800f01c:	62bc      	str	r4, [r7, #40]	@ 0x28
 800f01e:	eb41 0303 	adc.w	r3, r1, r3
 800f022:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f024:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f028:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f02c:	e9c3 120e 	strd	r1, r2, [r3, #56]	@ 0x38
				if (ofs % SS(fs)) {
 800f030:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f034:	899b      	ldrh	r3, [r3, #12]
 800f036:	b29b      	uxth	r3, r3
 800f038:	2200      	movs	r2, #0
 800f03a:	623b      	str	r3, [r7, #32]
 800f03c:	627a      	str	r2, [r7, #36]	@ 0x24
 800f03e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800f042:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f046:	f7f1 fdb1 	bl	8000bac <__aeabi_uldivmod>
 800f04a:	4313      	orrs	r3, r2
 800f04c:	d02d      	beq.n	800f0aa <f_lseek+0x75a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f04e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f052:	f8d7 10e0 	ldr.w	r1, [r7, #224]	@ 0xe0
 800f056:	4618      	mov	r0, r3
 800f058:	f7fb fb84 	bl	800a764 <clust2sect>
 800f05c:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f064:	2b00      	cmp	r3, #0
 800f066:	d10c      	bne.n	800f082 <f_lseek+0x732>
 800f068:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f06c:	2202      	movs	r2, #2
 800f06e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f072:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f076:	2102      	movs	r1, #2
 800f078:	4618      	mov	r0, r3
 800f07a:	f7fb f90a 	bl	800a292 <unlock_fs>
 800f07e:	2302      	movs	r3, #2
 800f080:	e0a4      	b.n	800f1cc <f_lseek+0x87c>
					nsect += (DWORD)(ofs / SS(fs));
 800f082:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f086:	899b      	ldrh	r3, [r3, #12]
 800f088:	b29b      	uxth	r3, r3
 800f08a:	2200      	movs	r2, #0
 800f08c:	61bb      	str	r3, [r7, #24]
 800f08e:	61fa      	str	r2, [r7, #28]
 800f090:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f094:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800f098:	f7f1 fd88 	bl	8000bac <__aeabi_uldivmod>
 800f09c:	4602      	mov	r2, r0
 800f09e:	460b      	mov	r3, r1
 800f0a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f0a4:	4413      	add	r3, r2
 800f0a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f0aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f0ae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f0b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f0b6:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 800f0ba:	4290      	cmp	r0, r2
 800f0bc:	eb71 0303 	sbcs.w	r3, r1, r3
 800f0c0:	d212      	bcs.n	800f0e8 <f_lseek+0x798>
			fp->obj.objsize = fp->fptr;
 800f0c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f0c6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800f0ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f0ce:	e9c1 2304 	strd	r2, r3, [r1, #16]
			fp->flag |= FA_MODIFIED;
 800f0d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f0d6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f0da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f0de:	b2da      	uxtb	r2, r3
 800f0e0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f0e4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f0e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f0ec:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 800f0f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f0f4:	899b      	ldrh	r3, [r3, #12]
 800f0f6:	b29b      	uxth	r3, r3
 800f0f8:	2200      	movs	r2, #0
 800f0fa:	613b      	str	r3, [r7, #16]
 800f0fc:	617a      	str	r2, [r7, #20]
 800f0fe:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f102:	f7f1 fd53 	bl	8000bac <__aeabi_uldivmod>
 800f106:	4313      	orrs	r3, r2
 800f108:	d056      	beq.n	800f1b8 <f_lseek+0x868>
 800f10a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f10e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f110:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f114:	429a      	cmp	r2, r3
 800f116:	d04f      	beq.n	800f1b8 <f_lseek+0x868>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f118:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f11c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f120:	b25b      	sxtb	r3, r3
 800f122:	2b00      	cmp	r3, #0
 800f124:	da27      	bge.n	800f176 <f_lseek+0x826>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f126:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f12a:	7858      	ldrb	r0, [r3, #1]
 800f12c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f130:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f134:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f138:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f13a:	2301      	movs	r3, #1
 800f13c:	f7fa fdf2 	bl	8009d24 <disk_write>
 800f140:	4603      	mov	r3, r0
 800f142:	2b00      	cmp	r3, #0
 800f144:	d00c      	beq.n	800f160 <f_lseek+0x810>
 800f146:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f14a:	2201      	movs	r2, #1
 800f14c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f150:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f154:	2101      	movs	r1, #1
 800f156:	4618      	mov	r0, r3
 800f158:	f7fb f89b 	bl	800a292 <unlock_fs>
 800f15c:	2301      	movs	r3, #1
 800f15e:	e035      	b.n	800f1cc <f_lseek+0x87c>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f160:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f164:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f168:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f16c:	b2da      	uxtb	r2, r3
 800f16e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f172:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f176:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f17a:	7858      	ldrb	r0, [r3, #1]
 800f17c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f180:	f103 0154 	add.w	r1, r3, #84	@ 0x54
 800f184:	2301      	movs	r3, #1
 800f186:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f18a:	f7fa fdab 	bl	8009ce4 <disk_read>
 800f18e:	4603      	mov	r3, r0
 800f190:	2b00      	cmp	r3, #0
 800f192:	d00c      	beq.n	800f1ae <f_lseek+0x85e>
 800f194:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f198:	2201      	movs	r2, #1
 800f19a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 800f19e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f1a2:	2101      	movs	r1, #1
 800f1a4:	4618      	mov	r0, r3
 800f1a6:	f7fb f874 	bl	800a292 <unlock_fs>
 800f1aa:	2301      	movs	r3, #1
 800f1ac:	e00e      	b.n	800f1cc <f_lseek+0x87c>
#endif
			fp->sect = nsect;
 800f1ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f1b2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800f1b6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
	}

	LEAVE_FF(fs, res);
 800f1b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f1bc:	f897 20e7 	ldrb.w	r2, [r7, #231]	@ 0xe7
 800f1c0:	4611      	mov	r1, r2
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	f7fb f865 	bl	800a292 <unlock_fs>
 800f1c8:	f897 30e7 	ldrb.w	r3, [r7, #231]	@ 0xe7
}
 800f1cc:	4618      	mov	r0, r3
 800f1ce:	37e8      	adds	r7, #232	@ 0xe8
 800f1d0:	46bd      	mov	sp, r7
 800f1d2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800f1d6 <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800f1d6:	b580      	push	{r7, lr}
 800f1d8:	b098      	sub	sp, #96	@ 0x60
 800f1da:	af00      	add	r7, sp, #0
 800f1dc:	6078      	str	r0, [r7, #4]
 800f1de:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &dj.obj.fs, 0);
 800f1e0:	f107 0108 	add.w	r1, r7, #8
 800f1e4:	1d3b      	adds	r3, r7, #4
 800f1e6:	2200      	movs	r2, #0
 800f1e8:	4618      	mov	r0, r3
 800f1ea:	f7fd ff39 	bl	800d060 <find_volume>
 800f1ee:	4603      	mov	r3, r0
 800f1f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800f1f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f1f8:	2b00      	cmp	r3, #0
 800f1fa:	d139      	bne.n	800f270 <f_stat+0x9a>
		INIT_NAMBUF(dj.obj.fs);
 800f1fc:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800f200:	f000 faf6 	bl	800f7f0 <ff_memalloc>
 800f204:	65b8      	str	r0, [r7, #88]	@ 0x58
 800f206:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d106      	bne.n	800f21a <f_stat+0x44>
 800f20c:	68bb      	ldr	r3, [r7, #8]
 800f20e:	2111      	movs	r1, #17
 800f210:	4618      	mov	r0, r3
 800f212:	f7fb f83e 	bl	800a292 <unlock_fs>
 800f216:	2311      	movs	r3, #17
 800f218:	e033      	b.n	800f282 <f_stat+0xac>
 800f21a:	68bb      	ldr	r3, [r7, #8]
 800f21c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f21e:	611a      	str	r2, [r3, #16]
 800f220:	68bb      	ldr	r3, [r7, #8]
 800f222:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800f224:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800f228:	615a      	str	r2, [r3, #20]
		res = follow_path(&dj, path);	/* Follow the file path */
 800f22a:	687a      	ldr	r2, [r7, #4]
 800f22c:	f107 0308 	add.w	r3, r7, #8
 800f230:	4611      	mov	r1, r2
 800f232:	4618      	mov	r0, r3
 800f234:	f7fd fdbe 	bl	800cdb4 <follow_path>
 800f238:	4603      	mov	r3, r0
 800f23a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {				/* Follow completed */
 800f23e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f242:	2b00      	cmp	r3, #0
 800f244:	d111      	bne.n	800f26a <f_stat+0x94>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800f246:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 800f24a:	b25b      	sxtb	r3, r3
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	da03      	bge.n	800f258 <f_stat+0x82>
				res = FR_INVALID_NAME;
 800f250:	2306      	movs	r3, #6
 800f252:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800f256:	e008      	b.n	800f26a <f_stat+0x94>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800f258:	683b      	ldr	r3, [r7, #0]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	d005      	beq.n	800f26a <f_stat+0x94>
 800f25e:	f107 0308 	add.w	r3, r7, #8
 800f262:	6839      	ldr	r1, [r7, #0]
 800f264:	4618      	mov	r0, r3
 800f266:	f7fd faff 	bl	800c868 <get_fileinfo>
			}
		}
		FREE_NAMBUF();
 800f26a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800f26c:	f000 facc 	bl	800f808 <ff_memfree>
	}

	LEAVE_FF(dj.obj.fs, res);
 800f270:	68bb      	ldr	r3, [r7, #8]
 800f272:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800f276:	4611      	mov	r1, r2
 800f278:	4618      	mov	r0, r3
 800f27a:	f7fb f80a 	bl	800a292 <unlock_fs>
 800f27e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800f282:	4618      	mov	r0, r3
 800f284:	3760      	adds	r7, #96	@ 0x60
 800f286:	46bd      	mov	sp, r7
 800f288:	bd80      	pop	{r7, pc}

0800f28a <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800f28a:	b580      	push	{r7, lr}
 800f28c:	b0bc      	sub	sp, #240	@ 0xf0
 800f28e:	af00      	add	r7, sp, #0
 800f290:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DIR dj, sdj;
	DWORD dclst = 0;
 800f292:	2300      	movs	r3, #0
 800f294:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
#endif
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800f298:	f107 013c 	add.w	r1, r7, #60	@ 0x3c
 800f29c:	1d3b      	adds	r3, r7, #4
 800f29e:	2202      	movs	r2, #2
 800f2a0:	4618      	mov	r0, r3
 800f2a2:	f7fd fedd 	bl	800d060 <find_volume>
 800f2a6:	4603      	mov	r3, r0
 800f2a8:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
	dj.obj.fs = fs;
 800f2ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	if (res == FR_OK) {
 800f2b2:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	f040 80e2 	bne.w	800f480 <f_unlink+0x1f6>
		INIT_NAMBUF(fs);
 800f2bc:	f44f 608c 	mov.w	r0, #1120	@ 0x460
 800f2c0:	f000 fa96 	bl	800f7f0 <ff_memalloc>
 800f2c4:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
 800f2c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d106      	bne.n	800f2de <f_unlink+0x54>
 800f2d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2d2:	2111      	movs	r1, #17
 800f2d4:	4618      	mov	r0, r3
 800f2d6:	f7fa ffdc 	bl	800a292 <unlock_fs>
 800f2da:	2311      	movs	r3, #17
 800f2dc:	e0d9      	b.n	800f492 <f_unlink+0x208>
 800f2de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2e0:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f2e4:	611a      	str	r2, [r3, #16]
 800f2e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f2e8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800f2ec:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 800f2f0:	615a      	str	r2, [r3, #20]
		res = follow_path(&dj, path);		/* Follow the file path */
 800f2f2:	687a      	ldr	r2, [r7, #4]
 800f2f4:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800f2f8:	4611      	mov	r1, r2
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f7fd fd5a 	bl	800cdb4 <follow_path>
 800f300:	4603      	mov	r3, r0
 800f302:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
		if (_FS_RPATH && res == FR_OK && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;			/* Cannot remove dot entry */
		}
#if _FS_LOCK != 0
		if (res == FR_OK) res = chk_lock(&dj, 2);	/* Check if it is an open object */
 800f306:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d108      	bne.n	800f320 <f_unlink+0x96>
 800f30e:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800f312:	2102      	movs	r1, #2
 800f314:	4618      	mov	r0, r3
 800f316:	f7fa ffd7 	bl	800a2c8 <chk_lock>
 800f31a:	4603      	mov	r3, r0
 800f31c:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
#endif
		if (res == FR_OK) {					/* The object is accessible */
 800f320:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f324:	2b00      	cmp	r3, #0
 800f326:	f040 80a7 	bne.w	800f478 <f_unlink+0x1ee>
			if (dj.fn[NSFLAG] & NS_NONAME) {
 800f32a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800f32e:	b25b      	sxtb	r3, r3
 800f330:	2b00      	cmp	r3, #0
 800f332:	da03      	bge.n	800f33c <f_unlink+0xb2>
				res = FR_INVALID_NAME;		/* Cannot remove the origin directory */
 800f334:	2306      	movs	r3, #6
 800f336:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
 800f33a:	e008      	b.n	800f34e <f_unlink+0xc4>
			} else {
				if (dj.obj.attr & AM_RDO) {
 800f33c:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800f340:	f003 0301 	and.w	r3, r3, #1
 800f344:	2b00      	cmp	r3, #0
 800f346:	d002      	beq.n	800f34e <f_unlink+0xc4>
					res = FR_DENIED;		/* Cannot remove R/O object */
 800f348:	2307      	movs	r3, #7
 800f34a:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
				}
			}
			if (res == FR_OK) {
 800f34e:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f352:	2b00      	cmp	r3, #0
 800f354:	d166      	bne.n	800f424 <f_unlink+0x19a>
#if _FS_EXFAT
				obj.fs = fs;
 800f356:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f358:	60bb      	str	r3, [r7, #8]
				if (fs->fs_type == FS_EXFAT) {
 800f35a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f35c:	781b      	ldrb	r3, [r3, #0]
 800f35e:	2b04      	cmp	r3, #4
 800f360:	d11d      	bne.n	800f39e <f_unlink+0x114>
					obj.sclust = dclst = ld_dword(fs->dirbuf + XDIR_FstClus);
 800f362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f364:	695b      	ldr	r3, [r3, #20]
 800f366:	3334      	adds	r3, #52	@ 0x34
 800f368:	4618      	mov	r0, r3
 800f36a:	f7fa fd31 	bl	8009dd0 <ld_dword>
 800f36e:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
 800f372:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f376:	613b      	str	r3, [r7, #16]
					obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
 800f378:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f37a:	695b      	ldr	r3, [r3, #20]
 800f37c:	3338      	adds	r3, #56	@ 0x38
 800f37e:	4618      	mov	r0, r3
 800f380:	f7fa fd49 	bl	8009e16 <ld_qword>
 800f384:	4602      	mov	r2, r0
 800f386:	460b      	mov	r3, r1
 800f388:	e9c7 2306 	strd	r2, r3, [r7, #24]
					obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
 800f38c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f38e:	695b      	ldr	r3, [r3, #20]
 800f390:	3321      	adds	r3, #33	@ 0x21
 800f392:	781b      	ldrb	r3, [r3, #0]
 800f394:	f003 0302 	and.w	r3, r3, #2
 800f398:	b2db      	uxtb	r3, r3
 800f39a:	73fb      	strb	r3, [r7, #15]
 800f39c:	e008      	b.n	800f3b0 <f_unlink+0x126>
				} else
#endif
				{
					dclst = ld_clust(fs, dj.dir);
 800f39e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3a0:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 800f3a4:	4611      	mov	r1, r2
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f7fc f9a1 	bl	800b6ee <ld_clust>
 800f3ac:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
				}
				if (dj.obj.attr & AM_DIR) {			/* Is it a sub-directory? */
 800f3b0:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 800f3b4:	f003 0310 	and.w	r3, r3, #16
 800f3b8:	2b00      	cmp	r3, #0
 800f3ba:	d033      	beq.n	800f424 <f_unlink+0x19a>
					if (dclst == fs->cdir) {		 		/* Is it the current directory? */
						res = FR_DENIED;
					} else
#endif
					{
						sdj.obj.fs = fs;						/* Open the sub-directory */
 800f3bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3be:	643b      	str	r3, [r7, #64]	@ 0x40
						sdj.obj.sclust = dclst;
 800f3c0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f3c4:	64bb      	str	r3, [r7, #72]	@ 0x48
#if _FS_EXFAT
						if (fs->fs_type == FS_EXFAT) {
 800f3c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f3c8:	781b      	ldrb	r3, [r3, #0]
 800f3ca:	2b04      	cmp	r3, #4
 800f3cc:	d106      	bne.n	800f3dc <f_unlink+0x152>
							sdj.obj.objsize = obj.objsize;
 800f3ce:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f3d2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
							sdj.obj.stat = obj.stat;
 800f3d6:	7bfb      	ldrb	r3, [r7, #15]
 800f3d8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
						}
#endif
						res = dir_sdi(&sdj, 0);
 800f3dc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800f3e0:	2100      	movs	r1, #0
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f7fb ffad 	bl	800b342 <dir_sdi>
 800f3e8:	4603      	mov	r3, r0
 800f3ea:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
						if (res == FR_OK) {
 800f3ee:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f3f2:	2b00      	cmp	r3, #0
 800f3f4:	d116      	bne.n	800f424 <f_unlink+0x19a>
							res = dir_read(&sdj, 0);			/* Read an item */
 800f3f6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800f3fa:	2100      	movs	r1, #0
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	f7fc fe3f 	bl	800c080 <dir_read>
 800f402:	4603      	mov	r3, r0
 800f404:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
							if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800f408:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f40c:	2b00      	cmp	r3, #0
 800f40e:	d102      	bne.n	800f416 <f_unlink+0x18c>
 800f410:	2307      	movs	r3, #7
 800f412:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
							if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800f416:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f41a:	2b04      	cmp	r3, #4
 800f41c:	d102      	bne.n	800f424 <f_unlink+0x19a>
 800f41e:	2300      	movs	r3, #0
 800f420:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
						}
					}
				}
			}
			if (res == FR_OK) {
 800f424:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d125      	bne.n	800f478 <f_unlink+0x1ee>
				res = dir_remove(&dj);			/* Remove the directory entry */
 800f42c:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 800f430:	4618      	mov	r0, r3
 800f432:	f7fd f9c1 	bl	800c7b8 <dir_remove>
 800f436:	4603      	mov	r3, r0
 800f438:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
				if (res == FR_OK && dclst) {	/* Remove the cluster chain if exist */
 800f43c:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f440:	2b00      	cmp	r3, #0
 800f442:	d10e      	bne.n	800f462 <f_unlink+0x1d8>
 800f444:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800f448:	2b00      	cmp	r3, #0
 800f44a:	d00a      	beq.n	800f462 <f_unlink+0x1d8>
#if _FS_EXFAT
					res = remove_chain(&obj, dclst, 0);
 800f44c:	f107 0308 	add.w	r3, r7, #8
 800f450:	2200      	movs	r2, #0
 800f452:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 800f456:	4618      	mov	r0, r3
 800f458:	f7fb fd72 	bl	800af40 <remove_chain>
 800f45c:	4603      	mov	r3, r0
 800f45e:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
#else
					res = remove_chain(&dj.obj, dclst, 0);
#endif
				}
				if (res == FR_OK) res = sync_fs(fs);
 800f462:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
 800f466:	2b00      	cmp	r3, #0
 800f468:	d106      	bne.n	800f478 <f_unlink+0x1ee>
 800f46a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f46c:	4618      	mov	r0, r3
 800f46e:	f7fb f909 	bl	800a684 <sync_fs>
 800f472:	4603      	mov	r3, r0
 800f474:	f887 30ef 	strb.w	r3, [r7, #239]	@ 0xef
			}
		}
		FREE_NAMBUF();
 800f478:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 800f47c:	f000 f9c4 	bl	800f808 <ff_memfree>
	}

	LEAVE_FF(fs, res);
 800f480:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f482:	f897 20ef 	ldrb.w	r2, [r7, #239]	@ 0xef
 800f486:	4611      	mov	r1, r2
 800f488:	4618      	mov	r0, r3
 800f48a:	f7fa ff02 	bl	800a292 <unlock_fs>
 800f48e:	f897 30ef 	ldrb.w	r3, [r7, #239]	@ 0xef
}
 800f492:	4618      	mov	r0, r3
 800f494:	37f0      	adds	r7, #240	@ 0xf0
 800f496:	46bd      	mov	sp, r7
 800f498:	bd80      	pop	{r7, pc}

0800f49a <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 800f49a:	b580      	push	{r7, lr}
 800f49c:	b088      	sub	sp, #32
 800f49e:	af00      	add	r7, sp, #0
 800f4a0:	60f8      	str	r0, [r7, #12]
 800f4a2:	60b9      	str	r1, [r7, #8]
 800f4a4:	607a      	str	r2, [r7, #4]
	int n = 0;
 800f4a6:	2300      	movs	r3, #0
 800f4a8:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f4ae:	e01c      	b.n	800f4ea <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 800f4b0:	f107 0310 	add.w	r3, r7, #16
 800f4b4:	f107 0114 	add.w	r1, r7, #20
 800f4b8:	2201      	movs	r2, #1
 800f4ba:	6878      	ldr	r0, [r7, #4]
 800f4bc:	f7fe fd09 	bl	800ded2 <f_read>
		if (rc != 1) break;
 800f4c0:	693b      	ldr	r3, [r7, #16]
 800f4c2:	2b01      	cmp	r3, #1
 800f4c4:	d117      	bne.n	800f4f6 <f_gets+0x5c>
		c = s[0];
 800f4c6:	7d3b      	ldrb	r3, [r7, #20]
 800f4c8:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800f4ca:	7dfb      	ldrb	r3, [r7, #23]
 800f4cc:	2b0d      	cmp	r3, #13
 800f4ce:	d00b      	beq.n	800f4e8 <f_gets+0x4e>
		*p++ = c;
 800f4d0:	69bb      	ldr	r3, [r7, #24]
 800f4d2:	1c5a      	adds	r2, r3, #1
 800f4d4:	61ba      	str	r2, [r7, #24]
 800f4d6:	7dfa      	ldrb	r2, [r7, #23]
 800f4d8:	701a      	strb	r2, [r3, #0]
		n++;
 800f4da:	69fb      	ldr	r3, [r7, #28]
 800f4dc:	3301      	adds	r3, #1
 800f4de:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 800f4e0:	7dfb      	ldrb	r3, [r7, #23]
 800f4e2:	2b0a      	cmp	r3, #10
 800f4e4:	d009      	beq.n	800f4fa <f_gets+0x60>
 800f4e6:	e000      	b.n	800f4ea <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 800f4e8:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	3b01      	subs	r3, #1
 800f4ee:	69fa      	ldr	r2, [r7, #28]
 800f4f0:	429a      	cmp	r2, r3
 800f4f2:	dbdd      	blt.n	800f4b0 <f_gets+0x16>
 800f4f4:	e002      	b.n	800f4fc <f_gets+0x62>
		if (rc != 1) break;
 800f4f6:	bf00      	nop
 800f4f8:	e000      	b.n	800f4fc <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 800f4fa:	bf00      	nop
	}
	*p = 0;
 800f4fc:	69bb      	ldr	r3, [r7, #24]
 800f4fe:	2200      	movs	r2, #0
 800f500:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 800f502:	69fb      	ldr	r3, [r7, #28]
 800f504:	2b00      	cmp	r3, #0
 800f506:	d001      	beq.n	800f50c <f_gets+0x72>
 800f508:	68fb      	ldr	r3, [r7, #12]
 800f50a:	e000      	b.n	800f50e <f_gets+0x74>
 800f50c:	2300      	movs	r3, #0
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3720      	adds	r7, #32
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}
	...

0800f518 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f518:	b480      	push	{r7}
 800f51a:	b087      	sub	sp, #28
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	60f8      	str	r0, [r7, #12]
 800f520:	60b9      	str	r1, [r7, #8]
 800f522:	4613      	mov	r3, r2
 800f524:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f526:	2301      	movs	r3, #1
 800f528:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f52a:	2300      	movs	r3, #0
 800f52c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f52e:	4b1f      	ldr	r3, [pc, #124]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f530:	7a5b      	ldrb	r3, [r3, #9]
 800f532:	b2db      	uxtb	r3, r3
 800f534:	2b00      	cmp	r3, #0
 800f536:	d131      	bne.n	800f59c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f538:	4b1c      	ldr	r3, [pc, #112]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f53a:	7a5b      	ldrb	r3, [r3, #9]
 800f53c:	b2db      	uxtb	r3, r3
 800f53e:	461a      	mov	r2, r3
 800f540:	4b1a      	ldr	r3, [pc, #104]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f542:	2100      	movs	r1, #0
 800f544:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f546:	4b19      	ldr	r3, [pc, #100]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f548:	7a5b      	ldrb	r3, [r3, #9]
 800f54a:	b2db      	uxtb	r3, r3
 800f54c:	4a17      	ldr	r2, [pc, #92]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f54e:	009b      	lsls	r3, r3, #2
 800f550:	4413      	add	r3, r2
 800f552:	68fa      	ldr	r2, [r7, #12]
 800f554:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f556:	4b15      	ldr	r3, [pc, #84]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f558:	7a5b      	ldrb	r3, [r3, #9]
 800f55a:	b2db      	uxtb	r3, r3
 800f55c:	461a      	mov	r2, r3
 800f55e:	4b13      	ldr	r3, [pc, #76]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f560:	4413      	add	r3, r2
 800f562:	79fa      	ldrb	r2, [r7, #7]
 800f564:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f566:	4b11      	ldr	r3, [pc, #68]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f568:	7a5b      	ldrb	r3, [r3, #9]
 800f56a:	b2db      	uxtb	r3, r3
 800f56c:	1c5a      	adds	r2, r3, #1
 800f56e:	b2d1      	uxtb	r1, r2
 800f570:	4a0e      	ldr	r2, [pc, #56]	@ (800f5ac <FATFS_LinkDriverEx+0x94>)
 800f572:	7251      	strb	r1, [r2, #9]
 800f574:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f576:	7dbb      	ldrb	r3, [r7, #22]
 800f578:	3330      	adds	r3, #48	@ 0x30
 800f57a:	b2da      	uxtb	r2, r3
 800f57c:	68bb      	ldr	r3, [r7, #8]
 800f57e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f580:	68bb      	ldr	r3, [r7, #8]
 800f582:	3301      	adds	r3, #1
 800f584:	223a      	movs	r2, #58	@ 0x3a
 800f586:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	3302      	adds	r3, #2
 800f58c:	222f      	movs	r2, #47	@ 0x2f
 800f58e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	3303      	adds	r3, #3
 800f594:	2200      	movs	r2, #0
 800f596:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f598:	2300      	movs	r3, #0
 800f59a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f59c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f59e:	4618      	mov	r0, r3
 800f5a0:	371c      	adds	r7, #28
 800f5a2:	46bd      	mov	sp, r7
 800f5a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a8:	4770      	bx	lr
 800f5aa:	bf00      	nop
 800f5ac:	20002f70 	.word	0x20002f70

0800f5b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f5b0:	b580      	push	{r7, lr}
 800f5b2:	b082      	sub	sp, #8
 800f5b4:	af00      	add	r7, sp, #0
 800f5b6:	6078      	str	r0, [r7, #4]
 800f5b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f5ba:	2200      	movs	r2, #0
 800f5bc:	6839      	ldr	r1, [r7, #0]
 800f5be:	6878      	ldr	r0, [r7, #4]
 800f5c0:	f7ff ffaa 	bl	800f518 <FATFS_LinkDriverEx>
 800f5c4:	4603      	mov	r3, r0
}
 800f5c6:	4618      	mov	r0, r3
 800f5c8:	3708      	adds	r7, #8
 800f5ca:	46bd      	mov	sp, r7
 800f5cc:	bd80      	pop	{r7, pc}
	...

0800f5d0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 800f5d0:	b480      	push	{r7}
 800f5d2:	b085      	sub	sp, #20
 800f5d4:	af00      	add	r7, sp, #0
 800f5d6:	4603      	mov	r3, r0
 800f5d8:	6039      	str	r1, [r7, #0]
 800f5da:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 800f5dc:	88fb      	ldrh	r3, [r7, #6]
 800f5de:	2b7f      	cmp	r3, #127	@ 0x7f
 800f5e0:	d802      	bhi.n	800f5e8 <ff_convert+0x18>
		c = chr;
 800f5e2:	88fb      	ldrh	r3, [r7, #6]
 800f5e4:	81fb      	strh	r3, [r7, #14]
 800f5e6:	e025      	b.n	800f634 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 800f5e8:	683b      	ldr	r3, [r7, #0]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d00b      	beq.n	800f606 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 800f5ee:	88fb      	ldrh	r3, [r7, #6]
 800f5f0:	2bff      	cmp	r3, #255	@ 0xff
 800f5f2:	d805      	bhi.n	800f600 <ff_convert+0x30>
 800f5f4:	88fb      	ldrh	r3, [r7, #6]
 800f5f6:	3b80      	subs	r3, #128	@ 0x80
 800f5f8:	4a12      	ldr	r2, [pc, #72]	@ (800f644 <ff_convert+0x74>)
 800f5fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f5fe:	e000      	b.n	800f602 <ff_convert+0x32>
 800f600:	2300      	movs	r3, #0
 800f602:	81fb      	strh	r3, [r7, #14]
 800f604:	e016      	b.n	800f634 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 800f606:	2300      	movs	r3, #0
 800f608:	81fb      	strh	r3, [r7, #14]
 800f60a:	e009      	b.n	800f620 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 800f60c:	89fb      	ldrh	r3, [r7, #14]
 800f60e:	4a0d      	ldr	r2, [pc, #52]	@ (800f644 <ff_convert+0x74>)
 800f610:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f614:	88fa      	ldrh	r2, [r7, #6]
 800f616:	429a      	cmp	r2, r3
 800f618:	d006      	beq.n	800f628 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 800f61a:	89fb      	ldrh	r3, [r7, #14]
 800f61c:	3301      	adds	r3, #1
 800f61e:	81fb      	strh	r3, [r7, #14]
 800f620:	89fb      	ldrh	r3, [r7, #14]
 800f622:	2b7f      	cmp	r3, #127	@ 0x7f
 800f624:	d9f2      	bls.n	800f60c <ff_convert+0x3c>
 800f626:	e000      	b.n	800f62a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 800f628:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 800f62a:	89fb      	ldrh	r3, [r7, #14]
 800f62c:	3380      	adds	r3, #128	@ 0x80
 800f62e:	b29b      	uxth	r3, r3
 800f630:	b2db      	uxtb	r3, r3
 800f632:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 800f634:	89fb      	ldrh	r3, [r7, #14]
}
 800f636:	4618      	mov	r0, r3
 800f638:	3714      	adds	r7, #20
 800f63a:	46bd      	mov	sp, r7
 800f63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f640:	4770      	bx	lr
 800f642:	bf00      	nop
 800f644:	08018b68 	.word	0x08018b68

0800f648 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 800f648:	b480      	push	{r7}
 800f64a:	b087      	sub	sp, #28
 800f64c:	af00      	add	r7, sp, #0
 800f64e:	4603      	mov	r3, r0
 800f650:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 800f652:	88fb      	ldrh	r3, [r7, #6]
 800f654:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f658:	d201      	bcs.n	800f65e <ff_wtoupper+0x16>
 800f65a:	4b3e      	ldr	r3, [pc, #248]	@ (800f754 <ff_wtoupper+0x10c>)
 800f65c:	e000      	b.n	800f660 <ff_wtoupper+0x18>
 800f65e:	4b3e      	ldr	r3, [pc, #248]	@ (800f758 <ff_wtoupper+0x110>)
 800f660:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 800f662:	697b      	ldr	r3, [r7, #20]
 800f664:	1c9a      	adds	r2, r3, #2
 800f666:	617a      	str	r2, [r7, #20]
 800f668:	881b      	ldrh	r3, [r3, #0]
 800f66a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 800f66c:	8a7b      	ldrh	r3, [r7, #18]
 800f66e:	2b00      	cmp	r3, #0
 800f670:	d068      	beq.n	800f744 <ff_wtoupper+0xfc>
 800f672:	88fa      	ldrh	r2, [r7, #6]
 800f674:	8a7b      	ldrh	r3, [r7, #18]
 800f676:	429a      	cmp	r2, r3
 800f678:	d364      	bcc.n	800f744 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800f67a:	697b      	ldr	r3, [r7, #20]
 800f67c:	1c9a      	adds	r2, r3, #2
 800f67e:	617a      	str	r2, [r7, #20]
 800f680:	881b      	ldrh	r3, [r3, #0]
 800f682:	823b      	strh	r3, [r7, #16]
 800f684:	8a3b      	ldrh	r3, [r7, #16]
 800f686:	0a1b      	lsrs	r3, r3, #8
 800f688:	81fb      	strh	r3, [r7, #14]
 800f68a:	8a3b      	ldrh	r3, [r7, #16]
 800f68c:	b2db      	uxtb	r3, r3
 800f68e:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 800f690:	88fa      	ldrh	r2, [r7, #6]
 800f692:	8a79      	ldrh	r1, [r7, #18]
 800f694:	8a3b      	ldrh	r3, [r7, #16]
 800f696:	440b      	add	r3, r1
 800f698:	429a      	cmp	r2, r3
 800f69a:	da49      	bge.n	800f730 <ff_wtoupper+0xe8>
			switch (cmd) {
 800f69c:	89fb      	ldrh	r3, [r7, #14]
 800f69e:	2b08      	cmp	r3, #8
 800f6a0:	d84f      	bhi.n	800f742 <ff_wtoupper+0xfa>
 800f6a2:	a201      	add	r2, pc, #4	@ (adr r2, 800f6a8 <ff_wtoupper+0x60>)
 800f6a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f6a8:	0800f6cd 	.word	0x0800f6cd
 800f6ac:	0800f6df 	.word	0x0800f6df
 800f6b0:	0800f6f5 	.word	0x0800f6f5
 800f6b4:	0800f6fd 	.word	0x0800f6fd
 800f6b8:	0800f705 	.word	0x0800f705
 800f6bc:	0800f70d 	.word	0x0800f70d
 800f6c0:	0800f715 	.word	0x0800f715
 800f6c4:	0800f71d 	.word	0x0800f71d
 800f6c8:	0800f725 	.word	0x0800f725
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 800f6cc:	88fa      	ldrh	r2, [r7, #6]
 800f6ce:	8a7b      	ldrh	r3, [r7, #18]
 800f6d0:	1ad3      	subs	r3, r2, r3
 800f6d2:	005b      	lsls	r3, r3, #1
 800f6d4:	697a      	ldr	r2, [r7, #20]
 800f6d6:	4413      	add	r3, r2
 800f6d8:	881b      	ldrh	r3, [r3, #0]
 800f6da:	80fb      	strh	r3, [r7, #6]
 800f6dc:	e027      	b.n	800f72e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 800f6de:	88fa      	ldrh	r2, [r7, #6]
 800f6e0:	8a7b      	ldrh	r3, [r7, #18]
 800f6e2:	1ad3      	subs	r3, r2, r3
 800f6e4:	b29b      	uxth	r3, r3
 800f6e6:	f003 0301 	and.w	r3, r3, #1
 800f6ea:	b29b      	uxth	r3, r3
 800f6ec:	88fa      	ldrh	r2, [r7, #6]
 800f6ee:	1ad3      	subs	r3, r2, r3
 800f6f0:	80fb      	strh	r3, [r7, #6]
 800f6f2:	e01c      	b.n	800f72e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 800f6f4:	88fb      	ldrh	r3, [r7, #6]
 800f6f6:	3b10      	subs	r3, #16
 800f6f8:	80fb      	strh	r3, [r7, #6]
 800f6fa:	e018      	b.n	800f72e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 800f6fc:	88fb      	ldrh	r3, [r7, #6]
 800f6fe:	3b20      	subs	r3, #32
 800f700:	80fb      	strh	r3, [r7, #6]
 800f702:	e014      	b.n	800f72e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 800f704:	88fb      	ldrh	r3, [r7, #6]
 800f706:	3b30      	subs	r3, #48	@ 0x30
 800f708:	80fb      	strh	r3, [r7, #6]
 800f70a:	e010      	b.n	800f72e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 800f70c:	88fb      	ldrh	r3, [r7, #6]
 800f70e:	3b1a      	subs	r3, #26
 800f710:	80fb      	strh	r3, [r7, #6]
 800f712:	e00c      	b.n	800f72e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 800f714:	88fb      	ldrh	r3, [r7, #6]
 800f716:	3308      	adds	r3, #8
 800f718:	80fb      	strh	r3, [r7, #6]
 800f71a:	e008      	b.n	800f72e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 800f71c:	88fb      	ldrh	r3, [r7, #6]
 800f71e:	3b50      	subs	r3, #80	@ 0x50
 800f720:	80fb      	strh	r3, [r7, #6]
 800f722:	e004      	b.n	800f72e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 800f724:	88fb      	ldrh	r3, [r7, #6]
 800f726:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800f72a:	80fb      	strh	r3, [r7, #6]
 800f72c:	bf00      	nop
			}
			break;
 800f72e:	e008      	b.n	800f742 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 800f730:	89fb      	ldrh	r3, [r7, #14]
 800f732:	2b00      	cmp	r3, #0
 800f734:	d195      	bne.n	800f662 <ff_wtoupper+0x1a>
 800f736:	8a3b      	ldrh	r3, [r7, #16]
 800f738:	005b      	lsls	r3, r3, #1
 800f73a:	697a      	ldr	r2, [r7, #20]
 800f73c:	4413      	add	r3, r2
 800f73e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 800f740:	e78f      	b.n	800f662 <ff_wtoupper+0x1a>
			break;
 800f742:	bf00      	nop
	}

	return chr;
 800f744:	88fb      	ldrh	r3, [r7, #6]
}
 800f746:	4618      	mov	r0, r3
 800f748:	371c      	adds	r7, #28
 800f74a:	46bd      	mov	sp, r7
 800f74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f750:	4770      	bx	lr
 800f752:	bf00      	nop
 800f754:	08018c68 	.word	0x08018c68
 800f758:	08018e5c 	.word	0x08018e5c

0800f75c <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800f75c:	b580      	push	{r7, lr}
 800f75e:	b084      	sub	sp, #16
 800f760:	af00      	add	r7, sp, #0
 800f762:	4603      	mov	r3, r0
 800f764:	6039      	str	r1, [r7, #0]
 800f766:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800f768:	2300      	movs	r3, #0
 800f76a:	60bb      	str	r3, [r7, #8]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f76c:	f107 0308 	add.w	r3, r7, #8
 800f770:	2101      	movs	r1, #1
 800f772:	4618      	mov	r0, r3
 800f774:	f000 f865 	bl	800f842 <osSemaphoreCreate>
 800f778:	4602      	mov	r2, r0
 800f77a:	683b      	ldr	r3, [r7, #0]
 800f77c:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800f77e:	683b      	ldr	r3, [r7, #0]
 800f780:	681b      	ldr	r3, [r3, #0]
 800f782:	2b00      	cmp	r3, #0
 800f784:	bf14      	ite	ne
 800f786:	2301      	movne	r3, #1
 800f788:	2300      	moveq	r3, #0
 800f78a:	b2db      	uxtb	r3, r3
 800f78c:	60fb      	str	r3, [r7, #12]

    return ret;
 800f78e:	68fb      	ldr	r3, [r7, #12]
}
 800f790:	4618      	mov	r0, r3
 800f792:	3710      	adds	r7, #16
 800f794:	46bd      	mov	sp, r7
 800f796:	bd80      	pop	{r7, pc}

0800f798 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b082      	sub	sp, #8
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800f7a0:	6878      	ldr	r0, [r7, #4]
 800f7a2:	f000 f8f1 	bl	800f988 <osSemaphoreDelete>
#endif
    return 1;
 800f7a6:	2301      	movs	r3, #1
}
 800f7a8:	4618      	mov	r0, r3
 800f7aa:	3708      	adds	r7, #8
 800f7ac:	46bd      	mov	sp, r7
 800f7ae:	bd80      	pop	{r7, pc}

0800f7b0 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800f7b0:	b580      	push	{r7, lr}
 800f7b2:	b084      	sub	sp, #16
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800f7bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f7c0:	6878      	ldr	r0, [r7, #4]
 800f7c2:	f000 f85d 	bl	800f880 <osSemaphoreWait>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d101      	bne.n	800f7d0 <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800f7cc:	2301      	movs	r3, #1
 800f7ce:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f7d0:	68fb      	ldr	r3, [r7, #12]
}
 800f7d2:	4618      	mov	r0, r3
 800f7d4:	3710      	adds	r7, #16
 800f7d6:	46bd      	mov	sp, r7
 800f7d8:	bd80      	pop	{r7, pc}

0800f7da <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800f7da:	b580      	push	{r7, lr}
 800f7dc:	b082      	sub	sp, #8
 800f7de:	af00      	add	r7, sp, #0
 800f7e0:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800f7e2:	6878      	ldr	r0, [r7, #4]
 800f7e4:	f000 f89a 	bl	800f91c <osSemaphoreRelease>
#endif
}
 800f7e8:	bf00      	nop
 800f7ea:	3708      	adds	r7, #8
 800f7ec:	46bd      	mov	sp, r7
 800f7ee:	bd80      	pop	{r7, pc}

0800f7f0 <ff_memalloc>:
*/

void* ff_memalloc (	/* Returns pointer to the allocated memory block */
	UINT msize		/* Number of bytes to allocate */
)
{
 800f7f0:	b580      	push	{r7, lr}
 800f7f2:	b082      	sub	sp, #8
 800f7f4:	af00      	add	r7, sp, #0
 800f7f6:	6078      	str	r0, [r7, #4]
	return ff_malloc(msize);	/* Allocate a new memory block with POSIX API */
 800f7f8:	6878      	ldr	r0, [r7, #4]
 800f7fa:	f002 f987 	bl	8011b0c <pvPortMalloc>
 800f7fe:	4603      	mov	r3, r0
}
 800f800:	4618      	mov	r0, r3
 800f802:	3708      	adds	r7, #8
 800f804:	46bd      	mov	sp, r7
 800f806:	bd80      	pop	{r7, pc}

0800f808 <ff_memfree>:
/*------------------------------------------------------------------------*/

void ff_memfree (
	void* mblock	/* Pointer to the memory block to free */
)
{
 800f808:	b580      	push	{r7, lr}
 800f80a:	b082      	sub	sp, #8
 800f80c:	af00      	add	r7, sp, #0
 800f80e:	6078      	str	r0, [r7, #4]
	ff_free(mblock);	/* Discard the memory block with POSIX API */
 800f810:	6878      	ldr	r0, [r7, #4]
 800f812:	f002 fa49 	bl	8011ca8 <vPortFree>
}
 800f816:	bf00      	nop
 800f818:	3708      	adds	r7, #8
 800f81a:	46bd      	mov	sp, r7
 800f81c:	bd80      	pop	{r7, pc}

0800f81e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f81e:	b480      	push	{r7}
 800f820:	b083      	sub	sp, #12
 800f822:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f824:	f3ef 8305 	mrs	r3, IPSR
 800f828:	607b      	str	r3, [r7, #4]
  return(result);
 800f82a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f82c:	2b00      	cmp	r3, #0
 800f82e:	bf14      	ite	ne
 800f830:	2301      	movne	r3, #1
 800f832:	2300      	moveq	r3, #0
 800f834:	b2db      	uxtb	r3, r3
}
 800f836:	4618      	mov	r0, r3
 800f838:	370c      	adds	r7, #12
 800f83a:	46bd      	mov	sp, r7
 800f83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f840:	4770      	bx	lr

0800f842 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800f842:	b580      	push	{r7, lr}
 800f844:	b084      	sub	sp, #16
 800f846:	af00      	add	r7, sp, #0
 800f848:	6078      	str	r0, [r7, #4]
 800f84a:	6039      	str	r1, [r7, #0]
#endif    
  }
#else  // configSUPPORT_STATIC_ALLOCATION == 0  && configSUPPORT_DYNAMIC_ALLOCATION == 1
  osSemaphoreId sema;
 
  if (count == 1) {
 800f84c:	683b      	ldr	r3, [r7, #0]
 800f84e:	2b01      	cmp	r3, #1
 800f850:	d110      	bne.n	800f874 <osSemaphoreCreate+0x32>
    vSemaphoreCreateBinary(sema);
 800f852:	2203      	movs	r2, #3
 800f854:	2100      	movs	r1, #0
 800f856:	2001      	movs	r0, #1
 800f858:	f000 f9c8 	bl	800fbec <xQueueGenericCreate>
 800f85c:	60f8      	str	r0, [r7, #12]
 800f85e:	68fb      	ldr	r3, [r7, #12]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d005      	beq.n	800f870 <osSemaphoreCreate+0x2e>
 800f864:	2300      	movs	r3, #0
 800f866:	2200      	movs	r2, #0
 800f868:	2100      	movs	r1, #0
 800f86a:	68f8      	ldr	r0, [r7, #12]
 800f86c:	f000 fa14 	bl	800fc98 <xQueueGenericSend>
    return sema;
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	e000      	b.n	800f876 <osSemaphoreCreate+0x34>
  }
  else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
    return xSemaphoreCreateCounting(count, count);
#else
    return NULL;
 800f874:	2300      	movs	r3, #0
#endif
  }
#endif
}
 800f876:	4618      	mov	r0, r3
 800f878:	3710      	adds	r7, #16
 800f87a:	46bd      	mov	sp, r7
 800f87c:	bd80      	pop	{r7, pc}
	...

0800f880 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b084      	sub	sp, #16
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
 800f888:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f88a:	2300      	movs	r3, #0
 800f88c:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d101      	bne.n	800f898 <osSemaphoreWait+0x18>
    return osErrorParameter;
 800f894:	2380      	movs	r3, #128	@ 0x80
 800f896:	e03a      	b.n	800f90e <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800f898:	2300      	movs	r3, #0
 800f89a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f89c:	683b      	ldr	r3, [r7, #0]
 800f89e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8a2:	d103      	bne.n	800f8ac <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800f8a4:	f04f 33ff 	mov.w	r3, #4294967295
 800f8a8:	60fb      	str	r3, [r7, #12]
 800f8aa:	e009      	b.n	800f8c0 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800f8ac:	683b      	ldr	r3, [r7, #0]
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d006      	beq.n	800f8c0 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d101      	bne.n	800f8c0 <osSemaphoreWait+0x40>
      ticks = 1;
 800f8bc:	2301      	movs	r3, #1
 800f8be:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f8c0:	f7ff ffad 	bl	800f81e <inHandlerMode>
 800f8c4:	4603      	mov	r3, r0
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d017      	beq.n	800f8fa <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f8ca:	f107 0308 	add.w	r3, r7, #8
 800f8ce:	461a      	mov	r2, r3
 800f8d0:	2100      	movs	r1, #0
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f000 fd64 	bl	80103a0 <xQueueReceiveFromISR>
 800f8d8:	4603      	mov	r3, r0
 800f8da:	2b01      	cmp	r3, #1
 800f8dc:	d001      	beq.n	800f8e2 <osSemaphoreWait+0x62>
      return osErrorOS;
 800f8de:	23ff      	movs	r3, #255	@ 0xff
 800f8e0:	e015      	b.n	800f90e <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f8e2:	68bb      	ldr	r3, [r7, #8]
 800f8e4:	2b00      	cmp	r3, #0
 800f8e6:	d011      	beq.n	800f90c <osSemaphoreWait+0x8c>
 800f8e8:	4b0b      	ldr	r3, [pc, #44]	@ (800f918 <osSemaphoreWait+0x98>)
 800f8ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8ee:	601a      	str	r2, [r3, #0]
 800f8f0:	f3bf 8f4f 	dsb	sy
 800f8f4:	f3bf 8f6f 	isb	sy
 800f8f8:	e008      	b.n	800f90c <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800f8fa:	68f9      	ldr	r1, [r7, #12]
 800f8fc:	6878      	ldr	r0, [r7, #4]
 800f8fe:	f000 fc3f 	bl	8010180 <xQueueSemaphoreTake>
 800f902:	4603      	mov	r3, r0
 800f904:	2b01      	cmp	r3, #1
 800f906:	d001      	beq.n	800f90c <osSemaphoreWait+0x8c>
    return osErrorOS;
 800f908:	23ff      	movs	r3, #255	@ 0xff
 800f90a:	e000      	b.n	800f90e <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800f90c:	2300      	movs	r3, #0
}
 800f90e:	4618      	mov	r0, r3
 800f910:	3710      	adds	r7, #16
 800f912:	46bd      	mov	sp, r7
 800f914:	bd80      	pop	{r7, pc}
 800f916:	bf00      	nop
 800f918:	e000ed04 	.word	0xe000ed04

0800f91c <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	b084      	sub	sp, #16
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f924:	2300      	movs	r3, #0
 800f926:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f928:	2300      	movs	r3, #0
 800f92a:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800f92c:	f7ff ff77 	bl	800f81e <inHandlerMode>
 800f930:	4603      	mov	r3, r0
 800f932:	2b00      	cmp	r3, #0
 800f934:	d016      	beq.n	800f964 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f936:	f107 0308 	add.w	r3, r7, #8
 800f93a:	4619      	mov	r1, r3
 800f93c:	6878      	ldr	r0, [r7, #4]
 800f93e:	f000 faad 	bl	800fe9c <xQueueGiveFromISR>
 800f942:	4603      	mov	r3, r0
 800f944:	2b01      	cmp	r3, #1
 800f946:	d001      	beq.n	800f94c <osSemaphoreRelease+0x30>
      return osErrorOS;
 800f948:	23ff      	movs	r3, #255	@ 0xff
 800f94a:	e017      	b.n	800f97c <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f94c:	68bb      	ldr	r3, [r7, #8]
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d013      	beq.n	800f97a <osSemaphoreRelease+0x5e>
 800f952:	4b0c      	ldr	r3, [pc, #48]	@ (800f984 <osSemaphoreRelease+0x68>)
 800f954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f958:	601a      	str	r2, [r3, #0]
 800f95a:	f3bf 8f4f 	dsb	sy
 800f95e:	f3bf 8f6f 	isb	sy
 800f962:	e00a      	b.n	800f97a <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800f964:	2300      	movs	r3, #0
 800f966:	2200      	movs	r2, #0
 800f968:	2100      	movs	r1, #0
 800f96a:	6878      	ldr	r0, [r7, #4]
 800f96c:	f000 f994 	bl	800fc98 <xQueueGenericSend>
 800f970:	4603      	mov	r3, r0
 800f972:	2b01      	cmp	r3, #1
 800f974:	d001      	beq.n	800f97a <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800f976:	23ff      	movs	r3, #255	@ 0xff
 800f978:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800f97a:	68fb      	ldr	r3, [r7, #12]
}
 800f97c:	4618      	mov	r0, r3
 800f97e:	3710      	adds	r7, #16
 800f980:	46bd      	mov	sp, r7
 800f982:	bd80      	pop	{r7, pc}
 800f984:	e000ed04 	.word	0xe000ed04

0800f988 <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800f988:	b580      	push	{r7, lr}
 800f98a:	b082      	sub	sp, #8
 800f98c:	af00      	add	r7, sp, #0
 800f98e:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800f990:	f7ff ff45 	bl	800f81e <inHandlerMode>
 800f994:	4603      	mov	r3, r0
 800f996:	2b00      	cmp	r3, #0
 800f998:	d001      	beq.n	800f99e <osSemaphoreDelete+0x16>
    return osErrorISR;
 800f99a:	2382      	movs	r3, #130	@ 0x82
 800f99c:	e003      	b.n	800f9a6 <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800f99e:	6878      	ldr	r0, [r7, #4]
 800f9a0:	f000 fd80 	bl	80104a4 <vQueueDelete>

  return osOK; 
 800f9a4:	2300      	movs	r3, #0
}
 800f9a6:	4618      	mov	r0, r3
 800f9a8:	3708      	adds	r7, #8
 800f9aa:	46bd      	mov	sp, r7
 800f9ac:	bd80      	pop	{r7, pc}

0800f9ae <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f9ae:	b480      	push	{r7}
 800f9b0:	b083      	sub	sp, #12
 800f9b2:	af00      	add	r7, sp, #0
 800f9b4:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	f103 0208 	add.w	r2, r3, #8
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	f04f 32ff 	mov.w	r2, #4294967295
 800f9c6:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f9c8:	687b      	ldr	r3, [r7, #4]
 800f9ca:	f103 0208 	add.w	r2, r3, #8
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	f103 0208 	add.w	r2, r3, #8
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	2200      	movs	r2, #0
 800f9e0:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800f9e2:	bf00      	nop
 800f9e4:	370c      	adds	r7, #12
 800f9e6:	46bd      	mov	sp, r7
 800f9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9ec:	4770      	bx	lr

0800f9ee <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800f9ee:	b480      	push	{r7}
 800f9f0:	b083      	sub	sp, #12
 800f9f2:	af00      	add	r7, sp, #0
 800f9f4:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	2200      	movs	r2, #0
 800f9fa:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800f9fc:	bf00      	nop
 800f9fe:	370c      	adds	r7, #12
 800fa00:	46bd      	mov	sp, r7
 800fa02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa06:	4770      	bx	lr

0800fa08 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa08:	b480      	push	{r7}
 800fa0a:	b085      	sub	sp, #20
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
 800fa10:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	685b      	ldr	r3, [r3, #4]
 800fa16:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fa18:	683b      	ldr	r3, [r7, #0]
 800fa1a:	68fa      	ldr	r2, [r7, #12]
 800fa1c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	689a      	ldr	r2, [r3, #8]
 800fa22:	683b      	ldr	r3, [r7, #0]
 800fa24:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	689b      	ldr	r3, [r3, #8]
 800fa2a:	683a      	ldr	r2, [r7, #0]
 800fa2c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	683a      	ldr	r2, [r7, #0]
 800fa32:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fa34:	683b      	ldr	r3, [r7, #0]
 800fa36:	687a      	ldr	r2, [r7, #4]
 800fa38:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fa3a:	687b      	ldr	r3, [r7, #4]
 800fa3c:	681b      	ldr	r3, [r3, #0]
 800fa3e:	1c5a      	adds	r2, r3, #1
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	601a      	str	r2, [r3, #0]
}
 800fa44:	bf00      	nop
 800fa46:	3714      	adds	r7, #20
 800fa48:	46bd      	mov	sp, r7
 800fa4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa4e:	4770      	bx	lr

0800fa50 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa50:	b480      	push	{r7}
 800fa52:	b085      	sub	sp, #20
 800fa54:	af00      	add	r7, sp, #0
 800fa56:	6078      	str	r0, [r7, #4]
 800fa58:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fa5a:	683b      	ldr	r3, [r7, #0]
 800fa5c:	681b      	ldr	r3, [r3, #0]
 800fa5e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fa60:	68bb      	ldr	r3, [r7, #8]
 800fa62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa66:	d103      	bne.n	800fa70 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	691b      	ldr	r3, [r3, #16]
 800fa6c:	60fb      	str	r3, [r7, #12]
 800fa6e:	e00c      	b.n	800fa8a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	3308      	adds	r3, #8
 800fa74:	60fb      	str	r3, [r7, #12]
 800fa76:	e002      	b.n	800fa7e <vListInsert+0x2e>
 800fa78:	68fb      	ldr	r3, [r7, #12]
 800fa7a:	685b      	ldr	r3, [r3, #4]
 800fa7c:	60fb      	str	r3, [r7, #12]
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	685b      	ldr	r3, [r3, #4]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	68ba      	ldr	r2, [r7, #8]
 800fa86:	429a      	cmp	r2, r3
 800fa88:	d2f6      	bcs.n	800fa78 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fa8a:	68fb      	ldr	r3, [r7, #12]
 800fa8c:	685a      	ldr	r2, [r3, #4]
 800fa8e:	683b      	ldr	r3, [r7, #0]
 800fa90:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	685b      	ldr	r3, [r3, #4]
 800fa96:	683a      	ldr	r2, [r7, #0]
 800fa98:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fa9a:	683b      	ldr	r3, [r7, #0]
 800fa9c:	68fa      	ldr	r2, [r7, #12]
 800fa9e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	683a      	ldr	r2, [r7, #0]
 800faa4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800faa6:	683b      	ldr	r3, [r7, #0]
 800faa8:	687a      	ldr	r2, [r7, #4]
 800faaa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	681b      	ldr	r3, [r3, #0]
 800fab0:	1c5a      	adds	r2, r3, #1
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	601a      	str	r2, [r3, #0]
}
 800fab6:	bf00      	nop
 800fab8:	3714      	adds	r7, #20
 800faba:	46bd      	mov	sp, r7
 800fabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fac0:	4770      	bx	lr

0800fac2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fac2:	b480      	push	{r7}
 800fac4:	b085      	sub	sp, #20
 800fac6:	af00      	add	r7, sp, #0
 800fac8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	691b      	ldr	r3, [r3, #16]
 800face:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	685b      	ldr	r3, [r3, #4]
 800fad4:	687a      	ldr	r2, [r7, #4]
 800fad6:	6892      	ldr	r2, [r2, #8]
 800fad8:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	689b      	ldr	r3, [r3, #8]
 800fade:	687a      	ldr	r2, [r7, #4]
 800fae0:	6852      	ldr	r2, [r2, #4]
 800fae2:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fae4:	68fb      	ldr	r3, [r7, #12]
 800fae6:	685b      	ldr	r3, [r3, #4]
 800fae8:	687a      	ldr	r2, [r7, #4]
 800faea:	429a      	cmp	r2, r3
 800faec:	d103      	bne.n	800faf6 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	689a      	ldr	r2, [r3, #8]
 800faf2:	68fb      	ldr	r3, [r7, #12]
 800faf4:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	2200      	movs	r2, #0
 800fafa:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fafc:	68fb      	ldr	r3, [r7, #12]
 800fafe:	681b      	ldr	r3, [r3, #0]
 800fb00:	1e5a      	subs	r2, r3, #1
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fb06:	68fb      	ldr	r3, [r7, #12]
 800fb08:	681b      	ldr	r3, [r3, #0]
}
 800fb0a:	4618      	mov	r0, r3
 800fb0c:	3714      	adds	r7, #20
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb14:	4770      	bx	lr
	...

0800fb18 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fb18:	b580      	push	{r7, lr}
 800fb1a:	b084      	sub	sp, #16
 800fb1c:	af00      	add	r7, sp, #0
 800fb1e:	6078      	str	r0, [r7, #4]
 800fb20:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d10b      	bne.n	800fb44 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fb2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb30:	f383 8811 	msr	BASEPRI, r3
 800fb34:	f3bf 8f6f 	isb	sy
 800fb38:	f3bf 8f4f 	dsb	sy
 800fb3c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fb3e:	bf00      	nop
 800fb40:	bf00      	nop
 800fb42:	e7fd      	b.n	800fb40 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fb44:	f001 fec0 	bl	80118c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	681a      	ldr	r2, [r3, #0]
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb50:	68f9      	ldr	r1, [r7, #12]
 800fb52:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fb54:	fb01 f303 	mul.w	r3, r1, r3
 800fb58:	441a      	add	r2, r3
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	2200      	movs	r2, #0
 800fb62:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	681a      	ldr	r2, [r3, #0]
 800fb68:	68fb      	ldr	r3, [r7, #12]
 800fb6a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	681a      	ldr	r2, [r3, #0]
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb74:	3b01      	subs	r3, #1
 800fb76:	68f9      	ldr	r1, [r7, #12]
 800fb78:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fb7a:	fb01 f303 	mul.w	r3, r1, r3
 800fb7e:	441a      	add	r2, r3
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	22ff      	movs	r2, #255	@ 0xff
 800fb88:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fb8c:	68fb      	ldr	r3, [r7, #12]
 800fb8e:	22ff      	movs	r2, #255	@ 0xff
 800fb90:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800fb94:	683b      	ldr	r3, [r7, #0]
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d114      	bne.n	800fbc4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	691b      	ldr	r3, [r3, #16]
 800fb9e:	2b00      	cmp	r3, #0
 800fba0:	d01a      	beq.n	800fbd8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	3310      	adds	r3, #16
 800fba6:	4618      	mov	r0, r3
 800fba8:	f001 f998 	bl	8010edc <xTaskRemoveFromEventList>
 800fbac:	4603      	mov	r3, r0
 800fbae:	2b00      	cmp	r3, #0
 800fbb0:	d012      	beq.n	800fbd8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fbb2:	4b0d      	ldr	r3, [pc, #52]	@ (800fbe8 <xQueueGenericReset+0xd0>)
 800fbb4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fbb8:	601a      	str	r2, [r3, #0]
 800fbba:	f3bf 8f4f 	dsb	sy
 800fbbe:	f3bf 8f6f 	isb	sy
 800fbc2:	e009      	b.n	800fbd8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fbc4:	68fb      	ldr	r3, [r7, #12]
 800fbc6:	3310      	adds	r3, #16
 800fbc8:	4618      	mov	r0, r3
 800fbca:	f7ff fef0 	bl	800f9ae <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	3324      	adds	r3, #36	@ 0x24
 800fbd2:	4618      	mov	r0, r3
 800fbd4:	f7ff feeb 	bl	800f9ae <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fbd8:	f001 fea8 	bl	801192c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fbdc:	2301      	movs	r3, #1
}
 800fbde:	4618      	mov	r0, r3
 800fbe0:	3710      	adds	r7, #16
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd80      	pop	{r7, pc}
 800fbe6:	bf00      	nop
 800fbe8:	e000ed04 	.word	0xe000ed04

0800fbec <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fbec:	b580      	push	{r7, lr}
 800fbee:	b08a      	sub	sp, #40	@ 0x28
 800fbf0:	af02      	add	r7, sp, #8
 800fbf2:	60f8      	str	r0, [r7, #12]
 800fbf4:	60b9      	str	r1, [r7, #8]
 800fbf6:	4613      	mov	r3, r2
 800fbf8:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d10b      	bne.n	800fc18 <xQueueGenericCreate+0x2c>
	__asm volatile
 800fc00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc04:	f383 8811 	msr	BASEPRI, r3
 800fc08:	f3bf 8f6f 	isb	sy
 800fc0c:	f3bf 8f4f 	dsb	sy
 800fc10:	613b      	str	r3, [r7, #16]
}
 800fc12:	bf00      	nop
 800fc14:	bf00      	nop
 800fc16:	e7fd      	b.n	800fc14 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	68ba      	ldr	r2, [r7, #8]
 800fc1c:	fb02 f303 	mul.w	r3, r2, r3
 800fc20:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fc22:	69fb      	ldr	r3, [r7, #28]
 800fc24:	3348      	adds	r3, #72	@ 0x48
 800fc26:	4618      	mov	r0, r3
 800fc28:	f001 ff70 	bl	8011b0c <pvPortMalloc>
 800fc2c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fc2e:	69bb      	ldr	r3, [r7, #24]
 800fc30:	2b00      	cmp	r3, #0
 800fc32:	d00d      	beq.n	800fc50 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fc34:	69bb      	ldr	r3, [r7, #24]
 800fc36:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fc38:	697b      	ldr	r3, [r7, #20]
 800fc3a:	3348      	adds	r3, #72	@ 0x48
 800fc3c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fc3e:	79fa      	ldrb	r2, [r7, #7]
 800fc40:	69bb      	ldr	r3, [r7, #24]
 800fc42:	9300      	str	r3, [sp, #0]
 800fc44:	4613      	mov	r3, r2
 800fc46:	697a      	ldr	r2, [r7, #20]
 800fc48:	68b9      	ldr	r1, [r7, #8]
 800fc4a:	68f8      	ldr	r0, [r7, #12]
 800fc4c:	f000 f805 	bl	800fc5a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fc50:	69bb      	ldr	r3, [r7, #24]
	}
 800fc52:	4618      	mov	r0, r3
 800fc54:	3720      	adds	r7, #32
 800fc56:	46bd      	mov	sp, r7
 800fc58:	bd80      	pop	{r7, pc}

0800fc5a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fc5a:	b580      	push	{r7, lr}
 800fc5c:	b084      	sub	sp, #16
 800fc5e:	af00      	add	r7, sp, #0
 800fc60:	60f8      	str	r0, [r7, #12]
 800fc62:	60b9      	str	r1, [r7, #8]
 800fc64:	607a      	str	r2, [r7, #4]
 800fc66:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fc68:	68bb      	ldr	r3, [r7, #8]
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d103      	bne.n	800fc76 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fc6e:	69bb      	ldr	r3, [r7, #24]
 800fc70:	69ba      	ldr	r2, [r7, #24]
 800fc72:	601a      	str	r2, [r3, #0]
 800fc74:	e002      	b.n	800fc7c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fc76:	69bb      	ldr	r3, [r7, #24]
 800fc78:	687a      	ldr	r2, [r7, #4]
 800fc7a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fc7c:	69bb      	ldr	r3, [r7, #24]
 800fc7e:	68fa      	ldr	r2, [r7, #12]
 800fc80:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fc82:	69bb      	ldr	r3, [r7, #24]
 800fc84:	68ba      	ldr	r2, [r7, #8]
 800fc86:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fc88:	2101      	movs	r1, #1
 800fc8a:	69b8      	ldr	r0, [r7, #24]
 800fc8c:	f7ff ff44 	bl	800fb18 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fc90:	bf00      	nop
 800fc92:	3710      	adds	r7, #16
 800fc94:	46bd      	mov	sp, r7
 800fc96:	bd80      	pop	{r7, pc}

0800fc98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fc98:	b580      	push	{r7, lr}
 800fc9a:	b08e      	sub	sp, #56	@ 0x38
 800fc9c:	af00      	add	r7, sp, #0
 800fc9e:	60f8      	str	r0, [r7, #12]
 800fca0:	60b9      	str	r1, [r7, #8]
 800fca2:	607a      	str	r2, [r7, #4]
 800fca4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fca6:	2300      	movs	r3, #0
 800fca8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fcaa:	68fb      	ldr	r3, [r7, #12]
 800fcac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fcae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcb0:	2b00      	cmp	r3, #0
 800fcb2:	d10b      	bne.n	800fccc <xQueueGenericSend+0x34>
	__asm volatile
 800fcb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcb8:	f383 8811 	msr	BASEPRI, r3
 800fcbc:	f3bf 8f6f 	isb	sy
 800fcc0:	f3bf 8f4f 	dsb	sy
 800fcc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fcc6:	bf00      	nop
 800fcc8:	bf00      	nop
 800fcca:	e7fd      	b.n	800fcc8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800fccc:	68bb      	ldr	r3, [r7, #8]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d103      	bne.n	800fcda <xQueueGenericSend+0x42>
 800fcd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fcd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fcd6:	2b00      	cmp	r3, #0
 800fcd8:	d101      	bne.n	800fcde <xQueueGenericSend+0x46>
 800fcda:	2301      	movs	r3, #1
 800fcdc:	e000      	b.n	800fce0 <xQueueGenericSend+0x48>
 800fcde:	2300      	movs	r3, #0
 800fce0:	2b00      	cmp	r3, #0
 800fce2:	d10b      	bne.n	800fcfc <xQueueGenericSend+0x64>
	__asm volatile
 800fce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fce8:	f383 8811 	msr	BASEPRI, r3
 800fcec:	f3bf 8f6f 	isb	sy
 800fcf0:	f3bf 8f4f 	dsb	sy
 800fcf4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fcf6:	bf00      	nop
 800fcf8:	bf00      	nop
 800fcfa:	e7fd      	b.n	800fcf8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	2b02      	cmp	r3, #2
 800fd00:	d103      	bne.n	800fd0a <xQueueGenericSend+0x72>
 800fd02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd06:	2b01      	cmp	r3, #1
 800fd08:	d101      	bne.n	800fd0e <xQueueGenericSend+0x76>
 800fd0a:	2301      	movs	r3, #1
 800fd0c:	e000      	b.n	800fd10 <xQueueGenericSend+0x78>
 800fd0e:	2300      	movs	r3, #0
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d10b      	bne.n	800fd2c <xQueueGenericSend+0x94>
	__asm volatile
 800fd14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd18:	f383 8811 	msr	BASEPRI, r3
 800fd1c:	f3bf 8f6f 	isb	sy
 800fd20:	f3bf 8f4f 	dsb	sy
 800fd24:	623b      	str	r3, [r7, #32]
}
 800fd26:	bf00      	nop
 800fd28:	bf00      	nop
 800fd2a:	e7fd      	b.n	800fd28 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800fd2c:	f001 fa76 	bl	801121c <xTaskGetSchedulerState>
 800fd30:	4603      	mov	r3, r0
 800fd32:	2b00      	cmp	r3, #0
 800fd34:	d102      	bne.n	800fd3c <xQueueGenericSend+0xa4>
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d101      	bne.n	800fd40 <xQueueGenericSend+0xa8>
 800fd3c:	2301      	movs	r3, #1
 800fd3e:	e000      	b.n	800fd42 <xQueueGenericSend+0xaa>
 800fd40:	2300      	movs	r3, #0
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d10b      	bne.n	800fd5e <xQueueGenericSend+0xc6>
	__asm volatile
 800fd46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd4a:	f383 8811 	msr	BASEPRI, r3
 800fd4e:	f3bf 8f6f 	isb	sy
 800fd52:	f3bf 8f4f 	dsb	sy
 800fd56:	61fb      	str	r3, [r7, #28]
}
 800fd58:	bf00      	nop
 800fd5a:	bf00      	nop
 800fd5c:	e7fd      	b.n	800fd5a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800fd5e:	f001 fdb3 	bl	80118c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800fd62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fd66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fd6a:	429a      	cmp	r2, r3
 800fd6c:	d302      	bcc.n	800fd74 <xQueueGenericSend+0xdc>
 800fd6e:	683b      	ldr	r3, [r7, #0]
 800fd70:	2b02      	cmp	r3, #2
 800fd72:	d129      	bne.n	800fdc8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800fd74:	683a      	ldr	r2, [r7, #0]
 800fd76:	68b9      	ldr	r1, [r7, #8]
 800fd78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fd7a:	f000 fbca 	bl	8010512 <prvCopyDataToQueue>
 800fd7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fd80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	d010      	beq.n	800fdaa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fd88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fd8a:	3324      	adds	r3, #36	@ 0x24
 800fd8c:	4618      	mov	r0, r3
 800fd8e:	f001 f8a5 	bl	8010edc <xTaskRemoveFromEventList>
 800fd92:	4603      	mov	r3, r0
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d013      	beq.n	800fdc0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800fd98:	4b3f      	ldr	r3, [pc, #252]	@ (800fe98 <xQueueGenericSend+0x200>)
 800fd9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fd9e:	601a      	str	r2, [r3, #0]
 800fda0:	f3bf 8f4f 	dsb	sy
 800fda4:	f3bf 8f6f 	isb	sy
 800fda8:	e00a      	b.n	800fdc0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800fdaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fdac:	2b00      	cmp	r3, #0
 800fdae:	d007      	beq.n	800fdc0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800fdb0:	4b39      	ldr	r3, [pc, #228]	@ (800fe98 <xQueueGenericSend+0x200>)
 800fdb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fdb6:	601a      	str	r2, [r3, #0]
 800fdb8:	f3bf 8f4f 	dsb	sy
 800fdbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800fdc0:	f001 fdb4 	bl	801192c <vPortExitCritical>
				return pdPASS;
 800fdc4:	2301      	movs	r3, #1
 800fdc6:	e063      	b.n	800fe90 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800fdc8:	687b      	ldr	r3, [r7, #4]
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d103      	bne.n	800fdd6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800fdce:	f001 fdad 	bl	801192c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	e05c      	b.n	800fe90 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800fdd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	d106      	bne.n	800fdea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800fddc:	f107 0314 	add.w	r3, r7, #20
 800fde0:	4618      	mov	r0, r3
 800fde2:	f001 f8df 	bl	8010fa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800fde6:	2301      	movs	r3, #1
 800fde8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800fdea:	f001 fd9f 	bl	801192c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800fdee:	f000 fe7d 	bl	8010aec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800fdf2:	f001 fd69 	bl	80118c8 <vPortEnterCritical>
 800fdf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fdf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800fdfc:	b25b      	sxtb	r3, r3
 800fdfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe02:	d103      	bne.n	800fe0c <xQueueGenericSend+0x174>
 800fe04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe06:	2200      	movs	r2, #0
 800fe08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fe0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fe12:	b25b      	sxtb	r3, r3
 800fe14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe18:	d103      	bne.n	800fe22 <xQueueGenericSend+0x18a>
 800fe1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800fe22:	f001 fd83 	bl	801192c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800fe26:	1d3a      	adds	r2, r7, #4
 800fe28:	f107 0314 	add.w	r3, r7, #20
 800fe2c:	4611      	mov	r1, r2
 800fe2e:	4618      	mov	r0, r3
 800fe30:	f001 f8ce 	bl	8010fd0 <xTaskCheckForTimeOut>
 800fe34:	4603      	mov	r3, r0
 800fe36:	2b00      	cmp	r3, #0
 800fe38:	d124      	bne.n	800fe84 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800fe3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fe3c:	f000 fc61 	bl	8010702 <prvIsQueueFull>
 800fe40:	4603      	mov	r3, r0
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d018      	beq.n	800fe78 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800fe46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe48:	3310      	adds	r3, #16
 800fe4a:	687a      	ldr	r2, [r7, #4]
 800fe4c:	4611      	mov	r1, r2
 800fe4e:	4618      	mov	r0, r3
 800fe50:	f001 f81e 	bl	8010e90 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800fe54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fe56:	f000 fbec 	bl	8010632 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800fe5a:	f000 fe55 	bl	8010b08 <xTaskResumeAll>
 800fe5e:	4603      	mov	r3, r0
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	f47f af7c 	bne.w	800fd5e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800fe66:	4b0c      	ldr	r3, [pc, #48]	@ (800fe98 <xQueueGenericSend+0x200>)
 800fe68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fe6c:	601a      	str	r2, [r3, #0]
 800fe6e:	f3bf 8f4f 	dsb	sy
 800fe72:	f3bf 8f6f 	isb	sy
 800fe76:	e772      	b.n	800fd5e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800fe78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fe7a:	f000 fbda 	bl	8010632 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800fe7e:	f000 fe43 	bl	8010b08 <xTaskResumeAll>
 800fe82:	e76c      	b.n	800fd5e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800fe84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800fe86:	f000 fbd4 	bl	8010632 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800fe8a:	f000 fe3d 	bl	8010b08 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800fe8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800fe90:	4618      	mov	r0, r3
 800fe92:	3738      	adds	r7, #56	@ 0x38
 800fe94:	46bd      	mov	sp, r7
 800fe96:	bd80      	pop	{r7, pc}
 800fe98:	e000ed04 	.word	0xe000ed04

0800fe9c <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b08e      	sub	sp, #56	@ 0x38
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	6078      	str	r0, [r7, #4]
 800fea4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800fea6:	687b      	ldr	r3, [r7, #4]
 800fea8:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800feaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feac:	2b00      	cmp	r3, #0
 800feae:	d10b      	bne.n	800fec8 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800feb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800feb4:	f383 8811 	msr	BASEPRI, r3
 800feb8:	f3bf 8f6f 	isb	sy
 800febc:	f3bf 8f4f 	dsb	sy
 800fec0:	623b      	str	r3, [r7, #32]
}
 800fec2:	bf00      	nop
 800fec4:	bf00      	nop
 800fec6:	e7fd      	b.n	800fec4 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800fec8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d00b      	beq.n	800fee8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800fed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fed4:	f383 8811 	msr	BASEPRI, r3
 800fed8:	f3bf 8f6f 	isb	sy
 800fedc:	f3bf 8f4f 	dsb	sy
 800fee0:	61fb      	str	r3, [r7, #28]
}
 800fee2:	bf00      	nop
 800fee4:	bf00      	nop
 800fee6:	e7fd      	b.n	800fee4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800fee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	2b00      	cmp	r3, #0
 800feee:	d103      	bne.n	800fef8 <xQueueGiveFromISR+0x5c>
 800fef0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fef2:	689b      	ldr	r3, [r3, #8]
 800fef4:	2b00      	cmp	r3, #0
 800fef6:	d101      	bne.n	800fefc <xQueueGiveFromISR+0x60>
 800fef8:	2301      	movs	r3, #1
 800fefa:	e000      	b.n	800fefe <xQueueGiveFromISR+0x62>
 800fefc:	2300      	movs	r3, #0
 800fefe:	2b00      	cmp	r3, #0
 800ff00:	d10b      	bne.n	800ff1a <xQueueGiveFromISR+0x7e>
	__asm volatile
 800ff02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff06:	f383 8811 	msr	BASEPRI, r3
 800ff0a:	f3bf 8f6f 	isb	sy
 800ff0e:	f3bf 8f4f 	dsb	sy
 800ff12:	61bb      	str	r3, [r7, #24]
}
 800ff14:	bf00      	nop
 800ff16:	bf00      	nop
 800ff18:	e7fd      	b.n	800ff16 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ff1a:	f001 fdb5 	bl	8011a88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800ff1e:	f3ef 8211 	mrs	r2, BASEPRI
 800ff22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff26:	f383 8811 	msr	BASEPRI, r3
 800ff2a:	f3bf 8f6f 	isb	sy
 800ff2e:	f3bf 8f4f 	dsb	sy
 800ff32:	617a      	str	r2, [r7, #20]
 800ff34:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800ff36:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ff38:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ff3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ff3e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800ff40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff44:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ff46:	429a      	cmp	r2, r3
 800ff48:	d22b      	bcs.n	800ffa2 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800ff4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ff50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800ff54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff56:	1c5a      	adds	r2, r3, #1
 800ff58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff5a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800ff5c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800ff60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff64:	d112      	bne.n	800ff8c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ff66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d016      	beq.n	800ff9c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ff6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff70:	3324      	adds	r3, #36	@ 0x24
 800ff72:	4618      	mov	r0, r3
 800ff74:	f000 ffb2 	bl	8010edc <xTaskRemoveFromEventList>
 800ff78:	4603      	mov	r3, r0
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d00e      	beq.n	800ff9c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800ff7e:	683b      	ldr	r3, [r7, #0]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d00b      	beq.n	800ff9c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800ff84:	683b      	ldr	r3, [r7, #0]
 800ff86:	2201      	movs	r2, #1
 800ff88:	601a      	str	r2, [r3, #0]
 800ff8a:	e007      	b.n	800ff9c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800ff8c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ff90:	3301      	adds	r3, #1
 800ff92:	b2db      	uxtb	r3, r3
 800ff94:	b25a      	sxtb	r2, r3
 800ff96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800ff9c:	2301      	movs	r3, #1
 800ff9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ffa0:	e001      	b.n	800ffa6 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	637b      	str	r3, [r7, #52]	@ 0x34
 800ffa6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ffa8:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800ffb0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ffb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800ffb4:	4618      	mov	r0, r3
 800ffb6:	3738      	adds	r7, #56	@ 0x38
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}

0800ffbc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	b08c      	sub	sp, #48	@ 0x30
 800ffc0:	af00      	add	r7, sp, #0
 800ffc2:	60f8      	str	r0, [r7, #12]
 800ffc4:	60b9      	str	r1, [r7, #8]
 800ffc6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800ffc8:	2300      	movs	r3, #0
 800ffca:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800ffcc:	68fb      	ldr	r3, [r7, #12]
 800ffce:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800ffd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d10b      	bne.n	800ffee <xQueueReceive+0x32>
	__asm volatile
 800ffd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffda:	f383 8811 	msr	BASEPRI, r3
 800ffde:	f3bf 8f6f 	isb	sy
 800ffe2:	f3bf 8f4f 	dsb	sy
 800ffe6:	623b      	str	r3, [r7, #32]
}
 800ffe8:	bf00      	nop
 800ffea:	bf00      	nop
 800ffec:	e7fd      	b.n	800ffea <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800ffee:	68bb      	ldr	r3, [r7, #8]
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d103      	bne.n	800fffc <xQueueReceive+0x40>
 800fff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fff6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d101      	bne.n	8010000 <xQueueReceive+0x44>
 800fffc:	2301      	movs	r3, #1
 800fffe:	e000      	b.n	8010002 <xQueueReceive+0x46>
 8010000:	2300      	movs	r3, #0
 8010002:	2b00      	cmp	r3, #0
 8010004:	d10b      	bne.n	801001e <xQueueReceive+0x62>
	__asm volatile
 8010006:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801000a:	f383 8811 	msr	BASEPRI, r3
 801000e:	f3bf 8f6f 	isb	sy
 8010012:	f3bf 8f4f 	dsb	sy
 8010016:	61fb      	str	r3, [r7, #28]
}
 8010018:	bf00      	nop
 801001a:	bf00      	nop
 801001c:	e7fd      	b.n	801001a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801001e:	f001 f8fd 	bl	801121c <xTaskGetSchedulerState>
 8010022:	4603      	mov	r3, r0
 8010024:	2b00      	cmp	r3, #0
 8010026:	d102      	bne.n	801002e <xQueueReceive+0x72>
 8010028:	687b      	ldr	r3, [r7, #4]
 801002a:	2b00      	cmp	r3, #0
 801002c:	d101      	bne.n	8010032 <xQueueReceive+0x76>
 801002e:	2301      	movs	r3, #1
 8010030:	e000      	b.n	8010034 <xQueueReceive+0x78>
 8010032:	2300      	movs	r3, #0
 8010034:	2b00      	cmp	r3, #0
 8010036:	d10b      	bne.n	8010050 <xQueueReceive+0x94>
	__asm volatile
 8010038:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801003c:	f383 8811 	msr	BASEPRI, r3
 8010040:	f3bf 8f6f 	isb	sy
 8010044:	f3bf 8f4f 	dsb	sy
 8010048:	61bb      	str	r3, [r7, #24]
}
 801004a:	bf00      	nop
 801004c:	bf00      	nop
 801004e:	e7fd      	b.n	801004c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010050:	f001 fc3a 	bl	80118c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010054:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010058:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801005a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801005c:	2b00      	cmp	r3, #0
 801005e:	d01f      	beq.n	80100a0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010060:	68b9      	ldr	r1, [r7, #8]
 8010062:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010064:	f000 fabf 	bl	80105e6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801006a:	1e5a      	subs	r2, r3, #1
 801006c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801006e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010070:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010072:	691b      	ldr	r3, [r3, #16]
 8010074:	2b00      	cmp	r3, #0
 8010076:	d00f      	beq.n	8010098 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801007a:	3310      	adds	r3, #16
 801007c:	4618      	mov	r0, r3
 801007e:	f000 ff2d 	bl	8010edc <xTaskRemoveFromEventList>
 8010082:	4603      	mov	r3, r0
 8010084:	2b00      	cmp	r3, #0
 8010086:	d007      	beq.n	8010098 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010088:	4b3c      	ldr	r3, [pc, #240]	@ (801017c <xQueueReceive+0x1c0>)
 801008a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801008e:	601a      	str	r2, [r3, #0]
 8010090:	f3bf 8f4f 	dsb	sy
 8010094:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010098:	f001 fc48 	bl	801192c <vPortExitCritical>
				return pdPASS;
 801009c:	2301      	movs	r3, #1
 801009e:	e069      	b.n	8010174 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d103      	bne.n	80100ae <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80100a6:	f001 fc41 	bl	801192c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80100aa:	2300      	movs	r3, #0
 80100ac:	e062      	b.n	8010174 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80100ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80100b0:	2b00      	cmp	r3, #0
 80100b2:	d106      	bne.n	80100c2 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80100b4:	f107 0310 	add.w	r3, r7, #16
 80100b8:	4618      	mov	r0, r3
 80100ba:	f000 ff73 	bl	8010fa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80100be:	2301      	movs	r3, #1
 80100c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80100c2:	f001 fc33 	bl	801192c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80100c6:	f000 fd11 	bl	8010aec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80100ca:	f001 fbfd 	bl	80118c8 <vPortEnterCritical>
 80100ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80100d4:	b25b      	sxtb	r3, r3
 80100d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100da:	d103      	bne.n	80100e4 <xQueueReceive+0x128>
 80100dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100de:	2200      	movs	r2, #0
 80100e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80100e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80100ea:	b25b      	sxtb	r3, r3
 80100ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100f0:	d103      	bne.n	80100fa <xQueueReceive+0x13e>
 80100f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80100f4:	2200      	movs	r2, #0
 80100f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80100fa:	f001 fc17 	bl	801192c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80100fe:	1d3a      	adds	r2, r7, #4
 8010100:	f107 0310 	add.w	r3, r7, #16
 8010104:	4611      	mov	r1, r2
 8010106:	4618      	mov	r0, r3
 8010108:	f000 ff62 	bl	8010fd0 <xTaskCheckForTimeOut>
 801010c:	4603      	mov	r3, r0
 801010e:	2b00      	cmp	r3, #0
 8010110:	d123      	bne.n	801015a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010112:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010114:	f000 fadf 	bl	80106d6 <prvIsQueueEmpty>
 8010118:	4603      	mov	r3, r0
 801011a:	2b00      	cmp	r3, #0
 801011c:	d017      	beq.n	801014e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801011e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010120:	3324      	adds	r3, #36	@ 0x24
 8010122:	687a      	ldr	r2, [r7, #4]
 8010124:	4611      	mov	r1, r2
 8010126:	4618      	mov	r0, r3
 8010128:	f000 feb2 	bl	8010e90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801012c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801012e:	f000 fa80 	bl	8010632 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010132:	f000 fce9 	bl	8010b08 <xTaskResumeAll>
 8010136:	4603      	mov	r3, r0
 8010138:	2b00      	cmp	r3, #0
 801013a:	d189      	bne.n	8010050 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 801013c:	4b0f      	ldr	r3, [pc, #60]	@ (801017c <xQueueReceive+0x1c0>)
 801013e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010142:	601a      	str	r2, [r3, #0]
 8010144:	f3bf 8f4f 	dsb	sy
 8010148:	f3bf 8f6f 	isb	sy
 801014c:	e780      	b.n	8010050 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801014e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010150:	f000 fa6f 	bl	8010632 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010154:	f000 fcd8 	bl	8010b08 <xTaskResumeAll>
 8010158:	e77a      	b.n	8010050 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801015a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801015c:	f000 fa69 	bl	8010632 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010160:	f000 fcd2 	bl	8010b08 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010164:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010166:	f000 fab6 	bl	80106d6 <prvIsQueueEmpty>
 801016a:	4603      	mov	r3, r0
 801016c:	2b00      	cmp	r3, #0
 801016e:	f43f af6f 	beq.w	8010050 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010172:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010174:	4618      	mov	r0, r3
 8010176:	3730      	adds	r7, #48	@ 0x30
 8010178:	46bd      	mov	sp, r7
 801017a:	bd80      	pop	{r7, pc}
 801017c:	e000ed04 	.word	0xe000ed04

08010180 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010180:	b580      	push	{r7, lr}
 8010182:	b08e      	sub	sp, #56	@ 0x38
 8010184:	af00      	add	r7, sp, #0
 8010186:	6078      	str	r0, [r7, #4]
 8010188:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 801018a:	2300      	movs	r3, #0
 801018c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010192:	2300      	movs	r3, #0
 8010194:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010198:	2b00      	cmp	r3, #0
 801019a:	d10b      	bne.n	80101b4 <xQueueSemaphoreTake+0x34>
	__asm volatile
 801019c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101a0:	f383 8811 	msr	BASEPRI, r3
 80101a4:	f3bf 8f6f 	isb	sy
 80101a8:	f3bf 8f4f 	dsb	sy
 80101ac:	623b      	str	r3, [r7, #32]
}
 80101ae:	bf00      	nop
 80101b0:	bf00      	nop
 80101b2:	e7fd      	b.n	80101b0 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80101b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d00b      	beq.n	80101d4 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80101bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101c0:	f383 8811 	msr	BASEPRI, r3
 80101c4:	f3bf 8f6f 	isb	sy
 80101c8:	f3bf 8f4f 	dsb	sy
 80101cc:	61fb      	str	r3, [r7, #28]
}
 80101ce:	bf00      	nop
 80101d0:	bf00      	nop
 80101d2:	e7fd      	b.n	80101d0 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80101d4:	f001 f822 	bl	801121c <xTaskGetSchedulerState>
 80101d8:	4603      	mov	r3, r0
 80101da:	2b00      	cmp	r3, #0
 80101dc:	d102      	bne.n	80101e4 <xQueueSemaphoreTake+0x64>
 80101de:	683b      	ldr	r3, [r7, #0]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d101      	bne.n	80101e8 <xQueueSemaphoreTake+0x68>
 80101e4:	2301      	movs	r3, #1
 80101e6:	e000      	b.n	80101ea <xQueueSemaphoreTake+0x6a>
 80101e8:	2300      	movs	r3, #0
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d10b      	bne.n	8010206 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80101ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101f2:	f383 8811 	msr	BASEPRI, r3
 80101f6:	f3bf 8f6f 	isb	sy
 80101fa:	f3bf 8f4f 	dsb	sy
 80101fe:	61bb      	str	r3, [r7, #24]
}
 8010200:	bf00      	nop
 8010202:	bf00      	nop
 8010204:	e7fd      	b.n	8010202 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010206:	f001 fb5f 	bl	80118c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801020a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801020c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801020e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010212:	2b00      	cmp	r3, #0
 8010214:	d024      	beq.n	8010260 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010218:	1e5a      	subs	r2, r3, #1
 801021a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801021c:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801021e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d104      	bne.n	8010230 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010226:	f001 f9a5 	bl	8011574 <pvTaskIncrementMutexHeldCount>
 801022a:	4602      	mov	r2, r0
 801022c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801022e:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010230:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010232:	691b      	ldr	r3, [r3, #16]
 8010234:	2b00      	cmp	r3, #0
 8010236:	d00f      	beq.n	8010258 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010238:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801023a:	3310      	adds	r3, #16
 801023c:	4618      	mov	r0, r3
 801023e:	f000 fe4d 	bl	8010edc <xTaskRemoveFromEventList>
 8010242:	4603      	mov	r3, r0
 8010244:	2b00      	cmp	r3, #0
 8010246:	d007      	beq.n	8010258 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010248:	4b54      	ldr	r3, [pc, #336]	@ (801039c <xQueueSemaphoreTake+0x21c>)
 801024a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801024e:	601a      	str	r2, [r3, #0]
 8010250:	f3bf 8f4f 	dsb	sy
 8010254:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010258:	f001 fb68 	bl	801192c <vPortExitCritical>
				return pdPASS;
 801025c:	2301      	movs	r3, #1
 801025e:	e098      	b.n	8010392 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010260:	683b      	ldr	r3, [r7, #0]
 8010262:	2b00      	cmp	r3, #0
 8010264:	d112      	bne.n	801028c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010268:	2b00      	cmp	r3, #0
 801026a:	d00b      	beq.n	8010284 <xQueueSemaphoreTake+0x104>
	__asm volatile
 801026c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010270:	f383 8811 	msr	BASEPRI, r3
 8010274:	f3bf 8f6f 	isb	sy
 8010278:	f3bf 8f4f 	dsb	sy
 801027c:	617b      	str	r3, [r7, #20]
}
 801027e:	bf00      	nop
 8010280:	bf00      	nop
 8010282:	e7fd      	b.n	8010280 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010284:	f001 fb52 	bl	801192c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010288:	2300      	movs	r3, #0
 801028a:	e082      	b.n	8010392 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 801028c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801028e:	2b00      	cmp	r3, #0
 8010290:	d106      	bne.n	80102a0 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010292:	f107 030c 	add.w	r3, r7, #12
 8010296:	4618      	mov	r0, r3
 8010298:	f000 fe84 	bl	8010fa4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801029c:	2301      	movs	r3, #1
 801029e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80102a0:	f001 fb44 	bl	801192c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80102a4:	f000 fc22 	bl	8010aec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80102a8:	f001 fb0e 	bl	80118c8 <vPortEnterCritical>
 80102ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102ae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80102b2:	b25b      	sxtb	r3, r3
 80102b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102b8:	d103      	bne.n	80102c2 <xQueueSemaphoreTake+0x142>
 80102ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102bc:	2200      	movs	r2, #0
 80102be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80102c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80102c8:	b25b      	sxtb	r3, r3
 80102ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102ce:	d103      	bne.n	80102d8 <xQueueSemaphoreTake+0x158>
 80102d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102d2:	2200      	movs	r2, #0
 80102d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80102d8:	f001 fb28 	bl	801192c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80102dc:	463a      	mov	r2, r7
 80102de:	f107 030c 	add.w	r3, r7, #12
 80102e2:	4611      	mov	r1, r2
 80102e4:	4618      	mov	r0, r3
 80102e6:	f000 fe73 	bl	8010fd0 <xTaskCheckForTimeOut>
 80102ea:	4603      	mov	r3, r0
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	d132      	bne.n	8010356 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80102f0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80102f2:	f000 f9f0 	bl	80106d6 <prvIsQueueEmpty>
 80102f6:	4603      	mov	r3, r0
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	d026      	beq.n	801034a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80102fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102fe:	681b      	ldr	r3, [r3, #0]
 8010300:	2b00      	cmp	r3, #0
 8010302:	d109      	bne.n	8010318 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8010304:	f001 fae0 	bl	80118c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010308:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801030a:	689b      	ldr	r3, [r3, #8]
 801030c:	4618      	mov	r0, r3
 801030e:	f000 ffa3 	bl	8011258 <xTaskPriorityInherit>
 8010312:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010314:	f001 fb0a 	bl	801192c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801031a:	3324      	adds	r3, #36	@ 0x24
 801031c:	683a      	ldr	r2, [r7, #0]
 801031e:	4611      	mov	r1, r2
 8010320:	4618      	mov	r0, r3
 8010322:	f000 fdb5 	bl	8010e90 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010326:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010328:	f000 f983 	bl	8010632 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 801032c:	f000 fbec 	bl	8010b08 <xTaskResumeAll>
 8010330:	4603      	mov	r3, r0
 8010332:	2b00      	cmp	r3, #0
 8010334:	f47f af67 	bne.w	8010206 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8010338:	4b18      	ldr	r3, [pc, #96]	@ (801039c <xQueueSemaphoreTake+0x21c>)
 801033a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801033e:	601a      	str	r2, [r3, #0]
 8010340:	f3bf 8f4f 	dsb	sy
 8010344:	f3bf 8f6f 	isb	sy
 8010348:	e75d      	b.n	8010206 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801034a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801034c:	f000 f971 	bl	8010632 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010350:	f000 fbda 	bl	8010b08 <xTaskResumeAll>
 8010354:	e757      	b.n	8010206 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010356:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010358:	f000 f96b 	bl	8010632 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801035c:	f000 fbd4 	bl	8010b08 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010360:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010362:	f000 f9b8 	bl	80106d6 <prvIsQueueEmpty>
 8010366:	4603      	mov	r3, r0
 8010368:	2b00      	cmp	r3, #0
 801036a:	f43f af4c 	beq.w	8010206 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801036e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010370:	2b00      	cmp	r3, #0
 8010372:	d00d      	beq.n	8010390 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010374:	f001 faa8 	bl	80118c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010378:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801037a:	f000 f8b2 	bl	80104e2 <prvGetDisinheritPriorityAfterTimeout>
 801037e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010380:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010382:	689b      	ldr	r3, [r3, #8]
 8010384:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010386:	4618      	mov	r0, r3
 8010388:	f001 f864 	bl	8011454 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 801038c:	f001 face 	bl	801192c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010390:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010392:	4618      	mov	r0, r3
 8010394:	3738      	adds	r7, #56	@ 0x38
 8010396:	46bd      	mov	sp, r7
 8010398:	bd80      	pop	{r7, pc}
 801039a:	bf00      	nop
 801039c:	e000ed04 	.word	0xe000ed04

080103a0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80103a0:	b580      	push	{r7, lr}
 80103a2:	b08e      	sub	sp, #56	@ 0x38
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	60f8      	str	r0, [r7, #12]
 80103a8:	60b9      	str	r1, [r7, #8]
 80103aa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80103ac:	68fb      	ldr	r3, [r7, #12]
 80103ae:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80103b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103b2:	2b00      	cmp	r3, #0
 80103b4:	d10b      	bne.n	80103ce <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80103b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103ba:	f383 8811 	msr	BASEPRI, r3
 80103be:	f3bf 8f6f 	isb	sy
 80103c2:	f3bf 8f4f 	dsb	sy
 80103c6:	623b      	str	r3, [r7, #32]
}
 80103c8:	bf00      	nop
 80103ca:	bf00      	nop
 80103cc:	e7fd      	b.n	80103ca <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80103ce:	68bb      	ldr	r3, [r7, #8]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d103      	bne.n	80103dc <xQueueReceiveFromISR+0x3c>
 80103d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80103d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d101      	bne.n	80103e0 <xQueueReceiveFromISR+0x40>
 80103dc:	2301      	movs	r3, #1
 80103de:	e000      	b.n	80103e2 <xQueueReceiveFromISR+0x42>
 80103e0:	2300      	movs	r3, #0
 80103e2:	2b00      	cmp	r3, #0
 80103e4:	d10b      	bne.n	80103fe <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80103e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103ea:	f383 8811 	msr	BASEPRI, r3
 80103ee:	f3bf 8f6f 	isb	sy
 80103f2:	f3bf 8f4f 	dsb	sy
 80103f6:	61fb      	str	r3, [r7, #28]
}
 80103f8:	bf00      	nop
 80103fa:	bf00      	nop
 80103fc:	e7fd      	b.n	80103fa <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80103fe:	f001 fb43 	bl	8011a88 <vPortValidateInterruptPriority>
	__asm volatile
 8010402:	f3ef 8211 	mrs	r2, BASEPRI
 8010406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801040a:	f383 8811 	msr	BASEPRI, r3
 801040e:	f3bf 8f6f 	isb	sy
 8010412:	f3bf 8f4f 	dsb	sy
 8010416:	61ba      	str	r2, [r7, #24]
 8010418:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801041a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801041c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801041e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010422:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010426:	2b00      	cmp	r3, #0
 8010428:	d02f      	beq.n	801048a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801042a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801042c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010434:	68b9      	ldr	r1, [r7, #8]
 8010436:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010438:	f000 f8d5 	bl	80105e6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801043c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801043e:	1e5a      	subs	r2, r3, #1
 8010440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010442:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010444:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010448:	f1b3 3fff 	cmp.w	r3, #4294967295
 801044c:	d112      	bne.n	8010474 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801044e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010450:	691b      	ldr	r3, [r3, #16]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d016      	beq.n	8010484 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010458:	3310      	adds	r3, #16
 801045a:	4618      	mov	r0, r3
 801045c:	f000 fd3e 	bl	8010edc <xTaskRemoveFromEventList>
 8010460:	4603      	mov	r3, r0
 8010462:	2b00      	cmp	r3, #0
 8010464:	d00e      	beq.n	8010484 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	2b00      	cmp	r3, #0
 801046a:	d00b      	beq.n	8010484 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	2201      	movs	r2, #1
 8010470:	601a      	str	r2, [r3, #0]
 8010472:	e007      	b.n	8010484 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010474:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010478:	3301      	adds	r3, #1
 801047a:	b2db      	uxtb	r3, r3
 801047c:	b25a      	sxtb	r2, r3
 801047e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010480:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010484:	2301      	movs	r3, #1
 8010486:	637b      	str	r3, [r7, #52]	@ 0x34
 8010488:	e001      	b.n	801048e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 801048a:	2300      	movs	r3, #0
 801048c:	637b      	str	r3, [r7, #52]	@ 0x34
 801048e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010490:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010492:	693b      	ldr	r3, [r7, #16]
 8010494:	f383 8811 	msr	BASEPRI, r3
}
 8010498:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801049a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801049c:	4618      	mov	r0, r3
 801049e:	3738      	adds	r7, #56	@ 0x38
 80104a0:	46bd      	mov	sp, r7
 80104a2:	bd80      	pop	{r7, pc}

080104a4 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b084      	sub	sp, #16
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80104ac:	687b      	ldr	r3, [r7, #4]
 80104ae:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2b00      	cmp	r3, #0
 80104b4:	d10b      	bne.n	80104ce <vQueueDelete+0x2a>
	__asm volatile
 80104b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104ba:	f383 8811 	msr	BASEPRI, r3
 80104be:	f3bf 8f6f 	isb	sy
 80104c2:	f3bf 8f4f 	dsb	sy
 80104c6:	60bb      	str	r3, [r7, #8]
}
 80104c8:	bf00      	nop
 80104ca:	bf00      	nop
 80104cc:	e7fd      	b.n	80104ca <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80104ce:	68f8      	ldr	r0, [r7, #12]
 80104d0:	f000 f930 	bl	8010734 <vQueueUnregisterQueue>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
 80104d4:	68f8      	ldr	r0, [r7, #12]
 80104d6:	f001 fbe7 	bl	8011ca8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80104da:	bf00      	nop
 80104dc:	3710      	adds	r7, #16
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}

080104e2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80104e2:	b480      	push	{r7}
 80104e4:	b085      	sub	sp, #20
 80104e6:	af00      	add	r7, sp, #0
 80104e8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80104ea:	687b      	ldr	r3, [r7, #4]
 80104ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104ee:	2b00      	cmp	r3, #0
 80104f0:	d006      	beq.n	8010500 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104f6:	681b      	ldr	r3, [r3, #0]
 80104f8:	f1c3 0307 	rsb	r3, r3, #7
 80104fc:	60fb      	str	r3, [r7, #12]
 80104fe:	e001      	b.n	8010504 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010500:	2300      	movs	r3, #0
 8010502:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010504:	68fb      	ldr	r3, [r7, #12]
	}
 8010506:	4618      	mov	r0, r3
 8010508:	3714      	adds	r7, #20
 801050a:	46bd      	mov	sp, r7
 801050c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010510:	4770      	bx	lr

08010512 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010512:	b580      	push	{r7, lr}
 8010514:	b086      	sub	sp, #24
 8010516:	af00      	add	r7, sp, #0
 8010518:	60f8      	str	r0, [r7, #12]
 801051a:	60b9      	str	r1, [r7, #8]
 801051c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801051e:	2300      	movs	r3, #0
 8010520:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010526:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801052c:	2b00      	cmp	r3, #0
 801052e:	d10d      	bne.n	801054c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010530:	68fb      	ldr	r3, [r7, #12]
 8010532:	681b      	ldr	r3, [r3, #0]
 8010534:	2b00      	cmp	r3, #0
 8010536:	d14d      	bne.n	80105d4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	689b      	ldr	r3, [r3, #8]
 801053c:	4618      	mov	r0, r3
 801053e:	f000 ff01 	bl	8011344 <xTaskPriorityDisinherit>
 8010542:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	2200      	movs	r2, #0
 8010548:	609a      	str	r2, [r3, #8]
 801054a:	e043      	b.n	80105d4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d119      	bne.n	8010586 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010552:	68fb      	ldr	r3, [r7, #12]
 8010554:	6858      	ldr	r0, [r3, #4]
 8010556:	68fb      	ldr	r3, [r7, #12]
 8010558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801055a:	461a      	mov	r2, r3
 801055c:	68b9      	ldr	r1, [r7, #8]
 801055e:	f003 fbfe 	bl	8013d5e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	685a      	ldr	r2, [r3, #4]
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801056a:	441a      	add	r2, r3
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	685a      	ldr	r2, [r3, #4]
 8010574:	68fb      	ldr	r3, [r7, #12]
 8010576:	689b      	ldr	r3, [r3, #8]
 8010578:	429a      	cmp	r2, r3
 801057a:	d32b      	bcc.n	80105d4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801057c:	68fb      	ldr	r3, [r7, #12]
 801057e:	681a      	ldr	r2, [r3, #0]
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	605a      	str	r2, [r3, #4]
 8010584:	e026      	b.n	80105d4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	68d8      	ldr	r0, [r3, #12]
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801058e:	461a      	mov	r2, r3
 8010590:	68b9      	ldr	r1, [r7, #8]
 8010592:	f003 fbe4 	bl	8013d5e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	68da      	ldr	r2, [r3, #12]
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801059e:	425b      	negs	r3, r3
 80105a0:	441a      	add	r2, r3
 80105a2:	68fb      	ldr	r3, [r7, #12]
 80105a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	68da      	ldr	r2, [r3, #12]
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	681b      	ldr	r3, [r3, #0]
 80105ae:	429a      	cmp	r2, r3
 80105b0:	d207      	bcs.n	80105c2 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80105b2:	68fb      	ldr	r3, [r7, #12]
 80105b4:	689a      	ldr	r2, [r3, #8]
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105ba:	425b      	negs	r3, r3
 80105bc:	441a      	add	r2, r3
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	2b02      	cmp	r3, #2
 80105c6:	d105      	bne.n	80105d4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80105c8:	693b      	ldr	r3, [r7, #16]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d002      	beq.n	80105d4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80105ce:	693b      	ldr	r3, [r7, #16]
 80105d0:	3b01      	subs	r3, #1
 80105d2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80105d4:	693b      	ldr	r3, [r7, #16]
 80105d6:	1c5a      	adds	r2, r3, #1
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80105dc:	697b      	ldr	r3, [r7, #20]
}
 80105de:	4618      	mov	r0, r3
 80105e0:	3718      	adds	r7, #24
 80105e2:	46bd      	mov	sp, r7
 80105e4:	bd80      	pop	{r7, pc}

080105e6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80105e6:	b580      	push	{r7, lr}
 80105e8:	b082      	sub	sp, #8
 80105ea:	af00      	add	r7, sp, #0
 80105ec:	6078      	str	r0, [r7, #4]
 80105ee:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d018      	beq.n	801062a <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	68da      	ldr	r2, [r3, #12]
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010600:	441a      	add	r2, r3
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	68da      	ldr	r2, [r3, #12]
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	689b      	ldr	r3, [r3, #8]
 801060e:	429a      	cmp	r2, r3
 8010610:	d303      	bcc.n	801061a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	681a      	ldr	r2, [r3, #0]
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	68d9      	ldr	r1, [r3, #12]
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010622:	461a      	mov	r2, r3
 8010624:	6838      	ldr	r0, [r7, #0]
 8010626:	f003 fb9a 	bl	8013d5e <memcpy>
	}
}
 801062a:	bf00      	nop
 801062c:	3708      	adds	r7, #8
 801062e:	46bd      	mov	sp, r7
 8010630:	bd80      	pop	{r7, pc}

08010632 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010632:	b580      	push	{r7, lr}
 8010634:	b084      	sub	sp, #16
 8010636:	af00      	add	r7, sp, #0
 8010638:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801063a:	f001 f945 	bl	80118c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010644:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010646:	e011      	b.n	801066c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801064c:	2b00      	cmp	r3, #0
 801064e:	d012      	beq.n	8010676 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	3324      	adds	r3, #36	@ 0x24
 8010654:	4618      	mov	r0, r3
 8010656:	f000 fc41 	bl	8010edc <xTaskRemoveFromEventList>
 801065a:	4603      	mov	r3, r0
 801065c:	2b00      	cmp	r3, #0
 801065e:	d001      	beq.n	8010664 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010660:	f000 fd1a 	bl	8011098 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010664:	7bfb      	ldrb	r3, [r7, #15]
 8010666:	3b01      	subs	r3, #1
 8010668:	b2db      	uxtb	r3, r3
 801066a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801066c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010670:	2b00      	cmp	r3, #0
 8010672:	dce9      	bgt.n	8010648 <prvUnlockQueue+0x16>
 8010674:	e000      	b.n	8010678 <prvUnlockQueue+0x46>
					break;
 8010676:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	22ff      	movs	r2, #255	@ 0xff
 801067c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8010680:	f001 f954 	bl	801192c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010684:	f001 f920 	bl	80118c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 801068e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010690:	e011      	b.n	80106b6 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	691b      	ldr	r3, [r3, #16]
 8010696:	2b00      	cmp	r3, #0
 8010698:	d012      	beq.n	80106c0 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	3310      	adds	r3, #16
 801069e:	4618      	mov	r0, r3
 80106a0:	f000 fc1c 	bl	8010edc <xTaskRemoveFromEventList>
 80106a4:	4603      	mov	r3, r0
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d001      	beq.n	80106ae <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80106aa:	f000 fcf5 	bl	8011098 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80106ae:	7bbb      	ldrb	r3, [r7, #14]
 80106b0:	3b01      	subs	r3, #1
 80106b2:	b2db      	uxtb	r3, r3
 80106b4:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80106b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	dce9      	bgt.n	8010692 <prvUnlockQueue+0x60>
 80106be:	e000      	b.n	80106c2 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80106c0:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	22ff      	movs	r2, #255	@ 0xff
 80106c6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80106ca:	f001 f92f 	bl	801192c <vPortExitCritical>
}
 80106ce:	bf00      	nop
 80106d0:	3710      	adds	r7, #16
 80106d2:	46bd      	mov	sp, r7
 80106d4:	bd80      	pop	{r7, pc}

080106d6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80106d6:	b580      	push	{r7, lr}
 80106d8:	b084      	sub	sp, #16
 80106da:	af00      	add	r7, sp, #0
 80106dc:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80106de:	f001 f8f3 	bl	80118c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d102      	bne.n	80106f0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80106ea:	2301      	movs	r3, #1
 80106ec:	60fb      	str	r3, [r7, #12]
 80106ee:	e001      	b.n	80106f4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80106f0:	2300      	movs	r3, #0
 80106f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80106f4:	f001 f91a 	bl	801192c <vPortExitCritical>

	return xReturn;
 80106f8:	68fb      	ldr	r3, [r7, #12]
}
 80106fa:	4618      	mov	r0, r3
 80106fc:	3710      	adds	r7, #16
 80106fe:	46bd      	mov	sp, r7
 8010700:	bd80      	pop	{r7, pc}

08010702 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010702:	b580      	push	{r7, lr}
 8010704:	b084      	sub	sp, #16
 8010706:	af00      	add	r7, sp, #0
 8010708:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801070a:	f001 f8dd 	bl	80118c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010716:	429a      	cmp	r2, r3
 8010718:	d102      	bne.n	8010720 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801071a:	2301      	movs	r3, #1
 801071c:	60fb      	str	r3, [r7, #12]
 801071e:	e001      	b.n	8010724 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010720:	2300      	movs	r3, #0
 8010722:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010724:	f001 f902 	bl	801192c <vPortExitCritical>

	return xReturn;
 8010728:	68fb      	ldr	r3, [r7, #12]
}
 801072a:	4618      	mov	r0, r3
 801072c:	3710      	adds	r7, #16
 801072e:	46bd      	mov	sp, r7
 8010730:	bd80      	pop	{r7, pc}
	...

08010734 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010734:	b480      	push	{r7}
 8010736:	b085      	sub	sp, #20
 8010738:	af00      	add	r7, sp, #0
 801073a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801073c:	2300      	movs	r3, #0
 801073e:	60fb      	str	r3, [r7, #12]
 8010740:	e016      	b.n	8010770 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010742:	4a10      	ldr	r2, [pc, #64]	@ (8010784 <vQueueUnregisterQueue+0x50>)
 8010744:	68fb      	ldr	r3, [r7, #12]
 8010746:	00db      	lsls	r3, r3, #3
 8010748:	4413      	add	r3, r2
 801074a:	685b      	ldr	r3, [r3, #4]
 801074c:	687a      	ldr	r2, [r7, #4]
 801074e:	429a      	cmp	r2, r3
 8010750:	d10b      	bne.n	801076a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010752:	4a0c      	ldr	r2, [pc, #48]	@ (8010784 <vQueueUnregisterQueue+0x50>)
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	2100      	movs	r1, #0
 8010758:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 801075c:	4a09      	ldr	r2, [pc, #36]	@ (8010784 <vQueueUnregisterQueue+0x50>)
 801075e:	68fb      	ldr	r3, [r7, #12]
 8010760:	00db      	lsls	r3, r3, #3
 8010762:	4413      	add	r3, r2
 8010764:	2200      	movs	r2, #0
 8010766:	605a      	str	r2, [r3, #4]
				break;
 8010768:	e006      	b.n	8010778 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801076a:	68fb      	ldr	r3, [r7, #12]
 801076c:	3301      	adds	r3, #1
 801076e:	60fb      	str	r3, [r7, #12]
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	2b07      	cmp	r3, #7
 8010774:	d9e5      	bls.n	8010742 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010776:	bf00      	nop
 8010778:	bf00      	nop
 801077a:	3714      	adds	r7, #20
 801077c:	46bd      	mov	sp, r7
 801077e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010782:	4770      	bx	lr
 8010784:	20002f7c 	.word	0x20002f7c

08010788 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010788:	b580      	push	{r7, lr}
 801078a:	b08c      	sub	sp, #48	@ 0x30
 801078c:	af04      	add	r7, sp, #16
 801078e:	60f8      	str	r0, [r7, #12]
 8010790:	60b9      	str	r1, [r7, #8]
 8010792:	603b      	str	r3, [r7, #0]
 8010794:	4613      	mov	r3, r2
 8010796:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010798:	88fb      	ldrh	r3, [r7, #6]
 801079a:	009b      	lsls	r3, r3, #2
 801079c:	4618      	mov	r0, r3
 801079e:	f001 f9b5 	bl	8011b0c <pvPortMalloc>
 80107a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80107a4:	697b      	ldr	r3, [r7, #20]
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d00e      	beq.n	80107c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80107aa:	2054      	movs	r0, #84	@ 0x54
 80107ac:	f001 f9ae 	bl	8011b0c <pvPortMalloc>
 80107b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80107b2:	69fb      	ldr	r3, [r7, #28]
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	d003      	beq.n	80107c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80107b8:	69fb      	ldr	r3, [r7, #28]
 80107ba:	697a      	ldr	r2, [r7, #20]
 80107bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80107be:	e005      	b.n	80107cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80107c0:	6978      	ldr	r0, [r7, #20]
 80107c2:	f001 fa71 	bl	8011ca8 <vPortFree>
 80107c6:	e001      	b.n	80107cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80107c8:	2300      	movs	r3, #0
 80107ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80107cc:	69fb      	ldr	r3, [r7, #28]
 80107ce:	2b00      	cmp	r3, #0
 80107d0:	d013      	beq.n	80107fa <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80107d2:	88fa      	ldrh	r2, [r7, #6]
 80107d4:	2300      	movs	r3, #0
 80107d6:	9303      	str	r3, [sp, #12]
 80107d8:	69fb      	ldr	r3, [r7, #28]
 80107da:	9302      	str	r3, [sp, #8]
 80107dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107de:	9301      	str	r3, [sp, #4]
 80107e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80107e2:	9300      	str	r3, [sp, #0]
 80107e4:	683b      	ldr	r3, [r7, #0]
 80107e6:	68b9      	ldr	r1, [r7, #8]
 80107e8:	68f8      	ldr	r0, [r7, #12]
 80107ea:	f000 f80e 	bl	801080a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80107ee:	69f8      	ldr	r0, [r7, #28]
 80107f0:	f000 f894 	bl	801091c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80107f4:	2301      	movs	r3, #1
 80107f6:	61bb      	str	r3, [r7, #24]
 80107f8:	e002      	b.n	8010800 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80107fa:	f04f 33ff 	mov.w	r3, #4294967295
 80107fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010800:	69bb      	ldr	r3, [r7, #24]
	}
 8010802:	4618      	mov	r0, r3
 8010804:	3720      	adds	r7, #32
 8010806:	46bd      	mov	sp, r7
 8010808:	bd80      	pop	{r7, pc}

0801080a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 801080a:	b580      	push	{r7, lr}
 801080c:	b088      	sub	sp, #32
 801080e:	af00      	add	r7, sp, #0
 8010810:	60f8      	str	r0, [r7, #12]
 8010812:	60b9      	str	r1, [r7, #8]
 8010814:	607a      	str	r2, [r7, #4]
 8010816:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801081a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010822:	3b01      	subs	r3, #1
 8010824:	009b      	lsls	r3, r3, #2
 8010826:	4413      	add	r3, r2
 8010828:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 801082a:	69bb      	ldr	r3, [r7, #24]
 801082c:	f023 0307 	bic.w	r3, r3, #7
 8010830:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010832:	69bb      	ldr	r3, [r7, #24]
 8010834:	f003 0307 	and.w	r3, r3, #7
 8010838:	2b00      	cmp	r3, #0
 801083a:	d00b      	beq.n	8010854 <prvInitialiseNewTask+0x4a>
	__asm volatile
 801083c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010840:	f383 8811 	msr	BASEPRI, r3
 8010844:	f3bf 8f6f 	isb	sy
 8010848:	f3bf 8f4f 	dsb	sy
 801084c:	617b      	str	r3, [r7, #20]
}
 801084e:	bf00      	nop
 8010850:	bf00      	nop
 8010852:	e7fd      	b.n	8010850 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010854:	68bb      	ldr	r3, [r7, #8]
 8010856:	2b00      	cmp	r3, #0
 8010858:	d01f      	beq.n	801089a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801085a:	2300      	movs	r3, #0
 801085c:	61fb      	str	r3, [r7, #28]
 801085e:	e012      	b.n	8010886 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010860:	68ba      	ldr	r2, [r7, #8]
 8010862:	69fb      	ldr	r3, [r7, #28]
 8010864:	4413      	add	r3, r2
 8010866:	7819      	ldrb	r1, [r3, #0]
 8010868:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801086a:	69fb      	ldr	r3, [r7, #28]
 801086c:	4413      	add	r3, r2
 801086e:	3334      	adds	r3, #52	@ 0x34
 8010870:	460a      	mov	r2, r1
 8010872:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010874:	68ba      	ldr	r2, [r7, #8]
 8010876:	69fb      	ldr	r3, [r7, #28]
 8010878:	4413      	add	r3, r2
 801087a:	781b      	ldrb	r3, [r3, #0]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d006      	beq.n	801088e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010880:	69fb      	ldr	r3, [r7, #28]
 8010882:	3301      	adds	r3, #1
 8010884:	61fb      	str	r3, [r7, #28]
 8010886:	69fb      	ldr	r3, [r7, #28]
 8010888:	2b0f      	cmp	r3, #15
 801088a:	d9e9      	bls.n	8010860 <prvInitialiseNewTask+0x56>
 801088c:	e000      	b.n	8010890 <prvInitialiseNewTask+0x86>
			{
				break;
 801088e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010892:	2200      	movs	r2, #0
 8010894:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010898:	e003      	b.n	80108a2 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801089a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801089c:	2200      	movs	r2, #0
 801089e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80108a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108a4:	2b06      	cmp	r3, #6
 80108a6:	d901      	bls.n	80108ac <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80108a8:	2306      	movs	r3, #6
 80108aa:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80108ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80108b0:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80108b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80108b6:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80108b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ba:	2200      	movs	r2, #0
 80108bc:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80108be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108c0:	3304      	adds	r3, #4
 80108c2:	4618      	mov	r0, r3
 80108c4:	f7ff f893 	bl	800f9ee <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80108c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ca:	3318      	adds	r3, #24
 80108cc:	4618      	mov	r0, r3
 80108ce:	f7ff f88e 	bl	800f9ee <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80108d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80108d6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108da:	f1c3 0207 	rsb	r2, r3, #7
 80108de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108e0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80108e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80108e6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80108e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108ea:	2200      	movs	r2, #0
 80108ec:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80108ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108f0:	2200      	movs	r2, #0
 80108f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80108f6:	683a      	ldr	r2, [r7, #0]
 80108f8:	68f9      	ldr	r1, [r7, #12]
 80108fa:	69b8      	ldr	r0, [r7, #24]
 80108fc:	f000 feb4 	bl	8011668 <pxPortInitialiseStack>
 8010900:	4602      	mov	r2, r0
 8010902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010904:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010908:	2b00      	cmp	r3, #0
 801090a:	d002      	beq.n	8010912 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801090c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801090e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010910:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010912:	bf00      	nop
 8010914:	3720      	adds	r7, #32
 8010916:	46bd      	mov	sp, r7
 8010918:	bd80      	pop	{r7, pc}
	...

0801091c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 801091c:	b580      	push	{r7, lr}
 801091e:	b082      	sub	sp, #8
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010924:	f000 ffd0 	bl	80118c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010928:	4b2a      	ldr	r3, [pc, #168]	@ (80109d4 <prvAddNewTaskToReadyList+0xb8>)
 801092a:	681b      	ldr	r3, [r3, #0]
 801092c:	3301      	adds	r3, #1
 801092e:	4a29      	ldr	r2, [pc, #164]	@ (80109d4 <prvAddNewTaskToReadyList+0xb8>)
 8010930:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010932:	4b29      	ldr	r3, [pc, #164]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	2b00      	cmp	r3, #0
 8010938:	d109      	bne.n	801094e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801093a:	4a27      	ldr	r2, [pc, #156]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 801093c:	687b      	ldr	r3, [r7, #4]
 801093e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010940:	4b24      	ldr	r3, [pc, #144]	@ (80109d4 <prvAddNewTaskToReadyList+0xb8>)
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	2b01      	cmp	r3, #1
 8010946:	d110      	bne.n	801096a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010948:	f000 fbca 	bl	80110e0 <prvInitialiseTaskLists>
 801094c:	e00d      	b.n	801096a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801094e:	4b23      	ldr	r3, [pc, #140]	@ (80109dc <prvAddNewTaskToReadyList+0xc0>)
 8010950:	681b      	ldr	r3, [r3, #0]
 8010952:	2b00      	cmp	r3, #0
 8010954:	d109      	bne.n	801096a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010956:	4b20      	ldr	r3, [pc, #128]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 8010958:	681b      	ldr	r3, [r3, #0]
 801095a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010960:	429a      	cmp	r2, r3
 8010962:	d802      	bhi.n	801096a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010964:	4a1c      	ldr	r2, [pc, #112]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801096a:	4b1d      	ldr	r3, [pc, #116]	@ (80109e0 <prvAddNewTaskToReadyList+0xc4>)
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	3301      	adds	r3, #1
 8010970:	4a1b      	ldr	r2, [pc, #108]	@ (80109e0 <prvAddNewTaskToReadyList+0xc4>)
 8010972:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010978:	2201      	movs	r2, #1
 801097a:	409a      	lsls	r2, r3
 801097c:	4b19      	ldr	r3, [pc, #100]	@ (80109e4 <prvAddNewTaskToReadyList+0xc8>)
 801097e:	681b      	ldr	r3, [r3, #0]
 8010980:	4313      	orrs	r3, r2
 8010982:	4a18      	ldr	r2, [pc, #96]	@ (80109e4 <prvAddNewTaskToReadyList+0xc8>)
 8010984:	6013      	str	r3, [r2, #0]
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801098a:	4613      	mov	r3, r2
 801098c:	009b      	lsls	r3, r3, #2
 801098e:	4413      	add	r3, r2
 8010990:	009b      	lsls	r3, r3, #2
 8010992:	4a15      	ldr	r2, [pc, #84]	@ (80109e8 <prvAddNewTaskToReadyList+0xcc>)
 8010994:	441a      	add	r2, r3
 8010996:	687b      	ldr	r3, [r7, #4]
 8010998:	3304      	adds	r3, #4
 801099a:	4619      	mov	r1, r3
 801099c:	4610      	mov	r0, r2
 801099e:	f7ff f833 	bl	800fa08 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80109a2:	f000 ffc3 	bl	801192c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80109a6:	4b0d      	ldr	r3, [pc, #52]	@ (80109dc <prvAddNewTaskToReadyList+0xc0>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	2b00      	cmp	r3, #0
 80109ac:	d00e      	beq.n	80109cc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80109ae:	4b0a      	ldr	r3, [pc, #40]	@ (80109d8 <prvAddNewTaskToReadyList+0xbc>)
 80109b0:	681b      	ldr	r3, [r3, #0]
 80109b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109b4:	687b      	ldr	r3, [r7, #4]
 80109b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109b8:	429a      	cmp	r2, r3
 80109ba:	d207      	bcs.n	80109cc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80109bc:	4b0b      	ldr	r3, [pc, #44]	@ (80109ec <prvAddNewTaskToReadyList+0xd0>)
 80109be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80109c2:	601a      	str	r2, [r3, #0]
 80109c4:	f3bf 8f4f 	dsb	sy
 80109c8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80109cc:	bf00      	nop
 80109ce:	3708      	adds	r7, #8
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bd80      	pop	{r7, pc}
 80109d4:	200030bc 	.word	0x200030bc
 80109d8:	20002fbc 	.word	0x20002fbc
 80109dc:	200030c8 	.word	0x200030c8
 80109e0:	200030d8 	.word	0x200030d8
 80109e4:	200030c4 	.word	0x200030c4
 80109e8:	20002fc0 	.word	0x20002fc0
 80109ec:	e000ed04 	.word	0xe000ed04

080109f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80109f0:	b580      	push	{r7, lr}
 80109f2:	b084      	sub	sp, #16
 80109f4:	af00      	add	r7, sp, #0
 80109f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80109f8:	2300      	movs	r3, #0
 80109fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	2b00      	cmp	r3, #0
 8010a00:	d018      	beq.n	8010a34 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010a02:	4b14      	ldr	r3, [pc, #80]	@ (8010a54 <vTaskDelay+0x64>)
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	d00b      	beq.n	8010a22 <vTaskDelay+0x32>
	__asm volatile
 8010a0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a0e:	f383 8811 	msr	BASEPRI, r3
 8010a12:	f3bf 8f6f 	isb	sy
 8010a16:	f3bf 8f4f 	dsb	sy
 8010a1a:	60bb      	str	r3, [r7, #8]
}
 8010a1c:	bf00      	nop
 8010a1e:	bf00      	nop
 8010a20:	e7fd      	b.n	8010a1e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010a22:	f000 f863 	bl	8010aec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010a26:	2100      	movs	r1, #0
 8010a28:	6878      	ldr	r0, [r7, #4]
 8010a2a:	f000 fdb7 	bl	801159c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010a2e:	f000 f86b 	bl	8010b08 <xTaskResumeAll>
 8010a32:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	2b00      	cmp	r3, #0
 8010a38:	d107      	bne.n	8010a4a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010a3a:	4b07      	ldr	r3, [pc, #28]	@ (8010a58 <vTaskDelay+0x68>)
 8010a3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a40:	601a      	str	r2, [r3, #0]
 8010a42:	f3bf 8f4f 	dsb	sy
 8010a46:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010a4a:	bf00      	nop
 8010a4c:	3710      	adds	r7, #16
 8010a4e:	46bd      	mov	sp, r7
 8010a50:	bd80      	pop	{r7, pc}
 8010a52:	bf00      	nop
 8010a54:	200030e4 	.word	0x200030e4
 8010a58:	e000ed04 	.word	0xe000ed04

08010a5c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b086      	sub	sp, #24
 8010a60:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8010a62:	4b1c      	ldr	r3, [pc, #112]	@ (8010ad4 <vTaskStartScheduler+0x78>)
 8010a64:	9301      	str	r3, [sp, #4]
 8010a66:	2300      	movs	r3, #0
 8010a68:	9300      	str	r3, [sp, #0]
 8010a6a:	2300      	movs	r3, #0
 8010a6c:	2280      	movs	r2, #128	@ 0x80
 8010a6e:	491a      	ldr	r1, [pc, #104]	@ (8010ad8 <vTaskStartScheduler+0x7c>)
 8010a70:	481a      	ldr	r0, [pc, #104]	@ (8010adc <vTaskStartScheduler+0x80>)
 8010a72:	f7ff fe89 	bl	8010788 <xTaskCreate>
 8010a76:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	2b01      	cmp	r3, #1
 8010a7c:	d116      	bne.n	8010aac <vTaskStartScheduler+0x50>
	__asm volatile
 8010a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010a82:	f383 8811 	msr	BASEPRI, r3
 8010a86:	f3bf 8f6f 	isb	sy
 8010a8a:	f3bf 8f4f 	dsb	sy
 8010a8e:	60bb      	str	r3, [r7, #8]
}
 8010a90:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010a92:	4b13      	ldr	r3, [pc, #76]	@ (8010ae0 <vTaskStartScheduler+0x84>)
 8010a94:	f04f 32ff 	mov.w	r2, #4294967295
 8010a98:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010a9a:	4b12      	ldr	r3, [pc, #72]	@ (8010ae4 <vTaskStartScheduler+0x88>)
 8010a9c:	2201      	movs	r2, #1
 8010a9e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010aa0:	4b11      	ldr	r3, [pc, #68]	@ (8010ae8 <vTaskStartScheduler+0x8c>)
 8010aa2:	2200      	movs	r2, #0
 8010aa4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010aa6:	f000 fe6b 	bl	8011780 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010aaa:	e00f      	b.n	8010acc <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010aac:	68fb      	ldr	r3, [r7, #12]
 8010aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ab2:	d10b      	bne.n	8010acc <vTaskStartScheduler+0x70>
	__asm volatile
 8010ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ab8:	f383 8811 	msr	BASEPRI, r3
 8010abc:	f3bf 8f6f 	isb	sy
 8010ac0:	f3bf 8f4f 	dsb	sy
 8010ac4:	607b      	str	r3, [r7, #4]
}
 8010ac6:	bf00      	nop
 8010ac8:	bf00      	nop
 8010aca:	e7fd      	b.n	8010ac8 <vTaskStartScheduler+0x6c>
}
 8010acc:	bf00      	nop
 8010ace:	3710      	adds	r7, #16
 8010ad0:	46bd      	mov	sp, r7
 8010ad2:	bd80      	pop	{r7, pc}
 8010ad4:	200030e0 	.word	0x200030e0
 8010ad8:	0801508c 	.word	0x0801508c
 8010adc:	080110b1 	.word	0x080110b1
 8010ae0:	200030dc 	.word	0x200030dc
 8010ae4:	200030c8 	.word	0x200030c8
 8010ae8:	200030c0 	.word	0x200030c0

08010aec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010aec:	b480      	push	{r7}
 8010aee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010af0:	4b04      	ldr	r3, [pc, #16]	@ (8010b04 <vTaskSuspendAll+0x18>)
 8010af2:	681b      	ldr	r3, [r3, #0]
 8010af4:	3301      	adds	r3, #1
 8010af6:	4a03      	ldr	r2, [pc, #12]	@ (8010b04 <vTaskSuspendAll+0x18>)
 8010af8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010afa:	bf00      	nop
 8010afc:	46bd      	mov	sp, r7
 8010afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b02:	4770      	bx	lr
 8010b04:	200030e4 	.word	0x200030e4

08010b08 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010b08:	b580      	push	{r7, lr}
 8010b0a:	b084      	sub	sp, #16
 8010b0c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010b0e:	2300      	movs	r3, #0
 8010b10:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010b12:	2300      	movs	r3, #0
 8010b14:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010b16:	4b42      	ldr	r3, [pc, #264]	@ (8010c20 <xTaskResumeAll+0x118>)
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	2b00      	cmp	r3, #0
 8010b1c:	d10b      	bne.n	8010b36 <xTaskResumeAll+0x2e>
	__asm volatile
 8010b1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b22:	f383 8811 	msr	BASEPRI, r3
 8010b26:	f3bf 8f6f 	isb	sy
 8010b2a:	f3bf 8f4f 	dsb	sy
 8010b2e:	603b      	str	r3, [r7, #0]
}
 8010b30:	bf00      	nop
 8010b32:	bf00      	nop
 8010b34:	e7fd      	b.n	8010b32 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010b36:	f000 fec7 	bl	80118c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010b3a:	4b39      	ldr	r3, [pc, #228]	@ (8010c20 <xTaskResumeAll+0x118>)
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	3b01      	subs	r3, #1
 8010b40:	4a37      	ldr	r2, [pc, #220]	@ (8010c20 <xTaskResumeAll+0x118>)
 8010b42:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010b44:	4b36      	ldr	r3, [pc, #216]	@ (8010c20 <xTaskResumeAll+0x118>)
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d161      	bne.n	8010c10 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010b4c:	4b35      	ldr	r3, [pc, #212]	@ (8010c24 <xTaskResumeAll+0x11c>)
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	2b00      	cmp	r3, #0
 8010b52:	d05d      	beq.n	8010c10 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010b54:	e02e      	b.n	8010bb4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010b56:	4b34      	ldr	r3, [pc, #208]	@ (8010c28 <xTaskResumeAll+0x120>)
 8010b58:	68db      	ldr	r3, [r3, #12]
 8010b5a:	68db      	ldr	r3, [r3, #12]
 8010b5c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	3318      	adds	r3, #24
 8010b62:	4618      	mov	r0, r3
 8010b64:	f7fe ffad 	bl	800fac2 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	3304      	adds	r3, #4
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	f7fe ffa8 	bl	800fac2 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b76:	2201      	movs	r2, #1
 8010b78:	409a      	lsls	r2, r3
 8010b7a:	4b2c      	ldr	r3, [pc, #176]	@ (8010c2c <xTaskResumeAll+0x124>)
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	4313      	orrs	r3, r2
 8010b80:	4a2a      	ldr	r2, [pc, #168]	@ (8010c2c <xTaskResumeAll+0x124>)
 8010b82:	6013      	str	r3, [r2, #0]
 8010b84:	68fb      	ldr	r3, [r7, #12]
 8010b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b88:	4613      	mov	r3, r2
 8010b8a:	009b      	lsls	r3, r3, #2
 8010b8c:	4413      	add	r3, r2
 8010b8e:	009b      	lsls	r3, r3, #2
 8010b90:	4a27      	ldr	r2, [pc, #156]	@ (8010c30 <xTaskResumeAll+0x128>)
 8010b92:	441a      	add	r2, r3
 8010b94:	68fb      	ldr	r3, [r7, #12]
 8010b96:	3304      	adds	r3, #4
 8010b98:	4619      	mov	r1, r3
 8010b9a:	4610      	mov	r0, r2
 8010b9c:	f7fe ff34 	bl	800fa08 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010ba0:	68fb      	ldr	r3, [r7, #12]
 8010ba2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010ba4:	4b23      	ldr	r3, [pc, #140]	@ (8010c34 <xTaskResumeAll+0x12c>)
 8010ba6:	681b      	ldr	r3, [r3, #0]
 8010ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010baa:	429a      	cmp	r2, r3
 8010bac:	d302      	bcc.n	8010bb4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010bae:	4b22      	ldr	r3, [pc, #136]	@ (8010c38 <xTaskResumeAll+0x130>)
 8010bb0:	2201      	movs	r2, #1
 8010bb2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8010c28 <xTaskResumeAll+0x120>)
 8010bb6:	681b      	ldr	r3, [r3, #0]
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d1cc      	bne.n	8010b56 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010bbc:	68fb      	ldr	r3, [r7, #12]
 8010bbe:	2b00      	cmp	r3, #0
 8010bc0:	d001      	beq.n	8010bc6 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010bc2:	f000 fb0b 	bl	80111dc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8010c3c <xTaskResumeAll+0x134>)
 8010bc8:	681b      	ldr	r3, [r3, #0]
 8010bca:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d010      	beq.n	8010bf4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010bd2:	f000 f847 	bl	8010c64 <xTaskIncrementTick>
 8010bd6:	4603      	mov	r3, r0
 8010bd8:	2b00      	cmp	r3, #0
 8010bda:	d002      	beq.n	8010be2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010bdc:	4b16      	ldr	r3, [pc, #88]	@ (8010c38 <xTaskResumeAll+0x130>)
 8010bde:	2201      	movs	r2, #1
 8010be0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	3b01      	subs	r3, #1
 8010be6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	2b00      	cmp	r3, #0
 8010bec:	d1f1      	bne.n	8010bd2 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8010bee:	4b13      	ldr	r3, [pc, #76]	@ (8010c3c <xTaskResumeAll+0x134>)
 8010bf0:	2200      	movs	r2, #0
 8010bf2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010bf4:	4b10      	ldr	r3, [pc, #64]	@ (8010c38 <xTaskResumeAll+0x130>)
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d009      	beq.n	8010c10 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010bfc:	2301      	movs	r3, #1
 8010bfe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010c00:	4b0f      	ldr	r3, [pc, #60]	@ (8010c40 <xTaskResumeAll+0x138>)
 8010c02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010c06:	601a      	str	r2, [r3, #0]
 8010c08:	f3bf 8f4f 	dsb	sy
 8010c0c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010c10:	f000 fe8c 	bl	801192c <vPortExitCritical>

	return xAlreadyYielded;
 8010c14:	68bb      	ldr	r3, [r7, #8]
}
 8010c16:	4618      	mov	r0, r3
 8010c18:	3710      	adds	r7, #16
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bd80      	pop	{r7, pc}
 8010c1e:	bf00      	nop
 8010c20:	200030e4 	.word	0x200030e4
 8010c24:	200030bc 	.word	0x200030bc
 8010c28:	2000307c 	.word	0x2000307c
 8010c2c:	200030c4 	.word	0x200030c4
 8010c30:	20002fc0 	.word	0x20002fc0
 8010c34:	20002fbc 	.word	0x20002fbc
 8010c38:	200030d0 	.word	0x200030d0
 8010c3c:	200030cc 	.word	0x200030cc
 8010c40:	e000ed04 	.word	0xe000ed04

08010c44 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8010c44:	b480      	push	{r7}
 8010c46:	b083      	sub	sp, #12
 8010c48:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010c4a:	4b05      	ldr	r3, [pc, #20]	@ (8010c60 <xTaskGetTickCount+0x1c>)
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010c50:	687b      	ldr	r3, [r7, #4]
}
 8010c52:	4618      	mov	r0, r3
 8010c54:	370c      	adds	r7, #12
 8010c56:	46bd      	mov	sp, r7
 8010c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c5c:	4770      	bx	lr
 8010c5e:	bf00      	nop
 8010c60:	200030c0 	.word	0x200030c0

08010c64 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010c64:	b580      	push	{r7, lr}
 8010c66:	b086      	sub	sp, #24
 8010c68:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010c6e:	4b4f      	ldr	r3, [pc, #316]	@ (8010dac <xTaskIncrementTick+0x148>)
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	f040 808f 	bne.w	8010d96 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010c78:	4b4d      	ldr	r3, [pc, #308]	@ (8010db0 <xTaskIncrementTick+0x14c>)
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	3301      	adds	r3, #1
 8010c7e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010c80:	4a4b      	ldr	r2, [pc, #300]	@ (8010db0 <xTaskIncrementTick+0x14c>)
 8010c82:	693b      	ldr	r3, [r7, #16]
 8010c84:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8010c86:	693b      	ldr	r3, [r7, #16]
 8010c88:	2b00      	cmp	r3, #0
 8010c8a:	d121      	bne.n	8010cd0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010c8c:	4b49      	ldr	r3, [pc, #292]	@ (8010db4 <xTaskIncrementTick+0x150>)
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	681b      	ldr	r3, [r3, #0]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d00b      	beq.n	8010cae <xTaskIncrementTick+0x4a>
	__asm volatile
 8010c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c9a:	f383 8811 	msr	BASEPRI, r3
 8010c9e:	f3bf 8f6f 	isb	sy
 8010ca2:	f3bf 8f4f 	dsb	sy
 8010ca6:	603b      	str	r3, [r7, #0]
}
 8010ca8:	bf00      	nop
 8010caa:	bf00      	nop
 8010cac:	e7fd      	b.n	8010caa <xTaskIncrementTick+0x46>
 8010cae:	4b41      	ldr	r3, [pc, #260]	@ (8010db4 <xTaskIncrementTick+0x150>)
 8010cb0:	681b      	ldr	r3, [r3, #0]
 8010cb2:	60fb      	str	r3, [r7, #12]
 8010cb4:	4b40      	ldr	r3, [pc, #256]	@ (8010db8 <xTaskIncrementTick+0x154>)
 8010cb6:	681b      	ldr	r3, [r3, #0]
 8010cb8:	4a3e      	ldr	r2, [pc, #248]	@ (8010db4 <xTaskIncrementTick+0x150>)
 8010cba:	6013      	str	r3, [r2, #0]
 8010cbc:	4a3e      	ldr	r2, [pc, #248]	@ (8010db8 <xTaskIncrementTick+0x154>)
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	6013      	str	r3, [r2, #0]
 8010cc2:	4b3e      	ldr	r3, [pc, #248]	@ (8010dbc <xTaskIncrementTick+0x158>)
 8010cc4:	681b      	ldr	r3, [r3, #0]
 8010cc6:	3301      	adds	r3, #1
 8010cc8:	4a3c      	ldr	r2, [pc, #240]	@ (8010dbc <xTaskIncrementTick+0x158>)
 8010cca:	6013      	str	r3, [r2, #0]
 8010ccc:	f000 fa86 	bl	80111dc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010cd0:	4b3b      	ldr	r3, [pc, #236]	@ (8010dc0 <xTaskIncrementTick+0x15c>)
 8010cd2:	681b      	ldr	r3, [r3, #0]
 8010cd4:	693a      	ldr	r2, [r7, #16]
 8010cd6:	429a      	cmp	r2, r3
 8010cd8:	d348      	bcc.n	8010d6c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010cda:	4b36      	ldr	r3, [pc, #216]	@ (8010db4 <xTaskIncrementTick+0x150>)
 8010cdc:	681b      	ldr	r3, [r3, #0]
 8010cde:	681b      	ldr	r3, [r3, #0]
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d104      	bne.n	8010cee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ce4:	4b36      	ldr	r3, [pc, #216]	@ (8010dc0 <xTaskIncrementTick+0x15c>)
 8010ce6:	f04f 32ff 	mov.w	r2, #4294967295
 8010cea:	601a      	str	r2, [r3, #0]
					break;
 8010cec:	e03e      	b.n	8010d6c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010cee:	4b31      	ldr	r3, [pc, #196]	@ (8010db4 <xTaskIncrementTick+0x150>)
 8010cf0:	681b      	ldr	r3, [r3, #0]
 8010cf2:	68db      	ldr	r3, [r3, #12]
 8010cf4:	68db      	ldr	r3, [r3, #12]
 8010cf6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010cf8:	68bb      	ldr	r3, [r7, #8]
 8010cfa:	685b      	ldr	r3, [r3, #4]
 8010cfc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010cfe:	693a      	ldr	r2, [r7, #16]
 8010d00:	687b      	ldr	r3, [r7, #4]
 8010d02:	429a      	cmp	r2, r3
 8010d04:	d203      	bcs.n	8010d0e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8010d06:	4a2e      	ldr	r2, [pc, #184]	@ (8010dc0 <xTaskIncrementTick+0x15c>)
 8010d08:	687b      	ldr	r3, [r7, #4]
 8010d0a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010d0c:	e02e      	b.n	8010d6c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010d0e:	68bb      	ldr	r3, [r7, #8]
 8010d10:	3304      	adds	r3, #4
 8010d12:	4618      	mov	r0, r3
 8010d14:	f7fe fed5 	bl	800fac2 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8010d18:	68bb      	ldr	r3, [r7, #8]
 8010d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d004      	beq.n	8010d2a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010d20:	68bb      	ldr	r3, [r7, #8]
 8010d22:	3318      	adds	r3, #24
 8010d24:	4618      	mov	r0, r3
 8010d26:	f7fe fecc 	bl	800fac2 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8010d2a:	68bb      	ldr	r3, [r7, #8]
 8010d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d2e:	2201      	movs	r2, #1
 8010d30:	409a      	lsls	r2, r3
 8010d32:	4b24      	ldr	r3, [pc, #144]	@ (8010dc4 <xTaskIncrementTick+0x160>)
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	4313      	orrs	r3, r2
 8010d38:	4a22      	ldr	r2, [pc, #136]	@ (8010dc4 <xTaskIncrementTick+0x160>)
 8010d3a:	6013      	str	r3, [r2, #0]
 8010d3c:	68bb      	ldr	r3, [r7, #8]
 8010d3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d40:	4613      	mov	r3, r2
 8010d42:	009b      	lsls	r3, r3, #2
 8010d44:	4413      	add	r3, r2
 8010d46:	009b      	lsls	r3, r3, #2
 8010d48:	4a1f      	ldr	r2, [pc, #124]	@ (8010dc8 <xTaskIncrementTick+0x164>)
 8010d4a:	441a      	add	r2, r3
 8010d4c:	68bb      	ldr	r3, [r7, #8]
 8010d4e:	3304      	adds	r3, #4
 8010d50:	4619      	mov	r1, r3
 8010d52:	4610      	mov	r0, r2
 8010d54:	f7fe fe58 	bl	800fa08 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010d58:	68bb      	ldr	r3, [r7, #8]
 8010d5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d5c:	4b1b      	ldr	r3, [pc, #108]	@ (8010dcc <xTaskIncrementTick+0x168>)
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d62:	429a      	cmp	r2, r3
 8010d64:	d3b9      	bcc.n	8010cda <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8010d66:	2301      	movs	r3, #1
 8010d68:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010d6a:	e7b6      	b.n	8010cda <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010d6c:	4b17      	ldr	r3, [pc, #92]	@ (8010dcc <xTaskIncrementTick+0x168>)
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d72:	4915      	ldr	r1, [pc, #84]	@ (8010dc8 <xTaskIncrementTick+0x164>)
 8010d74:	4613      	mov	r3, r2
 8010d76:	009b      	lsls	r3, r3, #2
 8010d78:	4413      	add	r3, r2
 8010d7a:	009b      	lsls	r3, r3, #2
 8010d7c:	440b      	add	r3, r1
 8010d7e:	681b      	ldr	r3, [r3, #0]
 8010d80:	2b01      	cmp	r3, #1
 8010d82:	d901      	bls.n	8010d88 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010d84:	2301      	movs	r3, #1
 8010d86:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8010d88:	4b11      	ldr	r3, [pc, #68]	@ (8010dd0 <xTaskIncrementTick+0x16c>)
 8010d8a:	681b      	ldr	r3, [r3, #0]
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	d007      	beq.n	8010da0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8010d90:	2301      	movs	r3, #1
 8010d92:	617b      	str	r3, [r7, #20]
 8010d94:	e004      	b.n	8010da0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8010d96:	4b0f      	ldr	r3, [pc, #60]	@ (8010dd4 <xTaskIncrementTick+0x170>)
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	3301      	adds	r3, #1
 8010d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8010dd4 <xTaskIncrementTick+0x170>)
 8010d9e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8010da0:	697b      	ldr	r3, [r7, #20]
}
 8010da2:	4618      	mov	r0, r3
 8010da4:	3718      	adds	r7, #24
 8010da6:	46bd      	mov	sp, r7
 8010da8:	bd80      	pop	{r7, pc}
 8010daa:	bf00      	nop
 8010dac:	200030e4 	.word	0x200030e4
 8010db0:	200030c0 	.word	0x200030c0
 8010db4:	20003074 	.word	0x20003074
 8010db8:	20003078 	.word	0x20003078
 8010dbc:	200030d4 	.word	0x200030d4
 8010dc0:	200030dc 	.word	0x200030dc
 8010dc4:	200030c4 	.word	0x200030c4
 8010dc8:	20002fc0 	.word	0x20002fc0
 8010dcc:	20002fbc 	.word	0x20002fbc
 8010dd0:	200030d0 	.word	0x200030d0
 8010dd4:	200030cc 	.word	0x200030cc

08010dd8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010dd8:	b480      	push	{r7}
 8010dda:	b087      	sub	sp, #28
 8010ddc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010dde:	4b27      	ldr	r3, [pc, #156]	@ (8010e7c <vTaskSwitchContext+0xa4>)
 8010de0:	681b      	ldr	r3, [r3, #0]
 8010de2:	2b00      	cmp	r3, #0
 8010de4:	d003      	beq.n	8010dee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8010de6:	4b26      	ldr	r3, [pc, #152]	@ (8010e80 <vTaskSwitchContext+0xa8>)
 8010de8:	2201      	movs	r2, #1
 8010dea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010dec:	e040      	b.n	8010e70 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8010dee:	4b24      	ldr	r3, [pc, #144]	@ (8010e80 <vTaskSwitchContext+0xa8>)
 8010df0:	2200      	movs	r2, #0
 8010df2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010df4:	4b23      	ldr	r3, [pc, #140]	@ (8010e84 <vTaskSwitchContext+0xac>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010dfa:	68fb      	ldr	r3, [r7, #12]
 8010dfc:	fab3 f383 	clz	r3, r3
 8010e00:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010e02:	7afb      	ldrb	r3, [r7, #11]
 8010e04:	f1c3 031f 	rsb	r3, r3, #31
 8010e08:	617b      	str	r3, [r7, #20]
 8010e0a:	491f      	ldr	r1, [pc, #124]	@ (8010e88 <vTaskSwitchContext+0xb0>)
 8010e0c:	697a      	ldr	r2, [r7, #20]
 8010e0e:	4613      	mov	r3, r2
 8010e10:	009b      	lsls	r3, r3, #2
 8010e12:	4413      	add	r3, r2
 8010e14:	009b      	lsls	r3, r3, #2
 8010e16:	440b      	add	r3, r1
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d10b      	bne.n	8010e36 <vTaskSwitchContext+0x5e>
	__asm volatile
 8010e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e22:	f383 8811 	msr	BASEPRI, r3
 8010e26:	f3bf 8f6f 	isb	sy
 8010e2a:	f3bf 8f4f 	dsb	sy
 8010e2e:	607b      	str	r3, [r7, #4]
}
 8010e30:	bf00      	nop
 8010e32:	bf00      	nop
 8010e34:	e7fd      	b.n	8010e32 <vTaskSwitchContext+0x5a>
 8010e36:	697a      	ldr	r2, [r7, #20]
 8010e38:	4613      	mov	r3, r2
 8010e3a:	009b      	lsls	r3, r3, #2
 8010e3c:	4413      	add	r3, r2
 8010e3e:	009b      	lsls	r3, r3, #2
 8010e40:	4a11      	ldr	r2, [pc, #68]	@ (8010e88 <vTaskSwitchContext+0xb0>)
 8010e42:	4413      	add	r3, r2
 8010e44:	613b      	str	r3, [r7, #16]
 8010e46:	693b      	ldr	r3, [r7, #16]
 8010e48:	685b      	ldr	r3, [r3, #4]
 8010e4a:	685a      	ldr	r2, [r3, #4]
 8010e4c:	693b      	ldr	r3, [r7, #16]
 8010e4e:	605a      	str	r2, [r3, #4]
 8010e50:	693b      	ldr	r3, [r7, #16]
 8010e52:	685a      	ldr	r2, [r3, #4]
 8010e54:	693b      	ldr	r3, [r7, #16]
 8010e56:	3308      	adds	r3, #8
 8010e58:	429a      	cmp	r2, r3
 8010e5a:	d104      	bne.n	8010e66 <vTaskSwitchContext+0x8e>
 8010e5c:	693b      	ldr	r3, [r7, #16]
 8010e5e:	685b      	ldr	r3, [r3, #4]
 8010e60:	685a      	ldr	r2, [r3, #4]
 8010e62:	693b      	ldr	r3, [r7, #16]
 8010e64:	605a      	str	r2, [r3, #4]
 8010e66:	693b      	ldr	r3, [r7, #16]
 8010e68:	685b      	ldr	r3, [r3, #4]
 8010e6a:	68db      	ldr	r3, [r3, #12]
 8010e6c:	4a07      	ldr	r2, [pc, #28]	@ (8010e8c <vTaskSwitchContext+0xb4>)
 8010e6e:	6013      	str	r3, [r2, #0]
}
 8010e70:	bf00      	nop
 8010e72:	371c      	adds	r7, #28
 8010e74:	46bd      	mov	sp, r7
 8010e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e7a:	4770      	bx	lr
 8010e7c:	200030e4 	.word	0x200030e4
 8010e80:	200030d0 	.word	0x200030d0
 8010e84:	200030c4 	.word	0x200030c4
 8010e88:	20002fc0 	.word	0x20002fc0
 8010e8c:	20002fbc 	.word	0x20002fbc

08010e90 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010e90:	b580      	push	{r7, lr}
 8010e92:	b084      	sub	sp, #16
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
 8010e98:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d10b      	bne.n	8010eb8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8010ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ea4:	f383 8811 	msr	BASEPRI, r3
 8010ea8:	f3bf 8f6f 	isb	sy
 8010eac:	f3bf 8f4f 	dsb	sy
 8010eb0:	60fb      	str	r3, [r7, #12]
}
 8010eb2:	bf00      	nop
 8010eb4:	bf00      	nop
 8010eb6:	e7fd      	b.n	8010eb4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010eb8:	4b07      	ldr	r3, [pc, #28]	@ (8010ed8 <vTaskPlaceOnEventList+0x48>)
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	3318      	adds	r3, #24
 8010ebe:	4619      	mov	r1, r3
 8010ec0:	6878      	ldr	r0, [r7, #4]
 8010ec2:	f7fe fdc5 	bl	800fa50 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010ec6:	2101      	movs	r1, #1
 8010ec8:	6838      	ldr	r0, [r7, #0]
 8010eca:	f000 fb67 	bl	801159c <prvAddCurrentTaskToDelayedList>
}
 8010ece:	bf00      	nop
 8010ed0:	3710      	adds	r7, #16
 8010ed2:	46bd      	mov	sp, r7
 8010ed4:	bd80      	pop	{r7, pc}
 8010ed6:	bf00      	nop
 8010ed8:	20002fbc 	.word	0x20002fbc

08010edc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010edc:	b580      	push	{r7, lr}
 8010ede:	b086      	sub	sp, #24
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	68db      	ldr	r3, [r3, #12]
 8010ee8:	68db      	ldr	r3, [r3, #12]
 8010eea:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010eec:	693b      	ldr	r3, [r7, #16]
 8010eee:	2b00      	cmp	r3, #0
 8010ef0:	d10b      	bne.n	8010f0a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8010ef2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ef6:	f383 8811 	msr	BASEPRI, r3
 8010efa:	f3bf 8f6f 	isb	sy
 8010efe:	f3bf 8f4f 	dsb	sy
 8010f02:	60fb      	str	r3, [r7, #12]
}
 8010f04:	bf00      	nop
 8010f06:	bf00      	nop
 8010f08:	e7fd      	b.n	8010f06 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010f0a:	693b      	ldr	r3, [r7, #16]
 8010f0c:	3318      	adds	r3, #24
 8010f0e:	4618      	mov	r0, r3
 8010f10:	f7fe fdd7 	bl	800fac2 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f14:	4b1d      	ldr	r3, [pc, #116]	@ (8010f8c <xTaskRemoveFromEventList+0xb0>)
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	2b00      	cmp	r3, #0
 8010f1a:	d11c      	bne.n	8010f56 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010f1c:	693b      	ldr	r3, [r7, #16]
 8010f1e:	3304      	adds	r3, #4
 8010f20:	4618      	mov	r0, r3
 8010f22:	f7fe fdce 	bl	800fac2 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010f26:	693b      	ldr	r3, [r7, #16]
 8010f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	409a      	lsls	r2, r3
 8010f2e:	4b18      	ldr	r3, [pc, #96]	@ (8010f90 <xTaskRemoveFromEventList+0xb4>)
 8010f30:	681b      	ldr	r3, [r3, #0]
 8010f32:	4313      	orrs	r3, r2
 8010f34:	4a16      	ldr	r2, [pc, #88]	@ (8010f90 <xTaskRemoveFromEventList+0xb4>)
 8010f36:	6013      	str	r3, [r2, #0]
 8010f38:	693b      	ldr	r3, [r7, #16]
 8010f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f3c:	4613      	mov	r3, r2
 8010f3e:	009b      	lsls	r3, r3, #2
 8010f40:	4413      	add	r3, r2
 8010f42:	009b      	lsls	r3, r3, #2
 8010f44:	4a13      	ldr	r2, [pc, #76]	@ (8010f94 <xTaskRemoveFromEventList+0xb8>)
 8010f46:	441a      	add	r2, r3
 8010f48:	693b      	ldr	r3, [r7, #16]
 8010f4a:	3304      	adds	r3, #4
 8010f4c:	4619      	mov	r1, r3
 8010f4e:	4610      	mov	r0, r2
 8010f50:	f7fe fd5a 	bl	800fa08 <vListInsertEnd>
 8010f54:	e005      	b.n	8010f62 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8010f56:	693b      	ldr	r3, [r7, #16]
 8010f58:	3318      	adds	r3, #24
 8010f5a:	4619      	mov	r1, r3
 8010f5c:	480e      	ldr	r0, [pc, #56]	@ (8010f98 <xTaskRemoveFromEventList+0xbc>)
 8010f5e:	f7fe fd53 	bl	800fa08 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010f62:	693b      	ldr	r3, [r7, #16]
 8010f64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010f66:	4b0d      	ldr	r3, [pc, #52]	@ (8010f9c <xTaskRemoveFromEventList+0xc0>)
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f6c:	429a      	cmp	r2, r3
 8010f6e:	d905      	bls.n	8010f7c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8010f70:	2301      	movs	r3, #1
 8010f72:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8010f74:	4b0a      	ldr	r3, [pc, #40]	@ (8010fa0 <xTaskRemoveFromEventList+0xc4>)
 8010f76:	2201      	movs	r2, #1
 8010f78:	601a      	str	r2, [r3, #0]
 8010f7a:	e001      	b.n	8010f80 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010f7c:	2300      	movs	r3, #0
 8010f7e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010f80:	697b      	ldr	r3, [r7, #20]
}
 8010f82:	4618      	mov	r0, r3
 8010f84:	3718      	adds	r7, #24
 8010f86:	46bd      	mov	sp, r7
 8010f88:	bd80      	pop	{r7, pc}
 8010f8a:	bf00      	nop
 8010f8c:	200030e4 	.word	0x200030e4
 8010f90:	200030c4 	.word	0x200030c4
 8010f94:	20002fc0 	.word	0x20002fc0
 8010f98:	2000307c 	.word	0x2000307c
 8010f9c:	20002fbc 	.word	0x20002fbc
 8010fa0:	200030d0 	.word	0x200030d0

08010fa4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8010fa4:	b480      	push	{r7}
 8010fa6:	b083      	sub	sp, #12
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010fac:	4b06      	ldr	r3, [pc, #24]	@ (8010fc8 <vTaskInternalSetTimeOutState+0x24>)
 8010fae:	681a      	ldr	r2, [r3, #0]
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010fb4:	4b05      	ldr	r3, [pc, #20]	@ (8010fcc <vTaskInternalSetTimeOutState+0x28>)
 8010fb6:	681a      	ldr	r2, [r3, #0]
 8010fb8:	687b      	ldr	r3, [r7, #4]
 8010fba:	605a      	str	r2, [r3, #4]
}
 8010fbc:	bf00      	nop
 8010fbe:	370c      	adds	r7, #12
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fc6:	4770      	bx	lr
 8010fc8:	200030d4 	.word	0x200030d4
 8010fcc:	200030c0 	.word	0x200030c0

08010fd0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010fd0:	b580      	push	{r7, lr}
 8010fd2:	b088      	sub	sp, #32
 8010fd4:	af00      	add	r7, sp, #0
 8010fd6:	6078      	str	r0, [r7, #4]
 8010fd8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d10b      	bne.n	8010ff8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8010fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010fe4:	f383 8811 	msr	BASEPRI, r3
 8010fe8:	f3bf 8f6f 	isb	sy
 8010fec:	f3bf 8f4f 	dsb	sy
 8010ff0:	613b      	str	r3, [r7, #16]
}
 8010ff2:	bf00      	nop
 8010ff4:	bf00      	nop
 8010ff6:	e7fd      	b.n	8010ff4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010ff8:	683b      	ldr	r3, [r7, #0]
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d10b      	bne.n	8011016 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8010ffe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011002:	f383 8811 	msr	BASEPRI, r3
 8011006:	f3bf 8f6f 	isb	sy
 801100a:	f3bf 8f4f 	dsb	sy
 801100e:	60fb      	str	r3, [r7, #12]
}
 8011010:	bf00      	nop
 8011012:	bf00      	nop
 8011014:	e7fd      	b.n	8011012 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011016:	f000 fc57 	bl	80118c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801101a:	4b1d      	ldr	r3, [pc, #116]	@ (8011090 <xTaskCheckForTimeOut+0xc0>)
 801101c:	681b      	ldr	r3, [r3, #0]
 801101e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	685b      	ldr	r3, [r3, #4]
 8011024:	69ba      	ldr	r2, [r7, #24]
 8011026:	1ad3      	subs	r3, r2, r3
 8011028:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801102a:	683b      	ldr	r3, [r7, #0]
 801102c:	681b      	ldr	r3, [r3, #0]
 801102e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011032:	d102      	bne.n	801103a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011034:	2300      	movs	r3, #0
 8011036:	61fb      	str	r3, [r7, #28]
 8011038:	e023      	b.n	8011082 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	681a      	ldr	r2, [r3, #0]
 801103e:	4b15      	ldr	r3, [pc, #84]	@ (8011094 <xTaskCheckForTimeOut+0xc4>)
 8011040:	681b      	ldr	r3, [r3, #0]
 8011042:	429a      	cmp	r2, r3
 8011044:	d007      	beq.n	8011056 <xTaskCheckForTimeOut+0x86>
 8011046:	687b      	ldr	r3, [r7, #4]
 8011048:	685b      	ldr	r3, [r3, #4]
 801104a:	69ba      	ldr	r2, [r7, #24]
 801104c:	429a      	cmp	r2, r3
 801104e:	d302      	bcc.n	8011056 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011050:	2301      	movs	r3, #1
 8011052:	61fb      	str	r3, [r7, #28]
 8011054:	e015      	b.n	8011082 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011056:	683b      	ldr	r3, [r7, #0]
 8011058:	681b      	ldr	r3, [r3, #0]
 801105a:	697a      	ldr	r2, [r7, #20]
 801105c:	429a      	cmp	r2, r3
 801105e:	d20b      	bcs.n	8011078 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	681a      	ldr	r2, [r3, #0]
 8011064:	697b      	ldr	r3, [r7, #20]
 8011066:	1ad2      	subs	r2, r2, r3
 8011068:	683b      	ldr	r3, [r7, #0]
 801106a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801106c:	6878      	ldr	r0, [r7, #4]
 801106e:	f7ff ff99 	bl	8010fa4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011072:	2300      	movs	r3, #0
 8011074:	61fb      	str	r3, [r7, #28]
 8011076:	e004      	b.n	8011082 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	2200      	movs	r2, #0
 801107c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801107e:	2301      	movs	r3, #1
 8011080:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011082:	f000 fc53 	bl	801192c <vPortExitCritical>

	return xReturn;
 8011086:	69fb      	ldr	r3, [r7, #28]
}
 8011088:	4618      	mov	r0, r3
 801108a:	3720      	adds	r7, #32
 801108c:	46bd      	mov	sp, r7
 801108e:	bd80      	pop	{r7, pc}
 8011090:	200030c0 	.word	0x200030c0
 8011094:	200030d4 	.word	0x200030d4

08011098 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011098:	b480      	push	{r7}
 801109a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801109c:	4b03      	ldr	r3, [pc, #12]	@ (80110ac <vTaskMissedYield+0x14>)
 801109e:	2201      	movs	r2, #1
 80110a0:	601a      	str	r2, [r3, #0]
}
 80110a2:	bf00      	nop
 80110a4:	46bd      	mov	sp, r7
 80110a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110aa:	4770      	bx	lr
 80110ac:	200030d0 	.word	0x200030d0

080110b0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80110b0:	b580      	push	{r7, lr}
 80110b2:	b082      	sub	sp, #8
 80110b4:	af00      	add	r7, sp, #0
 80110b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80110b8:	f000 f852 	bl	8011160 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80110bc:	4b06      	ldr	r3, [pc, #24]	@ (80110d8 <prvIdleTask+0x28>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	2b01      	cmp	r3, #1
 80110c2:	d9f9      	bls.n	80110b8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80110c4:	4b05      	ldr	r3, [pc, #20]	@ (80110dc <prvIdleTask+0x2c>)
 80110c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80110ca:	601a      	str	r2, [r3, #0]
 80110cc:	f3bf 8f4f 	dsb	sy
 80110d0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80110d4:	e7f0      	b.n	80110b8 <prvIdleTask+0x8>
 80110d6:	bf00      	nop
 80110d8:	20002fc0 	.word	0x20002fc0
 80110dc:	e000ed04 	.word	0xe000ed04

080110e0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b082      	sub	sp, #8
 80110e4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80110e6:	2300      	movs	r3, #0
 80110e8:	607b      	str	r3, [r7, #4]
 80110ea:	e00c      	b.n	8011106 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80110ec:	687a      	ldr	r2, [r7, #4]
 80110ee:	4613      	mov	r3, r2
 80110f0:	009b      	lsls	r3, r3, #2
 80110f2:	4413      	add	r3, r2
 80110f4:	009b      	lsls	r3, r3, #2
 80110f6:	4a12      	ldr	r2, [pc, #72]	@ (8011140 <prvInitialiseTaskLists+0x60>)
 80110f8:	4413      	add	r3, r2
 80110fa:	4618      	mov	r0, r3
 80110fc:	f7fe fc57 	bl	800f9ae <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	3301      	adds	r3, #1
 8011104:	607b      	str	r3, [r7, #4]
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	2b06      	cmp	r3, #6
 801110a:	d9ef      	bls.n	80110ec <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801110c:	480d      	ldr	r0, [pc, #52]	@ (8011144 <prvInitialiseTaskLists+0x64>)
 801110e:	f7fe fc4e 	bl	800f9ae <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011112:	480d      	ldr	r0, [pc, #52]	@ (8011148 <prvInitialiseTaskLists+0x68>)
 8011114:	f7fe fc4b 	bl	800f9ae <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011118:	480c      	ldr	r0, [pc, #48]	@ (801114c <prvInitialiseTaskLists+0x6c>)
 801111a:	f7fe fc48 	bl	800f9ae <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801111e:	480c      	ldr	r0, [pc, #48]	@ (8011150 <prvInitialiseTaskLists+0x70>)
 8011120:	f7fe fc45 	bl	800f9ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011124:	480b      	ldr	r0, [pc, #44]	@ (8011154 <prvInitialiseTaskLists+0x74>)
 8011126:	f7fe fc42 	bl	800f9ae <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801112a:	4b0b      	ldr	r3, [pc, #44]	@ (8011158 <prvInitialiseTaskLists+0x78>)
 801112c:	4a05      	ldr	r2, [pc, #20]	@ (8011144 <prvInitialiseTaskLists+0x64>)
 801112e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011130:	4b0a      	ldr	r3, [pc, #40]	@ (801115c <prvInitialiseTaskLists+0x7c>)
 8011132:	4a05      	ldr	r2, [pc, #20]	@ (8011148 <prvInitialiseTaskLists+0x68>)
 8011134:	601a      	str	r2, [r3, #0]
}
 8011136:	bf00      	nop
 8011138:	3708      	adds	r7, #8
 801113a:	46bd      	mov	sp, r7
 801113c:	bd80      	pop	{r7, pc}
 801113e:	bf00      	nop
 8011140:	20002fc0 	.word	0x20002fc0
 8011144:	2000304c 	.word	0x2000304c
 8011148:	20003060 	.word	0x20003060
 801114c:	2000307c 	.word	0x2000307c
 8011150:	20003090 	.word	0x20003090
 8011154:	200030a8 	.word	0x200030a8
 8011158:	20003074 	.word	0x20003074
 801115c:	20003078 	.word	0x20003078

08011160 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b082      	sub	sp, #8
 8011164:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011166:	e019      	b.n	801119c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011168:	f000 fbae 	bl	80118c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801116c:	4b10      	ldr	r3, [pc, #64]	@ (80111b0 <prvCheckTasksWaitingTermination+0x50>)
 801116e:	68db      	ldr	r3, [r3, #12]
 8011170:	68db      	ldr	r3, [r3, #12]
 8011172:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	3304      	adds	r3, #4
 8011178:	4618      	mov	r0, r3
 801117a:	f7fe fca2 	bl	800fac2 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801117e:	4b0d      	ldr	r3, [pc, #52]	@ (80111b4 <prvCheckTasksWaitingTermination+0x54>)
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	3b01      	subs	r3, #1
 8011184:	4a0b      	ldr	r2, [pc, #44]	@ (80111b4 <prvCheckTasksWaitingTermination+0x54>)
 8011186:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011188:	4b0b      	ldr	r3, [pc, #44]	@ (80111b8 <prvCheckTasksWaitingTermination+0x58>)
 801118a:	681b      	ldr	r3, [r3, #0]
 801118c:	3b01      	subs	r3, #1
 801118e:	4a0a      	ldr	r2, [pc, #40]	@ (80111b8 <prvCheckTasksWaitingTermination+0x58>)
 8011190:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011192:	f000 fbcb 	bl	801192c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011196:	6878      	ldr	r0, [r7, #4]
 8011198:	f000 f810 	bl	80111bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801119c:	4b06      	ldr	r3, [pc, #24]	@ (80111b8 <prvCheckTasksWaitingTermination+0x58>)
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d1e1      	bne.n	8011168 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80111a4:	bf00      	nop
 80111a6:	bf00      	nop
 80111a8:	3708      	adds	r7, #8
 80111aa:	46bd      	mov	sp, r7
 80111ac:	bd80      	pop	{r7, pc}
 80111ae:	bf00      	nop
 80111b0:	20003090 	.word	0x20003090
 80111b4:	200030bc 	.word	0x200030bc
 80111b8:	200030a4 	.word	0x200030a4

080111bc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80111bc:	b580      	push	{r7, lr}
 80111be:	b082      	sub	sp, #8
 80111c0:	af00      	add	r7, sp, #0
 80111c2:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80111c8:	4618      	mov	r0, r3
 80111ca:	f000 fd6d 	bl	8011ca8 <vPortFree>
			vPortFree( pxTCB );
 80111ce:	6878      	ldr	r0, [r7, #4]
 80111d0:	f000 fd6a 	bl	8011ca8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80111d4:	bf00      	nop
 80111d6:	3708      	adds	r7, #8
 80111d8:	46bd      	mov	sp, r7
 80111da:	bd80      	pop	{r7, pc}

080111dc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80111dc:	b480      	push	{r7}
 80111de:	b083      	sub	sp, #12
 80111e0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80111e2:	4b0c      	ldr	r3, [pc, #48]	@ (8011214 <prvResetNextTaskUnblockTime+0x38>)
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	681b      	ldr	r3, [r3, #0]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d104      	bne.n	80111f6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80111ec:	4b0a      	ldr	r3, [pc, #40]	@ (8011218 <prvResetNextTaskUnblockTime+0x3c>)
 80111ee:	f04f 32ff 	mov.w	r2, #4294967295
 80111f2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80111f4:	e008      	b.n	8011208 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80111f6:	4b07      	ldr	r3, [pc, #28]	@ (8011214 <prvResetNextTaskUnblockTime+0x38>)
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	68db      	ldr	r3, [r3, #12]
 80111fc:	68db      	ldr	r3, [r3, #12]
 80111fe:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	685b      	ldr	r3, [r3, #4]
 8011204:	4a04      	ldr	r2, [pc, #16]	@ (8011218 <prvResetNextTaskUnblockTime+0x3c>)
 8011206:	6013      	str	r3, [r2, #0]
}
 8011208:	bf00      	nop
 801120a:	370c      	adds	r7, #12
 801120c:	46bd      	mov	sp, r7
 801120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011212:	4770      	bx	lr
 8011214:	20003074 	.word	0x20003074
 8011218:	200030dc 	.word	0x200030dc

0801121c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 801121c:	b480      	push	{r7}
 801121e:	b083      	sub	sp, #12
 8011220:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011222:	4b0b      	ldr	r3, [pc, #44]	@ (8011250 <xTaskGetSchedulerState+0x34>)
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d102      	bne.n	8011230 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 801122a:	2301      	movs	r3, #1
 801122c:	607b      	str	r3, [r7, #4]
 801122e:	e008      	b.n	8011242 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011230:	4b08      	ldr	r3, [pc, #32]	@ (8011254 <xTaskGetSchedulerState+0x38>)
 8011232:	681b      	ldr	r3, [r3, #0]
 8011234:	2b00      	cmp	r3, #0
 8011236:	d102      	bne.n	801123e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011238:	2302      	movs	r3, #2
 801123a:	607b      	str	r3, [r7, #4]
 801123c:	e001      	b.n	8011242 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 801123e:	2300      	movs	r3, #0
 8011240:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011242:	687b      	ldr	r3, [r7, #4]
	}
 8011244:	4618      	mov	r0, r3
 8011246:	370c      	adds	r7, #12
 8011248:	46bd      	mov	sp, r7
 801124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801124e:	4770      	bx	lr
 8011250:	200030c8 	.word	0x200030c8
 8011254:	200030e4 	.word	0x200030e4

08011258 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8011258:	b580      	push	{r7, lr}
 801125a:	b084      	sub	sp, #16
 801125c:	af00      	add	r7, sp, #0
 801125e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8011264:	2300      	movs	r3, #0
 8011266:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8011268:	687b      	ldr	r3, [r7, #4]
 801126a:	2b00      	cmp	r3, #0
 801126c:	d05e      	beq.n	801132c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801126e:	68bb      	ldr	r3, [r7, #8]
 8011270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011272:	4b31      	ldr	r3, [pc, #196]	@ (8011338 <xTaskPriorityInherit+0xe0>)
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011278:	429a      	cmp	r2, r3
 801127a:	d24e      	bcs.n	801131a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801127c:	68bb      	ldr	r3, [r7, #8]
 801127e:	699b      	ldr	r3, [r3, #24]
 8011280:	2b00      	cmp	r3, #0
 8011282:	db06      	blt.n	8011292 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011284:	4b2c      	ldr	r3, [pc, #176]	@ (8011338 <xTaskPriorityInherit+0xe0>)
 8011286:	681b      	ldr	r3, [r3, #0]
 8011288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801128a:	f1c3 0207 	rsb	r2, r3, #7
 801128e:	68bb      	ldr	r3, [r7, #8]
 8011290:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011292:	68bb      	ldr	r3, [r7, #8]
 8011294:	6959      	ldr	r1, [r3, #20]
 8011296:	68bb      	ldr	r3, [r7, #8]
 8011298:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801129a:	4613      	mov	r3, r2
 801129c:	009b      	lsls	r3, r3, #2
 801129e:	4413      	add	r3, r2
 80112a0:	009b      	lsls	r3, r3, #2
 80112a2:	4a26      	ldr	r2, [pc, #152]	@ (801133c <xTaskPriorityInherit+0xe4>)
 80112a4:	4413      	add	r3, r2
 80112a6:	4299      	cmp	r1, r3
 80112a8:	d12f      	bne.n	801130a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80112aa:	68bb      	ldr	r3, [r7, #8]
 80112ac:	3304      	adds	r3, #4
 80112ae:	4618      	mov	r0, r3
 80112b0:	f7fe fc07 	bl	800fac2 <uxListRemove>
 80112b4:	4603      	mov	r3, r0
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	d10a      	bne.n	80112d0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80112ba:	68bb      	ldr	r3, [r7, #8]
 80112bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112be:	2201      	movs	r2, #1
 80112c0:	fa02 f303 	lsl.w	r3, r2, r3
 80112c4:	43da      	mvns	r2, r3
 80112c6:	4b1e      	ldr	r3, [pc, #120]	@ (8011340 <xTaskPriorityInherit+0xe8>)
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	4013      	ands	r3, r2
 80112cc:	4a1c      	ldr	r2, [pc, #112]	@ (8011340 <xTaskPriorityInherit+0xe8>)
 80112ce:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80112d0:	4b19      	ldr	r3, [pc, #100]	@ (8011338 <xTaskPriorityInherit+0xe0>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112d6:	68bb      	ldr	r3, [r7, #8]
 80112d8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80112da:	68bb      	ldr	r3, [r7, #8]
 80112dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80112de:	2201      	movs	r2, #1
 80112e0:	409a      	lsls	r2, r3
 80112e2:	4b17      	ldr	r3, [pc, #92]	@ (8011340 <xTaskPriorityInherit+0xe8>)
 80112e4:	681b      	ldr	r3, [r3, #0]
 80112e6:	4313      	orrs	r3, r2
 80112e8:	4a15      	ldr	r2, [pc, #84]	@ (8011340 <xTaskPriorityInherit+0xe8>)
 80112ea:	6013      	str	r3, [r2, #0]
 80112ec:	68bb      	ldr	r3, [r7, #8]
 80112ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80112f0:	4613      	mov	r3, r2
 80112f2:	009b      	lsls	r3, r3, #2
 80112f4:	4413      	add	r3, r2
 80112f6:	009b      	lsls	r3, r3, #2
 80112f8:	4a10      	ldr	r2, [pc, #64]	@ (801133c <xTaskPriorityInherit+0xe4>)
 80112fa:	441a      	add	r2, r3
 80112fc:	68bb      	ldr	r3, [r7, #8]
 80112fe:	3304      	adds	r3, #4
 8011300:	4619      	mov	r1, r3
 8011302:	4610      	mov	r0, r2
 8011304:	f7fe fb80 	bl	800fa08 <vListInsertEnd>
 8011308:	e004      	b.n	8011314 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801130a:	4b0b      	ldr	r3, [pc, #44]	@ (8011338 <xTaskPriorityInherit+0xe0>)
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011310:	68bb      	ldr	r3, [r7, #8]
 8011312:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8011314:	2301      	movs	r3, #1
 8011316:	60fb      	str	r3, [r7, #12]
 8011318:	e008      	b.n	801132c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 801131a:	68bb      	ldr	r3, [r7, #8]
 801131c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801131e:	4b06      	ldr	r3, [pc, #24]	@ (8011338 <xTaskPriorityInherit+0xe0>)
 8011320:	681b      	ldr	r3, [r3, #0]
 8011322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011324:	429a      	cmp	r2, r3
 8011326:	d201      	bcs.n	801132c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8011328:	2301      	movs	r3, #1
 801132a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801132c:	68fb      	ldr	r3, [r7, #12]
	}
 801132e:	4618      	mov	r0, r3
 8011330:	3710      	adds	r7, #16
 8011332:	46bd      	mov	sp, r7
 8011334:	bd80      	pop	{r7, pc}
 8011336:	bf00      	nop
 8011338:	20002fbc 	.word	0x20002fbc
 801133c:	20002fc0 	.word	0x20002fc0
 8011340:	200030c4 	.word	0x200030c4

08011344 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011344:	b580      	push	{r7, lr}
 8011346:	b086      	sub	sp, #24
 8011348:	af00      	add	r7, sp, #0
 801134a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 801134c:	687b      	ldr	r3, [r7, #4]
 801134e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011350:	2300      	movs	r3, #0
 8011352:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	2b00      	cmp	r3, #0
 8011358:	d070      	beq.n	801143c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 801135a:	4b3b      	ldr	r3, [pc, #236]	@ (8011448 <xTaskPriorityDisinherit+0x104>)
 801135c:	681b      	ldr	r3, [r3, #0]
 801135e:	693a      	ldr	r2, [r7, #16]
 8011360:	429a      	cmp	r2, r3
 8011362:	d00b      	beq.n	801137c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8011364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011368:	f383 8811 	msr	BASEPRI, r3
 801136c:	f3bf 8f6f 	isb	sy
 8011370:	f3bf 8f4f 	dsb	sy
 8011374:	60fb      	str	r3, [r7, #12]
}
 8011376:	bf00      	nop
 8011378:	bf00      	nop
 801137a:	e7fd      	b.n	8011378 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801137c:	693b      	ldr	r3, [r7, #16]
 801137e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011380:	2b00      	cmp	r3, #0
 8011382:	d10b      	bne.n	801139c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8011384:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011388:	f383 8811 	msr	BASEPRI, r3
 801138c:	f3bf 8f6f 	isb	sy
 8011390:	f3bf 8f4f 	dsb	sy
 8011394:	60bb      	str	r3, [r7, #8]
}
 8011396:	bf00      	nop
 8011398:	bf00      	nop
 801139a:	e7fd      	b.n	8011398 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801139c:	693b      	ldr	r3, [r7, #16]
 801139e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80113a0:	1e5a      	subs	r2, r3, #1
 80113a2:	693b      	ldr	r3, [r7, #16]
 80113a4:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80113a6:	693b      	ldr	r3, [r7, #16]
 80113a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113aa:	693b      	ldr	r3, [r7, #16]
 80113ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80113ae:	429a      	cmp	r2, r3
 80113b0:	d044      	beq.n	801143c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80113b2:	693b      	ldr	r3, [r7, #16]
 80113b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80113b6:	2b00      	cmp	r3, #0
 80113b8:	d140      	bne.n	801143c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80113ba:	693b      	ldr	r3, [r7, #16]
 80113bc:	3304      	adds	r3, #4
 80113be:	4618      	mov	r0, r3
 80113c0:	f7fe fb7f 	bl	800fac2 <uxListRemove>
 80113c4:	4603      	mov	r3, r0
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d115      	bne.n	80113f6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80113ca:	693b      	ldr	r3, [r7, #16]
 80113cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113ce:	491f      	ldr	r1, [pc, #124]	@ (801144c <xTaskPriorityDisinherit+0x108>)
 80113d0:	4613      	mov	r3, r2
 80113d2:	009b      	lsls	r3, r3, #2
 80113d4:	4413      	add	r3, r2
 80113d6:	009b      	lsls	r3, r3, #2
 80113d8:	440b      	add	r3, r1
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d10a      	bne.n	80113f6 <xTaskPriorityDisinherit+0xb2>
 80113e0:	693b      	ldr	r3, [r7, #16]
 80113e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113e4:	2201      	movs	r2, #1
 80113e6:	fa02 f303 	lsl.w	r3, r2, r3
 80113ea:	43da      	mvns	r2, r3
 80113ec:	4b18      	ldr	r3, [pc, #96]	@ (8011450 <xTaskPriorityDisinherit+0x10c>)
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	4013      	ands	r3, r2
 80113f2:	4a17      	ldr	r2, [pc, #92]	@ (8011450 <xTaskPriorityDisinherit+0x10c>)
 80113f4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80113f6:	693b      	ldr	r3, [r7, #16]
 80113f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80113fa:	693b      	ldr	r3, [r7, #16]
 80113fc:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113fe:	693b      	ldr	r3, [r7, #16]
 8011400:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011402:	f1c3 0207 	rsb	r2, r3, #7
 8011406:	693b      	ldr	r3, [r7, #16]
 8011408:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 801140a:	693b      	ldr	r3, [r7, #16]
 801140c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801140e:	2201      	movs	r2, #1
 8011410:	409a      	lsls	r2, r3
 8011412:	4b0f      	ldr	r3, [pc, #60]	@ (8011450 <xTaskPriorityDisinherit+0x10c>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	4313      	orrs	r3, r2
 8011418:	4a0d      	ldr	r2, [pc, #52]	@ (8011450 <xTaskPriorityDisinherit+0x10c>)
 801141a:	6013      	str	r3, [r2, #0]
 801141c:	693b      	ldr	r3, [r7, #16]
 801141e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011420:	4613      	mov	r3, r2
 8011422:	009b      	lsls	r3, r3, #2
 8011424:	4413      	add	r3, r2
 8011426:	009b      	lsls	r3, r3, #2
 8011428:	4a08      	ldr	r2, [pc, #32]	@ (801144c <xTaskPriorityDisinherit+0x108>)
 801142a:	441a      	add	r2, r3
 801142c:	693b      	ldr	r3, [r7, #16]
 801142e:	3304      	adds	r3, #4
 8011430:	4619      	mov	r1, r3
 8011432:	4610      	mov	r0, r2
 8011434:	f7fe fae8 	bl	800fa08 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011438:	2301      	movs	r3, #1
 801143a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801143c:	697b      	ldr	r3, [r7, #20]
	}
 801143e:	4618      	mov	r0, r3
 8011440:	3718      	adds	r7, #24
 8011442:	46bd      	mov	sp, r7
 8011444:	bd80      	pop	{r7, pc}
 8011446:	bf00      	nop
 8011448:	20002fbc 	.word	0x20002fbc
 801144c:	20002fc0 	.word	0x20002fc0
 8011450:	200030c4 	.word	0x200030c4

08011454 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011454:	b580      	push	{r7, lr}
 8011456:	b088      	sub	sp, #32
 8011458:	af00      	add	r7, sp, #0
 801145a:	6078      	str	r0, [r7, #4]
 801145c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011462:	2301      	movs	r3, #1
 8011464:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	2b00      	cmp	r3, #0
 801146a:	d079      	beq.n	8011560 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 801146c:	69bb      	ldr	r3, [r7, #24]
 801146e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011470:	2b00      	cmp	r3, #0
 8011472:	d10b      	bne.n	801148c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8011474:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011478:	f383 8811 	msr	BASEPRI, r3
 801147c:	f3bf 8f6f 	isb	sy
 8011480:	f3bf 8f4f 	dsb	sy
 8011484:	60fb      	str	r3, [r7, #12]
}
 8011486:	bf00      	nop
 8011488:	bf00      	nop
 801148a:	e7fd      	b.n	8011488 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 801148c:	69bb      	ldr	r3, [r7, #24]
 801148e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011490:	683a      	ldr	r2, [r7, #0]
 8011492:	429a      	cmp	r2, r3
 8011494:	d902      	bls.n	801149c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011496:	683b      	ldr	r3, [r7, #0]
 8011498:	61fb      	str	r3, [r7, #28]
 801149a:	e002      	b.n	80114a2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 801149c:	69bb      	ldr	r3, [r7, #24]
 801149e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80114a0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80114a2:	69bb      	ldr	r3, [r7, #24]
 80114a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114a6:	69fa      	ldr	r2, [r7, #28]
 80114a8:	429a      	cmp	r2, r3
 80114aa:	d059      	beq.n	8011560 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80114ac:	69bb      	ldr	r3, [r7, #24]
 80114ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80114b0:	697a      	ldr	r2, [r7, #20]
 80114b2:	429a      	cmp	r2, r3
 80114b4:	d154      	bne.n	8011560 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80114b6:	4b2c      	ldr	r3, [pc, #176]	@ (8011568 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	69ba      	ldr	r2, [r7, #24]
 80114bc:	429a      	cmp	r2, r3
 80114be:	d10b      	bne.n	80114d8 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80114c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80114c4:	f383 8811 	msr	BASEPRI, r3
 80114c8:	f3bf 8f6f 	isb	sy
 80114cc:	f3bf 8f4f 	dsb	sy
 80114d0:	60bb      	str	r3, [r7, #8]
}
 80114d2:	bf00      	nop
 80114d4:	bf00      	nop
 80114d6:	e7fd      	b.n	80114d4 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80114d8:	69bb      	ldr	r3, [r7, #24]
 80114da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114dc:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80114de:	69bb      	ldr	r3, [r7, #24]
 80114e0:	69fa      	ldr	r2, [r7, #28]
 80114e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80114e4:	69bb      	ldr	r3, [r7, #24]
 80114e6:	699b      	ldr	r3, [r3, #24]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	db04      	blt.n	80114f6 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80114ec:	69fb      	ldr	r3, [r7, #28]
 80114ee:	f1c3 0207 	rsb	r2, r3, #7
 80114f2:	69bb      	ldr	r3, [r7, #24]
 80114f4:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80114f6:	69bb      	ldr	r3, [r7, #24]
 80114f8:	6959      	ldr	r1, [r3, #20]
 80114fa:	693a      	ldr	r2, [r7, #16]
 80114fc:	4613      	mov	r3, r2
 80114fe:	009b      	lsls	r3, r3, #2
 8011500:	4413      	add	r3, r2
 8011502:	009b      	lsls	r3, r3, #2
 8011504:	4a19      	ldr	r2, [pc, #100]	@ (801156c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011506:	4413      	add	r3, r2
 8011508:	4299      	cmp	r1, r3
 801150a:	d129      	bne.n	8011560 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801150c:	69bb      	ldr	r3, [r7, #24]
 801150e:	3304      	adds	r3, #4
 8011510:	4618      	mov	r0, r3
 8011512:	f7fe fad6 	bl	800fac2 <uxListRemove>
 8011516:	4603      	mov	r3, r0
 8011518:	2b00      	cmp	r3, #0
 801151a:	d10a      	bne.n	8011532 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 801151c:	69bb      	ldr	r3, [r7, #24]
 801151e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011520:	2201      	movs	r2, #1
 8011522:	fa02 f303 	lsl.w	r3, r2, r3
 8011526:	43da      	mvns	r2, r3
 8011528:	4b11      	ldr	r3, [pc, #68]	@ (8011570 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	4013      	ands	r3, r2
 801152e:	4a10      	ldr	r2, [pc, #64]	@ (8011570 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011530:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011532:	69bb      	ldr	r3, [r7, #24]
 8011534:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011536:	2201      	movs	r2, #1
 8011538:	409a      	lsls	r2, r3
 801153a:	4b0d      	ldr	r3, [pc, #52]	@ (8011570 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	4313      	orrs	r3, r2
 8011540:	4a0b      	ldr	r2, [pc, #44]	@ (8011570 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 8011542:	6013      	str	r3, [r2, #0]
 8011544:	69bb      	ldr	r3, [r7, #24]
 8011546:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011548:	4613      	mov	r3, r2
 801154a:	009b      	lsls	r3, r3, #2
 801154c:	4413      	add	r3, r2
 801154e:	009b      	lsls	r3, r3, #2
 8011550:	4a06      	ldr	r2, [pc, #24]	@ (801156c <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011552:	441a      	add	r2, r3
 8011554:	69bb      	ldr	r3, [r7, #24]
 8011556:	3304      	adds	r3, #4
 8011558:	4619      	mov	r1, r3
 801155a:	4610      	mov	r0, r2
 801155c:	f7fe fa54 	bl	800fa08 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011560:	bf00      	nop
 8011562:	3720      	adds	r7, #32
 8011564:	46bd      	mov	sp, r7
 8011566:	bd80      	pop	{r7, pc}
 8011568:	20002fbc 	.word	0x20002fbc
 801156c:	20002fc0 	.word	0x20002fc0
 8011570:	200030c4 	.word	0x200030c4

08011574 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011574:	b480      	push	{r7}
 8011576:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011578:	4b07      	ldr	r3, [pc, #28]	@ (8011598 <pvTaskIncrementMutexHeldCount+0x24>)
 801157a:	681b      	ldr	r3, [r3, #0]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d004      	beq.n	801158a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011580:	4b05      	ldr	r3, [pc, #20]	@ (8011598 <pvTaskIncrementMutexHeldCount+0x24>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011586:	3201      	adds	r2, #1
 8011588:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 801158a:	4b03      	ldr	r3, [pc, #12]	@ (8011598 <pvTaskIncrementMutexHeldCount+0x24>)
 801158c:	681b      	ldr	r3, [r3, #0]
	}
 801158e:	4618      	mov	r0, r3
 8011590:	46bd      	mov	sp, r7
 8011592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011596:	4770      	bx	lr
 8011598:	20002fbc 	.word	0x20002fbc

0801159c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 801159c:	b580      	push	{r7, lr}
 801159e:	b084      	sub	sp, #16
 80115a0:	af00      	add	r7, sp, #0
 80115a2:	6078      	str	r0, [r7, #4]
 80115a4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80115a6:	4b29      	ldr	r3, [pc, #164]	@ (801164c <prvAddCurrentTaskToDelayedList+0xb0>)
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80115ac:	4b28      	ldr	r3, [pc, #160]	@ (8011650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	3304      	adds	r3, #4
 80115b2:	4618      	mov	r0, r3
 80115b4:	f7fe fa85 	bl	800fac2 <uxListRemove>
 80115b8:	4603      	mov	r3, r0
 80115ba:	2b00      	cmp	r3, #0
 80115bc:	d10b      	bne.n	80115d6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80115be:	4b24      	ldr	r3, [pc, #144]	@ (8011650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80115c4:	2201      	movs	r2, #1
 80115c6:	fa02 f303 	lsl.w	r3, r2, r3
 80115ca:	43da      	mvns	r2, r3
 80115cc:	4b21      	ldr	r3, [pc, #132]	@ (8011654 <prvAddCurrentTaskToDelayedList+0xb8>)
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	4013      	ands	r3, r2
 80115d2:	4a20      	ldr	r2, [pc, #128]	@ (8011654 <prvAddCurrentTaskToDelayedList+0xb8>)
 80115d4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80115d6:	687b      	ldr	r3, [r7, #4]
 80115d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80115dc:	d10a      	bne.n	80115f4 <prvAddCurrentTaskToDelayedList+0x58>
 80115de:	683b      	ldr	r3, [r7, #0]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d007      	beq.n	80115f4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80115e4:	4b1a      	ldr	r3, [pc, #104]	@ (8011650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80115e6:	681b      	ldr	r3, [r3, #0]
 80115e8:	3304      	adds	r3, #4
 80115ea:	4619      	mov	r1, r3
 80115ec:	481a      	ldr	r0, [pc, #104]	@ (8011658 <prvAddCurrentTaskToDelayedList+0xbc>)
 80115ee:	f7fe fa0b 	bl	800fa08 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80115f2:	e026      	b.n	8011642 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80115f4:	68fa      	ldr	r2, [r7, #12]
 80115f6:	687b      	ldr	r3, [r7, #4]
 80115f8:	4413      	add	r3, r2
 80115fa:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80115fc:	4b14      	ldr	r3, [pc, #80]	@ (8011650 <prvAddCurrentTaskToDelayedList+0xb4>)
 80115fe:	681b      	ldr	r3, [r3, #0]
 8011600:	68ba      	ldr	r2, [r7, #8]
 8011602:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011604:	68ba      	ldr	r2, [r7, #8]
 8011606:	68fb      	ldr	r3, [r7, #12]
 8011608:	429a      	cmp	r2, r3
 801160a:	d209      	bcs.n	8011620 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801160c:	4b13      	ldr	r3, [pc, #76]	@ (801165c <prvAddCurrentTaskToDelayedList+0xc0>)
 801160e:	681a      	ldr	r2, [r3, #0]
 8011610:	4b0f      	ldr	r3, [pc, #60]	@ (8011650 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011612:	681b      	ldr	r3, [r3, #0]
 8011614:	3304      	adds	r3, #4
 8011616:	4619      	mov	r1, r3
 8011618:	4610      	mov	r0, r2
 801161a:	f7fe fa19 	bl	800fa50 <vListInsert>
}
 801161e:	e010      	b.n	8011642 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011620:	4b0f      	ldr	r3, [pc, #60]	@ (8011660 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011622:	681a      	ldr	r2, [r3, #0]
 8011624:	4b0a      	ldr	r3, [pc, #40]	@ (8011650 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011626:	681b      	ldr	r3, [r3, #0]
 8011628:	3304      	adds	r3, #4
 801162a:	4619      	mov	r1, r3
 801162c:	4610      	mov	r0, r2
 801162e:	f7fe fa0f 	bl	800fa50 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011632:	4b0c      	ldr	r3, [pc, #48]	@ (8011664 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011634:	681b      	ldr	r3, [r3, #0]
 8011636:	68ba      	ldr	r2, [r7, #8]
 8011638:	429a      	cmp	r2, r3
 801163a:	d202      	bcs.n	8011642 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 801163c:	4a09      	ldr	r2, [pc, #36]	@ (8011664 <prvAddCurrentTaskToDelayedList+0xc8>)
 801163e:	68bb      	ldr	r3, [r7, #8]
 8011640:	6013      	str	r3, [r2, #0]
}
 8011642:	bf00      	nop
 8011644:	3710      	adds	r7, #16
 8011646:	46bd      	mov	sp, r7
 8011648:	bd80      	pop	{r7, pc}
 801164a:	bf00      	nop
 801164c:	200030c0 	.word	0x200030c0
 8011650:	20002fbc 	.word	0x20002fbc
 8011654:	200030c4 	.word	0x200030c4
 8011658:	200030a8 	.word	0x200030a8
 801165c:	20003078 	.word	0x20003078
 8011660:	20003074 	.word	0x20003074
 8011664:	200030dc 	.word	0x200030dc

08011668 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011668:	b480      	push	{r7}
 801166a:	b085      	sub	sp, #20
 801166c:	af00      	add	r7, sp, #0
 801166e:	60f8      	str	r0, [r7, #12]
 8011670:	60b9      	str	r1, [r7, #8]
 8011672:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	3b04      	subs	r3, #4
 8011678:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 801167a:	68fb      	ldr	r3, [r7, #12]
 801167c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011680:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011682:	68fb      	ldr	r3, [r7, #12]
 8011684:	3b04      	subs	r3, #4
 8011686:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011688:	68bb      	ldr	r3, [r7, #8]
 801168a:	f023 0201 	bic.w	r2, r3, #1
 801168e:	68fb      	ldr	r3, [r7, #12]
 8011690:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011692:	68fb      	ldr	r3, [r7, #12]
 8011694:	3b04      	subs	r3, #4
 8011696:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011698:	4a0c      	ldr	r2, [pc, #48]	@ (80116cc <pxPortInitialiseStack+0x64>)
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 801169e:	68fb      	ldr	r3, [r7, #12]
 80116a0:	3b14      	subs	r3, #20
 80116a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80116a4:	687a      	ldr	r2, [r7, #4]
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80116aa:	68fb      	ldr	r3, [r7, #12]
 80116ac:	3b04      	subs	r3, #4
 80116ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80116b0:	68fb      	ldr	r3, [r7, #12]
 80116b2:	f06f 0202 	mvn.w	r2, #2
 80116b6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80116b8:	68fb      	ldr	r3, [r7, #12]
 80116ba:	3b20      	subs	r3, #32
 80116bc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80116be:	68fb      	ldr	r3, [r7, #12]
}
 80116c0:	4618      	mov	r0, r3
 80116c2:	3714      	adds	r7, #20
 80116c4:	46bd      	mov	sp, r7
 80116c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116ca:	4770      	bx	lr
 80116cc:	080116d1 	.word	0x080116d1

080116d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80116d0:	b480      	push	{r7}
 80116d2:	b085      	sub	sp, #20
 80116d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80116d6:	2300      	movs	r3, #0
 80116d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80116da:	4b13      	ldr	r3, [pc, #76]	@ (8011728 <prvTaskExitError+0x58>)
 80116dc:	681b      	ldr	r3, [r3, #0]
 80116de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80116e2:	d00b      	beq.n	80116fc <prvTaskExitError+0x2c>
	__asm volatile
 80116e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80116e8:	f383 8811 	msr	BASEPRI, r3
 80116ec:	f3bf 8f6f 	isb	sy
 80116f0:	f3bf 8f4f 	dsb	sy
 80116f4:	60fb      	str	r3, [r7, #12]
}
 80116f6:	bf00      	nop
 80116f8:	bf00      	nop
 80116fa:	e7fd      	b.n	80116f8 <prvTaskExitError+0x28>
	__asm volatile
 80116fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011700:	f383 8811 	msr	BASEPRI, r3
 8011704:	f3bf 8f6f 	isb	sy
 8011708:	f3bf 8f4f 	dsb	sy
 801170c:	60bb      	str	r3, [r7, #8]
}
 801170e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011710:	bf00      	nop
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	2b00      	cmp	r3, #0
 8011716:	d0fc      	beq.n	8011712 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011718:	bf00      	nop
 801171a:	bf00      	nop
 801171c:	3714      	adds	r7, #20
 801171e:	46bd      	mov	sp, r7
 8011720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011724:	4770      	bx	lr
 8011726:	bf00      	nop
 8011728:	20000674 	.word	0x20000674
 801172c:	00000000 	.word	0x00000000

08011730 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011730:	4b07      	ldr	r3, [pc, #28]	@ (8011750 <pxCurrentTCBConst2>)
 8011732:	6819      	ldr	r1, [r3, #0]
 8011734:	6808      	ldr	r0, [r1, #0]
 8011736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801173a:	f380 8809 	msr	PSP, r0
 801173e:	f3bf 8f6f 	isb	sy
 8011742:	f04f 0000 	mov.w	r0, #0
 8011746:	f380 8811 	msr	BASEPRI, r0
 801174a:	4770      	bx	lr
 801174c:	f3af 8000 	nop.w

08011750 <pxCurrentTCBConst2>:
 8011750:	20002fbc 	.word	0x20002fbc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011754:	bf00      	nop
 8011756:	bf00      	nop

08011758 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011758:	4808      	ldr	r0, [pc, #32]	@ (801177c <prvPortStartFirstTask+0x24>)
 801175a:	6800      	ldr	r0, [r0, #0]
 801175c:	6800      	ldr	r0, [r0, #0]
 801175e:	f380 8808 	msr	MSP, r0
 8011762:	f04f 0000 	mov.w	r0, #0
 8011766:	f380 8814 	msr	CONTROL, r0
 801176a:	b662      	cpsie	i
 801176c:	b661      	cpsie	f
 801176e:	f3bf 8f4f 	dsb	sy
 8011772:	f3bf 8f6f 	isb	sy
 8011776:	df00      	svc	0
 8011778:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801177a:	bf00      	nop
 801177c:	e000ed08 	.word	0xe000ed08

08011780 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011780:	b580      	push	{r7, lr}
 8011782:	b086      	sub	sp, #24
 8011784:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011786:	4b47      	ldr	r3, [pc, #284]	@ (80118a4 <xPortStartScheduler+0x124>)
 8011788:	681b      	ldr	r3, [r3, #0]
 801178a:	4a47      	ldr	r2, [pc, #284]	@ (80118a8 <xPortStartScheduler+0x128>)
 801178c:	4293      	cmp	r3, r2
 801178e:	d10b      	bne.n	80117a8 <xPortStartScheduler+0x28>
	__asm volatile
 8011790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011794:	f383 8811 	msr	BASEPRI, r3
 8011798:	f3bf 8f6f 	isb	sy
 801179c:	f3bf 8f4f 	dsb	sy
 80117a0:	613b      	str	r3, [r7, #16]
}
 80117a2:	bf00      	nop
 80117a4:	bf00      	nop
 80117a6:	e7fd      	b.n	80117a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80117a8:	4b3e      	ldr	r3, [pc, #248]	@ (80118a4 <xPortStartScheduler+0x124>)
 80117aa:	681b      	ldr	r3, [r3, #0]
 80117ac:	4a3f      	ldr	r2, [pc, #252]	@ (80118ac <xPortStartScheduler+0x12c>)
 80117ae:	4293      	cmp	r3, r2
 80117b0:	d10b      	bne.n	80117ca <xPortStartScheduler+0x4a>
	__asm volatile
 80117b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117b6:	f383 8811 	msr	BASEPRI, r3
 80117ba:	f3bf 8f6f 	isb	sy
 80117be:	f3bf 8f4f 	dsb	sy
 80117c2:	60fb      	str	r3, [r7, #12]
}
 80117c4:	bf00      	nop
 80117c6:	bf00      	nop
 80117c8:	e7fd      	b.n	80117c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80117ca:	4b39      	ldr	r3, [pc, #228]	@ (80118b0 <xPortStartScheduler+0x130>)
 80117cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80117ce:	697b      	ldr	r3, [r7, #20]
 80117d0:	781b      	ldrb	r3, [r3, #0]
 80117d2:	b2db      	uxtb	r3, r3
 80117d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80117d6:	697b      	ldr	r3, [r7, #20]
 80117d8:	22ff      	movs	r2, #255	@ 0xff
 80117da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80117dc:	697b      	ldr	r3, [r7, #20]
 80117de:	781b      	ldrb	r3, [r3, #0]
 80117e0:	b2db      	uxtb	r3, r3
 80117e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80117e4:	78fb      	ldrb	r3, [r7, #3]
 80117e6:	b2db      	uxtb	r3, r3
 80117e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80117ec:	b2da      	uxtb	r2, r3
 80117ee:	4b31      	ldr	r3, [pc, #196]	@ (80118b4 <xPortStartScheduler+0x134>)
 80117f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80117f2:	4b31      	ldr	r3, [pc, #196]	@ (80118b8 <xPortStartScheduler+0x138>)
 80117f4:	2207      	movs	r2, #7
 80117f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80117f8:	e009      	b.n	801180e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80117fa:	4b2f      	ldr	r3, [pc, #188]	@ (80118b8 <xPortStartScheduler+0x138>)
 80117fc:	681b      	ldr	r3, [r3, #0]
 80117fe:	3b01      	subs	r3, #1
 8011800:	4a2d      	ldr	r2, [pc, #180]	@ (80118b8 <xPortStartScheduler+0x138>)
 8011802:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011804:	78fb      	ldrb	r3, [r7, #3]
 8011806:	b2db      	uxtb	r3, r3
 8011808:	005b      	lsls	r3, r3, #1
 801180a:	b2db      	uxtb	r3, r3
 801180c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801180e:	78fb      	ldrb	r3, [r7, #3]
 8011810:	b2db      	uxtb	r3, r3
 8011812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011816:	2b80      	cmp	r3, #128	@ 0x80
 8011818:	d0ef      	beq.n	80117fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 801181a:	4b27      	ldr	r3, [pc, #156]	@ (80118b8 <xPortStartScheduler+0x138>)
 801181c:	681b      	ldr	r3, [r3, #0]
 801181e:	f1c3 0307 	rsb	r3, r3, #7
 8011822:	2b04      	cmp	r3, #4
 8011824:	d00b      	beq.n	801183e <xPortStartScheduler+0xbe>
	__asm volatile
 8011826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801182a:	f383 8811 	msr	BASEPRI, r3
 801182e:	f3bf 8f6f 	isb	sy
 8011832:	f3bf 8f4f 	dsb	sy
 8011836:	60bb      	str	r3, [r7, #8]
}
 8011838:	bf00      	nop
 801183a:	bf00      	nop
 801183c:	e7fd      	b.n	801183a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 801183e:	4b1e      	ldr	r3, [pc, #120]	@ (80118b8 <xPortStartScheduler+0x138>)
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	021b      	lsls	r3, r3, #8
 8011844:	4a1c      	ldr	r2, [pc, #112]	@ (80118b8 <xPortStartScheduler+0x138>)
 8011846:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011848:	4b1b      	ldr	r3, [pc, #108]	@ (80118b8 <xPortStartScheduler+0x138>)
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011850:	4a19      	ldr	r2, [pc, #100]	@ (80118b8 <xPortStartScheduler+0x138>)
 8011852:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	b2da      	uxtb	r2, r3
 8011858:	697b      	ldr	r3, [r7, #20]
 801185a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801185c:	4b17      	ldr	r3, [pc, #92]	@ (80118bc <xPortStartScheduler+0x13c>)
 801185e:	681b      	ldr	r3, [r3, #0]
 8011860:	4a16      	ldr	r2, [pc, #88]	@ (80118bc <xPortStartScheduler+0x13c>)
 8011862:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011866:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011868:	4b14      	ldr	r3, [pc, #80]	@ (80118bc <xPortStartScheduler+0x13c>)
 801186a:	681b      	ldr	r3, [r3, #0]
 801186c:	4a13      	ldr	r2, [pc, #76]	@ (80118bc <xPortStartScheduler+0x13c>)
 801186e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011872:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011874:	f000 f8da 	bl	8011a2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011878:	4b11      	ldr	r3, [pc, #68]	@ (80118c0 <xPortStartScheduler+0x140>)
 801187a:	2200      	movs	r2, #0
 801187c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801187e:	f000 f8f9 	bl	8011a74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011882:	4b10      	ldr	r3, [pc, #64]	@ (80118c4 <xPortStartScheduler+0x144>)
 8011884:	681b      	ldr	r3, [r3, #0]
 8011886:	4a0f      	ldr	r2, [pc, #60]	@ (80118c4 <xPortStartScheduler+0x144>)
 8011888:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801188c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801188e:	f7ff ff63 	bl	8011758 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011892:	f7ff faa1 	bl	8010dd8 <vTaskSwitchContext>
	prvTaskExitError();
 8011896:	f7ff ff1b 	bl	80116d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801189a:	2300      	movs	r3, #0
}
 801189c:	4618      	mov	r0, r3
 801189e:	3718      	adds	r7, #24
 80118a0:	46bd      	mov	sp, r7
 80118a2:	bd80      	pop	{r7, pc}
 80118a4:	e000ed00 	.word	0xe000ed00
 80118a8:	410fc271 	.word	0x410fc271
 80118ac:	410fc270 	.word	0x410fc270
 80118b0:	e000e400 	.word	0xe000e400
 80118b4:	200030e8 	.word	0x200030e8
 80118b8:	200030ec 	.word	0x200030ec
 80118bc:	e000ed20 	.word	0xe000ed20
 80118c0:	20000674 	.word	0x20000674
 80118c4:	e000ef34 	.word	0xe000ef34

080118c8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80118c8:	b480      	push	{r7}
 80118ca:	b083      	sub	sp, #12
 80118cc:	af00      	add	r7, sp, #0
	__asm volatile
 80118ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80118d2:	f383 8811 	msr	BASEPRI, r3
 80118d6:	f3bf 8f6f 	isb	sy
 80118da:	f3bf 8f4f 	dsb	sy
 80118de:	607b      	str	r3, [r7, #4]
}
 80118e0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80118e2:	4b10      	ldr	r3, [pc, #64]	@ (8011924 <vPortEnterCritical+0x5c>)
 80118e4:	681b      	ldr	r3, [r3, #0]
 80118e6:	3301      	adds	r3, #1
 80118e8:	4a0e      	ldr	r2, [pc, #56]	@ (8011924 <vPortEnterCritical+0x5c>)
 80118ea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80118ec:	4b0d      	ldr	r3, [pc, #52]	@ (8011924 <vPortEnterCritical+0x5c>)
 80118ee:	681b      	ldr	r3, [r3, #0]
 80118f0:	2b01      	cmp	r3, #1
 80118f2:	d110      	bne.n	8011916 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80118f4:	4b0c      	ldr	r3, [pc, #48]	@ (8011928 <vPortEnterCritical+0x60>)
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	b2db      	uxtb	r3, r3
 80118fa:	2b00      	cmp	r3, #0
 80118fc:	d00b      	beq.n	8011916 <vPortEnterCritical+0x4e>
	__asm volatile
 80118fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011902:	f383 8811 	msr	BASEPRI, r3
 8011906:	f3bf 8f6f 	isb	sy
 801190a:	f3bf 8f4f 	dsb	sy
 801190e:	603b      	str	r3, [r7, #0]
}
 8011910:	bf00      	nop
 8011912:	bf00      	nop
 8011914:	e7fd      	b.n	8011912 <vPortEnterCritical+0x4a>
	}
}
 8011916:	bf00      	nop
 8011918:	370c      	adds	r7, #12
 801191a:	46bd      	mov	sp, r7
 801191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011920:	4770      	bx	lr
 8011922:	bf00      	nop
 8011924:	20000674 	.word	0x20000674
 8011928:	e000ed04 	.word	0xe000ed04

0801192c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 801192c:	b480      	push	{r7}
 801192e:	b083      	sub	sp, #12
 8011930:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011932:	4b12      	ldr	r3, [pc, #72]	@ (801197c <vPortExitCritical+0x50>)
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d10b      	bne.n	8011952 <vPortExitCritical+0x26>
	__asm volatile
 801193a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801193e:	f383 8811 	msr	BASEPRI, r3
 8011942:	f3bf 8f6f 	isb	sy
 8011946:	f3bf 8f4f 	dsb	sy
 801194a:	607b      	str	r3, [r7, #4]
}
 801194c:	bf00      	nop
 801194e:	bf00      	nop
 8011950:	e7fd      	b.n	801194e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011952:	4b0a      	ldr	r3, [pc, #40]	@ (801197c <vPortExitCritical+0x50>)
 8011954:	681b      	ldr	r3, [r3, #0]
 8011956:	3b01      	subs	r3, #1
 8011958:	4a08      	ldr	r2, [pc, #32]	@ (801197c <vPortExitCritical+0x50>)
 801195a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801195c:	4b07      	ldr	r3, [pc, #28]	@ (801197c <vPortExitCritical+0x50>)
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d105      	bne.n	8011970 <vPortExitCritical+0x44>
 8011964:	2300      	movs	r3, #0
 8011966:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011968:	683b      	ldr	r3, [r7, #0]
 801196a:	f383 8811 	msr	BASEPRI, r3
}
 801196e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011970:	bf00      	nop
 8011972:	370c      	adds	r7, #12
 8011974:	46bd      	mov	sp, r7
 8011976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197a:	4770      	bx	lr
 801197c:	20000674 	.word	0x20000674

08011980 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011980:	f3ef 8009 	mrs	r0, PSP
 8011984:	f3bf 8f6f 	isb	sy
 8011988:	4b15      	ldr	r3, [pc, #84]	@ (80119e0 <pxCurrentTCBConst>)
 801198a:	681a      	ldr	r2, [r3, #0]
 801198c:	f01e 0f10 	tst.w	lr, #16
 8011990:	bf08      	it	eq
 8011992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801199a:	6010      	str	r0, [r2, #0]
 801199c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80119a0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80119a4:	f380 8811 	msr	BASEPRI, r0
 80119a8:	f3bf 8f4f 	dsb	sy
 80119ac:	f3bf 8f6f 	isb	sy
 80119b0:	f7ff fa12 	bl	8010dd8 <vTaskSwitchContext>
 80119b4:	f04f 0000 	mov.w	r0, #0
 80119b8:	f380 8811 	msr	BASEPRI, r0
 80119bc:	bc09      	pop	{r0, r3}
 80119be:	6819      	ldr	r1, [r3, #0]
 80119c0:	6808      	ldr	r0, [r1, #0]
 80119c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c6:	f01e 0f10 	tst.w	lr, #16
 80119ca:	bf08      	it	eq
 80119cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80119d0:	f380 8809 	msr	PSP, r0
 80119d4:	f3bf 8f6f 	isb	sy
 80119d8:	4770      	bx	lr
 80119da:	bf00      	nop
 80119dc:	f3af 8000 	nop.w

080119e0 <pxCurrentTCBConst>:
 80119e0:	20002fbc 	.word	0x20002fbc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80119e4:	bf00      	nop
 80119e6:	bf00      	nop

080119e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80119e8:	b580      	push	{r7, lr}
 80119ea:	b082      	sub	sp, #8
 80119ec:	af00      	add	r7, sp, #0
	__asm volatile
 80119ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80119f2:	f383 8811 	msr	BASEPRI, r3
 80119f6:	f3bf 8f6f 	isb	sy
 80119fa:	f3bf 8f4f 	dsb	sy
 80119fe:	607b      	str	r3, [r7, #4]
}
 8011a00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011a02:	f7ff f92f 	bl	8010c64 <xTaskIncrementTick>
 8011a06:	4603      	mov	r3, r0
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d003      	beq.n	8011a14 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011a0c:	4b06      	ldr	r3, [pc, #24]	@ (8011a28 <SysTick_Handler+0x40>)
 8011a0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011a12:	601a      	str	r2, [r3, #0]
 8011a14:	2300      	movs	r3, #0
 8011a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011a18:	683b      	ldr	r3, [r7, #0]
 8011a1a:	f383 8811 	msr	BASEPRI, r3
}
 8011a1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011a20:	bf00      	nop
 8011a22:	3708      	adds	r7, #8
 8011a24:	46bd      	mov	sp, r7
 8011a26:	bd80      	pop	{r7, pc}
 8011a28:	e000ed04 	.word	0xe000ed04

08011a2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011a2c:	b480      	push	{r7}
 8011a2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011a30:	4b0b      	ldr	r3, [pc, #44]	@ (8011a60 <vPortSetupTimerInterrupt+0x34>)
 8011a32:	2200      	movs	r2, #0
 8011a34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011a36:	4b0b      	ldr	r3, [pc, #44]	@ (8011a64 <vPortSetupTimerInterrupt+0x38>)
 8011a38:	2200      	movs	r2, #0
 8011a3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011a3c:	4b0a      	ldr	r3, [pc, #40]	@ (8011a68 <vPortSetupTimerInterrupt+0x3c>)
 8011a3e:	681b      	ldr	r3, [r3, #0]
 8011a40:	4a0a      	ldr	r2, [pc, #40]	@ (8011a6c <vPortSetupTimerInterrupt+0x40>)
 8011a42:	fba2 2303 	umull	r2, r3, r2, r3
 8011a46:	099b      	lsrs	r3, r3, #6
 8011a48:	4a09      	ldr	r2, [pc, #36]	@ (8011a70 <vPortSetupTimerInterrupt+0x44>)
 8011a4a:	3b01      	subs	r3, #1
 8011a4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011a4e:	4b04      	ldr	r3, [pc, #16]	@ (8011a60 <vPortSetupTimerInterrupt+0x34>)
 8011a50:	2207      	movs	r2, #7
 8011a52:	601a      	str	r2, [r3, #0]
}
 8011a54:	bf00      	nop
 8011a56:	46bd      	mov	sp, r7
 8011a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a5c:	4770      	bx	lr
 8011a5e:	bf00      	nop
 8011a60:	e000e010 	.word	0xe000e010
 8011a64:	e000e018 	.word	0xe000e018
 8011a68:	20000004 	.word	0x20000004
 8011a6c:	10624dd3 	.word	0x10624dd3
 8011a70:	e000e014 	.word	0xe000e014

08011a74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011a74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011a84 <vPortEnableVFP+0x10>
 8011a78:	6801      	ldr	r1, [r0, #0]
 8011a7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011a7e:	6001      	str	r1, [r0, #0]
 8011a80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011a82:	bf00      	nop
 8011a84:	e000ed88 	.word	0xe000ed88

08011a88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011a88:	b480      	push	{r7}
 8011a8a:	b085      	sub	sp, #20
 8011a8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011a8e:	f3ef 8305 	mrs	r3, IPSR
 8011a92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	2b0f      	cmp	r3, #15
 8011a98:	d915      	bls.n	8011ac6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011a9a:	4a18      	ldr	r2, [pc, #96]	@ (8011afc <vPortValidateInterruptPriority+0x74>)
 8011a9c:	68fb      	ldr	r3, [r7, #12]
 8011a9e:	4413      	add	r3, r2
 8011aa0:	781b      	ldrb	r3, [r3, #0]
 8011aa2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011aa4:	4b16      	ldr	r3, [pc, #88]	@ (8011b00 <vPortValidateInterruptPriority+0x78>)
 8011aa6:	781b      	ldrb	r3, [r3, #0]
 8011aa8:	7afa      	ldrb	r2, [r7, #11]
 8011aaa:	429a      	cmp	r2, r3
 8011aac:	d20b      	bcs.n	8011ac6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011aae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ab2:	f383 8811 	msr	BASEPRI, r3
 8011ab6:	f3bf 8f6f 	isb	sy
 8011aba:	f3bf 8f4f 	dsb	sy
 8011abe:	607b      	str	r3, [r7, #4]
}
 8011ac0:	bf00      	nop
 8011ac2:	bf00      	nop
 8011ac4:	e7fd      	b.n	8011ac2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8011b04 <vPortValidateInterruptPriority+0x7c>)
 8011ac8:	681b      	ldr	r3, [r3, #0]
 8011aca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011ace:	4b0e      	ldr	r3, [pc, #56]	@ (8011b08 <vPortValidateInterruptPriority+0x80>)
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	429a      	cmp	r2, r3
 8011ad4:	d90b      	bls.n	8011aee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ada:	f383 8811 	msr	BASEPRI, r3
 8011ade:	f3bf 8f6f 	isb	sy
 8011ae2:	f3bf 8f4f 	dsb	sy
 8011ae6:	603b      	str	r3, [r7, #0]
}
 8011ae8:	bf00      	nop
 8011aea:	bf00      	nop
 8011aec:	e7fd      	b.n	8011aea <vPortValidateInterruptPriority+0x62>
	}
 8011aee:	bf00      	nop
 8011af0:	3714      	adds	r7, #20
 8011af2:	46bd      	mov	sp, r7
 8011af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011af8:	4770      	bx	lr
 8011afa:	bf00      	nop
 8011afc:	e000e3f0 	.word	0xe000e3f0
 8011b00:	200030e8 	.word	0x200030e8
 8011b04:	e000ed0c 	.word	0xe000ed0c
 8011b08:	200030ec 	.word	0x200030ec

08011b0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011b0c:	b580      	push	{r7, lr}
 8011b0e:	b08a      	sub	sp, #40	@ 0x28
 8011b10:	af00      	add	r7, sp, #0
 8011b12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011b14:	2300      	movs	r3, #0
 8011b16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011b18:	f7fe ffe8 	bl	8010aec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011b1c:	4b5c      	ldr	r3, [pc, #368]	@ (8011c90 <pvPortMalloc+0x184>)
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	2b00      	cmp	r3, #0
 8011b22:	d101      	bne.n	8011b28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011b24:	f000 f924 	bl	8011d70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011b28:	4b5a      	ldr	r3, [pc, #360]	@ (8011c94 <pvPortMalloc+0x188>)
 8011b2a:	681a      	ldr	r2, [r3, #0]
 8011b2c:	687b      	ldr	r3, [r7, #4]
 8011b2e:	4013      	ands	r3, r2
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	f040 8095 	bne.w	8011c60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d01e      	beq.n	8011b7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011b3c:	2208      	movs	r2, #8
 8011b3e:	687b      	ldr	r3, [r7, #4]
 8011b40:	4413      	add	r3, r2
 8011b42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	f003 0307 	and.w	r3, r3, #7
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d015      	beq.n	8011b7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011b4e:	687b      	ldr	r3, [r7, #4]
 8011b50:	f023 0307 	bic.w	r3, r3, #7
 8011b54:	3308      	adds	r3, #8
 8011b56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011b58:	687b      	ldr	r3, [r7, #4]
 8011b5a:	f003 0307 	and.w	r3, r3, #7
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d00b      	beq.n	8011b7a <pvPortMalloc+0x6e>
	__asm volatile
 8011b62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b66:	f383 8811 	msr	BASEPRI, r3
 8011b6a:	f3bf 8f6f 	isb	sy
 8011b6e:	f3bf 8f4f 	dsb	sy
 8011b72:	617b      	str	r3, [r7, #20]
}
 8011b74:	bf00      	nop
 8011b76:	bf00      	nop
 8011b78:	e7fd      	b.n	8011b76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	2b00      	cmp	r3, #0
 8011b7e:	d06f      	beq.n	8011c60 <pvPortMalloc+0x154>
 8011b80:	4b45      	ldr	r3, [pc, #276]	@ (8011c98 <pvPortMalloc+0x18c>)
 8011b82:	681b      	ldr	r3, [r3, #0]
 8011b84:	687a      	ldr	r2, [r7, #4]
 8011b86:	429a      	cmp	r2, r3
 8011b88:	d86a      	bhi.n	8011c60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8011b8a:	4b44      	ldr	r3, [pc, #272]	@ (8011c9c <pvPortMalloc+0x190>)
 8011b8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8011b8e:	4b43      	ldr	r3, [pc, #268]	@ (8011c9c <pvPortMalloc+0x190>)
 8011b90:	681b      	ldr	r3, [r3, #0]
 8011b92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011b94:	e004      	b.n	8011ba0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8011b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011ba2:	685b      	ldr	r3, [r3, #4]
 8011ba4:	687a      	ldr	r2, [r7, #4]
 8011ba6:	429a      	cmp	r2, r3
 8011ba8:	d903      	bls.n	8011bb2 <pvPortMalloc+0xa6>
 8011baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bac:	681b      	ldr	r3, [r3, #0]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d1f1      	bne.n	8011b96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011bb2:	4b37      	ldr	r3, [pc, #220]	@ (8011c90 <pvPortMalloc+0x184>)
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011bb8:	429a      	cmp	r2, r3
 8011bba:	d051      	beq.n	8011c60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8011bbc:	6a3b      	ldr	r3, [r7, #32]
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	2208      	movs	r2, #8
 8011bc2:	4413      	add	r3, r2
 8011bc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bc8:	681a      	ldr	r2, [r3, #0]
 8011bca:	6a3b      	ldr	r3, [r7, #32]
 8011bcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8011bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011bd0:	685a      	ldr	r2, [r3, #4]
 8011bd2:	687b      	ldr	r3, [r7, #4]
 8011bd4:	1ad2      	subs	r2, r2, r3
 8011bd6:	2308      	movs	r3, #8
 8011bd8:	005b      	lsls	r3, r3, #1
 8011bda:	429a      	cmp	r2, r3
 8011bdc:	d920      	bls.n	8011c20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8011bde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011be0:	687b      	ldr	r3, [r7, #4]
 8011be2:	4413      	add	r3, r2
 8011be4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011be6:	69bb      	ldr	r3, [r7, #24]
 8011be8:	f003 0307 	and.w	r3, r3, #7
 8011bec:	2b00      	cmp	r3, #0
 8011bee:	d00b      	beq.n	8011c08 <pvPortMalloc+0xfc>
	__asm volatile
 8011bf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bf4:	f383 8811 	msr	BASEPRI, r3
 8011bf8:	f3bf 8f6f 	isb	sy
 8011bfc:	f3bf 8f4f 	dsb	sy
 8011c00:	613b      	str	r3, [r7, #16]
}
 8011c02:	bf00      	nop
 8011c04:	bf00      	nop
 8011c06:	e7fd      	b.n	8011c04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c0a:	685a      	ldr	r2, [r3, #4]
 8011c0c:	687b      	ldr	r3, [r7, #4]
 8011c0e:	1ad2      	subs	r2, r2, r3
 8011c10:	69bb      	ldr	r3, [r7, #24]
 8011c12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c16:	687a      	ldr	r2, [r7, #4]
 8011c18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8011c1a:	69b8      	ldr	r0, [r7, #24]
 8011c1c:	f000 f90c 	bl	8011e38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011c20:	4b1d      	ldr	r3, [pc, #116]	@ (8011c98 <pvPortMalloc+0x18c>)
 8011c22:	681a      	ldr	r2, [r3, #0]
 8011c24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c26:	685b      	ldr	r3, [r3, #4]
 8011c28:	1ad3      	subs	r3, r2, r3
 8011c2a:	4a1b      	ldr	r2, [pc, #108]	@ (8011c98 <pvPortMalloc+0x18c>)
 8011c2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8011c2e:	4b1a      	ldr	r3, [pc, #104]	@ (8011c98 <pvPortMalloc+0x18c>)
 8011c30:	681a      	ldr	r2, [r3, #0]
 8011c32:	4b1b      	ldr	r3, [pc, #108]	@ (8011ca0 <pvPortMalloc+0x194>)
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d203      	bcs.n	8011c42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8011c3a:	4b17      	ldr	r3, [pc, #92]	@ (8011c98 <pvPortMalloc+0x18c>)
 8011c3c:	681b      	ldr	r3, [r3, #0]
 8011c3e:	4a18      	ldr	r2, [pc, #96]	@ (8011ca0 <pvPortMalloc+0x194>)
 8011c40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8011c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c44:	685a      	ldr	r2, [r3, #4]
 8011c46:	4b13      	ldr	r3, [pc, #76]	@ (8011c94 <pvPortMalloc+0x188>)
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	431a      	orrs	r2, r3
 8011c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8011c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c52:	2200      	movs	r2, #0
 8011c54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8011c56:	4b13      	ldr	r3, [pc, #76]	@ (8011ca4 <pvPortMalloc+0x198>)
 8011c58:	681b      	ldr	r3, [r3, #0]
 8011c5a:	3301      	adds	r3, #1
 8011c5c:	4a11      	ldr	r2, [pc, #68]	@ (8011ca4 <pvPortMalloc+0x198>)
 8011c5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8011c60:	f7fe ff52 	bl	8010b08 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8011c64:	69fb      	ldr	r3, [r7, #28]
 8011c66:	f003 0307 	and.w	r3, r3, #7
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	d00b      	beq.n	8011c86 <pvPortMalloc+0x17a>
	__asm volatile
 8011c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c72:	f383 8811 	msr	BASEPRI, r3
 8011c76:	f3bf 8f6f 	isb	sy
 8011c7a:	f3bf 8f4f 	dsb	sy
 8011c7e:	60fb      	str	r3, [r7, #12]
}
 8011c80:	bf00      	nop
 8011c82:	bf00      	nop
 8011c84:	e7fd      	b.n	8011c82 <pvPortMalloc+0x176>
	return pvReturn;
 8011c86:	69fb      	ldr	r3, [r7, #28]
}
 8011c88:	4618      	mov	r0, r3
 8011c8a:	3728      	adds	r7, #40	@ 0x28
 8011c8c:	46bd      	mov	sp, r7
 8011c8e:	bd80      	pop	{r7, pc}
 8011c90:	200136b0 	.word	0x200136b0
 8011c94:	200136c4 	.word	0x200136c4
 8011c98:	200136b4 	.word	0x200136b4
 8011c9c:	200136a8 	.word	0x200136a8
 8011ca0:	200136b8 	.word	0x200136b8
 8011ca4:	200136bc 	.word	0x200136bc

08011ca8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011ca8:	b580      	push	{r7, lr}
 8011caa:	b086      	sub	sp, #24
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011cb0:	687b      	ldr	r3, [r7, #4]
 8011cb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011cb4:	687b      	ldr	r3, [r7, #4]
 8011cb6:	2b00      	cmp	r3, #0
 8011cb8:	d04f      	beq.n	8011d5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8011cba:	2308      	movs	r3, #8
 8011cbc:	425b      	negs	r3, r3
 8011cbe:	697a      	ldr	r2, [r7, #20]
 8011cc0:	4413      	add	r3, r2
 8011cc2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011cc4:	697b      	ldr	r3, [r7, #20]
 8011cc6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011cc8:	693b      	ldr	r3, [r7, #16]
 8011cca:	685a      	ldr	r2, [r3, #4]
 8011ccc:	4b25      	ldr	r3, [pc, #148]	@ (8011d64 <vPortFree+0xbc>)
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	4013      	ands	r3, r2
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d10b      	bne.n	8011cee <vPortFree+0x46>
	__asm volatile
 8011cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cda:	f383 8811 	msr	BASEPRI, r3
 8011cde:	f3bf 8f6f 	isb	sy
 8011ce2:	f3bf 8f4f 	dsb	sy
 8011ce6:	60fb      	str	r3, [r7, #12]
}
 8011ce8:	bf00      	nop
 8011cea:	bf00      	nop
 8011cec:	e7fd      	b.n	8011cea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011cee:	693b      	ldr	r3, [r7, #16]
 8011cf0:	681b      	ldr	r3, [r3, #0]
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d00b      	beq.n	8011d0e <vPortFree+0x66>
	__asm volatile
 8011cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cfa:	f383 8811 	msr	BASEPRI, r3
 8011cfe:	f3bf 8f6f 	isb	sy
 8011d02:	f3bf 8f4f 	dsb	sy
 8011d06:	60bb      	str	r3, [r7, #8]
}
 8011d08:	bf00      	nop
 8011d0a:	bf00      	nop
 8011d0c:	e7fd      	b.n	8011d0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8011d0e:	693b      	ldr	r3, [r7, #16]
 8011d10:	685a      	ldr	r2, [r3, #4]
 8011d12:	4b14      	ldr	r3, [pc, #80]	@ (8011d64 <vPortFree+0xbc>)
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	4013      	ands	r3, r2
 8011d18:	2b00      	cmp	r3, #0
 8011d1a:	d01e      	beq.n	8011d5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8011d1c:	693b      	ldr	r3, [r7, #16]
 8011d1e:	681b      	ldr	r3, [r3, #0]
 8011d20:	2b00      	cmp	r3, #0
 8011d22:	d11a      	bne.n	8011d5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011d24:	693b      	ldr	r3, [r7, #16]
 8011d26:	685a      	ldr	r2, [r3, #4]
 8011d28:	4b0e      	ldr	r3, [pc, #56]	@ (8011d64 <vPortFree+0xbc>)
 8011d2a:	681b      	ldr	r3, [r3, #0]
 8011d2c:	43db      	mvns	r3, r3
 8011d2e:	401a      	ands	r2, r3
 8011d30:	693b      	ldr	r3, [r7, #16]
 8011d32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011d34:	f7fe feda 	bl	8010aec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011d38:	693b      	ldr	r3, [r7, #16]
 8011d3a:	685a      	ldr	r2, [r3, #4]
 8011d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8011d68 <vPortFree+0xc0>)
 8011d3e:	681b      	ldr	r3, [r3, #0]
 8011d40:	4413      	add	r3, r2
 8011d42:	4a09      	ldr	r2, [pc, #36]	@ (8011d68 <vPortFree+0xc0>)
 8011d44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8011d46:	6938      	ldr	r0, [r7, #16]
 8011d48:	f000 f876 	bl	8011e38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8011d4c:	4b07      	ldr	r3, [pc, #28]	@ (8011d6c <vPortFree+0xc4>)
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	3301      	adds	r3, #1
 8011d52:	4a06      	ldr	r2, [pc, #24]	@ (8011d6c <vPortFree+0xc4>)
 8011d54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8011d56:	f7fe fed7 	bl	8010b08 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8011d5a:	bf00      	nop
 8011d5c:	3718      	adds	r7, #24
 8011d5e:	46bd      	mov	sp, r7
 8011d60:	bd80      	pop	{r7, pc}
 8011d62:	bf00      	nop
 8011d64:	200136c4 	.word	0x200136c4
 8011d68:	200136b4 	.word	0x200136b4
 8011d6c:	200136c0 	.word	0x200136c0

08011d70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8011d70:	b480      	push	{r7}
 8011d72:	b085      	sub	sp, #20
 8011d74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8011d76:	4b29      	ldr	r3, [pc, #164]	@ (8011e1c <prvHeapInit+0xac>)
 8011d78:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011d7a:	4b29      	ldr	r3, [pc, #164]	@ (8011e20 <prvHeapInit+0xb0>)
 8011d7c:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011d7e:	68fb      	ldr	r3, [r7, #12]
 8011d80:	f003 0307 	and.w	r3, r3, #7
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d00c      	beq.n	8011da2 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	3307      	adds	r3, #7
 8011d8c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011d8e:	68fb      	ldr	r3, [r7, #12]
 8011d90:	f023 0307 	bic.w	r3, r3, #7
 8011d94:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011d96:	68ba      	ldr	r2, [r7, #8]
 8011d98:	68fb      	ldr	r3, [r7, #12]
 8011d9a:	1ad3      	subs	r3, r2, r3
 8011d9c:	4a20      	ldr	r2, [pc, #128]	@ (8011e20 <prvHeapInit+0xb0>)
 8011d9e:	4413      	add	r3, r2
 8011da0:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011da6:	4a1f      	ldr	r2, [pc, #124]	@ (8011e24 <prvHeapInit+0xb4>)
 8011da8:	687b      	ldr	r3, [r7, #4]
 8011daa:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011dac:	4b1d      	ldr	r3, [pc, #116]	@ (8011e24 <prvHeapInit+0xb4>)
 8011dae:	2200      	movs	r2, #0
 8011db0:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	68ba      	ldr	r2, [r7, #8]
 8011db6:	4413      	add	r3, r2
 8011db8:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011dba:	2208      	movs	r2, #8
 8011dbc:	68fb      	ldr	r3, [r7, #12]
 8011dbe:	1a9b      	subs	r3, r3, r2
 8011dc0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011dc2:	68fb      	ldr	r3, [r7, #12]
 8011dc4:	f023 0307 	bic.w	r3, r3, #7
 8011dc8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011dca:	68fb      	ldr	r3, [r7, #12]
 8011dcc:	4a16      	ldr	r2, [pc, #88]	@ (8011e28 <prvHeapInit+0xb8>)
 8011dce:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011dd0:	4b15      	ldr	r3, [pc, #84]	@ (8011e28 <prvHeapInit+0xb8>)
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	2200      	movs	r2, #0
 8011dd6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011dd8:	4b13      	ldr	r3, [pc, #76]	@ (8011e28 <prvHeapInit+0xb8>)
 8011dda:	681b      	ldr	r3, [r3, #0]
 8011ddc:	2200      	movs	r2, #0
 8011dde:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011de0:	687b      	ldr	r3, [r7, #4]
 8011de2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8011de4:	683b      	ldr	r3, [r7, #0]
 8011de6:	68fa      	ldr	r2, [r7, #12]
 8011de8:	1ad2      	subs	r2, r2, r3
 8011dea:	683b      	ldr	r3, [r7, #0]
 8011dec:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011dee:	4b0e      	ldr	r3, [pc, #56]	@ (8011e28 <prvHeapInit+0xb8>)
 8011df0:	681a      	ldr	r2, [r3, #0]
 8011df2:	683b      	ldr	r3, [r7, #0]
 8011df4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011df6:	683b      	ldr	r3, [r7, #0]
 8011df8:	685b      	ldr	r3, [r3, #4]
 8011dfa:	4a0c      	ldr	r2, [pc, #48]	@ (8011e2c <prvHeapInit+0xbc>)
 8011dfc:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011dfe:	683b      	ldr	r3, [r7, #0]
 8011e00:	685b      	ldr	r3, [r3, #4]
 8011e02:	4a0b      	ldr	r2, [pc, #44]	@ (8011e30 <prvHeapInit+0xc0>)
 8011e04:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011e06:	4b0b      	ldr	r3, [pc, #44]	@ (8011e34 <prvHeapInit+0xc4>)
 8011e08:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011e0c:	601a      	str	r2, [r3, #0]
}
 8011e0e:	bf00      	nop
 8011e10:	3714      	adds	r7, #20
 8011e12:	46bd      	mov	sp, r7
 8011e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e18:	4770      	bx	lr
 8011e1a:	bf00      	nop
 8011e1c:	000105b8 	.word	0x000105b8
 8011e20:	200030f0 	.word	0x200030f0
 8011e24:	200136a8 	.word	0x200136a8
 8011e28:	200136b0 	.word	0x200136b0
 8011e2c:	200136b8 	.word	0x200136b8
 8011e30:	200136b4 	.word	0x200136b4
 8011e34:	200136c4 	.word	0x200136c4

08011e38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8011e38:	b480      	push	{r7}
 8011e3a:	b085      	sub	sp, #20
 8011e3c:	af00      	add	r7, sp, #0
 8011e3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8011e40:	4b28      	ldr	r3, [pc, #160]	@ (8011ee4 <prvInsertBlockIntoFreeList+0xac>)
 8011e42:	60fb      	str	r3, [r7, #12]
 8011e44:	e002      	b.n	8011e4c <prvInsertBlockIntoFreeList+0x14>
 8011e46:	68fb      	ldr	r3, [r7, #12]
 8011e48:	681b      	ldr	r3, [r3, #0]
 8011e4a:	60fb      	str	r3, [r7, #12]
 8011e4c:	68fb      	ldr	r3, [r7, #12]
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	687a      	ldr	r2, [r7, #4]
 8011e52:	429a      	cmp	r2, r3
 8011e54:	d8f7      	bhi.n	8011e46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8011e56:	68fb      	ldr	r3, [r7, #12]
 8011e58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8011e5a:	68fb      	ldr	r3, [r7, #12]
 8011e5c:	685b      	ldr	r3, [r3, #4]
 8011e5e:	68ba      	ldr	r2, [r7, #8]
 8011e60:	4413      	add	r3, r2
 8011e62:	687a      	ldr	r2, [r7, #4]
 8011e64:	429a      	cmp	r2, r3
 8011e66:	d108      	bne.n	8011e7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8011e68:	68fb      	ldr	r3, [r7, #12]
 8011e6a:	685a      	ldr	r2, [r3, #4]
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	685b      	ldr	r3, [r3, #4]
 8011e70:	441a      	add	r2, r3
 8011e72:	68fb      	ldr	r3, [r7, #12]
 8011e74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8011e76:	68fb      	ldr	r3, [r7, #12]
 8011e78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8011e7a:	687b      	ldr	r3, [r7, #4]
 8011e7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	685b      	ldr	r3, [r3, #4]
 8011e82:	68ba      	ldr	r2, [r7, #8]
 8011e84:	441a      	add	r2, r3
 8011e86:	68fb      	ldr	r3, [r7, #12]
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	429a      	cmp	r2, r3
 8011e8c:	d118      	bne.n	8011ec0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011e8e:	68fb      	ldr	r3, [r7, #12]
 8011e90:	681a      	ldr	r2, [r3, #0]
 8011e92:	4b15      	ldr	r3, [pc, #84]	@ (8011ee8 <prvInsertBlockIntoFreeList+0xb0>)
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	429a      	cmp	r2, r3
 8011e98:	d00d      	beq.n	8011eb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8011e9a:	687b      	ldr	r3, [r7, #4]
 8011e9c:	685a      	ldr	r2, [r3, #4]
 8011e9e:	68fb      	ldr	r3, [r7, #12]
 8011ea0:	681b      	ldr	r3, [r3, #0]
 8011ea2:	685b      	ldr	r3, [r3, #4]
 8011ea4:	441a      	add	r2, r3
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8011eaa:	68fb      	ldr	r3, [r7, #12]
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	681a      	ldr	r2, [r3, #0]
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	601a      	str	r2, [r3, #0]
 8011eb4:	e008      	b.n	8011ec8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8011ee8 <prvInsertBlockIntoFreeList+0xb0>)
 8011eb8:	681a      	ldr	r2, [r3, #0]
 8011eba:	687b      	ldr	r3, [r7, #4]
 8011ebc:	601a      	str	r2, [r3, #0]
 8011ebe:	e003      	b.n	8011ec8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011ec0:	68fb      	ldr	r3, [r7, #12]
 8011ec2:	681a      	ldr	r2, [r3, #0]
 8011ec4:	687b      	ldr	r3, [r7, #4]
 8011ec6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011ec8:	68fa      	ldr	r2, [r7, #12]
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	429a      	cmp	r2, r3
 8011ece:	d002      	beq.n	8011ed6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	687a      	ldr	r2, [r7, #4]
 8011ed4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011ed6:	bf00      	nop
 8011ed8:	3714      	adds	r7, #20
 8011eda:	46bd      	mov	sp, r7
 8011edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ee0:	4770      	bx	lr
 8011ee2:	bf00      	nop
 8011ee4:	200136a8 	.word	0x200136a8
 8011ee8:	200136b0 	.word	0x200136b0

08011eec <arm_fill_f32>:
 8011eec:	b410      	push	{r4}
 8011eee:	088c      	lsrs	r4, r1, #2
 8011ef0:	d010      	beq.n	8011f14 <arm_fill_f32+0x28>
 8011ef2:	f100 0310 	add.w	r3, r0, #16
 8011ef6:	4622      	mov	r2, r4
 8011ef8:	3a01      	subs	r2, #1
 8011efa:	ed03 0a04 	vstr	s0, [r3, #-16]
 8011efe:	ed03 0a03 	vstr	s0, [r3, #-12]
 8011f02:	ed03 0a02 	vstr	s0, [r3, #-8]
 8011f06:	ed03 0a01 	vstr	s0, [r3, #-4]
 8011f0a:	f103 0310 	add.w	r3, r3, #16
 8011f0e:	d1f3      	bne.n	8011ef8 <arm_fill_f32+0xc>
 8011f10:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8011f14:	f011 0103 	ands.w	r1, r1, #3
 8011f18:	d003      	beq.n	8011f22 <arm_fill_f32+0x36>
 8011f1a:	3901      	subs	r1, #1
 8011f1c:	eca0 0a01 	vstmia	r0!, {s0}
 8011f20:	d1fb      	bne.n	8011f1a <arm_fill_f32+0x2e>
 8011f22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011f26:	4770      	bx	lr

08011f28 <arm_min_f32>:
 8011f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f2c:	1e4f      	subs	r7, r1, #1
 8011f2e:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8011f32:	f100 0e04 	add.w	lr, r0, #4
 8011f36:	edd0 7a00 	vldr	s15, [r0]
 8011f3a:	d058      	beq.n	8011fee <arm_min_f32+0xc6>
 8011f3c:	3014      	adds	r0, #20
 8011f3e:	46c4      	mov	ip, r8
 8011f40:	2604      	movs	r6, #4
 8011f42:	2400      	movs	r4, #0
 8011f44:	ed10 6a04 	vldr	s12, [r0, #-16]
 8011f48:	ed50 6a03 	vldr	s13, [r0, #-12]
 8011f4c:	ed10 7a02 	vldr	s14, [r0, #-8]
 8011f50:	ed50 5a01 	vldr	s11, [r0, #-4]
 8011f54:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8011f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f5c:	bf48      	it	mi
 8011f5e:	eef0 7a46 	vmovmi.f32	s15, s12
 8011f62:	f1a6 0503 	sub.w	r5, r6, #3
 8011f66:	eef4 7ae6 	vcmpe.f32	s15, s13
 8011f6a:	bf48      	it	mi
 8011f6c:	462c      	movmi	r4, r5
 8011f6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f72:	bfc8      	it	gt
 8011f74:	eef0 7a66 	vmovgt.f32	s15, s13
 8011f78:	f1a6 0502 	sub.w	r5, r6, #2
 8011f7c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011f80:	bfc8      	it	gt
 8011f82:	462c      	movgt	r4, r5
 8011f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f88:	bfc8      	it	gt
 8011f8a:	eef0 7a47 	vmovgt.f32	s15, s14
 8011f8e:	f106 35ff 	add.w	r5, r6, #4294967295
 8011f92:	eef4 7ae5 	vcmpe.f32	s15, s11
 8011f96:	bfc8      	it	gt
 8011f98:	462c      	movgt	r4, r5
 8011f9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f9e:	bfc8      	it	gt
 8011fa0:	4634      	movgt	r4, r6
 8011fa2:	bfc8      	it	gt
 8011fa4:	eef0 7a65 	vmovgt.f32	s15, s11
 8011fa8:	f1bc 0c01 	subs.w	ip, ip, #1
 8011fac:	f106 0604 	add.w	r6, r6, #4
 8011fb0:	f100 0010 	add.w	r0, r0, #16
 8011fb4:	d1c6      	bne.n	8011f44 <arm_min_f32+0x1c>
 8011fb6:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 8011fba:	f017 0003 	ands.w	r0, r7, #3
 8011fbe:	d018      	beq.n	8011ff2 <arm_min_f32+0xca>
 8011fc0:	1a08      	subs	r0, r1, r0
 8011fc2:	ecbe 7a01 	vldmia	lr!, {s14}
 8011fc6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8011fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fce:	bf48      	it	mi
 8011fd0:	4604      	movmi	r4, r0
 8011fd2:	f100 0001 	add.w	r0, r0, #1
 8011fd6:	bf58      	it	pl
 8011fd8:	eeb0 7a67 	vmovpl.f32	s14, s15
 8011fdc:	4288      	cmp	r0, r1
 8011fde:	eef0 7a47 	vmov.f32	s15, s14
 8011fe2:	d1ee      	bne.n	8011fc2 <arm_min_f32+0x9a>
 8011fe4:	ed82 7a00 	vstr	s14, [r2]
 8011fe8:	601c      	str	r4, [r3, #0]
 8011fea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011fee:	4644      	mov	r4, r8
 8011ff0:	e7e3      	b.n	8011fba <arm_min_f32+0x92>
 8011ff2:	eeb0 7a67 	vmov.f32	s14, s15
 8011ff6:	e7f5      	b.n	8011fe4 <arm_min_f32+0xbc>

08011ff8 <arm_max_f32>:
 8011ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ffc:	1e4f      	subs	r7, r1, #1
 8011ffe:	ea5f 0897 	movs.w	r8, r7, lsr #2
 8012002:	f100 0e04 	add.w	lr, r0, #4
 8012006:	edd0 7a00 	vldr	s15, [r0]
 801200a:	d058      	beq.n	80120be <arm_max_f32+0xc6>
 801200c:	3014      	adds	r0, #20
 801200e:	46c4      	mov	ip, r8
 8012010:	2604      	movs	r6, #4
 8012012:	2400      	movs	r4, #0
 8012014:	ed10 6a04 	vldr	s12, [r0, #-16]
 8012018:	ed50 6a03 	vldr	s13, [r0, #-12]
 801201c:	ed10 7a02 	vldr	s14, [r0, #-8]
 8012020:	ed50 5a01 	vldr	s11, [r0, #-4]
 8012024:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8012028:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801202c:	bfc8      	it	gt
 801202e:	eef0 7a46 	vmovgt.f32	s15, s12
 8012032:	f1a6 0503 	sub.w	r5, r6, #3
 8012036:	eef4 7ae6 	vcmpe.f32	s15, s13
 801203a:	bfc8      	it	gt
 801203c:	462c      	movgt	r4, r5
 801203e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012042:	bf48      	it	mi
 8012044:	eef0 7a66 	vmovmi.f32	s15, s13
 8012048:	f1a6 0502 	sub.w	r5, r6, #2
 801204c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8012050:	bf48      	it	mi
 8012052:	462c      	movmi	r4, r5
 8012054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012058:	bf48      	it	mi
 801205a:	eef0 7a47 	vmovmi.f32	s15, s14
 801205e:	f106 35ff 	add.w	r5, r6, #4294967295
 8012062:	eef4 7ae5 	vcmpe.f32	s15, s11
 8012066:	bf48      	it	mi
 8012068:	462c      	movmi	r4, r5
 801206a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801206e:	bf48      	it	mi
 8012070:	4634      	movmi	r4, r6
 8012072:	bf48      	it	mi
 8012074:	eef0 7a65 	vmovmi.f32	s15, s11
 8012078:	f1bc 0c01 	subs.w	ip, ip, #1
 801207c:	f106 0604 	add.w	r6, r6, #4
 8012080:	f100 0010 	add.w	r0, r0, #16
 8012084:	d1c6      	bne.n	8012014 <arm_max_f32+0x1c>
 8012086:	eb0e 1e08 	add.w	lr, lr, r8, lsl #4
 801208a:	f017 0003 	ands.w	r0, r7, #3
 801208e:	d018      	beq.n	80120c2 <arm_max_f32+0xca>
 8012090:	1a08      	subs	r0, r1, r0
 8012092:	ecbe 7a01 	vldmia	lr!, {s14}
 8012096:	eeb4 7ae7 	vcmpe.f32	s14, s15
 801209a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801209e:	bfc8      	it	gt
 80120a0:	4604      	movgt	r4, r0
 80120a2:	f100 0001 	add.w	r0, r0, #1
 80120a6:	bfd8      	it	le
 80120a8:	eeb0 7a67 	vmovle.f32	s14, s15
 80120ac:	4288      	cmp	r0, r1
 80120ae:	eef0 7a47 	vmov.f32	s15, s14
 80120b2:	d1ee      	bne.n	8012092 <arm_max_f32+0x9a>
 80120b4:	ed82 7a00 	vstr	s14, [r2]
 80120b8:	601c      	str	r4, [r3, #0]
 80120ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80120be:	4644      	mov	r4, r8
 80120c0:	e7e3      	b.n	801208a <arm_max_f32+0x92>
 80120c2:	eeb0 7a67 	vmov.f32	s14, s15
 80120c6:	e7f5      	b.n	80120b4 <arm_max_f32+0xbc>

080120c8 <arm_rfft_fast_init_f32>:
 80120c8:	084b      	lsrs	r3, r1, #1
 80120ca:	2b80      	cmp	r3, #128	@ 0x80
 80120cc:	b410      	push	{r4}
 80120ce:	8201      	strh	r1, [r0, #16]
 80120d0:	8003      	strh	r3, [r0, #0]
 80120d2:	d047      	beq.n	8012164 <arm_rfft_fast_init_f32+0x9c>
 80120d4:	d917      	bls.n	8012106 <arm_rfft_fast_init_f32+0x3e>
 80120d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80120da:	d03d      	beq.n	8012158 <arm_rfft_fast_init_f32+0x90>
 80120dc:	d929      	bls.n	8012132 <arm_rfft_fast_init_f32+0x6a>
 80120de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80120e2:	d020      	beq.n	8012126 <arm_rfft_fast_init_f32+0x5e>
 80120e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80120e8:	d113      	bne.n	8012112 <arm_rfft_fast_init_f32+0x4a>
 80120ea:	4921      	ldr	r1, [pc, #132]	@ (8012170 <arm_rfft_fast_init_f32+0xa8>)
 80120ec:	4a21      	ldr	r2, [pc, #132]	@ (8012174 <arm_rfft_fast_init_f32+0xac>)
 80120ee:	4b22      	ldr	r3, [pc, #136]	@ (8012178 <arm_rfft_fast_init_f32+0xb0>)
 80120f0:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 80120f4:	8184      	strh	r4, [r0, #12]
 80120f6:	6081      	str	r1, [r0, #8]
 80120f8:	6042      	str	r2, [r0, #4]
 80120fa:	6143      	str	r3, [r0, #20]
 80120fc:	2000      	movs	r0, #0
 80120fe:	b240      	sxtb	r0, r0
 8012100:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012104:	4770      	bx	lr
 8012106:	2b20      	cmp	r3, #32
 8012108:	d01c      	beq.n	8012144 <arm_rfft_fast_init_f32+0x7c>
 801210a:	2b40      	cmp	r3, #64	@ 0x40
 801210c:	d006      	beq.n	801211c <arm_rfft_fast_init_f32+0x54>
 801210e:	2b10      	cmp	r3, #16
 8012110:	d01d      	beq.n	801214e <arm_rfft_fast_init_f32+0x86>
 8012112:	20ff      	movs	r0, #255	@ 0xff
 8012114:	b240      	sxtb	r0, r0
 8012116:	f85d 4b04 	ldr.w	r4, [sp], #4
 801211a:	4770      	bx	lr
 801211c:	2438      	movs	r4, #56	@ 0x38
 801211e:	4917      	ldr	r1, [pc, #92]	@ (801217c <arm_rfft_fast_init_f32+0xb4>)
 8012120:	4a17      	ldr	r2, [pc, #92]	@ (8012180 <arm_rfft_fast_init_f32+0xb8>)
 8012122:	4b18      	ldr	r3, [pc, #96]	@ (8012184 <arm_rfft_fast_init_f32+0xbc>)
 8012124:	e7e6      	b.n	80120f4 <arm_rfft_fast_init_f32+0x2c>
 8012126:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 801212a:	4917      	ldr	r1, [pc, #92]	@ (8012188 <arm_rfft_fast_init_f32+0xc0>)
 801212c:	4a17      	ldr	r2, [pc, #92]	@ (801218c <arm_rfft_fast_init_f32+0xc4>)
 801212e:	4b18      	ldr	r3, [pc, #96]	@ (8012190 <arm_rfft_fast_init_f32+0xc8>)
 8012130:	e7e0      	b.n	80120f4 <arm_rfft_fast_init_f32+0x2c>
 8012132:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012136:	d1ec      	bne.n	8012112 <arm_rfft_fast_init_f32+0x4a>
 8012138:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 801213c:	4915      	ldr	r1, [pc, #84]	@ (8012194 <arm_rfft_fast_init_f32+0xcc>)
 801213e:	4a16      	ldr	r2, [pc, #88]	@ (8012198 <arm_rfft_fast_init_f32+0xd0>)
 8012140:	4b16      	ldr	r3, [pc, #88]	@ (801219c <arm_rfft_fast_init_f32+0xd4>)
 8012142:	e7d7      	b.n	80120f4 <arm_rfft_fast_init_f32+0x2c>
 8012144:	2430      	movs	r4, #48	@ 0x30
 8012146:	4916      	ldr	r1, [pc, #88]	@ (80121a0 <arm_rfft_fast_init_f32+0xd8>)
 8012148:	4a16      	ldr	r2, [pc, #88]	@ (80121a4 <arm_rfft_fast_init_f32+0xdc>)
 801214a:	4b17      	ldr	r3, [pc, #92]	@ (80121a8 <arm_rfft_fast_init_f32+0xe0>)
 801214c:	e7d2      	b.n	80120f4 <arm_rfft_fast_init_f32+0x2c>
 801214e:	2414      	movs	r4, #20
 8012150:	4916      	ldr	r1, [pc, #88]	@ (80121ac <arm_rfft_fast_init_f32+0xe4>)
 8012152:	4a17      	ldr	r2, [pc, #92]	@ (80121b0 <arm_rfft_fast_init_f32+0xe8>)
 8012154:	4b17      	ldr	r3, [pc, #92]	@ (80121b4 <arm_rfft_fast_init_f32+0xec>)
 8012156:	e7cd      	b.n	80120f4 <arm_rfft_fast_init_f32+0x2c>
 8012158:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 801215c:	4916      	ldr	r1, [pc, #88]	@ (80121b8 <arm_rfft_fast_init_f32+0xf0>)
 801215e:	4a17      	ldr	r2, [pc, #92]	@ (80121bc <arm_rfft_fast_init_f32+0xf4>)
 8012160:	4b17      	ldr	r3, [pc, #92]	@ (80121c0 <arm_rfft_fast_init_f32+0xf8>)
 8012162:	e7c7      	b.n	80120f4 <arm_rfft_fast_init_f32+0x2c>
 8012164:	24d0      	movs	r4, #208	@ 0xd0
 8012166:	4917      	ldr	r1, [pc, #92]	@ (80121c4 <arm_rfft_fast_init_f32+0xfc>)
 8012168:	4a17      	ldr	r2, [pc, #92]	@ (80121c8 <arm_rfft_fast_init_f32+0x100>)
 801216a:	4b18      	ldr	r3, [pc, #96]	@ (80121cc <arm_rfft_fast_init_f32+0x104>)
 801216c:	e7c2      	b.n	80120f4 <arm_rfft_fast_init_f32+0x2c>
 801216e:	bf00      	nop
 8012170:	08028524 	.word	0x08028524
 8012174:	08018f18 	.word	0x08018f18
 8012178:	0801f088 	.word	0x0801f088
 801217c:	0801d018 	.word	0x0801d018
 8012180:	0802a2e4 	.word	0x0802a2e4
 8012184:	0802c7d4 	.word	0x0802c7d4
 8012188:	08025a08 	.word	0x08025a08
 801218c:	08023908 	.word	0x08023908
 8012190:	0801d088 	.word	0x0801d088
 8012194:	0802c464 	.word	0x0802c464
 8012198:	08023088 	.word	0x08023088
 801219c:	0802a4e4 	.word	0x0802a4e4
 80121a0:	080268c0 	.word	0x080268c0
 80121a4:	08025908 	.word	0x08025908
 80121a8:	0801cf18 	.word	0x0801cf18
 80121ac:	08026818 	.word	0x08026818
 80121b0:	08023888 	.word	0x08023888
 80121b4:	08026840 	.word	0x08026840
 80121b8:	0802ace4 	.word	0x0802ace4
 80121bc:	08027524 	.word	0x08027524
 80121c0:	0802b064 	.word	0x0802b064
 80121c4:	0802c9d4 	.word	0x0802c9d4
 80121c8:	08027124 	.word	0x08027124
 80121cc:	0802c064 	.word	0x0802c064

080121d0 <arm_rfft_fast_f32>:
 80121d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121d4:	8a06      	ldrh	r6, [r0, #16]
 80121d6:	0876      	lsrs	r6, r6, #1
 80121d8:	4607      	mov	r7, r0
 80121da:	4615      	mov	r5, r2
 80121dc:	8006      	strh	r6, [r0, #0]
 80121de:	460c      	mov	r4, r1
 80121e0:	2b00      	cmp	r3, #0
 80121e2:	d15c      	bne.n	801229e <arm_rfft_fast_f32+0xce>
 80121e4:	461a      	mov	r2, r3
 80121e6:	2301      	movs	r3, #1
 80121e8:	f000 fbe6 	bl	80129b8 <arm_cfft_f32>
 80121ec:	edd4 7a00 	vldr	s15, [r4]
 80121f0:	ed94 7a01 	vldr	s14, [r4, #4]
 80121f4:	883e      	ldrh	r6, [r7, #0]
 80121f6:	6978      	ldr	r0, [r7, #20]
 80121f8:	ee37 7a07 	vadd.f32	s14, s14, s14
 80121fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8012200:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 8012204:	ee77 6a87 	vadd.f32	s13, s15, s14
 8012208:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801220c:	3e01      	subs	r6, #1
 801220e:	ee26 7aa3 	vmul.f32	s14, s13, s7
 8012212:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012216:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 801221a:	ed85 7a00 	vstr	s14, [r5]
 801221e:	edc5 7a01 	vstr	s15, [r5, #4]
 8012222:	3010      	adds	r0, #16
 8012224:	f105 0210 	add.w	r2, r5, #16
 8012228:	3b08      	subs	r3, #8
 801222a:	f104 0110 	add.w	r1, r4, #16
 801222e:	ed51 4a02 	vldr	s9, [r1, #-8]
 8012232:	ed93 5a02 	vldr	s10, [r3, #8]
 8012236:	ed11 7a01 	vldr	s14, [r1, #-4]
 801223a:	ed10 6a02 	vldr	s12, [r0, #-8]
 801223e:	edd3 5a03 	vldr	s11, [r3, #12]
 8012242:	ed50 6a01 	vldr	s13, [r0, #-4]
 8012246:	ee75 7a64 	vsub.f32	s15, s10, s9
 801224a:	ee35 4a87 	vadd.f32	s8, s11, s14
 801224e:	ee35 5a24 	vadd.f32	s10, s10, s9
 8012252:	ee77 5a65 	vsub.f32	s11, s14, s11
 8012256:	ee66 4a27 	vmul.f32	s9, s12, s15
 801225a:	ee26 7aa7 	vmul.f32	s14, s13, s15
 801225e:	ee34 5a85 	vadd.f32	s10, s9, s10
 8012262:	ee26 6a04 	vmul.f32	s12, s12, s8
 8012266:	ee66 6a84 	vmul.f32	s13, s13, s8
 801226a:	ee77 7a25 	vadd.f32	s15, s14, s11
 801226e:	ee76 6a85 	vadd.f32	s13, s13, s10
 8012272:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8012276:	ee66 6aa3 	vmul.f32	s13, s13, s7
 801227a:	ee67 7aa3 	vmul.f32	s15, s15, s7
 801227e:	3e01      	subs	r6, #1
 8012280:	ed42 6a02 	vstr	s13, [r2, #-8]
 8012284:	ed42 7a01 	vstr	s15, [r2, #-4]
 8012288:	f1a3 0308 	sub.w	r3, r3, #8
 801228c:	f101 0108 	add.w	r1, r1, #8
 8012290:	f100 0008 	add.w	r0, r0, #8
 8012294:	f102 0208 	add.w	r2, r2, #8
 8012298:	d1c9      	bne.n	801222e <arm_rfft_fast_f32+0x5e>
 801229a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801229e:	edd1 7a00 	vldr	s15, [r1]
 80122a2:	edd1 6a01 	vldr	s13, [r1, #4]
 80122a6:	6941      	ldr	r1, [r0, #20]
 80122a8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80122ac:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80122b0:	eef6 3a00 	vmov.f32	s7, #96	@ 0x3f000000  0.5
 80122b4:	ee27 7a23 	vmul.f32	s14, s14, s7
 80122b8:	ee67 7aa3 	vmul.f32	s15, s15, s7
 80122bc:	3e01      	subs	r6, #1
 80122be:	ed82 7a00 	vstr	s14, [r2]
 80122c2:	edc2 7a01 	vstr	s15, [r2, #4]
 80122c6:	00f0      	lsls	r0, r6, #3
 80122c8:	b3ee      	cbz	r6, 8012346 <arm_rfft_fast_f32+0x176>
 80122ca:	3808      	subs	r0, #8
 80122cc:	f101 0e10 	add.w	lr, r1, #16
 80122d0:	4420      	add	r0, r4
 80122d2:	f104 0110 	add.w	r1, r4, #16
 80122d6:	f102 0c10 	add.w	ip, r2, #16
 80122da:	ed90 7a02 	vldr	s14, [r0, #8]
 80122de:	ed51 6a02 	vldr	s13, [r1, #-8]
 80122e2:	ed1e 6a02 	vldr	s12, [lr, #-8]
 80122e6:	ed90 4a03 	vldr	s8, [r0, #12]
 80122ea:	ed11 5a01 	vldr	s10, [r1, #-4]
 80122ee:	ed5e 5a01 	vldr	s11, [lr, #-4]
 80122f2:	ee76 7ac7 	vsub.f32	s15, s13, s14
 80122f6:	ee74 4a05 	vadd.f32	s9, s8, s10
 80122fa:	ee26 3a27 	vmul.f32	s6, s12, s15
 80122fe:	ee77 6a26 	vadd.f32	s13, s14, s13
 8012302:	ee35 5a44 	vsub.f32	s10, s10, s8
 8012306:	ee25 7aa7 	vmul.f32	s14, s11, s15
 801230a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 801230e:	ee77 7a05 	vadd.f32	s15, s14, s10
 8012312:	ee26 6a24 	vmul.f32	s12, s12, s9
 8012316:	ee65 5aa4 	vmul.f32	s11, s11, s9
 801231a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801231e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8012322:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8012326:	ee27 7a23 	vmul.f32	s14, s14, s7
 801232a:	3e01      	subs	r6, #1
 801232c:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8012330:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8012334:	f1a0 0008 	sub.w	r0, r0, #8
 8012338:	f101 0108 	add.w	r1, r1, #8
 801233c:	f10e 0e08 	add.w	lr, lr, #8
 8012340:	f10c 0c08 	add.w	ip, ip, #8
 8012344:	d1c9      	bne.n	80122da <arm_rfft_fast_f32+0x10a>
 8012346:	4638      	mov	r0, r7
 8012348:	4629      	mov	r1, r5
 801234a:	461a      	mov	r2, r3
 801234c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012350:	2301      	movs	r3, #1
 8012352:	f000 bb31 	b.w	80129b8 <arm_cfft_f32>
 8012356:	bf00      	nop

08012358 <arm_cfft_radix8by2_f32>:
 8012358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801235c:	ed2d 8b08 	vpush	{d8-d11}
 8012360:	f8b0 e000 	ldrh.w	lr, [r0]
 8012364:	6842      	ldr	r2, [r0, #4]
 8012366:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 801236a:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 801236e:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 8012372:	4607      	mov	r7, r0
 8012374:	ea4f 038c 	mov.w	r3, ip, lsl #2
 8012378:	f000 80af 	beq.w	80124da <arm_cfft_radix8by2_f32+0x182>
 801237c:	3310      	adds	r3, #16
 801237e:	18ce      	adds	r6, r1, r3
 8012380:	3210      	adds	r2, #16
 8012382:	4443      	add	r3, r8
 8012384:	f101 0510 	add.w	r5, r1, #16
 8012388:	f108 0410 	add.w	r4, r8, #16
 801238c:	ed54 1a04 	vldr	s3, [r4, #-16]
 8012390:	ed13 4a04 	vldr	s8, [r3, #-16]
 8012394:	ed53 3a03 	vldr	s7, [r3, #-12]
 8012398:	ed53 5a02 	vldr	s11, [r3, #-8]
 801239c:	ed13 5a01 	vldr	s10, [r3, #-4]
 80123a0:	ed54 6a03 	vldr	s13, [r4, #-12]
 80123a4:	ed14 0a02 	vldr	s0, [r4, #-8]
 80123a8:	ed16 2a04 	vldr	s4, [r6, #-16]
 80123ac:	ed56 2a03 	vldr	s5, [r6, #-12]
 80123b0:	ed15 6a03 	vldr	s12, [r5, #-12]
 80123b4:	ed15 7a01 	vldr	s14, [r5, #-4]
 80123b8:	ed15 3a04 	vldr	s6, [r5, #-16]
 80123bc:	ed54 7a01 	vldr	s15, [r4, #-4]
 80123c0:	ed56 0a02 	vldr	s1, [r6, #-8]
 80123c4:	ed16 1a01 	vldr	s2, [r6, #-4]
 80123c8:	ed55 4a02 	vldr	s9, [r5, #-8]
 80123cc:	ee73 ba21 	vadd.f32	s23, s6, s3
 80123d0:	ee36 ba26 	vadd.f32	s22, s12, s13
 80123d4:	ee37 aa27 	vadd.f32	s20, s14, s15
 80123d8:	ee72 9a04 	vadd.f32	s19, s4, s8
 80123dc:	ee32 9aa3 	vadd.f32	s18, s5, s7
 80123e0:	ee31 8a05 	vadd.f32	s16, s2, s10
 80123e4:	ee74 aa80 	vadd.f32	s21, s9, s0
 80123e8:	ee70 8aa5 	vadd.f32	s17, s1, s11
 80123ec:	ed45 ba04 	vstr	s23, [r5, #-16]
 80123f0:	ed05 ba03 	vstr	s22, [r5, #-12]
 80123f4:	ed45 aa02 	vstr	s21, [r5, #-8]
 80123f8:	ed05 aa01 	vstr	s20, [r5, #-4]
 80123fc:	ed06 8a01 	vstr	s16, [r6, #-4]
 8012400:	ed46 9a04 	vstr	s19, [r6, #-16]
 8012404:	ed06 9a03 	vstr	s18, [r6, #-12]
 8012408:	ed46 8a02 	vstr	s17, [r6, #-8]
 801240c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8012410:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8012414:	ed12 6a03 	vldr	s12, [r2, #-12]
 8012418:	ed52 2a04 	vldr	s5, [r2, #-16]
 801241c:	ee33 3a61 	vsub.f32	s6, s6, s3
 8012420:	ee34 4a42 	vsub.f32	s8, s8, s4
 8012424:	ee26 8a86 	vmul.f32	s16, s13, s12
 8012428:	ee24 2a06 	vmul.f32	s4, s8, s12
 801242c:	ee63 1a22 	vmul.f32	s3, s6, s5
 8012430:	ee24 4a22 	vmul.f32	s8, s8, s5
 8012434:	ee23 3a06 	vmul.f32	s6, s6, s12
 8012438:	ee66 6aa2 	vmul.f32	s13, s13, s5
 801243c:	ee23 6a86 	vmul.f32	s12, s7, s12
 8012440:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8012444:	ee36 6a04 	vadd.f32	s12, s12, s8
 8012448:	ee76 6ac3 	vsub.f32	s13, s13, s6
 801244c:	ee72 3a63 	vsub.f32	s7, s4, s7
 8012450:	ee71 2a88 	vadd.f32	s5, s3, s16
 8012454:	ed44 6a03 	vstr	s13, [r4, #-12]
 8012458:	ed44 2a04 	vstr	s5, [r4, #-16]
 801245c:	ed43 3a04 	vstr	s7, [r3, #-16]
 8012460:	ed03 6a03 	vstr	s12, [r3, #-12]
 8012464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012468:	ee75 6ae0 	vsub.f32	s13, s11, s1
 801246c:	ed12 7a01 	vldr	s14, [r2, #-4]
 8012470:	ed52 5a02 	vldr	s11, [r2, #-8]
 8012474:	ee35 6a41 	vsub.f32	s12, s10, s2
 8012478:	ee74 4ac0 	vsub.f32	s9, s9, s0
 801247c:	ee67 3a87 	vmul.f32	s7, s15, s14
 8012480:	ee26 5a87 	vmul.f32	s10, s13, s14
 8012484:	ee24 4aa5 	vmul.f32	s8, s9, s11
 8012488:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801248c:	ee64 4a87 	vmul.f32	s9, s9, s14
 8012490:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8012494:	ee26 7a07 	vmul.f32	s14, s12, s14
 8012498:	ee26 6a25 	vmul.f32	s12, s12, s11
 801249c:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80124a0:	ee74 5a23 	vadd.f32	s11, s8, s7
 80124a4:	ee35 6a46 	vsub.f32	s12, s10, s12
 80124a8:	ee37 7a26 	vadd.f32	s14, s14, s13
 80124ac:	f1be 0e01 	subs.w	lr, lr, #1
 80124b0:	ed44 5a02 	vstr	s11, [r4, #-8]
 80124b4:	f105 0510 	add.w	r5, r5, #16
 80124b8:	ed44 7a01 	vstr	s15, [r4, #-4]
 80124bc:	f106 0610 	add.w	r6, r6, #16
 80124c0:	ed03 6a02 	vstr	s12, [r3, #-8]
 80124c4:	ed03 7a01 	vstr	s14, [r3, #-4]
 80124c8:	f102 0210 	add.w	r2, r2, #16
 80124cc:	f104 0410 	add.w	r4, r4, #16
 80124d0:	f103 0310 	add.w	r3, r3, #16
 80124d4:	f47f af5a 	bne.w	801238c <arm_cfft_radix8by2_f32+0x34>
 80124d8:	687a      	ldr	r2, [r7, #4]
 80124da:	fa1f f48c 	uxth.w	r4, ip
 80124de:	4608      	mov	r0, r1
 80124e0:	2302      	movs	r3, #2
 80124e2:	4621      	mov	r1, r4
 80124e4:	f000 ff0c 	bl	8013300 <arm_radix8_butterfly_f32>
 80124e8:	ecbd 8b08 	vpop	{d8-d11}
 80124ec:	4640      	mov	r0, r8
 80124ee:	4621      	mov	r1, r4
 80124f0:	687a      	ldr	r2, [r7, #4]
 80124f2:	2302      	movs	r3, #2
 80124f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80124f8:	f000 bf02 	b.w	8013300 <arm_radix8_butterfly_f32>

080124fc <arm_cfft_radix8by4_f32>:
 80124fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012500:	ed2d 8b0a 	vpush	{d8-d12}
 8012504:	8802      	ldrh	r2, [r0, #0]
 8012506:	ed91 6a00 	vldr	s12, [r1]
 801250a:	b08f      	sub	sp, #60	@ 0x3c
 801250c:	460f      	mov	r7, r1
 801250e:	0852      	lsrs	r2, r2, #1
 8012510:	0093      	lsls	r3, r2, #2
 8012512:	900c      	str	r0, [sp, #48]	@ 0x30
 8012514:	9103      	str	r1, [sp, #12]
 8012516:	6841      	ldr	r1, [r0, #4]
 8012518:	ed97 7a01 	vldr	s14, [r7, #4]
 801251c:	4638      	mov	r0, r7
 801251e:	4418      	add	r0, r3
 8012520:	4606      	mov	r6, r0
 8012522:	9009      	str	r0, [sp, #36]	@ 0x24
 8012524:	4418      	add	r0, r3
 8012526:	edd0 6a00 	vldr	s13, [r0]
 801252a:	edd6 3a00 	vldr	s7, [r6]
 801252e:	edd6 2a01 	vldr	s5, [r6, #4]
 8012532:	edd0 7a01 	vldr	s15, [r0, #4]
 8012536:	900a      	str	r0, [sp, #40]	@ 0x28
 8012538:	ee76 5a26 	vadd.f32	s11, s12, s13
 801253c:	4604      	mov	r4, r0
 801253e:	4625      	mov	r5, r4
 8012540:	441c      	add	r4, r3
 8012542:	ed94 4a00 	vldr	s8, [r4]
 8012546:	ed94 5a01 	vldr	s10, [r4, #4]
 801254a:	9401      	str	r4, [sp, #4]
 801254c:	ee75 4aa3 	vadd.f32	s9, s11, s7
 8012550:	4630      	mov	r0, r6
 8012552:	ee74 4a24 	vadd.f32	s9, s8, s9
 8012556:	463e      	mov	r6, r7
 8012558:	ee14 ea90 	vmov	lr, s9
 801255c:	ee76 6a66 	vsub.f32	s13, s12, s13
 8012560:	f846 eb08 	str.w	lr, [r6], #8
 8012564:	ee37 6a27 	vadd.f32	s12, s14, s15
 8012568:	edd0 4a01 	vldr	s9, [r0, #4]
 801256c:	9604      	str	r6, [sp, #16]
 801256e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012572:	9e01      	ldr	r6, [sp, #4]
 8012574:	ee32 3aa6 	vadd.f32	s6, s5, s13
 8012578:	ed96 2a01 	vldr	s4, [r6, #4]
 801257c:	ee36 7a24 	vadd.f32	s14, s12, s9
 8012580:	ee75 5ae3 	vsub.f32	s11, s11, s7
 8012584:	ee77 4ae3 	vsub.f32	s9, s15, s7
 8012588:	ee36 6a62 	vsub.f32	s12, s12, s5
 801258c:	ee77 7aa3 	vadd.f32	s15, s15, s7
 8012590:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8012594:	ee73 3a45 	vsub.f32	s7, s6, s10
 8012598:	4604      	mov	r4, r0
 801259a:	ee36 6a45 	vsub.f32	s12, s12, s10
 801259e:	ee75 6a26 	vadd.f32	s13, s10, s13
 80125a2:	46a3      	mov	fp, r4
 80125a4:	ee37 7a02 	vadd.f32	s14, s14, s4
 80125a8:	ee34 5a84 	vadd.f32	s10, s9, s8
 80125ac:	ee13 8a90 	vmov	r8, s7
 80125b0:	46a4      	mov	ip, r4
 80125b2:	ee75 5ac4 	vsub.f32	s11, s11, s8
 80125b6:	ed87 7a01 	vstr	s14, [r7, #4]
 80125ba:	f84b 8b08 	str.w	r8, [fp], #8
 80125be:	f1ac 0704 	sub.w	r7, ip, #4
 80125c2:	ed8c 5a01 	vstr	s10, [ip, #4]
 80125c6:	f101 0c08 	add.w	ip, r1, #8
 80125ca:	462c      	mov	r4, r5
 80125cc:	f8cd c014 	str.w	ip, [sp, #20]
 80125d0:	ee15 ca90 	vmov	ip, s11
 80125d4:	f844 cb08 	str.w	ip, [r4], #8
 80125d8:	9407      	str	r4, [sp, #28]
 80125da:	f101 0410 	add.w	r4, r1, #16
 80125de:	ed85 6a01 	vstr	s12, [r5, #4]
 80125e2:	0852      	lsrs	r2, r2, #1
 80125e4:	9402      	str	r4, [sp, #8]
 80125e6:	462c      	mov	r4, r5
 80125e8:	f101 0518 	add.w	r5, r1, #24
 80125ec:	920b      	str	r2, [sp, #44]	@ 0x2c
 80125ee:	46b2      	mov	sl, r6
 80125f0:	9506      	str	r5, [sp, #24]
 80125f2:	ee77 7ac4 	vsub.f32	s15, s15, s8
 80125f6:	3a02      	subs	r2, #2
 80125f8:	ee16 5a90 	vmov	r5, s13
 80125fc:	46b6      	mov	lr, r6
 80125fe:	4630      	mov	r0, r6
 8012600:	0852      	lsrs	r2, r2, #1
 8012602:	f84a 5b08 	str.w	r5, [sl], #8
 8012606:	f1a0 0604 	sub.w	r6, r0, #4
 801260a:	edce 7a01 	vstr	s15, [lr, #4]
 801260e:	9208      	str	r2, [sp, #32]
 8012610:	f000 8130 	beq.w	8012874 <arm_cfft_radix8by4_f32+0x378>
 8012614:	4691      	mov	r9, r2
 8012616:	9a03      	ldr	r2, [sp, #12]
 8012618:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801261c:	f8cd a034 	str.w	sl, [sp, #52]	@ 0x34
 8012620:	3b08      	subs	r3, #8
 8012622:	f102 0510 	add.w	r5, r2, #16
 8012626:	f101 0c20 	add.w	ip, r1, #32
 801262a:	f1a4 020c 	sub.w	r2, r4, #12
 801262e:	f101 0e30 	add.w	lr, r1, #48	@ 0x30
 8012632:	4433      	add	r3, r6
 8012634:	3410      	adds	r4, #16
 8012636:	4650      	mov	r0, sl
 8012638:	4659      	mov	r1, fp
 801263a:	ed55 3a02 	vldr	s7, [r5, #-8]
 801263e:	ed14 5a02 	vldr	s10, [r4, #-8]
 8012642:	ed91 7a00 	vldr	s14, [r1]
 8012646:	edd0 7a00 	vldr	s15, [r0]
 801264a:	ed15 4a01 	vldr	s8, [r5, #-4]
 801264e:	ed54 5a01 	vldr	s11, [r4, #-4]
 8012652:	edd0 6a01 	vldr	s13, [r0, #4]
 8012656:	ed91 6a01 	vldr	s12, [r1, #4]
 801265a:	ee33 8a85 	vadd.f32	s16, s7, s10
 801265e:	ee34 0a25 	vadd.f32	s0, s8, s11
 8012662:	ee78 4a07 	vadd.f32	s9, s16, s14
 8012666:	ee74 5a65 	vsub.f32	s11, s8, s11
 801266a:	ee77 4aa4 	vadd.f32	s9, s15, s9
 801266e:	ee33 5ac5 	vsub.f32	s10, s7, s10
 8012672:	ed45 4a02 	vstr	s9, [r5, #-8]
 8012676:	edd1 4a01 	vldr	s9, [r1, #4]
 801267a:	ed90 4a01 	vldr	s8, [r0, #4]
 801267e:	ee70 4a24 	vadd.f32	s9, s0, s9
 8012682:	ee76 aa05 	vadd.f32	s21, s12, s10
 8012686:	ee74 4a84 	vadd.f32	s9, s9, s8
 801268a:	ee35 aac7 	vsub.f32	s20, s11, s14
 801268e:	ed45 4a01 	vstr	s9, [r5, #-4]
 8012692:	edd6 1a00 	vldr	s3, [r6]
 8012696:	edd7 0a00 	vldr	s1, [r7]
 801269a:	ed92 4a02 	vldr	s8, [r2, #8]
 801269e:	edd3 3a02 	vldr	s7, [r3, #8]
 80126a2:	ed93 2a01 	vldr	s4, [r3, #4]
 80126a6:	ed16 1a01 	vldr	s2, [r6, #-4]
 80126aa:	edd2 2a01 	vldr	s5, [r2, #4]
 80126ae:	ed57 9a01 	vldr	s19, [r7, #-4]
 80126b2:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80126b6:	ee39 3a81 	vadd.f32	s6, s19, s2
 80126ba:	ee74 8a84 	vadd.f32	s17, s9, s8
 80126be:	ee70 1ae1 	vsub.f32	s3, s1, s3
 80126c2:	ee73 8aa8 	vadd.f32	s17, s7, s17
 80126c6:	ee7a aae6 	vsub.f32	s21, s21, s13
 80126ca:	ee18 aa90 	vmov	sl, s17
 80126ce:	f847 a908 	str.w	sl, [r7], #-8
 80126d2:	edd2 8a01 	vldr	s17, [r2, #4]
 80126d6:	ed93 9a01 	vldr	s18, [r3, #4]
 80126da:	ee73 8a28 	vadd.f32	s17, s6, s17
 80126de:	ee3a aa27 	vadd.f32	s20, s20, s15
 80126e2:	ee78 8a89 	vadd.f32	s17, s17, s18
 80126e6:	ee74 0a63 	vsub.f32	s1, s8, s7
 80126ea:	edc7 8a01 	vstr	s17, [r7, #4]
 80126ee:	ed18 ba02 	vldr	s22, [r8, #-8]
 80126f2:	ed58 8a01 	vldr	s17, [r8, #-4]
 80126f6:	ee39 1ac1 	vsub.f32	s2, s19, s2
 80126fa:	ee6a ba28 	vmul.f32	s23, s20, s17
 80126fe:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8012702:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8012706:	ee30 9a81 	vadd.f32	s18, s1, s2
 801270a:	ee79 9a82 	vadd.f32	s19, s19, s4
 801270e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8012712:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8012716:	ee69 baa8 	vmul.f32	s23, s19, s17
 801271a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 801271e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8012722:	ee69 8a28 	vmul.f32	s17, s18, s17
 8012726:	ee29 ba0b 	vmul.f32	s22, s18, s22
 801272a:	ee1c aa10 	vmov	sl, s24
 801272e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8012732:	f841 ab08 	str.w	sl, [r1], #8
 8012736:	ee3a aa6a 	vsub.f32	s20, s20, s21
 801273a:	ee3b bacb 	vsub.f32	s22, s23, s22
 801273e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8012742:	ee33 3a62 	vsub.f32	s6, s6, s5
 8012746:	ed01 aa01 	vstr	s20, [r1, #-4]
 801274a:	edc2 8a01 	vstr	s17, [r2, #4]
 801274e:	ed82 ba02 	vstr	s22, [r2, #8]
 8012752:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8012756:	ee74 3a63 	vsub.f32	s7, s8, s7
 801275a:	ee38 8a47 	vsub.f32	s16, s16, s14
 801275e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 8012762:	ee30 0a46 	vsub.f32	s0, s0, s12
 8012766:	ee33 3a42 	vsub.f32	s6, s6, s4
 801276a:	ee38 8a67 	vsub.f32	s16, s16, s15
 801276e:	ee30 0a66 	vsub.f32	s0, s0, s13
 8012772:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 8012776:	ee63 8a04 	vmul.f32	s17, s6, s8
 801277a:	ee28 aa24 	vmul.f32	s20, s16, s9
 801277e:	ee60 9a04 	vmul.f32	s19, s0, s8
 8012782:	ee28 8a04 	vmul.f32	s16, s16, s8
 8012786:	ee20 0a24 	vmul.f32	s0, s0, s9
 801278a:	ee63 3a84 	vmul.f32	s7, s7, s8
 801278e:	ee39 4a68 	vsub.f32	s8, s18, s17
 8012792:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8012796:	ee14 aa10 	vmov	sl, s8
 801279a:	ee30 0a48 	vsub.f32	s0, s0, s16
 801279e:	ee63 4a24 	vmul.f32	s9, s6, s9
 80127a2:	ed44 9a02 	vstr	s19, [r4, #-8]
 80127a6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80127aa:	ed04 0a01 	vstr	s0, [r4, #-4]
 80127ae:	f846 a908 	str.w	sl, [r6], #-8
 80127b2:	ee35 6a46 	vsub.f32	s12, s10, s12
 80127b6:	ee35 7a87 	vadd.f32	s14, s11, s14
 80127ba:	edc6 3a01 	vstr	s7, [r6, #4]
 80127be:	ee76 6a86 	vadd.f32	s13, s13, s12
 80127c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80127c6:	ed1e 6a05 	vldr	s12, [lr, #-20]	@ 0xffffffec
 80127ca:	ed1e 7a06 	vldr	s14, [lr, #-24]	@ 0xffffffe8
 80127ce:	ee67 5a86 	vmul.f32	s11, s15, s12
 80127d2:	ee26 5a87 	vmul.f32	s10, s13, s14
 80127d6:	ee72 2a62 	vsub.f32	s5, s4, s5
 80127da:	ee30 1ac1 	vsub.f32	s2, s1, s2
 80127de:	ee72 2ae1 	vsub.f32	s5, s5, s3
 80127e2:	ee75 5a25 	vadd.f32	s11, s10, s11
 80127e6:	ee62 0a86 	vmul.f32	s1, s5, s12
 80127ea:	ee66 6a86 	vmul.f32	s13, s13, s12
 80127ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80127f2:	ee21 6a06 	vmul.f32	s12, s2, s12
 80127f6:	ee62 2a87 	vmul.f32	s5, s5, s14
 80127fa:	ee21 1a07 	vmul.f32	s2, s2, s14
 80127fe:	ee15 aa90 	vmov	sl, s11
 8012802:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012806:	f840 ab08 	str.w	sl, [r0], #8
 801280a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 801280e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8012812:	f1b9 0901 	subs.w	r9, r9, #1
 8012816:	ed40 7a01 	vstr	s15, [r0, #-4]
 801281a:	f105 0508 	add.w	r5, r5, #8
 801281e:	ed83 1a02 	vstr	s2, [r3, #8]
 8012822:	edc3 2a01 	vstr	s5, [r3, #4]
 8012826:	f108 0808 	add.w	r8, r8, #8
 801282a:	f1a2 0208 	sub.w	r2, r2, #8
 801282e:	f10c 0c10 	add.w	ip, ip, #16
 8012832:	f104 0408 	add.w	r4, r4, #8
 8012836:	f10e 0e18 	add.w	lr, lr, #24
 801283a:	f1a3 0308 	sub.w	r3, r3, #8
 801283e:	f47f aefc 	bne.w	801263a <arm_cfft_radix8by4_f32+0x13e>
 8012842:	9908      	ldr	r1, [sp, #32]
 8012844:	9802      	ldr	r0, [sp, #8]
 8012846:	f8dd a034 	ldr.w	sl, [sp, #52]	@ 0x34
 801284a:	00cb      	lsls	r3, r1, #3
 801284c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8012850:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8012854:	9102      	str	r1, [sp, #8]
 8012856:	9904      	ldr	r1, [sp, #16]
 8012858:	4419      	add	r1, r3
 801285a:	9104      	str	r1, [sp, #16]
 801285c:	9905      	ldr	r1, [sp, #20]
 801285e:	4419      	add	r1, r3
 8012860:	9105      	str	r1, [sp, #20]
 8012862:	9907      	ldr	r1, [sp, #28]
 8012864:	449b      	add	fp, r3
 8012866:	4419      	add	r1, r3
 8012868:	449a      	add	sl, r3
 801286a:	9b06      	ldr	r3, [sp, #24]
 801286c:	9107      	str	r1, [sp, #28]
 801286e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012872:	9306      	str	r3, [sp, #24]
 8012874:	9a04      	ldr	r2, [sp, #16]
 8012876:	9807      	ldr	r0, [sp, #28]
 8012878:	edd2 3a00 	vldr	s7, [r2]
 801287c:	ed90 4a00 	vldr	s8, [r0]
 8012880:	eddb 7a00 	vldr	s15, [fp]
 8012884:	ed9a 3a00 	vldr	s6, [sl]
 8012888:	edd2 4a01 	vldr	s9, [r2, #4]
 801288c:	ed90 7a01 	vldr	s14, [r0, #4]
 8012890:	ed9b 2a01 	vldr	s4, [fp, #4]
 8012894:	edda 5a01 	vldr	s11, [sl, #4]
 8012898:	f8bd 402c 	ldrh.w	r4, [sp, #44]	@ 0x2c
 801289c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801289e:	ee73 6a84 	vadd.f32	s13, s7, s8
 80128a2:	ee34 6a87 	vadd.f32	s12, s9, s14
 80128a6:	ee36 5aa7 	vadd.f32	s10, s13, s15
 80128aa:	ee34 7ac7 	vsub.f32	s14, s9, s14
 80128ae:	ee33 5a05 	vadd.f32	s10, s6, s10
 80128b2:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80128b6:	ed82 5a00 	vstr	s10, [r2]
 80128ba:	ed9b 5a01 	vldr	s10, [fp, #4]
 80128be:	edda 4a01 	vldr	s9, [sl, #4]
 80128c2:	ee36 5a05 	vadd.f32	s10, s12, s10
 80128c6:	ee72 3a04 	vadd.f32	s7, s4, s8
 80128ca:	ee35 5a24 	vadd.f32	s10, s10, s9
 80128ce:	ee77 4a67 	vsub.f32	s9, s14, s15
 80128d2:	ed82 5a01 	vstr	s10, [r2, #4]
 80128d6:	9a05      	ldr	r2, [sp, #20]
 80128d8:	ee34 5a83 	vadd.f32	s10, s9, s6
 80128dc:	edd2 1a00 	vldr	s3, [r2]
 80128e0:	edd2 2a01 	vldr	s5, [r2, #4]
 80128e4:	9a02      	ldr	r2, [sp, #8]
 80128e6:	ee73 3ae5 	vsub.f32	s7, s7, s11
 80128ea:	ee36 6a42 	vsub.f32	s12, s12, s4
 80128ee:	ee63 4aa1 	vmul.f32	s9, s7, s3
 80128f2:	ee63 3aa2 	vmul.f32	s7, s7, s5
 80128f6:	ee65 2a22 	vmul.f32	s5, s10, s5
 80128fa:	ee25 5a21 	vmul.f32	s10, s10, s3
 80128fe:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8012902:	ee35 5a63 	vsub.f32	s10, s10, s7
 8012906:	ee76 6ae7 	vsub.f32	s13, s13, s15
 801290a:	edcb 2a00 	vstr	s5, [fp]
 801290e:	ed8b 5a01 	vstr	s10, [fp, #4]
 8012912:	edd2 3a01 	vldr	s7, [r2, #4]
 8012916:	ed92 5a00 	vldr	s10, [r2]
 801291a:	9a06      	ldr	r2, [sp, #24]
 801291c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8012920:	ee36 6a65 	vsub.f32	s12, s12, s11
 8012924:	ee66 4a85 	vmul.f32	s9, s13, s10
 8012928:	ee26 5a05 	vmul.f32	s10, s12, s10
 801292c:	ee66 6aa3 	vmul.f32	s13, s13, s7
 8012930:	ee26 6a23 	vmul.f32	s12, s12, s7
 8012934:	ee75 6a66 	vsub.f32	s13, s10, s13
 8012938:	ee34 6a86 	vadd.f32	s12, s9, s12
 801293c:	ee34 4a42 	vsub.f32	s8, s8, s4
 8012940:	ee37 7a27 	vadd.f32	s14, s14, s15
 8012944:	edc0 6a01 	vstr	s13, [r0, #4]
 8012948:	ed80 6a00 	vstr	s12, [r0]
 801294c:	ed92 6a01 	vldr	s12, [r2, #4]
 8012950:	9803      	ldr	r0, [sp, #12]
 8012952:	ee77 7a43 	vsub.f32	s15, s14, s6
 8012956:	ee75 5a84 	vadd.f32	s11, s11, s8
 801295a:	ed92 7a00 	vldr	s14, [r2]
 801295e:	ee65 6a87 	vmul.f32	s13, s11, s14
 8012962:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012966:	ee65 5a86 	vmul.f32	s11, s11, s12
 801296a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801296e:	ee77 5a65 	vsub.f32	s11, s14, s11
 8012972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8012976:	edca 5a01 	vstr	s11, [sl, #4]
 801297a:	edca 7a00 	vstr	s15, [sl]
 801297e:	6872      	ldr	r2, [r6, #4]
 8012980:	4621      	mov	r1, r4
 8012982:	2304      	movs	r3, #4
 8012984:	f000 fcbc 	bl	8013300 <arm_radix8_butterfly_f32>
 8012988:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801298a:	6872      	ldr	r2, [r6, #4]
 801298c:	4621      	mov	r1, r4
 801298e:	2304      	movs	r3, #4
 8012990:	f000 fcb6 	bl	8013300 <arm_radix8_butterfly_f32>
 8012994:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8012996:	6872      	ldr	r2, [r6, #4]
 8012998:	4621      	mov	r1, r4
 801299a:	2304      	movs	r3, #4
 801299c:	f000 fcb0 	bl	8013300 <arm_radix8_butterfly_f32>
 80129a0:	9801      	ldr	r0, [sp, #4]
 80129a2:	6872      	ldr	r2, [r6, #4]
 80129a4:	4621      	mov	r1, r4
 80129a6:	2304      	movs	r3, #4
 80129a8:	b00f      	add	sp, #60	@ 0x3c
 80129aa:	ecbd 8b0a 	vpop	{d8-d12}
 80129ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129b2:	f000 bca5 	b.w	8013300 <arm_radix8_butterfly_f32>
 80129b6:	bf00      	nop

080129b8 <arm_cfft_f32>:
 80129b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80129bc:	2a01      	cmp	r2, #1
 80129be:	4606      	mov	r6, r0
 80129c0:	4617      	mov	r7, r2
 80129c2:	460c      	mov	r4, r1
 80129c4:	4698      	mov	r8, r3
 80129c6:	8805      	ldrh	r5, [r0, #0]
 80129c8:	d054      	beq.n	8012a74 <arm_cfft_f32+0xbc>
 80129ca:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 80129ce:	d04c      	beq.n	8012a6a <arm_cfft_f32+0xb2>
 80129d0:	d916      	bls.n	8012a00 <arm_cfft_f32+0x48>
 80129d2:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 80129d6:	d01a      	beq.n	8012a0e <arm_cfft_f32+0x56>
 80129d8:	d95c      	bls.n	8012a94 <arm_cfft_f32+0xdc>
 80129da:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 80129de:	d044      	beq.n	8012a6a <arm_cfft_f32+0xb2>
 80129e0:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 80129e4:	d105      	bne.n	80129f2 <arm_cfft_f32+0x3a>
 80129e6:	4620      	mov	r0, r4
 80129e8:	4629      	mov	r1, r5
 80129ea:	6872      	ldr	r2, [r6, #4]
 80129ec:	2301      	movs	r3, #1
 80129ee:	f000 fc87 	bl	8013300 <arm_radix8_butterfly_f32>
 80129f2:	f1b8 0f00 	cmp.w	r8, #0
 80129f6:	d111      	bne.n	8012a1c <arm_cfft_f32+0x64>
 80129f8:	2f01      	cmp	r7, #1
 80129fa:	d016      	beq.n	8012a2a <arm_cfft_f32+0x72>
 80129fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a00:	2d20      	cmp	r5, #32
 8012a02:	d032      	beq.n	8012a6a <arm_cfft_f32+0xb2>
 8012a04:	d94a      	bls.n	8012a9c <arm_cfft_f32+0xe4>
 8012a06:	2d40      	cmp	r5, #64	@ 0x40
 8012a08:	d0ed      	beq.n	80129e6 <arm_cfft_f32+0x2e>
 8012a0a:	2d80      	cmp	r5, #128	@ 0x80
 8012a0c:	d1f1      	bne.n	80129f2 <arm_cfft_f32+0x3a>
 8012a0e:	4630      	mov	r0, r6
 8012a10:	4621      	mov	r1, r4
 8012a12:	f7ff fca1 	bl	8012358 <arm_cfft_radix8by2_f32>
 8012a16:	f1b8 0f00 	cmp.w	r8, #0
 8012a1a:	d0ed      	beq.n	80129f8 <arm_cfft_f32+0x40>
 8012a1c:	4620      	mov	r0, r4
 8012a1e:	89b1      	ldrh	r1, [r6, #12]
 8012a20:	68b2      	ldr	r2, [r6, #8]
 8012a22:	f7ed fbdd 	bl	80001e0 <arm_bitreversal_32>
 8012a26:	2f01      	cmp	r7, #1
 8012a28:	d1e8      	bne.n	80129fc <arm_cfft_f32+0x44>
 8012a2a:	ee07 5a90 	vmov	s15, r5
 8012a2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8012a32:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012a36:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 8012a3a:	2d00      	cmp	r5, #0
 8012a3c:	d0de      	beq.n	80129fc <arm_cfft_f32+0x44>
 8012a3e:	f104 0108 	add.w	r1, r4, #8
 8012a42:	2300      	movs	r3, #0
 8012a44:	3301      	adds	r3, #1
 8012a46:	429d      	cmp	r5, r3
 8012a48:	f101 0108 	add.w	r1, r1, #8
 8012a4c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8012a50:	ed51 7a03 	vldr	s15, [r1, #-12]
 8012a54:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012a58:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8012a5c:	ed01 7a04 	vstr	s14, [r1, #-16]
 8012a60:	ed41 7a03 	vstr	s15, [r1, #-12]
 8012a64:	d1ee      	bne.n	8012a44 <arm_cfft_f32+0x8c>
 8012a66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a6a:	4630      	mov	r0, r6
 8012a6c:	4621      	mov	r1, r4
 8012a6e:	f7ff fd45 	bl	80124fc <arm_cfft_radix8by4_f32>
 8012a72:	e7be      	b.n	80129f2 <arm_cfft_f32+0x3a>
 8012a74:	b1ad      	cbz	r5, 8012aa2 <arm_cfft_f32+0xea>
 8012a76:	f101 030c 	add.w	r3, r1, #12
 8012a7a:	2200      	movs	r2, #0
 8012a7c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8012a80:	3201      	adds	r2, #1
 8012a82:	eef1 7a67 	vneg.f32	s15, s15
 8012a86:	4295      	cmp	r5, r2
 8012a88:	ed43 7a02 	vstr	s15, [r3, #-8]
 8012a8c:	f103 0308 	add.w	r3, r3, #8
 8012a90:	d1f4      	bne.n	8012a7c <arm_cfft_f32+0xc4>
 8012a92:	e79a      	b.n	80129ca <arm_cfft_f32+0x12>
 8012a94:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 8012a98:	d0a5      	beq.n	80129e6 <arm_cfft_f32+0x2e>
 8012a9a:	e7aa      	b.n	80129f2 <arm_cfft_f32+0x3a>
 8012a9c:	2d10      	cmp	r5, #16
 8012a9e:	d0b6      	beq.n	8012a0e <arm_cfft_f32+0x56>
 8012aa0:	e7a7      	b.n	80129f2 <arm_cfft_f32+0x3a>
 8012aa2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 8012aa6:	d894      	bhi.n	80129d2 <arm_cfft_f32+0x1a>
 8012aa8:	e7aa      	b.n	8012a00 <arm_cfft_f32+0x48>
 8012aaa:	bf00      	nop

08012aac <arm_fir_init_f32>:
 8012aac:	b570      	push	{r4, r5, r6, lr}
 8012aae:	9c04      	ldr	r4, [sp, #16]
 8012ab0:	6082      	str	r2, [r0, #8]
 8012ab2:	f104 4480 	add.w	r4, r4, #1073741824	@ 0x40000000
 8012ab6:	3c01      	subs	r4, #1
 8012ab8:	4605      	mov	r5, r0
 8012aba:	440c      	add	r4, r1
 8012abc:	8001      	strh	r1, [r0, #0]
 8012abe:	461e      	mov	r6, r3
 8012ac0:	00a2      	lsls	r2, r4, #2
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	2100      	movs	r1, #0
 8012ac6:	f001 f850 	bl	8013b6a <memset>
 8012aca:	606e      	str	r6, [r5, #4]
 8012acc:	bd70      	pop	{r4, r5, r6, pc}
 8012ace:	bf00      	nop

08012ad0 <arm_fir_f32>:
 8012ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ad4:	ed2d 8b10 	vpush	{d8-d15}
 8012ad8:	b089      	sub	sp, #36	@ 0x24
 8012ada:	4605      	mov	r5, r0
 8012adc:	9003      	str	r0, [sp, #12]
 8012ade:	8800      	ldrh	r0, [r0, #0]
 8012ae0:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8012ae4:	9304      	str	r3, [sp, #16]
 8012ae6:	461e      	mov	r6, r3
 8012ae8:	f100 4380 	add.w	r3, r0, #1073741824	@ 0x40000000
 8012aec:	3b01      	subs	r3, #1
 8012aee:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
 8012af2:	08f3      	lsrs	r3, r6, #3
 8012af4:	f8d5 8008 	ldr.w	r8, [r5, #8]
 8012af8:	9001      	str	r0, [sp, #4]
 8012afa:	4625      	mov	r5, r4
 8012afc:	9400      	str	r4, [sp, #0]
 8012afe:	9302      	str	r3, [sp, #8]
 8012b00:	f000 81ee 	beq.w	8012ee0 <arm_fir_f32+0x410>
 8012b04:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 8012b08:	469e      	mov	lr, r3
 8012b0a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8012b0e:	1f1e      	subs	r6, r3, #4
 8012b10:	4604      	mov	r4, r0
 8012b12:	9605      	str	r6, [sp, #20]
 8012b14:	eb08 0003 	add.w	r0, r8, r3
 8012b18:	f004 0a07 	and.w	sl, r4, #7
 8012b1c:	4613      	mov	r3, r2
 8012b1e:	f10c 0420 	add.w	r4, ip, #32
 8012b22:	f8cd c018 	str.w	ip, [sp, #24]
 8012b26:	4684      	mov	ip, r0
 8012b28:	4648      	mov	r0, r9
 8012b2a:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8012b2e:	9107      	str	r1, [sp, #28]
 8012b30:	f105 0720 	add.w	r7, r5, #32
 8012b34:	f101 0620 	add.w	r6, r1, #32
 8012b38:	f102 0520 	add.w	r5, r2, #32
 8012b3c:	4652      	mov	r2, sl
 8012b3e:	469a      	mov	sl, r3
 8012b40:	f856 3c20 	ldr.w	r3, [r6, #-32]
 8012b44:	f847 3c20 	str.w	r3, [r7, #-32]
 8012b48:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 8012b4c:	f847 3c1c 	str.w	r3, [r7, #-28]
 8012b50:	f856 3c18 	ldr.w	r3, [r6, #-24]
 8012b54:	f847 3c18 	str.w	r3, [r7, #-24]
 8012b58:	f856 3c14 	ldr.w	r3, [r6, #-20]
 8012b5c:	f847 3c14 	str.w	r3, [r7, #-20]
 8012b60:	f856 3c10 	ldr.w	r3, [r6, #-16]
 8012b64:	f847 3c10 	str.w	r3, [r7, #-16]
 8012b68:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8012b6c:	f847 3c0c 	str.w	r3, [r7, #-12]
 8012b70:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8012b74:	f847 3c08 	str.w	r3, [r7, #-8]
 8012b78:	eddf 3af1 	vldr	s7, [pc, #964]	@ 8012f40 <arm_fir_f32+0x470>
 8012b7c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8012b80:	f847 3c04 	str.w	r3, [r7, #-4]
 8012b84:	ed14 3a08 	vldr	s6, [r4, #-32]	@ 0xffffffe0
 8012b88:	ed54 2a07 	vldr	s5, [r4, #-28]	@ 0xffffffe4
 8012b8c:	ed14 2a06 	vldr	s4, [r4, #-24]	@ 0xffffffe8
 8012b90:	ed54 1a05 	vldr	s3, [r4, #-20]	@ 0xffffffec
 8012b94:	ed14 1a04 	vldr	s2, [r4, #-16]
 8012b98:	ed54 0a03 	vldr	s1, [r4, #-12]
 8012b9c:	ed14 0a02 	vldr	s0, [r4, #-8]
 8012ba0:	1f21      	subs	r1, r4, #4
 8012ba2:	eef0 8a63 	vmov.f32	s17, s7
 8012ba6:	eef0 9a63 	vmov.f32	s19, s7
 8012baa:	eef0 aa63 	vmov.f32	s21, s7
 8012bae:	eef0 ba63 	vmov.f32	s23, s7
 8012bb2:	eeb0 ca63 	vmov.f32	s24, s7
 8012bb6:	eef0 ca63 	vmov.f32	s25, s7
 8012bba:	eeb0 da63 	vmov.f32	s26, s7
 8012bbe:	2800      	cmp	r0, #0
 8012bc0:	f000 81e8 	beq.w	8012f94 <arm_fir_f32+0x4c4>
 8012bc4:	f108 0120 	add.w	r1, r8, #32
 8012bc8:	f104 031c 	add.w	r3, r4, #28
 8012bcc:	4683      	mov	fp, r0
 8012bce:	ed13 8a08 	vldr	s16, [r3, #-32]	@ 0xffffffe0
 8012bd2:	ed11 4a08 	vldr	s8, [r1, #-32]	@ 0xffffffe0
 8012bd6:	ed51 4a07 	vldr	s9, [r1, #-28]	@ 0xffffffe4
 8012bda:	ed11 5a06 	vldr	s10, [r1, #-24]	@ 0xffffffe8
 8012bde:	ed51 5a05 	vldr	s11, [r1, #-20]	@ 0xffffffec
 8012be2:	ed11 6a04 	vldr	s12, [r1, #-16]
 8012be6:	ed51 6a03 	vldr	s13, [r1, #-12]
 8012bea:	ed11 7a02 	vldr	s14, [r1, #-8]
 8012bee:	ed51 7a01 	vldr	s15, [r1, #-4]
 8012bf2:	ee23 fa04 	vmul.f32	s30, s6, s8
 8012bf6:	ee62 ea84 	vmul.f32	s29, s5, s8
 8012bfa:	ed13 3a07 	vldr	s6, [r3, #-28]	@ 0xffffffe4
 8012bfe:	ee22 ea04 	vmul.f32	s28, s4, s8
 8012c02:	ee61 da84 	vmul.f32	s27, s3, s8
 8012c06:	ee21 ba04 	vmul.f32	s22, s2, s8
 8012c0a:	ee20 aa84 	vmul.f32	s20, s1, s8
 8012c0e:	ee20 9a04 	vmul.f32	s18, s0, s8
 8012c12:	ee28 4a04 	vmul.f32	s8, s16, s8
 8012c16:	ee62 fa24 	vmul.f32	s31, s4, s9
 8012c1a:	ee3c ca0e 	vadd.f32	s24, s24, s28
 8012c1e:	ee7b baad 	vadd.f32	s23, s23, s27
 8012c22:	ee21 eaa4 	vmul.f32	s28, s3, s9
 8012c26:	ee61 da24 	vmul.f32	s27, s2, s9
 8012c2a:	ee7a aa8b 	vadd.f32	s21, s21, s22
 8012c2e:	ee79 9a8a 	vadd.f32	s19, s19, s20
 8012c32:	ee20 baa4 	vmul.f32	s22, s1, s9
 8012c36:	ee20 aa24 	vmul.f32	s20, s0, s9
 8012c3a:	ee3d da0f 	vadd.f32	s26, s26, s30
 8012c3e:	ee7c caae 	vadd.f32	s25, s25, s29
 8012c42:	ee22 faa4 	vmul.f32	s30, s5, s9
 8012c46:	ee78 8a89 	vadd.f32	s17, s17, s18
 8012c4a:	ed53 2a06 	vldr	s5, [r3, #-24]	@ 0xffffffe8
 8012c4e:	ee28 9a24 	vmul.f32	s18, s16, s9
 8012c52:	ee73 3a84 	vadd.f32	s7, s7, s8
 8012c56:	ee63 4a24 	vmul.f32	s9, s6, s9
 8012c5a:	ee22 4a05 	vmul.f32	s8, s4, s10
 8012c5e:	ee61 ea05 	vmul.f32	s29, s2, s10
 8012c62:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 8012c66:	ee3d da0f 	vadd.f32	s26, s26, s30
 8012c6a:	ee7c caaf 	vadd.f32	s25, s25, s31
 8012c6e:	ee20 fa85 	vmul.f32	s30, s1, s10
 8012c72:	ee61 fa85 	vmul.f32	s31, s3, s10
 8012c76:	ee3c ea0e 	vadd.f32	s28, s24, s28
 8012c7a:	ee7b daad 	vadd.f32	s27, s23, s27
 8012c7e:	ee3a ba8b 	vadd.f32	s22, s21, s22
 8012c82:	ee60 ba05 	vmul.f32	s23, s0, s10
 8012c86:	ee68 aa05 	vmul.f32	s21, s16, s10
 8012c8a:	ee39 aa8a 	vadd.f32	s20, s19, s20
 8012c8e:	ee78 8a89 	vadd.f32	s17, s17, s18
 8012c92:	ee73 3aa4 	vadd.f32	s7, s7, s9
 8012c96:	ee63 4a05 	vmul.f32	s9, s6, s10
 8012c9a:	ee22 5a85 	vmul.f32	s10, s5, s10
 8012c9e:	ee21 9a25 	vmul.f32	s18, s2, s11
 8012ca2:	ee20 ca25 	vmul.f32	s24, s0, s11
 8012ca6:	ee3d da04 	vadd.f32	s26, s26, s8
 8012caa:	ee7c caaf 	vadd.f32	s25, s25, s31
 8012cae:	ee21 4aa5 	vmul.f32	s8, s3, s11
 8012cb2:	ee3e ea2e 	vadd.f32	s28, s28, s29
 8012cb6:	ed53 1a04 	vldr	s3, [r3, #-16]
 8012cba:	ee60 eaa5 	vmul.f32	s29, s1, s11
 8012cbe:	ee7d da8f 	vadd.f32	s27, s27, s30
 8012cc2:	ee3b ba2b 	vadd.f32	s22, s22, s23
 8012cc6:	ee3a aa2a 	vadd.f32	s20, s20, s21
 8012cca:	ee68 ba25 	vmul.f32	s23, s16, s11
 8012cce:	ee63 aa25 	vmul.f32	s21, s6, s11
 8012cd2:	ee78 8aa4 	vadd.f32	s17, s17, s9
 8012cd6:	ee73 3a85 	vadd.f32	s7, s7, s10
 8012cda:	ee22 5aa5 	vmul.f32	s10, s5, s11
 8012cde:	ee62 5a25 	vmul.f32	s11, s4, s11
 8012ce2:	ee61 4a06 	vmul.f32	s9, s2, s12
 8012ce6:	ee60 9a86 	vmul.f32	s19, s1, s12
 8012cea:	ee60 fa06 	vmul.f32	s31, s0, s12
 8012cee:	ed13 1a03 	vldr	s2, [r3, #-12]
 8012cf2:	ee23 fa06 	vmul.f32	s30, s6, s12
 8012cf6:	ee3d da04 	vadd.f32	s26, s26, s8
 8012cfa:	ee7c ca89 	vadd.f32	s25, s25, s18
 8012cfe:	ee3e ea2e 	vadd.f32	s28, s28, s29
 8012d02:	ee28 9a06 	vmul.f32	s18, s16, s12
 8012d06:	ee7d da8c 	vadd.f32	s27, s27, s24
 8012d0a:	ee3b ba2b 	vadd.f32	s22, s22, s23
 8012d0e:	ee22 ca86 	vmul.f32	s24, s5, s12
 8012d12:	ee3a aa2a 	vadd.f32	s20, s20, s21
 8012d16:	ee78 8a85 	vadd.f32	s17, s17, s10
 8012d1a:	ee73 3aa5 	vadd.f32	s7, s7, s11
 8012d1e:	ee62 5a06 	vmul.f32	s11, s4, s12
 8012d22:	ee21 6a86 	vmul.f32	s12, s3, s12
 8012d26:	ee20 4a26 	vmul.f32	s8, s0, s13
 8012d2a:	ee63 ea26 	vmul.f32	s29, s6, s13
 8012d2e:	ee3a aa0c 	vadd.f32	s20, s20, s24
 8012d32:	ee22 5a26 	vmul.f32	s10, s4, s13
 8012d36:	ee3d da24 	vadd.f32	s26, s26, s9
 8012d3a:	ee7c caa9 	vadd.f32	s25, s25, s19
 8012d3e:	ee60 4aa6 	vmul.f32	s9, s1, s13
 8012d42:	ee3e ea2f 	vadd.f32	s28, s28, s31
 8012d46:	ed53 0a02 	vldr	s1, [r3, #-8]
 8012d4a:	ee68 fa26 	vmul.f32	s31, s16, s13
 8012d4e:	ee7d da89 	vadd.f32	s27, s27, s18
 8012d52:	ee3b ba0f 	vadd.f32	s22, s22, s30
 8012d56:	ee78 8aa5 	vadd.f32	s17, s17, s11
 8012d5a:	ee22 faa6 	vmul.f32	s30, s5, s13
 8012d5e:	ee73 3a86 	vadd.f32	s7, s7, s12
 8012d62:	ee21 6aa6 	vmul.f32	s12, s3, s13
 8012d66:	ee61 6a26 	vmul.f32	s13, s2, s13
 8012d6a:	ee60 aa07 	vmul.f32	s21, s0, s14
 8012d6e:	ee28 ca07 	vmul.f32	s24, s16, s14
 8012d72:	ee63 ba07 	vmul.f32	s23, s6, s14
 8012d76:	ee7a 9a05 	vadd.f32	s19, s20, s10
 8012d7a:	ee78 8a86 	vadd.f32	s17, s17, s12
 8012d7e:	ee3d da24 	vadd.f32	s26, s26, s9
 8012d82:	ee7c ca84 	vadd.f32	s25, s25, s8
 8012d86:	ee7d daae 	vadd.f32	s27, s27, s29
 8012d8a:	ee22 9a07 	vmul.f32	s18, s4, s14
 8012d8e:	ee62 ea87 	vmul.f32	s29, s5, s14
 8012d92:	ee61 5a87 	vmul.f32	s11, s3, s14
 8012d96:	ee73 3aa6 	vadd.f32	s7, s7, s13
 8012d9a:	ed13 0a01 	vldr	s0, [r3, #-4]
 8012d9e:	ee61 6a07 	vmul.f32	s13, s2, s14
 8012da2:	ee3e ea2f 	vadd.f32	s28, s28, s31
 8012da6:	ee3b ba0f 	vadd.f32	s22, s22, s30
 8012daa:	ee20 7a87 	vmul.f32	s14, s1, s14
 8012dae:	ee68 4a27 	vmul.f32	s9, s16, s15
 8012db2:	ee3d da2a 	vadd.f32	s26, s26, s21
 8012db6:	ee7c ca8c 	vadd.f32	s25, s25, s24
 8012dba:	ee23 8a27 	vmul.f32	s16, s6, s15
 8012dbe:	ee3e ea2b 	vadd.f32	s28, s28, s23
 8012dc2:	ee22 4aa7 	vmul.f32	s8, s5, s15
 8012dc6:	ee22 aa27 	vmul.f32	s20, s4, s15
 8012dca:	ee21 5aa7 	vmul.f32	s10, s3, s15
 8012dce:	ee21 6a27 	vmul.f32	s12, s2, s15
 8012dd2:	ee78 6aa6 	vadd.f32	s13, s17, s13
 8012dd6:	ee7d daae 	vadd.f32	s27, s27, s29
 8012dda:	ee60 8aa7 	vmul.f32	s17, s1, s15
 8012dde:	ee3b ba09 	vadd.f32	s22, s22, s18
 8012de2:	ee79 9aa5 	vadd.f32	s19, s19, s11
 8012de6:	ee73 3a87 	vadd.f32	s7, s7, s14
 8012dea:	ee60 7a27 	vmul.f32	s15, s0, s15
 8012dee:	f1bb 0b01 	subs.w	fp, fp, #1
 8012df2:	f101 0120 	add.w	r1, r1, #32
 8012df6:	ee3d da24 	vadd.f32	s26, s26, s9
 8012dfa:	ee7c ca88 	vadd.f32	s25, s25, s16
 8012dfe:	ee3e ca04 	vadd.f32	s24, s28, s8
 8012e02:	ee7d ba8a 	vadd.f32	s23, s27, s20
 8012e06:	ee7b aa05 	vadd.f32	s21, s22, s10
 8012e0a:	ee79 9a86 	vadd.f32	s19, s19, s12
 8012e0e:	ee76 8aa8 	vadd.f32	s17, s13, s17
 8012e12:	ee73 3aa7 	vadd.f32	s7, s7, s15
 8012e16:	f103 0320 	add.w	r3, r3, #32
 8012e1a:	f47f aed8 	bne.w	8012bce <arm_fir_f32+0xfe>
 8012e1e:	eb09 0104 	add.w	r1, r9, r4
 8012e22:	46e3      	mov	fp, ip
 8012e24:	b3a2      	cbz	r2, 8012e90 <arm_fir_f32+0x3c0>
 8012e26:	4613      	mov	r3, r2
 8012e28:	ecbb 6a01 	vldmia	fp!, {s12}
 8012e2c:	ecf1 7a01 	vldmia	r1!, {s15}
 8012e30:	ee23 3a06 	vmul.f32	s6, s6, s12
 8012e34:	ee22 4a86 	vmul.f32	s8, s5, s12
 8012e38:	ee62 4a06 	vmul.f32	s9, s4, s12
 8012e3c:	ee21 5a86 	vmul.f32	s10, s3, s12
 8012e40:	ee61 5a06 	vmul.f32	s11, s2, s12
 8012e44:	ee60 6a86 	vmul.f32	s13, s1, s12
 8012e48:	ee20 7a06 	vmul.f32	s14, s0, s12
 8012e4c:	ee27 6a86 	vmul.f32	s12, s15, s12
 8012e50:	3b01      	subs	r3, #1
 8012e52:	ee3d da03 	vadd.f32	s26, s26, s6
 8012e56:	ee7c ca84 	vadd.f32	s25, s25, s8
 8012e5a:	eeb0 3a62 	vmov.f32	s6, s5
 8012e5e:	ee3c ca24 	vadd.f32	s24, s24, s9
 8012e62:	eef0 2a42 	vmov.f32	s5, s4
 8012e66:	ee7b ba85 	vadd.f32	s23, s23, s10
 8012e6a:	eeb0 2a61 	vmov.f32	s4, s3
 8012e6e:	ee7a aaa5 	vadd.f32	s21, s21, s11
 8012e72:	eef0 1a41 	vmov.f32	s3, s2
 8012e76:	ee79 9aa6 	vadd.f32	s19, s19, s13
 8012e7a:	eeb0 1a60 	vmov.f32	s2, s1
 8012e7e:	ee78 8a87 	vadd.f32	s17, s17, s14
 8012e82:	eef0 0a40 	vmov.f32	s1, s0
 8012e86:	ee73 3a86 	vadd.f32	s7, s7, s12
 8012e8a:	eeb0 0a67 	vmov.f32	s0, s15
 8012e8e:	d1cb      	bne.n	8012e28 <arm_fir_f32+0x358>
 8012e90:	f1be 0e01 	subs.w	lr, lr, #1
 8012e94:	ed05 da08 	vstr	s26, [r5, #-32]	@ 0xffffffe0
 8012e98:	ed45 ca07 	vstr	s25, [r5, #-28]	@ 0xffffffe4
 8012e9c:	ed05 ca06 	vstr	s24, [r5, #-24]	@ 0xffffffe8
 8012ea0:	ed45 ba05 	vstr	s23, [r5, #-20]	@ 0xffffffec
 8012ea4:	ed45 aa04 	vstr	s21, [r5, #-16]
 8012ea8:	ed45 9a03 	vstr	s19, [r5, #-12]
 8012eac:	ed45 8a02 	vstr	s17, [r5, #-8]
 8012eb0:	ed45 3a01 	vstr	s7, [r5, #-4]
 8012eb4:	f107 0720 	add.w	r7, r7, #32
 8012eb8:	f106 0620 	add.w	r6, r6, #32
 8012ebc:	f104 0420 	add.w	r4, r4, #32
 8012ec0:	f105 0520 	add.w	r5, r5, #32
 8012ec4:	f47f ae3c 	bne.w	8012b40 <arm_fir_f32+0x70>
 8012ec8:	9b02      	ldr	r3, [sp, #8]
 8012eca:	9800      	ldr	r0, [sp, #0]
 8012ecc:	f8dd c018 	ldr.w	ip, [sp, #24]
 8012ed0:	9907      	ldr	r1, [sp, #28]
 8012ed2:	015b      	lsls	r3, r3, #5
 8012ed4:	4652      	mov	r2, sl
 8012ed6:	4418      	add	r0, r3
 8012ed8:	9000      	str	r0, [sp, #0]
 8012eda:	4419      	add	r1, r3
 8012edc:	449c      	add	ip, r3
 8012ede:	441a      	add	r2, r3
 8012ee0:	9b04      	ldr	r3, [sp, #16]
 8012ee2:	f013 0e07 	ands.w	lr, r3, #7
 8012ee6:	d01f      	beq.n	8012f28 <arm_fir_f32+0x458>
 8012ee8:	9f00      	ldr	r7, [sp, #0]
 8012eea:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8012eee:	4676      	mov	r6, lr
 8012ef0:	4665      	mov	r5, ip
 8012ef2:	f851 3b04 	ldr.w	r3, [r1], #4
 8012ef6:	eddf 6a12 	vldr	s13, [pc, #72]	@ 8012f40 <arm_fir_f32+0x470>
 8012efa:	f847 3b04 	str.w	r3, [r7], #4
 8012efe:	4644      	mov	r4, r8
 8012f00:	464b      	mov	r3, r9
 8012f02:	4628      	mov	r0, r5
 8012f04:	ecb0 7a01 	vldmia	r0!, {s14}
 8012f08:	ecf4 7a01 	vldmia	r4!, {s15}
 8012f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012f10:	3b01      	subs	r3, #1
 8012f12:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8012f16:	d1f5      	bne.n	8012f04 <arm_fir_f32+0x434>
 8012f18:	3e01      	subs	r6, #1
 8012f1a:	ece2 6a01 	vstmia	r2!, {s13}
 8012f1e:	f105 0504 	add.w	r5, r5, #4
 8012f22:	d1e6      	bne.n	8012ef2 <arm_fir_f32+0x422>
 8012f24:	eb0c 0c8e 	add.w	ip, ip, lr, lsl #2
 8012f28:	9b01      	ldr	r3, [sp, #4]
 8012f2a:	1e59      	subs	r1, r3, #1
 8012f2c:	9b03      	ldr	r3, [sp, #12]
 8012f2e:	088e      	lsrs	r6, r1, #2
 8012f30:	685c      	ldr	r4, [r3, #4]
 8012f32:	d020      	beq.n	8012f76 <arm_fir_f32+0x4a6>
 8012f34:	f104 0210 	add.w	r2, r4, #16
 8012f38:	f10c 0310 	add.w	r3, ip, #16
 8012f3c:	4630      	mov	r0, r6
 8012f3e:	e001      	b.n	8012f44 <arm_fir_f32+0x474>
 8012f40:	00000000 	.word	0x00000000
 8012f44:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8012f48:	f842 5c10 	str.w	r5, [r2, #-16]
 8012f4c:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8012f50:	f842 5c0c 	str.w	r5, [r2, #-12]
 8012f54:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8012f58:	f842 5c08 	str.w	r5, [r2, #-8]
 8012f5c:	f853 5c04 	ldr.w	r5, [r3, #-4]
 8012f60:	f842 5c04 	str.w	r5, [r2, #-4]
 8012f64:	3801      	subs	r0, #1
 8012f66:	f103 0310 	add.w	r3, r3, #16
 8012f6a:	f102 0210 	add.w	r2, r2, #16
 8012f6e:	d1e9      	bne.n	8012f44 <arm_fir_f32+0x474>
 8012f70:	0133      	lsls	r3, r6, #4
 8012f72:	441c      	add	r4, r3
 8012f74:	449c      	add	ip, r3
 8012f76:	f011 0303 	ands.w	r3, r1, #3
 8012f7a:	d006      	beq.n	8012f8a <arm_fir_f32+0x4ba>
 8012f7c:	4622      	mov	r2, r4
 8012f7e:	f85c 1b04 	ldr.w	r1, [ip], #4
 8012f82:	f842 1b04 	str.w	r1, [r2], #4
 8012f86:	3b01      	subs	r3, #1
 8012f88:	d1f9      	bne.n	8012f7e <arm_fir_f32+0x4ae>
 8012f8a:	b009      	add	sp, #36	@ 0x24
 8012f8c:	ecbd 8b10 	vpop	{d8-d15}
 8012f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f94:	46c3      	mov	fp, r8
 8012f96:	e745      	b.n	8012e24 <arm_fir_f32+0x354>

08012f98 <arm_cmplx_mag_f32>:
 8012f98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012f9c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8012fa0:	b084      	sub	sp, #16
 8012fa2:	d07f      	beq.n	80130a4 <arm_cmplx_mag_f32+0x10c>
 8012fa4:	2700      	movs	r7, #0
 8012fa6:	f100 0420 	add.w	r4, r0, #32
 8012faa:	f101 0510 	add.w	r5, r1, #16
 8012fae:	4646      	mov	r6, r8
 8012fb0:	e05a      	b.n	8013068 <arm_cmplx_mag_f32+0xd0>
 8012fb2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8012fb6:	eeb4 0a40 	vcmp.f32	s0, s0
 8012fba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fbe:	f040 80a4 	bne.w	801310a <arm_cmplx_mag_f32+0x172>
 8012fc2:	ed05 0a04 	vstr	s0, [r5, #-16]
 8012fc6:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 8012fca:	ed14 0a05 	vldr	s0, [r4, #-20]	@ 0xffffffec
 8012fce:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8012fd2:	ee20 0a00 	vmul.f32	s0, s0, s0
 8012fd6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8012fda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012fde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012fe2:	f2c0 808f 	blt.w	8013104 <arm_cmplx_mag_f32+0x16c>
 8012fe6:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8012fea:	eeb4 0a40 	vcmp.f32	s0, s0
 8012fee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ff2:	f040 80af 	bne.w	8013154 <arm_cmplx_mag_f32+0x1bc>
 8012ff6:	ed05 0a03 	vstr	s0, [r5, #-12]
 8012ffa:	ed54 7a04 	vldr	s15, [r4, #-16]
 8012ffe:	ed14 0a03 	vldr	s0, [r4, #-12]
 8013002:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013006:	ee20 0a00 	vmul.f32	s0, s0, s0
 801300a:	ee77 7a80 	vadd.f32	s15, s15, s0
 801300e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013016:	db72      	blt.n	80130fe <arm_cmplx_mag_f32+0x166>
 8013018:	eeb1 0ae7 	vsqrt.f32	s0, s15
 801301c:	eeb4 0a40 	vcmp.f32	s0, s0
 8013020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013024:	f040 808c 	bne.w	8013140 <arm_cmplx_mag_f32+0x1a8>
 8013028:	ed05 0a02 	vstr	s0, [r5, #-8]
 801302c:	ed54 7a02 	vldr	s15, [r4, #-8]
 8013030:	ed14 0a01 	vldr	s0, [r4, #-4]
 8013034:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013038:	ee20 0a00 	vmul.f32	s0, s0, s0
 801303c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013040:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013044:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013048:	db20      	blt.n	801308c <arm_cmplx_mag_f32+0xf4>
 801304a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 801304e:	eeb4 0a40 	vcmp.f32	s0, s0
 8013052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013056:	d169      	bne.n	801312c <arm_cmplx_mag_f32+0x194>
 8013058:	3e01      	subs	r6, #1
 801305a:	ed05 0a01 	vstr	s0, [r5, #-4]
 801305e:	f104 0420 	add.w	r4, r4, #32
 8013062:	f105 0510 	add.w	r5, r5, #16
 8013066:	d019      	beq.n	801309c <arm_cmplx_mag_f32+0x104>
 8013068:	ed54 7a08 	vldr	s15, [r4, #-32]	@ 0xffffffe0
 801306c:	ed14 0a07 	vldr	s0, [r4, #-28]	@ 0xffffffe4
 8013070:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8013074:	ee20 0a00 	vmul.f32	s0, s0, s0
 8013078:	ee77 7a80 	vadd.f32	s15, s15, s0
 801307c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8013080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013084:	da95      	bge.n	8012fb2 <arm_cmplx_mag_f32+0x1a>
 8013086:	f845 7c10 	str.w	r7, [r5, #-16]
 801308a:	e79c      	b.n	8012fc6 <arm_cmplx_mag_f32+0x2e>
 801308c:	3e01      	subs	r6, #1
 801308e:	f845 7c04 	str.w	r7, [r5, #-4]
 8013092:	f104 0420 	add.w	r4, r4, #32
 8013096:	f105 0510 	add.w	r5, r5, #16
 801309a:	d1e5      	bne.n	8013068 <arm_cmplx_mag_f32+0xd0>
 801309c:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 80130a0:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 80130a4:	f012 0503 	ands.w	r5, r2, #3
 80130a8:	d026      	beq.n	80130f8 <arm_cmplx_mag_f32+0x160>
 80130aa:	2600      	movs	r6, #0
 80130ac:	f100 0408 	add.w	r4, r0, #8
 80130b0:	e00c      	b.n	80130cc <arm_cmplx_mag_f32+0x134>
 80130b2:	eeb1 0ae7 	vsqrt.f32	s0, s15
 80130b6:	eeb4 0a40 	vcmp.f32	s0, s0
 80130ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130be:	d12e      	bne.n	801311e <arm_cmplx_mag_f32+0x186>
 80130c0:	3d01      	subs	r5, #1
 80130c2:	ed01 0a01 	vstr	s0, [r1, #-4]
 80130c6:	f104 0408 	add.w	r4, r4, #8
 80130ca:	d015      	beq.n	80130f8 <arm_cmplx_mag_f32+0x160>
 80130cc:	ed54 7a02 	vldr	s15, [r4, #-8]
 80130d0:	ed14 0a01 	vldr	s0, [r4, #-4]
 80130d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80130d8:	ee20 0a00 	vmul.f32	s0, s0, s0
 80130dc:	3104      	adds	r1, #4
 80130de:	ee77 7a80 	vadd.f32	s15, s15, s0
 80130e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80130e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130ea:	dae2      	bge.n	80130b2 <arm_cmplx_mag_f32+0x11a>
 80130ec:	3d01      	subs	r5, #1
 80130ee:	f841 6c04 	str.w	r6, [r1, #-4]
 80130f2:	f104 0408 	add.w	r4, r4, #8
 80130f6:	d1e9      	bne.n	80130cc <arm_cmplx_mag_f32+0x134>
 80130f8:	b004      	add	sp, #16
 80130fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130fe:	f845 7c08 	str.w	r7, [r5, #-8]
 8013102:	e793      	b.n	801302c <arm_cmplx_mag_f32+0x94>
 8013104:	f845 7c0c 	str.w	r7, [r5, #-12]
 8013108:	e777      	b.n	8012ffa <arm_cmplx_mag_f32+0x62>
 801310a:	eeb0 0a67 	vmov.f32	s0, s15
 801310e:	9203      	str	r2, [sp, #12]
 8013110:	9102      	str	r1, [sp, #8]
 8013112:	9001      	str	r0, [sp, #4]
 8013114:	f001 fdde 	bl	8014cd4 <sqrtf>
 8013118:	a801      	add	r0, sp, #4
 801311a:	c807      	ldmia	r0, {r0, r1, r2}
 801311c:	e751      	b.n	8012fc2 <arm_cmplx_mag_f32+0x2a>
 801311e:	eeb0 0a67 	vmov.f32	s0, s15
 8013122:	9101      	str	r1, [sp, #4]
 8013124:	f001 fdd6 	bl	8014cd4 <sqrtf>
 8013128:	9901      	ldr	r1, [sp, #4]
 801312a:	e7c9      	b.n	80130c0 <arm_cmplx_mag_f32+0x128>
 801312c:	eeb0 0a67 	vmov.f32	s0, s15
 8013130:	9203      	str	r2, [sp, #12]
 8013132:	9102      	str	r1, [sp, #8]
 8013134:	9001      	str	r0, [sp, #4]
 8013136:	f001 fdcd 	bl	8014cd4 <sqrtf>
 801313a:	a801      	add	r0, sp, #4
 801313c:	c807      	ldmia	r0, {r0, r1, r2}
 801313e:	e78b      	b.n	8013058 <arm_cmplx_mag_f32+0xc0>
 8013140:	eeb0 0a67 	vmov.f32	s0, s15
 8013144:	9203      	str	r2, [sp, #12]
 8013146:	9102      	str	r1, [sp, #8]
 8013148:	9001      	str	r0, [sp, #4]
 801314a:	f001 fdc3 	bl	8014cd4 <sqrtf>
 801314e:	a801      	add	r0, sp, #4
 8013150:	c807      	ldmia	r0, {r0, r1, r2}
 8013152:	e769      	b.n	8013028 <arm_cmplx_mag_f32+0x90>
 8013154:	eeb0 0a67 	vmov.f32	s0, s15
 8013158:	9203      	str	r2, [sp, #12]
 801315a:	9102      	str	r1, [sp, #8]
 801315c:	9001      	str	r0, [sp, #4]
 801315e:	f001 fdb9 	bl	8014cd4 <sqrtf>
 8013162:	a801      	add	r0, sp, #4
 8013164:	c807      	ldmia	r0, {r0, r1, r2}
 8013166:	e746      	b.n	8012ff6 <arm_cmplx_mag_f32+0x5e>

08013168 <arm_cos_f32>:
 8013168:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 80131dc <arm_cos_f32+0x74>
 801316c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8013170:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 8013174:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013178:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801317c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013180:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8013184:	d504      	bpl.n	8013190 <arm_cos_f32+0x28>
 8013186:	ee17 3a90 	vmov	r3, s15
 801318a:	3b01      	subs	r3, #1
 801318c:	ee07 3a90 	vmov	s15, r3
 8013190:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013194:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80131e0 <arm_cos_f32+0x78>
 8013198:	4a12      	ldr	r2, [pc, #72]	@ (80131e4 <arm_cos_f32+0x7c>)
 801319a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801319e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80131a2:	ee20 0a26 	vmul.f32	s0, s0, s13
 80131a6:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 80131aa:	ee17 3a90 	vmov	r3, s15
 80131ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80131b2:	ee07 3a90 	vmov	s15, r3
 80131b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80131ba:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 80131be:	ee70 7a67 	vsub.f32	s15, s0, s15
 80131c2:	edd1 6a01 	vldr	s13, [r1, #4]
 80131c6:	ed91 0a00 	vldr	s0, [r1]
 80131ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80131ce:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80131d2:	ee27 0a00 	vmul.f32	s0, s14, s0
 80131d6:	ee30 0a27 	vadd.f32	s0, s0, s15
 80131da:	4770      	bx	lr
 80131dc:	3e22f983 	.word	0x3e22f983
 80131e0:	44000000 	.word	0x44000000
 80131e4:	08026920 	.word	0x08026920

080131e8 <arm_sub_f32>:
 80131e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80131ea:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 80131ee:	d033      	beq.n	8013258 <arm_sub_f32+0x70>
 80131f0:	f100 0610 	add.w	r6, r0, #16
 80131f4:	f101 0510 	add.w	r5, r1, #16
 80131f8:	f102 0410 	add.w	r4, r2, #16
 80131fc:	4677      	mov	r7, lr
 80131fe:	ed16 6a03 	vldr	s12, [r6, #-12]
 8013202:	ed15 4a03 	vldr	s8, [r5, #-12]
 8013206:	ed56 6a02 	vldr	s13, [r6, #-8]
 801320a:	ed55 4a02 	vldr	s9, [r5, #-8]
 801320e:	ed16 7a01 	vldr	s14, [r6, #-4]
 8013212:	ed15 5a01 	vldr	s10, [r5, #-4]
 8013216:	ed56 7a04 	vldr	s15, [r6, #-16]
 801321a:	ed55 5a04 	vldr	s11, [r5, #-16]
 801321e:	ee36 6a44 	vsub.f32	s12, s12, s8
 8013222:	ee76 6ae4 	vsub.f32	s13, s13, s9
 8013226:	ee37 7a45 	vsub.f32	s14, s14, s10
 801322a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 801322e:	3f01      	subs	r7, #1
 8013230:	ed04 6a03 	vstr	s12, [r4, #-12]
 8013234:	ed44 6a02 	vstr	s13, [r4, #-8]
 8013238:	ed04 7a01 	vstr	s14, [r4, #-4]
 801323c:	ed44 7a04 	vstr	s15, [r4, #-16]
 8013240:	f106 0610 	add.w	r6, r6, #16
 8013244:	f105 0510 	add.w	r5, r5, #16
 8013248:	f104 0410 	add.w	r4, r4, #16
 801324c:	d1d7      	bne.n	80131fe <arm_sub_f32+0x16>
 801324e:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8013252:	4420      	add	r0, r4
 8013254:	4421      	add	r1, r4
 8013256:	4422      	add	r2, r4
 8013258:	f013 0303 	ands.w	r3, r3, #3
 801325c:	d009      	beq.n	8013272 <arm_sub_f32+0x8a>
 801325e:	ecf0 7a01 	vldmia	r0!, {s15}
 8013262:	ecb1 7a01 	vldmia	r1!, {s14}
 8013266:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801326a:	3b01      	subs	r3, #1
 801326c:	ece2 7a01 	vstmia	r2!, {s15}
 8013270:	d1f5      	bne.n	801325e <arm_sub_f32+0x76>
 8013272:	bdf0      	pop	{r4, r5, r6, r7, pc}

08013274 <arm_dot_prod_f32>:
 8013274:	b4f0      	push	{r4, r5, r6, r7}
 8013276:	0897      	lsrs	r7, r2, #2
 8013278:	eddf 5a20 	vldr	s11, [pc, #128]	@ 80132fc <arm_dot_prod_f32+0x88>
 801327c:	d02d      	beq.n	80132da <arm_dot_prod_f32+0x66>
 801327e:	f100 0510 	add.w	r5, r0, #16
 8013282:	f101 0410 	add.w	r4, r1, #16
 8013286:	463e      	mov	r6, r7
 8013288:	ed54 7a04 	vldr	s15, [r4, #-16]
 801328c:	ed15 6a04 	vldr	s12, [r5, #-16]
 8013290:	ed55 6a03 	vldr	s13, [r5, #-12]
 8013294:	ed54 3a03 	vldr	s7, [r4, #-12]
 8013298:	ed15 7a02 	vldr	s14, [r5, #-8]
 801329c:	ed14 4a02 	vldr	s8, [r4, #-8]
 80132a0:	ed15 5a01 	vldr	s10, [r5, #-4]
 80132a4:	ed54 4a01 	vldr	s9, [r4, #-4]
 80132a8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80132ac:	ee66 6aa3 	vmul.f32	s13, s13, s7
 80132b0:	ee76 7a25 	vadd.f32	s15, s12, s11
 80132b4:	ee27 7a04 	vmul.f32	s14, s14, s8
 80132b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80132bc:	ee65 5a24 	vmul.f32	s11, s10, s9
 80132c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80132c4:	3e01      	subs	r6, #1
 80132c6:	f105 0510 	add.w	r5, r5, #16
 80132ca:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80132ce:	f104 0410 	add.w	r4, r4, #16
 80132d2:	d1d9      	bne.n	8013288 <arm_dot_prod_f32+0x14>
 80132d4:	013f      	lsls	r7, r7, #4
 80132d6:	4438      	add	r0, r7
 80132d8:	4439      	add	r1, r7
 80132da:	f012 0203 	ands.w	r2, r2, #3
 80132de:	d009      	beq.n	80132f4 <arm_dot_prod_f32+0x80>
 80132e0:	ecf0 7a01 	vldmia	r0!, {s15}
 80132e4:	ecb1 7a01 	vldmia	r1!, {s14}
 80132e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80132ec:	3a01      	subs	r2, #1
 80132ee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80132f2:	d1f5      	bne.n	80132e0 <arm_dot_prod_f32+0x6c>
 80132f4:	edc3 5a00 	vstr	s11, [r3]
 80132f8:	bcf0      	pop	{r4, r5, r6, r7}
 80132fa:	4770      	bx	lr
 80132fc:	00000000 	.word	0x00000000

08013300 <arm_radix8_butterfly_f32>:
 8013300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013304:	ed2d 8b10 	vpush	{d8-d15}
 8013308:	b09d      	sub	sp, #116	@ 0x74
 801330a:	461c      	mov	r4, r3
 801330c:	ed9f bac8 	vldr	s22, [pc, #800]	@ 8013630 <arm_radix8_butterfly_f32+0x330>
 8013310:	921a      	str	r2, [sp, #104]	@ 0x68
 8013312:	1d03      	adds	r3, r0, #4
 8013314:	4682      	mov	sl, r0
 8013316:	4689      	mov	r9, r1
 8013318:	468b      	mov	fp, r1
 801331a:	931b      	str	r3, [sp, #108]	@ 0x6c
 801331c:	9400      	str	r4, [sp, #0]
 801331e:	469e      	mov	lr, r3
 8013320:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8013324:	005a      	lsls	r2, r3, #1
 8013326:	18d6      	adds	r6, r2, r3
 8013328:	18f5      	adds	r5, r6, r3
 801332a:	9203      	str	r2, [sp, #12]
 801332c:	195a      	adds	r2, r3, r5
 801332e:	18d0      	adds	r0, r2, r3
 8013330:	00df      	lsls	r7, r3, #3
 8013332:	1819      	adds	r1, r3, r0
 8013334:	463c      	mov	r4, r7
 8013336:	9701      	str	r7, [sp, #4]
 8013338:	4457      	add	r7, sl
 801333a:	930c      	str	r3, [sp, #48]	@ 0x30
 801333c:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 8013340:	011b      	lsls	r3, r3, #4
 8013342:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 8013346:	eb07 0c04 	add.w	ip, r7, r4
 801334a:	9c00      	ldr	r4, [sp, #0]
 801334c:	9302      	str	r3, [sp, #8]
 801334e:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 8013352:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 8013356:	3204      	adds	r2, #4
 8013358:	3104      	adds	r1, #4
 801335a:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 801335e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8013362:	f04f 0800 	mov.w	r8, #0
 8013366:	eddc 7a00 	vldr	s15, [ip]
 801336a:	edd7 6a00 	vldr	s13, [r7]
 801336e:	edd6 3a00 	vldr	s7, [r6]
 8013372:	ed5e aa01 	vldr	s21, [lr, #-4]
 8013376:	edd5 4a00 	vldr	s9, [r5]
 801337a:	ed90 2a00 	vldr	s4, [r0]
 801337e:	ed12 7a01 	vldr	s14, [r2, #-4]
 8013382:	ed51 0a01 	vldr	s1, [r1, #-4]
 8013386:	ee77 8a82 	vadd.f32	s17, s15, s4
 801338a:	ee33 4aa0 	vadd.f32	s8, s7, s1
 801338e:	ee76 1a87 	vadd.f32	s3, s13, s14
 8013392:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 8013396:	ee31 6a84 	vadd.f32	s12, s3, s8
 801339a:	ee33 5a28 	vadd.f32	s10, s6, s17
 801339e:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80133a2:	ee75 6a06 	vadd.f32	s13, s10, s12
 80133a6:	ee35 5a46 	vsub.f32	s10, s10, s12
 80133aa:	ed4e 6a01 	vstr	s13, [lr, #-4]
 80133ae:	ed85 5a00 	vstr	s10, [r5]
 80133b2:	ed96 1a01 	vldr	s2, [r6, #4]
 80133b6:	edd7 5a01 	vldr	s11, [r7, #4]
 80133ba:	ed92 aa00 	vldr	s20, [r2]
 80133be:	ed91 6a00 	vldr	s12, [r1]
 80133c2:	ed9e 9a00 	vldr	s18, [lr]
 80133c6:	ed95 5a01 	vldr	s10, [r5, #4]
 80133ca:	eddc 6a01 	vldr	s13, [ip, #4]
 80133ce:	edd0 9a01 	vldr	s19, [r0, #4]
 80133d2:	ee73 0ae0 	vsub.f32	s1, s7, s1
 80133d6:	ee71 2a46 	vsub.f32	s5, s2, s12
 80133da:	ee75 3aca 	vsub.f32	s7, s11, s20
 80133de:	ee37 0a60 	vsub.f32	s0, s14, s1
 80133e2:	ee33 8aa2 	vadd.f32	s16, s7, s5
 80133e6:	ee37 7a20 	vadd.f32	s14, s14, s1
 80133ea:	ee73 2ae2 	vsub.f32	s5, s7, s5
 80133ee:	ee37 2ac2 	vsub.f32	s4, s15, s4
 80133f2:	ee79 3a05 	vadd.f32	s7, s18, s10
 80133f6:	ee60 0a0b 	vmul.f32	s1, s0, s22
 80133fa:	ee39 5a45 	vsub.f32	s10, s18, s10
 80133fe:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 8013402:	ee36 9aa9 	vadd.f32	s18, s13, s19
 8013406:	ee75 5a8a 	vadd.f32	s11, s11, s20
 801340a:	ee31 6a06 	vadd.f32	s12, s2, s12
 801340e:	ee76 6ae9 	vsub.f32	s13, s13, s19
 8013412:	ee28 8a0b 	vmul.f32	s16, s16, s22
 8013416:	ee62 2a8b 	vmul.f32	s5, s5, s22
 801341a:	ee67 7a0b 	vmul.f32	s15, s14, s22
 801341e:	ee33 3a68 	vsub.f32	s6, s6, s17
 8013422:	ee36 0a88 	vadd.f32	s0, s13, s16
 8013426:	ee75 8a86 	vadd.f32	s17, s11, s12
 801342a:	ee36 7ac8 	vsub.f32	s14, s13, s16
 801342e:	ee71 1ac4 	vsub.f32	s3, s3, s8
 8013432:	ee75 6a62 	vsub.f32	s13, s10, s5
 8013436:	ee33 4ac9 	vsub.f32	s8, s7, s18
 801343a:	ee35 6ac6 	vsub.f32	s12, s11, s12
 801343e:	ee33 1a89 	vadd.f32	s2, s7, s18
 8013442:	ee74 5ae0 	vsub.f32	s11, s9, s1
 8013446:	ee74 3aa0 	vadd.f32	s7, s9, s1
 801344a:	ee75 4a22 	vadd.f32	s9, s10, s5
 801344e:	ee32 5a27 	vadd.f32	s10, s4, s15
 8013452:	ee72 7a67 	vsub.f32	s15, s4, s15
 8013456:	ee33 8a06 	vadd.f32	s16, s6, s12
 801345a:	ee75 2a87 	vadd.f32	s5, s11, s14
 801345e:	ee31 9a28 	vadd.f32	s18, s2, s17
 8013462:	ee33 6a46 	vsub.f32	s12, s6, s12
 8013466:	ee74 0a61 	vsub.f32	s1, s8, s3
 801346a:	ee33 2a80 	vadd.f32	s4, s7, s0
 801346e:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8013472:	ee34 3ac5 	vsub.f32	s6, s9, s10
 8013476:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801347a:	ee31 1a68 	vsub.f32	s2, s2, s17
 801347e:	ee34 4a21 	vadd.f32	s8, s8, s3
 8013482:	ee73 3ac0 	vsub.f32	s7, s7, s0
 8013486:	ee74 4a85 	vadd.f32	s9, s9, s10
 801348a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 801348e:	44d8      	add	r8, fp
 8013490:	45c1      	cmp	r9, r8
 8013492:	ed8e 9a00 	vstr	s18, [lr]
 8013496:	ed85 1a01 	vstr	s2, [r5, #4]
 801349a:	449e      	add	lr, r3
 801349c:	ed8c 8a00 	vstr	s16, [ip]
 80134a0:	441d      	add	r5, r3
 80134a2:	ed80 6a00 	vstr	s12, [r0]
 80134a6:	edcc 0a01 	vstr	s1, [ip, #4]
 80134aa:	ed80 4a01 	vstr	s8, [r0, #4]
 80134ae:	449c      	add	ip, r3
 80134b0:	ed87 2a00 	vstr	s4, [r7]
 80134b4:	4418      	add	r0, r3
 80134b6:	ed41 3a01 	vstr	s7, [r1, #-4]
 80134ba:	ed42 2a01 	vstr	s5, [r2, #-4]
 80134be:	ed86 7a00 	vstr	s14, [r6]
 80134c2:	ed87 3a01 	vstr	s6, [r7, #4]
 80134c6:	edc1 4a00 	vstr	s9, [r1]
 80134ca:	441f      	add	r7, r3
 80134cc:	edc2 5a00 	vstr	s11, [r2]
 80134d0:	4419      	add	r1, r3
 80134d2:	edc6 6a01 	vstr	s13, [r6, #4]
 80134d6:	441a      	add	r2, r3
 80134d8:	441e      	add	r6, r3
 80134da:	f63f af44 	bhi.w	8013366 <arm_radix8_butterfly_f32+0x66>
 80134de:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80134e0:	2907      	cmp	r1, #7
 80134e2:	4620      	mov	r0, r4
 80134e4:	f240 81e9 	bls.w	80138ba <arm_radix8_butterfly_f32+0x5ba>
 80134e8:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 80134ec:	193e      	adds	r6, r7, r4
 80134ee:	1935      	adds	r5, r6, r4
 80134f0:	9c03      	ldr	r4, [sp, #12]
 80134f2:	9000      	str	r0, [sp, #0]
 80134f4:	4622      	mov	r2, r4
 80134f6:	3201      	adds	r2, #1
 80134f8:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80134fc:	9900      	ldr	r1, [sp, #0]
 80134fe:	1828      	adds	r0, r5, r0
 8013500:	eb00 0e01 	add.w	lr, r0, r1
 8013504:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013506:	440a      	add	r2, r1
 8013508:	eb04 0c01 	add.w	ip, r4, r1
 801350c:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 8013510:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 8013514:	9a00      	ldr	r2, [sp, #0]
 8013516:	940f      	str	r4, [sp, #60]	@ 0x3c
 8013518:	00ed      	lsls	r5, r5, #3
 801351a:	9511      	str	r5, [sp, #68]	@ 0x44
 801351c:	00d5      	lsls	r5, r2, #3
 801351e:	950d      	str	r5, [sp, #52]	@ 0x34
 8013520:	9d01      	ldr	r5, [sp, #4]
 8013522:	3508      	adds	r5, #8
 8013524:	9516      	str	r5, [sp, #88]	@ 0x58
 8013526:	9d02      	ldr	r5, [sp, #8]
 8013528:	3508      	adds	r5, #8
 801352a:	0114      	lsls	r4, r2, #4
 801352c:	9517      	str	r5, [sp, #92]	@ 0x5c
 801352e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8013530:	9d1a      	ldr	r5, [sp, #104]	@ 0x68
 8013532:	940e      	str	r4, [sp, #56]	@ 0x38
 8013534:	00c0      	lsls	r0, r0, #3
 8013536:	9010      	str	r0, [sp, #64]	@ 0x40
 8013538:	18aa      	adds	r2, r5, r2
 801353a:	9207      	str	r2, [sp, #28]
 801353c:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 801353e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8013540:	18aa      	adds	r2, r5, r2
 8013542:	9208      	str	r2, [sp, #32]
 8013544:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8013546:	18aa      	adds	r2, r5, r2
 8013548:	9209      	str	r2, [sp, #36]	@ 0x24
 801354a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 801354e:	f10e 0204 	add.w	r2, lr, #4
 8013552:	920a      	str	r2, [sp, #40]	@ 0x28
 8013554:	00c9      	lsls	r1, r1, #3
 8013556:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8013558:	310c      	adds	r1, #12
 801355a:	00f6      	lsls	r6, r6, #3
 801355c:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 8013560:	9114      	str	r1, [sp, #80]	@ 0x50
 8013562:	18a9      	adds	r1, r5, r2
 8013564:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013566:	9612      	str	r6, [sp, #72]	@ 0x48
 8013568:	00ff      	lsls	r7, r7, #3
 801356a:	19ae      	adds	r6, r5, r6
 801356c:	3008      	adds	r0, #8
 801356e:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8013572:	9606      	str	r6, [sp, #24]
 8013574:	9019      	str	r0, [sp, #100]	@ 0x64
 8013576:	18aa      	adds	r2, r5, r2
 8013578:	0164      	lsls	r4, r4, #5
 801357a:	19ee      	adds	r6, r5, r7
 801357c:	f10c 000c 	add.w	r0, ip, #12
 8013580:	9713      	str	r7, [sp, #76]	@ 0x4c
 8013582:	9604      	str	r6, [sp, #16]
 8013584:	9015      	str	r0, [sp, #84]	@ 0x54
 8013586:	9103      	str	r1, [sp, #12]
 8013588:	9205      	str	r2, [sp, #20]
 801358a:	f104 0208 	add.w	r2, r4, #8
 801358e:	9218      	str	r2, [sp, #96]	@ 0x60
 8013590:	f04f 0801 	mov.w	r8, #1
 8013594:	2200      	movs	r2, #0
 8013596:	f102 0108 	add.w	r1, r2, #8
 801359a:	460f      	mov	r7, r1
 801359c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801359e:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80135a0:	188e      	adds	r6, r1, r2
 80135a2:	9916      	ldr	r1, [sp, #88]	@ 0x58
 80135a4:	188d      	adds	r5, r1, r2
 80135a6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80135a8:	188c      	adds	r4, r1, r2
 80135aa:	9919      	ldr	r1, [sp, #100]	@ 0x64
 80135ac:	1888      	adds	r0, r1, r2
 80135ae:	9914      	ldr	r1, [sp, #80]	@ 0x50
 80135b0:	eb01 0c02 	add.w	ip, r1, r2
 80135b4:	9915      	ldr	r1, [sp, #84]	@ 0x54
 80135b6:	440a      	add	r2, r1
 80135b8:	9903      	ldr	r1, [sp, #12]
 80135ba:	edd1 fa00 	vldr	s31, [r1]
 80135be:	9905      	ldr	r1, [sp, #20]
 80135c0:	ed91 fa00 	vldr	s30, [r1]
 80135c4:	9904      	ldr	r1, [sp, #16]
 80135c6:	edd1 ea00 	vldr	s29, [r1]
 80135ca:	9906      	ldr	r1, [sp, #24]
 80135cc:	ed91 ea00 	vldr	s28, [r1]
 80135d0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80135d2:	edd1 da00 	vldr	s27, [r1]
 80135d6:	9908      	ldr	r1, [sp, #32]
 80135d8:	ed91 da00 	vldr	s26, [r1]
 80135dc:	9907      	ldr	r1, [sp, #28]
 80135de:	edd1 ca00 	vldr	s25, [r1]
 80135e2:	9903      	ldr	r1, [sp, #12]
 80135e4:	ed91 ca01 	vldr	s24, [r1, #4]
 80135e8:	9905      	ldr	r1, [sp, #20]
 80135ea:	edd1 ba01 	vldr	s23, [r1, #4]
 80135ee:	9904      	ldr	r1, [sp, #16]
 80135f0:	edd1 aa01 	vldr	s21, [r1, #4]
 80135f4:	9906      	ldr	r1, [sp, #24]
 80135f6:	ed91 aa01 	vldr	s20, [r1, #4]
 80135fa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80135fc:	edd1 7a01 	vldr	s15, [r1, #4]
 8013600:	9908      	ldr	r1, [sp, #32]
 8013602:	edcd 7a00 	vstr	s15, [sp]
 8013606:	edd1 7a01 	vldr	s15, [r1, #4]
 801360a:	9907      	ldr	r1, [sp, #28]
 801360c:	edcd 7a01 	vstr	s15, [sp, #4]
 8013610:	edd1 7a01 	vldr	s15, [r1, #4]
 8013614:	eb0a 0e07 	add.w	lr, sl, r7
 8013618:	9f0a      	ldr	r7, [sp, #40]	@ 0x28
 801361a:	edcd 7a02 	vstr	s15, [sp, #8]
 801361e:	eb0c 010a 	add.w	r1, ip, sl
 8013622:	4456      	add	r6, sl
 8013624:	4455      	add	r5, sl
 8013626:	4454      	add	r4, sl
 8013628:	4450      	add	r0, sl
 801362a:	4452      	add	r2, sl
 801362c:	46c4      	mov	ip, r8
 801362e:	e001      	b.n	8013634 <arm_radix8_butterfly_f32+0x334>
 8013630:	3f3504f3 	.word	0x3f3504f3
 8013634:	ed96 5a00 	vldr	s10, [r6]
 8013638:	ed52 9a01 	vldr	s19, [r2, #-4]
 801363c:	ed11 6a01 	vldr	s12, [r1, #-4]
 8013640:	edd0 7a00 	vldr	s15, [r0]
 8013644:	ed17 7a01 	vldr	s14, [r7, #-4]
 8013648:	edde 3a00 	vldr	s7, [lr]
 801364c:	ed94 3a00 	vldr	s6, [r4]
 8013650:	ed95 2a00 	vldr	s4, [r5]
 8013654:	ed9e 0a01 	vldr	s0, [lr, #4]
 8013658:	ee33 8a85 	vadd.f32	s16, s7, s10
 801365c:	ee32 1a06 	vadd.f32	s2, s4, s12
 8013660:	ee33 4a29 	vadd.f32	s8, s6, s19
 8013664:	ee77 4a87 	vadd.f32	s9, s15, s14
 8013668:	ee78 1a04 	vadd.f32	s3, s16, s8
 801366c:	ee71 6a24 	vadd.f32	s13, s2, s9
 8013670:	ee32 2a46 	vsub.f32	s4, s4, s12
 8013674:	ee31 6aa6 	vadd.f32	s12, s3, s13
 8013678:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801367c:	ed8e 6a00 	vstr	s12, [lr]
 8013680:	edd0 8a01 	vldr	s17, [r0, #4]
 8013684:	ed95 9a01 	vldr	s18, [r5, #4]
 8013688:	edd1 2a00 	vldr	s5, [r1]
 801368c:	ed97 7a00 	vldr	s14, [r7]
 8013690:	edd4 0a01 	vldr	s1, [r4, #4]
 8013694:	ed96 6a01 	vldr	s12, [r6, #4]
 8013698:	edd2 5a00 	vldr	s11, [r2]
 801369c:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80136a0:	ee33 3a69 	vsub.f32	s6, s6, s19
 80136a4:	ee39 5a62 	vsub.f32	s10, s18, s5
 80136a8:	ee78 9ac7 	vsub.f32	s19, s17, s14
 80136ac:	ee38 4a44 	vsub.f32	s8, s16, s8
 80136b0:	ee38 7a87 	vadd.f32	s14, s17, s14
 80136b4:	ee30 8aa5 	vadd.f32	s16, s1, s11
 80136b8:	ee79 2a22 	vadd.f32	s5, s18, s5
 80136bc:	ee75 8a69 	vsub.f32	s17, s10, s19
 80136c0:	ee32 9a27 	vadd.f32	s18, s4, s15
 80136c4:	ee35 5a29 	vadd.f32	s10, s10, s19
 80136c8:	ee72 7a67 	vsub.f32	s15, s4, s15
 80136cc:	ee30 2a06 	vadd.f32	s4, s0, s12
 80136d0:	ee69 9a0b 	vmul.f32	s19, s18, s22
 80136d4:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80136d8:	ee32 9a08 	vadd.f32	s18, s4, s16
 80136dc:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80136e0:	ee32 2a48 	vsub.f32	s4, s4, s16
 80136e4:	ee71 4a64 	vsub.f32	s9, s2, s9
 80136e8:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80136ec:	ee32 1a87 	vadd.f32	s2, s5, s14
 80136f0:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80136f4:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80136f8:	ee30 6a46 	vsub.f32	s12, s0, s12
 80136fc:	ee73 0a29 	vadd.f32	s1, s6, s19
 8013700:	ee36 0a28 	vadd.f32	s0, s12, s17
 8013704:	ee33 3a69 	vsub.f32	s6, s6, s19
 8013708:	ee32 7a64 	vsub.f32	s14, s4, s9
 801370c:	ee73 9aa7 	vadd.f32	s19, s7, s15
 8013710:	ee36 6a68 	vsub.f32	s12, s12, s17
 8013714:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8013718:	ee75 8a85 	vadd.f32	s17, s11, s10
 801371c:	ee74 3a22 	vadd.f32	s7, s8, s5
 8013720:	ee35 5ac5 	vsub.f32	s10, s11, s10
 8013724:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8013728:	ee79 1a41 	vsub.f32	s3, s18, s2
 801372c:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8013730:	ee76 5a43 	vsub.f32	s11, s12, s6
 8013734:	ee74 2a62 	vsub.f32	s5, s8, s5
 8013738:	ee72 4a24 	vadd.f32	s9, s4, s9
 801373c:	ee30 4a60 	vsub.f32	s8, s0, s1
 8013740:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8013744:	ee30 0a20 	vadd.f32	s0, s0, s1
 8013748:	ee77 9a85 	vadd.f32	s19, s15, s10
 801374c:	ee36 6a03 	vadd.f32	s12, s12, s6
 8013750:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8013754:	ee2e 2a21 	vmul.f32	s4, s28, s3
 8013758:	ee2e 5a26 	vmul.f32	s10, s28, s13
 801375c:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8013760:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8013764:	ee39 1a01 	vadd.f32	s2, s18, s2
 8013768:	ee6a 6a26 	vmul.f32	s13, s20, s13
 801376c:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8013770:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8013774:	ee2f 7a07 	vmul.f32	s14, s30, s14
 8013778:	ee6f 1a84 	vmul.f32	s3, s31, s8
 801377c:	ee35 3a03 	vadd.f32	s6, s10, s6
 8013780:	ee72 6a66 	vsub.f32	s13, s4, s13
 8013784:	ee2c 5a04 	vmul.f32	s10, s24, s8
 8013788:	ee2f 2a88 	vmul.f32	s4, s31, s16
 801378c:	ed9d 4a02 	vldr	s8, [sp, #8]
 8013790:	ed8e 1a01 	vstr	s2, [lr, #4]
 8013794:	ee77 3a63 	vsub.f32	s7, s14, s7
 8013798:	ee2c 8a08 	vmul.f32	s16, s24, s16
 801379c:	ed9d 7a01 	vldr	s14, [sp, #4]
 80137a0:	ed86 3a00 	vstr	s6, [r6]
 80137a4:	ee30 9a89 	vadd.f32	s18, s1, s18
 80137a8:	ee32 2a05 	vadd.f32	s4, s4, s10
 80137ac:	ee6d 0a22 	vmul.f32	s1, s26, s5
 80137b0:	ee31 8ac8 	vsub.f32	s16, s3, s16
 80137b4:	ee67 2a22 	vmul.f32	s5, s14, s5
 80137b8:	ee64 1a00 	vmul.f32	s3, s8, s0
 80137bc:	ee27 7a24 	vmul.f32	s14, s14, s9
 80137c0:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 80137c4:	ee6d 4a24 	vmul.f32	s9, s26, s9
 80137c8:	ee64 8a28 	vmul.f32	s17, s8, s17
 80137cc:	ed9d 4a00 	vldr	s8, [sp]
 80137d0:	edc6 6a01 	vstr	s13, [r6, #4]
 80137d4:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80137d8:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 80137dc:	ee64 9a29 	vmul.f32	s19, s8, s19
 80137e0:	ee24 4a25 	vmul.f32	s8, s8, s11
 80137e4:	ee30 7a87 	vadd.f32	s14, s1, s14
 80137e8:	ee74 4a84 	vadd.f32	s9, s9, s8
 80137ec:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80137f0:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80137f4:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80137f8:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80137fc:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8013800:	ee2e 6a86 	vmul.f32	s12, s29, s12
 8013804:	ee75 1a21 	vadd.f32	s3, s10, s3
 8013808:	ee30 0a68 	vsub.f32	s0, s0, s17
 801380c:	ee75 9ae9 	vsub.f32	s19, s11, s19
 8013810:	ee70 0a84 	vadd.f32	s1, s1, s8
 8013814:	ee36 6a67 	vsub.f32	s12, s12, s15
 8013818:	44dc      	add	ip, fp
 801381a:	45e1      	cmp	r9, ip
 801381c:	ed84 9a00 	vstr	s18, [r4]
 8013820:	edc4 3a01 	vstr	s7, [r4, #4]
 8013824:	449e      	add	lr, r3
 8013826:	ed02 7a01 	vstr	s14, [r2, #-4]
 801382a:	edc2 2a00 	vstr	s5, [r2]
 801382e:	441e      	add	r6, r3
 8013830:	ed85 2a00 	vstr	s4, [r5]
 8013834:	ed85 8a01 	vstr	s16, [r5, #4]
 8013838:	441c      	add	r4, r3
 801383a:	ed47 1a01 	vstr	s3, [r7, #-4]
 801383e:	ed87 0a00 	vstr	s0, [r7]
 8013842:	441a      	add	r2, r3
 8013844:	ed41 4a01 	vstr	s9, [r1, #-4]
 8013848:	edc1 9a00 	vstr	s19, [r1]
 801384c:	441d      	add	r5, r3
 801384e:	edc0 0a00 	vstr	s1, [r0]
 8013852:	441f      	add	r7, r3
 8013854:	ed80 6a01 	vstr	s12, [r0, #4]
 8013858:	4419      	add	r1, r3
 801385a:	4418      	add	r0, r3
 801385c:	f63f aeea 	bhi.w	8013634 <arm_radix8_butterfly_f32+0x334>
 8013860:	9a03      	ldr	r2, [sp, #12]
 8013862:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8013864:	440a      	add	r2, r1
 8013866:	9203      	str	r2, [sp, #12]
 8013868:	990e      	ldr	r1, [sp, #56]	@ 0x38
 801386a:	9a05      	ldr	r2, [sp, #20]
 801386c:	440a      	add	r2, r1
 801386e:	9205      	str	r2, [sp, #20]
 8013870:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8013872:	9a04      	ldr	r2, [sp, #16]
 8013874:	440a      	add	r2, r1
 8013876:	9204      	str	r2, [sp, #16]
 8013878:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801387a:	9a06      	ldr	r2, [sp, #24]
 801387c:	440a      	add	r2, r1
 801387e:	9206      	str	r2, [sp, #24]
 8013880:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8013882:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013884:	440a      	add	r2, r1
 8013886:	9209      	str	r2, [sp, #36]	@ 0x24
 8013888:	9910      	ldr	r1, [sp, #64]	@ 0x40
 801388a:	9a08      	ldr	r2, [sp, #32]
 801388c:	440a      	add	r2, r1
 801388e:	9208      	str	r2, [sp, #32]
 8013890:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013892:	9a07      	ldr	r2, [sp, #28]
 8013894:	440a      	add	r2, r1
 8013896:	9207      	str	r2, [sp, #28]
 8013898:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801389a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801389c:	f108 0801 	add.w	r8, r8, #1
 80138a0:	3208      	adds	r2, #8
 80138a2:	4588      	cmp	r8, r1
 80138a4:	920a      	str	r2, [sp, #40]	@ 0x28
 80138a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80138a8:	f47f ae75 	bne.w	8013596 <arm_radix8_butterfly_f32+0x296>
 80138ac:	f8bd 3034 	ldrh.w	r3, [sp, #52]	@ 0x34
 80138b0:	9300      	str	r3, [sp, #0]
 80138b2:	46c3      	mov	fp, r8
 80138b4:	f8dd e06c 	ldr.w	lr, [sp, #108]	@ 0x6c
 80138b8:	e532      	b.n	8013320 <arm_radix8_butterfly_f32+0x20>
 80138ba:	b01d      	add	sp, #116	@ 0x74
 80138bc:	ecbd 8b10 	vpop	{d8-d15}
 80138c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080138c4 <std>:
 80138c4:	2300      	movs	r3, #0
 80138c6:	b510      	push	{r4, lr}
 80138c8:	4604      	mov	r4, r0
 80138ca:	e9c0 3300 	strd	r3, r3, [r0]
 80138ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80138d2:	6083      	str	r3, [r0, #8]
 80138d4:	8181      	strh	r1, [r0, #12]
 80138d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80138d8:	81c2      	strh	r2, [r0, #14]
 80138da:	6183      	str	r3, [r0, #24]
 80138dc:	4619      	mov	r1, r3
 80138de:	2208      	movs	r2, #8
 80138e0:	305c      	adds	r0, #92	@ 0x5c
 80138e2:	f000 f942 	bl	8013b6a <memset>
 80138e6:	4b0d      	ldr	r3, [pc, #52]	@ (801391c <std+0x58>)
 80138e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80138ea:	4b0d      	ldr	r3, [pc, #52]	@ (8013920 <std+0x5c>)
 80138ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80138ee:	4b0d      	ldr	r3, [pc, #52]	@ (8013924 <std+0x60>)
 80138f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80138f2:	4b0d      	ldr	r3, [pc, #52]	@ (8013928 <std+0x64>)
 80138f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80138f6:	4b0d      	ldr	r3, [pc, #52]	@ (801392c <std+0x68>)
 80138f8:	6224      	str	r4, [r4, #32]
 80138fa:	429c      	cmp	r4, r3
 80138fc:	d006      	beq.n	801390c <std+0x48>
 80138fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8013902:	4294      	cmp	r4, r2
 8013904:	d002      	beq.n	801390c <std+0x48>
 8013906:	33d0      	adds	r3, #208	@ 0xd0
 8013908:	429c      	cmp	r4, r3
 801390a:	d105      	bne.n	8013918 <std+0x54>
 801390c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8013910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013914:	f000 ba20 	b.w	8013d58 <__retarget_lock_init_recursive>
 8013918:	bd10      	pop	{r4, pc}
 801391a:	bf00      	nop
 801391c:	08013ab1 	.word	0x08013ab1
 8013920:	08013ad3 	.word	0x08013ad3
 8013924:	08013b0b 	.word	0x08013b0b
 8013928:	08013b2f 	.word	0x08013b2f
 801392c:	200136c8 	.word	0x200136c8

08013930 <stdio_exit_handler>:
 8013930:	4a02      	ldr	r2, [pc, #8]	@ (801393c <stdio_exit_handler+0xc>)
 8013932:	4903      	ldr	r1, [pc, #12]	@ (8013940 <stdio_exit_handler+0x10>)
 8013934:	4803      	ldr	r0, [pc, #12]	@ (8013944 <stdio_exit_handler+0x14>)
 8013936:	f000 b869 	b.w	8013a0c <_fwalk_sglue>
 801393a:	bf00      	nop
 801393c:	20000678 	.word	0x20000678
 8013940:	0801468d 	.word	0x0801468d
 8013944:	20000688 	.word	0x20000688

08013948 <cleanup_stdio>:
 8013948:	6841      	ldr	r1, [r0, #4]
 801394a:	4b0c      	ldr	r3, [pc, #48]	@ (801397c <cleanup_stdio+0x34>)
 801394c:	4299      	cmp	r1, r3
 801394e:	b510      	push	{r4, lr}
 8013950:	4604      	mov	r4, r0
 8013952:	d001      	beq.n	8013958 <cleanup_stdio+0x10>
 8013954:	f000 fe9a 	bl	801468c <_fflush_r>
 8013958:	68a1      	ldr	r1, [r4, #8]
 801395a:	4b09      	ldr	r3, [pc, #36]	@ (8013980 <cleanup_stdio+0x38>)
 801395c:	4299      	cmp	r1, r3
 801395e:	d002      	beq.n	8013966 <cleanup_stdio+0x1e>
 8013960:	4620      	mov	r0, r4
 8013962:	f000 fe93 	bl	801468c <_fflush_r>
 8013966:	68e1      	ldr	r1, [r4, #12]
 8013968:	4b06      	ldr	r3, [pc, #24]	@ (8013984 <cleanup_stdio+0x3c>)
 801396a:	4299      	cmp	r1, r3
 801396c:	d004      	beq.n	8013978 <cleanup_stdio+0x30>
 801396e:	4620      	mov	r0, r4
 8013970:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013974:	f000 be8a 	b.w	801468c <_fflush_r>
 8013978:	bd10      	pop	{r4, pc}
 801397a:	bf00      	nop
 801397c:	200136c8 	.word	0x200136c8
 8013980:	20013730 	.word	0x20013730
 8013984:	20013798 	.word	0x20013798

08013988 <global_stdio_init.part.0>:
 8013988:	b510      	push	{r4, lr}
 801398a:	4b0b      	ldr	r3, [pc, #44]	@ (80139b8 <global_stdio_init.part.0+0x30>)
 801398c:	4c0b      	ldr	r4, [pc, #44]	@ (80139bc <global_stdio_init.part.0+0x34>)
 801398e:	4a0c      	ldr	r2, [pc, #48]	@ (80139c0 <global_stdio_init.part.0+0x38>)
 8013990:	601a      	str	r2, [r3, #0]
 8013992:	4620      	mov	r0, r4
 8013994:	2200      	movs	r2, #0
 8013996:	2104      	movs	r1, #4
 8013998:	f7ff ff94 	bl	80138c4 <std>
 801399c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80139a0:	2201      	movs	r2, #1
 80139a2:	2109      	movs	r1, #9
 80139a4:	f7ff ff8e 	bl	80138c4 <std>
 80139a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80139ac:	2202      	movs	r2, #2
 80139ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80139b2:	2112      	movs	r1, #18
 80139b4:	f7ff bf86 	b.w	80138c4 <std>
 80139b8:	20013800 	.word	0x20013800
 80139bc:	200136c8 	.word	0x200136c8
 80139c0:	08013931 	.word	0x08013931

080139c4 <__sfp_lock_acquire>:
 80139c4:	4801      	ldr	r0, [pc, #4]	@ (80139cc <__sfp_lock_acquire+0x8>)
 80139c6:	f000 b9c8 	b.w	8013d5a <__retarget_lock_acquire_recursive>
 80139ca:	bf00      	nop
 80139cc:	20013809 	.word	0x20013809

080139d0 <__sfp_lock_release>:
 80139d0:	4801      	ldr	r0, [pc, #4]	@ (80139d8 <__sfp_lock_release+0x8>)
 80139d2:	f000 b9c3 	b.w	8013d5c <__retarget_lock_release_recursive>
 80139d6:	bf00      	nop
 80139d8:	20013809 	.word	0x20013809

080139dc <__sinit>:
 80139dc:	b510      	push	{r4, lr}
 80139de:	4604      	mov	r4, r0
 80139e0:	f7ff fff0 	bl	80139c4 <__sfp_lock_acquire>
 80139e4:	6a23      	ldr	r3, [r4, #32]
 80139e6:	b11b      	cbz	r3, 80139f0 <__sinit+0x14>
 80139e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80139ec:	f7ff bff0 	b.w	80139d0 <__sfp_lock_release>
 80139f0:	4b04      	ldr	r3, [pc, #16]	@ (8013a04 <__sinit+0x28>)
 80139f2:	6223      	str	r3, [r4, #32]
 80139f4:	4b04      	ldr	r3, [pc, #16]	@ (8013a08 <__sinit+0x2c>)
 80139f6:	681b      	ldr	r3, [r3, #0]
 80139f8:	2b00      	cmp	r3, #0
 80139fa:	d1f5      	bne.n	80139e8 <__sinit+0xc>
 80139fc:	f7ff ffc4 	bl	8013988 <global_stdio_init.part.0>
 8013a00:	e7f2      	b.n	80139e8 <__sinit+0xc>
 8013a02:	bf00      	nop
 8013a04:	08013949 	.word	0x08013949
 8013a08:	20013800 	.word	0x20013800

08013a0c <_fwalk_sglue>:
 8013a0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013a10:	4607      	mov	r7, r0
 8013a12:	4688      	mov	r8, r1
 8013a14:	4614      	mov	r4, r2
 8013a16:	2600      	movs	r6, #0
 8013a18:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013a1c:	f1b9 0901 	subs.w	r9, r9, #1
 8013a20:	d505      	bpl.n	8013a2e <_fwalk_sglue+0x22>
 8013a22:	6824      	ldr	r4, [r4, #0]
 8013a24:	2c00      	cmp	r4, #0
 8013a26:	d1f7      	bne.n	8013a18 <_fwalk_sglue+0xc>
 8013a28:	4630      	mov	r0, r6
 8013a2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a2e:	89ab      	ldrh	r3, [r5, #12]
 8013a30:	2b01      	cmp	r3, #1
 8013a32:	d907      	bls.n	8013a44 <_fwalk_sglue+0x38>
 8013a34:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013a38:	3301      	adds	r3, #1
 8013a3a:	d003      	beq.n	8013a44 <_fwalk_sglue+0x38>
 8013a3c:	4629      	mov	r1, r5
 8013a3e:	4638      	mov	r0, r7
 8013a40:	47c0      	blx	r8
 8013a42:	4306      	orrs	r6, r0
 8013a44:	3568      	adds	r5, #104	@ 0x68
 8013a46:	e7e9      	b.n	8013a1c <_fwalk_sglue+0x10>

08013a48 <sniprintf>:
 8013a48:	b40c      	push	{r2, r3}
 8013a4a:	b530      	push	{r4, r5, lr}
 8013a4c:	4b17      	ldr	r3, [pc, #92]	@ (8013aac <sniprintf+0x64>)
 8013a4e:	1e0c      	subs	r4, r1, #0
 8013a50:	681d      	ldr	r5, [r3, #0]
 8013a52:	b09d      	sub	sp, #116	@ 0x74
 8013a54:	da08      	bge.n	8013a68 <sniprintf+0x20>
 8013a56:	238b      	movs	r3, #139	@ 0x8b
 8013a58:	602b      	str	r3, [r5, #0]
 8013a5a:	f04f 30ff 	mov.w	r0, #4294967295
 8013a5e:	b01d      	add	sp, #116	@ 0x74
 8013a60:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013a64:	b002      	add	sp, #8
 8013a66:	4770      	bx	lr
 8013a68:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8013a6c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8013a70:	bf14      	ite	ne
 8013a72:	f104 33ff 	addne.w	r3, r4, #4294967295
 8013a76:	4623      	moveq	r3, r4
 8013a78:	9304      	str	r3, [sp, #16]
 8013a7a:	9307      	str	r3, [sp, #28]
 8013a7c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8013a80:	9002      	str	r0, [sp, #8]
 8013a82:	9006      	str	r0, [sp, #24]
 8013a84:	f8ad 3016 	strh.w	r3, [sp, #22]
 8013a88:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8013a8a:	ab21      	add	r3, sp, #132	@ 0x84
 8013a8c:	a902      	add	r1, sp, #8
 8013a8e:	4628      	mov	r0, r5
 8013a90:	9301      	str	r3, [sp, #4]
 8013a92:	f000 faed 	bl	8014070 <_svfiprintf_r>
 8013a96:	1c43      	adds	r3, r0, #1
 8013a98:	bfbc      	itt	lt
 8013a9a:	238b      	movlt	r3, #139	@ 0x8b
 8013a9c:	602b      	strlt	r3, [r5, #0]
 8013a9e:	2c00      	cmp	r4, #0
 8013aa0:	d0dd      	beq.n	8013a5e <sniprintf+0x16>
 8013aa2:	9b02      	ldr	r3, [sp, #8]
 8013aa4:	2200      	movs	r2, #0
 8013aa6:	701a      	strb	r2, [r3, #0]
 8013aa8:	e7d9      	b.n	8013a5e <sniprintf+0x16>
 8013aaa:	bf00      	nop
 8013aac:	20000684 	.word	0x20000684

08013ab0 <__sread>:
 8013ab0:	b510      	push	{r4, lr}
 8013ab2:	460c      	mov	r4, r1
 8013ab4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ab8:	f000 f900 	bl	8013cbc <_read_r>
 8013abc:	2800      	cmp	r0, #0
 8013abe:	bfab      	itete	ge
 8013ac0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8013ac2:	89a3      	ldrhlt	r3, [r4, #12]
 8013ac4:	181b      	addge	r3, r3, r0
 8013ac6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013aca:	bfac      	ite	ge
 8013acc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013ace:	81a3      	strhlt	r3, [r4, #12]
 8013ad0:	bd10      	pop	{r4, pc}

08013ad2 <__swrite>:
 8013ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ad6:	461f      	mov	r7, r3
 8013ad8:	898b      	ldrh	r3, [r1, #12]
 8013ada:	05db      	lsls	r3, r3, #23
 8013adc:	4605      	mov	r5, r0
 8013ade:	460c      	mov	r4, r1
 8013ae0:	4616      	mov	r6, r2
 8013ae2:	d505      	bpl.n	8013af0 <__swrite+0x1e>
 8013ae4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013ae8:	2302      	movs	r3, #2
 8013aea:	2200      	movs	r2, #0
 8013aec:	f000 f8d4 	bl	8013c98 <_lseek_r>
 8013af0:	89a3      	ldrh	r3, [r4, #12]
 8013af2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013af6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013afa:	81a3      	strh	r3, [r4, #12]
 8013afc:	4632      	mov	r2, r6
 8013afe:	463b      	mov	r3, r7
 8013b00:	4628      	mov	r0, r5
 8013b02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b06:	f000 b8eb 	b.w	8013ce0 <_write_r>

08013b0a <__sseek>:
 8013b0a:	b510      	push	{r4, lr}
 8013b0c:	460c      	mov	r4, r1
 8013b0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b12:	f000 f8c1 	bl	8013c98 <_lseek_r>
 8013b16:	1c43      	adds	r3, r0, #1
 8013b18:	89a3      	ldrh	r3, [r4, #12]
 8013b1a:	bf15      	itete	ne
 8013b1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013b1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8013b22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8013b26:	81a3      	strheq	r3, [r4, #12]
 8013b28:	bf18      	it	ne
 8013b2a:	81a3      	strhne	r3, [r4, #12]
 8013b2c:	bd10      	pop	{r4, pc}

08013b2e <__sclose>:
 8013b2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013b32:	f000 b8a1 	b.w	8013c78 <_close_r>

08013b36 <memmove>:
 8013b36:	4288      	cmp	r0, r1
 8013b38:	b510      	push	{r4, lr}
 8013b3a:	eb01 0402 	add.w	r4, r1, r2
 8013b3e:	d902      	bls.n	8013b46 <memmove+0x10>
 8013b40:	4284      	cmp	r4, r0
 8013b42:	4623      	mov	r3, r4
 8013b44:	d807      	bhi.n	8013b56 <memmove+0x20>
 8013b46:	1e43      	subs	r3, r0, #1
 8013b48:	42a1      	cmp	r1, r4
 8013b4a:	d008      	beq.n	8013b5e <memmove+0x28>
 8013b4c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013b50:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013b54:	e7f8      	b.n	8013b48 <memmove+0x12>
 8013b56:	4402      	add	r2, r0
 8013b58:	4601      	mov	r1, r0
 8013b5a:	428a      	cmp	r2, r1
 8013b5c:	d100      	bne.n	8013b60 <memmove+0x2a>
 8013b5e:	bd10      	pop	{r4, pc}
 8013b60:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013b64:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013b68:	e7f7      	b.n	8013b5a <memmove+0x24>

08013b6a <memset>:
 8013b6a:	4402      	add	r2, r0
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	4293      	cmp	r3, r2
 8013b70:	d100      	bne.n	8013b74 <memset+0xa>
 8013b72:	4770      	bx	lr
 8013b74:	f803 1b01 	strb.w	r1, [r3], #1
 8013b78:	e7f9      	b.n	8013b6e <memset+0x4>

08013b7a <strcat>:
 8013b7a:	b510      	push	{r4, lr}
 8013b7c:	4602      	mov	r2, r0
 8013b7e:	7814      	ldrb	r4, [r2, #0]
 8013b80:	4613      	mov	r3, r2
 8013b82:	3201      	adds	r2, #1
 8013b84:	2c00      	cmp	r4, #0
 8013b86:	d1fa      	bne.n	8013b7e <strcat+0x4>
 8013b88:	3b01      	subs	r3, #1
 8013b8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013b8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013b92:	2a00      	cmp	r2, #0
 8013b94:	d1f9      	bne.n	8013b8a <strcat+0x10>
 8013b96:	bd10      	pop	{r4, pc}

08013b98 <strncpy>:
 8013b98:	b510      	push	{r4, lr}
 8013b9a:	3901      	subs	r1, #1
 8013b9c:	4603      	mov	r3, r0
 8013b9e:	b132      	cbz	r2, 8013bae <strncpy+0x16>
 8013ba0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013ba4:	f803 4b01 	strb.w	r4, [r3], #1
 8013ba8:	3a01      	subs	r2, #1
 8013baa:	2c00      	cmp	r4, #0
 8013bac:	d1f7      	bne.n	8013b9e <strncpy+0x6>
 8013bae:	441a      	add	r2, r3
 8013bb0:	2100      	movs	r1, #0
 8013bb2:	4293      	cmp	r3, r2
 8013bb4:	d100      	bne.n	8013bb8 <strncpy+0x20>
 8013bb6:	bd10      	pop	{r4, pc}
 8013bb8:	f803 1b01 	strb.w	r1, [r3], #1
 8013bbc:	e7f9      	b.n	8013bb2 <strncpy+0x1a>
	...

08013bc0 <strtok>:
 8013bc0:	4b16      	ldr	r3, [pc, #88]	@ (8013c1c <strtok+0x5c>)
 8013bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bc6:	681f      	ldr	r7, [r3, #0]
 8013bc8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8013bca:	4605      	mov	r5, r0
 8013bcc:	460e      	mov	r6, r1
 8013bce:	b9ec      	cbnz	r4, 8013c0c <strtok+0x4c>
 8013bd0:	2050      	movs	r0, #80	@ 0x50
 8013bd2:	f000 f93b 	bl	8013e4c <malloc>
 8013bd6:	4602      	mov	r2, r0
 8013bd8:	6478      	str	r0, [r7, #68]	@ 0x44
 8013bda:	b920      	cbnz	r0, 8013be6 <strtok+0x26>
 8013bdc:	4b10      	ldr	r3, [pc, #64]	@ (8013c20 <strtok+0x60>)
 8013bde:	4811      	ldr	r0, [pc, #68]	@ (8013c24 <strtok+0x64>)
 8013be0:	215b      	movs	r1, #91	@ 0x5b
 8013be2:	f000 f8cb 	bl	8013d7c <__assert_func>
 8013be6:	e9c0 4400 	strd	r4, r4, [r0]
 8013bea:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8013bee:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8013bf2:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8013bf6:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8013bfa:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8013bfe:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8013c02:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8013c06:	6184      	str	r4, [r0, #24]
 8013c08:	7704      	strb	r4, [r0, #28]
 8013c0a:	6244      	str	r4, [r0, #36]	@ 0x24
 8013c0c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013c0e:	4631      	mov	r1, r6
 8013c10:	4628      	mov	r0, r5
 8013c12:	2301      	movs	r3, #1
 8013c14:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013c18:	f000 b806 	b.w	8013c28 <__strtok_r>
 8013c1c:	20000684 	.word	0x20000684
 8013c20:	0802cb74 	.word	0x0802cb74
 8013c24:	0802cb8b 	.word	0x0802cb8b

08013c28 <__strtok_r>:
 8013c28:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013c2a:	4604      	mov	r4, r0
 8013c2c:	b908      	cbnz	r0, 8013c32 <__strtok_r+0xa>
 8013c2e:	6814      	ldr	r4, [r2, #0]
 8013c30:	b144      	cbz	r4, 8013c44 <__strtok_r+0x1c>
 8013c32:	4620      	mov	r0, r4
 8013c34:	f814 5b01 	ldrb.w	r5, [r4], #1
 8013c38:	460f      	mov	r7, r1
 8013c3a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8013c3e:	b91e      	cbnz	r6, 8013c48 <__strtok_r+0x20>
 8013c40:	b965      	cbnz	r5, 8013c5c <__strtok_r+0x34>
 8013c42:	6015      	str	r5, [r2, #0]
 8013c44:	2000      	movs	r0, #0
 8013c46:	e005      	b.n	8013c54 <__strtok_r+0x2c>
 8013c48:	42b5      	cmp	r5, r6
 8013c4a:	d1f6      	bne.n	8013c3a <__strtok_r+0x12>
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d1f0      	bne.n	8013c32 <__strtok_r+0xa>
 8013c50:	6014      	str	r4, [r2, #0]
 8013c52:	7003      	strb	r3, [r0, #0]
 8013c54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013c56:	461c      	mov	r4, r3
 8013c58:	e00c      	b.n	8013c74 <__strtok_r+0x4c>
 8013c5a:	b915      	cbnz	r5, 8013c62 <__strtok_r+0x3a>
 8013c5c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013c60:	460e      	mov	r6, r1
 8013c62:	f816 5b01 	ldrb.w	r5, [r6], #1
 8013c66:	42ab      	cmp	r3, r5
 8013c68:	d1f7      	bne.n	8013c5a <__strtok_r+0x32>
 8013c6a:	2b00      	cmp	r3, #0
 8013c6c:	d0f3      	beq.n	8013c56 <__strtok_r+0x2e>
 8013c6e:	2300      	movs	r3, #0
 8013c70:	f804 3c01 	strb.w	r3, [r4, #-1]
 8013c74:	6014      	str	r4, [r2, #0]
 8013c76:	e7ed      	b.n	8013c54 <__strtok_r+0x2c>

08013c78 <_close_r>:
 8013c78:	b538      	push	{r3, r4, r5, lr}
 8013c7a:	4d06      	ldr	r5, [pc, #24]	@ (8013c94 <_close_r+0x1c>)
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	4604      	mov	r4, r0
 8013c80:	4608      	mov	r0, r1
 8013c82:	602b      	str	r3, [r5, #0]
 8013c84:	f7ee fc8e 	bl	80025a4 <_close>
 8013c88:	1c43      	adds	r3, r0, #1
 8013c8a:	d102      	bne.n	8013c92 <_close_r+0x1a>
 8013c8c:	682b      	ldr	r3, [r5, #0]
 8013c8e:	b103      	cbz	r3, 8013c92 <_close_r+0x1a>
 8013c90:	6023      	str	r3, [r4, #0]
 8013c92:	bd38      	pop	{r3, r4, r5, pc}
 8013c94:	20013804 	.word	0x20013804

08013c98 <_lseek_r>:
 8013c98:	b538      	push	{r3, r4, r5, lr}
 8013c9a:	4d07      	ldr	r5, [pc, #28]	@ (8013cb8 <_lseek_r+0x20>)
 8013c9c:	4604      	mov	r4, r0
 8013c9e:	4608      	mov	r0, r1
 8013ca0:	4611      	mov	r1, r2
 8013ca2:	2200      	movs	r2, #0
 8013ca4:	602a      	str	r2, [r5, #0]
 8013ca6:	461a      	mov	r2, r3
 8013ca8:	f7ee fca3 	bl	80025f2 <_lseek>
 8013cac:	1c43      	adds	r3, r0, #1
 8013cae:	d102      	bne.n	8013cb6 <_lseek_r+0x1e>
 8013cb0:	682b      	ldr	r3, [r5, #0]
 8013cb2:	b103      	cbz	r3, 8013cb6 <_lseek_r+0x1e>
 8013cb4:	6023      	str	r3, [r4, #0]
 8013cb6:	bd38      	pop	{r3, r4, r5, pc}
 8013cb8:	20013804 	.word	0x20013804

08013cbc <_read_r>:
 8013cbc:	b538      	push	{r3, r4, r5, lr}
 8013cbe:	4d07      	ldr	r5, [pc, #28]	@ (8013cdc <_read_r+0x20>)
 8013cc0:	4604      	mov	r4, r0
 8013cc2:	4608      	mov	r0, r1
 8013cc4:	4611      	mov	r1, r2
 8013cc6:	2200      	movs	r2, #0
 8013cc8:	602a      	str	r2, [r5, #0]
 8013cca:	461a      	mov	r2, r3
 8013ccc:	f7ee fc31 	bl	8002532 <_read>
 8013cd0:	1c43      	adds	r3, r0, #1
 8013cd2:	d102      	bne.n	8013cda <_read_r+0x1e>
 8013cd4:	682b      	ldr	r3, [r5, #0]
 8013cd6:	b103      	cbz	r3, 8013cda <_read_r+0x1e>
 8013cd8:	6023      	str	r3, [r4, #0]
 8013cda:	bd38      	pop	{r3, r4, r5, pc}
 8013cdc:	20013804 	.word	0x20013804

08013ce0 <_write_r>:
 8013ce0:	b538      	push	{r3, r4, r5, lr}
 8013ce2:	4d07      	ldr	r5, [pc, #28]	@ (8013d00 <_write_r+0x20>)
 8013ce4:	4604      	mov	r4, r0
 8013ce6:	4608      	mov	r0, r1
 8013ce8:	4611      	mov	r1, r2
 8013cea:	2200      	movs	r2, #0
 8013cec:	602a      	str	r2, [r5, #0]
 8013cee:	461a      	mov	r2, r3
 8013cf0:	f7ee fc3c 	bl	800256c <_write>
 8013cf4:	1c43      	adds	r3, r0, #1
 8013cf6:	d102      	bne.n	8013cfe <_write_r+0x1e>
 8013cf8:	682b      	ldr	r3, [r5, #0]
 8013cfa:	b103      	cbz	r3, 8013cfe <_write_r+0x1e>
 8013cfc:	6023      	str	r3, [r4, #0]
 8013cfe:	bd38      	pop	{r3, r4, r5, pc}
 8013d00:	20013804 	.word	0x20013804

08013d04 <__errno>:
 8013d04:	4b01      	ldr	r3, [pc, #4]	@ (8013d0c <__errno+0x8>)
 8013d06:	6818      	ldr	r0, [r3, #0]
 8013d08:	4770      	bx	lr
 8013d0a:	bf00      	nop
 8013d0c:	20000684 	.word	0x20000684

08013d10 <__libc_init_array>:
 8013d10:	b570      	push	{r4, r5, r6, lr}
 8013d12:	4d0d      	ldr	r5, [pc, #52]	@ (8013d48 <__libc_init_array+0x38>)
 8013d14:	4c0d      	ldr	r4, [pc, #52]	@ (8013d4c <__libc_init_array+0x3c>)
 8013d16:	1b64      	subs	r4, r4, r5
 8013d18:	10a4      	asrs	r4, r4, #2
 8013d1a:	2600      	movs	r6, #0
 8013d1c:	42a6      	cmp	r6, r4
 8013d1e:	d109      	bne.n	8013d34 <__libc_init_array+0x24>
 8013d20:	4d0b      	ldr	r5, [pc, #44]	@ (8013d50 <__libc_init_array+0x40>)
 8013d22:	4c0c      	ldr	r4, [pc, #48]	@ (8013d54 <__libc_init_array+0x44>)
 8013d24:	f000 fff8 	bl	8014d18 <_init>
 8013d28:	1b64      	subs	r4, r4, r5
 8013d2a:	10a4      	asrs	r4, r4, #2
 8013d2c:	2600      	movs	r6, #0
 8013d2e:	42a6      	cmp	r6, r4
 8013d30:	d105      	bne.n	8013d3e <__libc_init_array+0x2e>
 8013d32:	bd70      	pop	{r4, r5, r6, pc}
 8013d34:	f855 3b04 	ldr.w	r3, [r5], #4
 8013d38:	4798      	blx	r3
 8013d3a:	3601      	adds	r6, #1
 8013d3c:	e7ee      	b.n	8013d1c <__libc_init_array+0xc>
 8013d3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8013d42:	4798      	blx	r3
 8013d44:	3601      	adds	r6, #1
 8013d46:	e7f2      	b.n	8013d2e <__libc_init_array+0x1e>
 8013d48:	0802cc5c 	.word	0x0802cc5c
 8013d4c:	0802cc5c 	.word	0x0802cc5c
 8013d50:	0802cc5c 	.word	0x0802cc5c
 8013d54:	0802cc60 	.word	0x0802cc60

08013d58 <__retarget_lock_init_recursive>:
 8013d58:	4770      	bx	lr

08013d5a <__retarget_lock_acquire_recursive>:
 8013d5a:	4770      	bx	lr

08013d5c <__retarget_lock_release_recursive>:
 8013d5c:	4770      	bx	lr

08013d5e <memcpy>:
 8013d5e:	440a      	add	r2, r1
 8013d60:	4291      	cmp	r1, r2
 8013d62:	f100 33ff 	add.w	r3, r0, #4294967295
 8013d66:	d100      	bne.n	8013d6a <memcpy+0xc>
 8013d68:	4770      	bx	lr
 8013d6a:	b510      	push	{r4, lr}
 8013d6c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013d70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013d74:	4291      	cmp	r1, r2
 8013d76:	d1f9      	bne.n	8013d6c <memcpy+0xe>
 8013d78:	bd10      	pop	{r4, pc}
	...

08013d7c <__assert_func>:
 8013d7c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013d7e:	4614      	mov	r4, r2
 8013d80:	461a      	mov	r2, r3
 8013d82:	4b09      	ldr	r3, [pc, #36]	@ (8013da8 <__assert_func+0x2c>)
 8013d84:	681b      	ldr	r3, [r3, #0]
 8013d86:	4605      	mov	r5, r0
 8013d88:	68d8      	ldr	r0, [r3, #12]
 8013d8a:	b954      	cbnz	r4, 8013da2 <__assert_func+0x26>
 8013d8c:	4b07      	ldr	r3, [pc, #28]	@ (8013dac <__assert_func+0x30>)
 8013d8e:	461c      	mov	r4, r3
 8013d90:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013d94:	9100      	str	r1, [sp, #0]
 8013d96:	462b      	mov	r3, r5
 8013d98:	4905      	ldr	r1, [pc, #20]	@ (8013db0 <__assert_func+0x34>)
 8013d9a:	f000 fc9f 	bl	80146dc <fiprintf>
 8013d9e:	f000 fcbf 	bl	8014720 <abort>
 8013da2:	4b04      	ldr	r3, [pc, #16]	@ (8013db4 <__assert_func+0x38>)
 8013da4:	e7f4      	b.n	8013d90 <__assert_func+0x14>
 8013da6:	bf00      	nop
 8013da8:	20000684 	.word	0x20000684
 8013dac:	0802cc20 	.word	0x0802cc20
 8013db0:	0802cbf2 	.word	0x0802cbf2
 8013db4:	0802cbe5 	.word	0x0802cbe5

08013db8 <_free_r>:
 8013db8:	b538      	push	{r3, r4, r5, lr}
 8013dba:	4605      	mov	r5, r0
 8013dbc:	2900      	cmp	r1, #0
 8013dbe:	d041      	beq.n	8013e44 <_free_r+0x8c>
 8013dc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013dc4:	1f0c      	subs	r4, r1, #4
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	bfb8      	it	lt
 8013dca:	18e4      	addlt	r4, r4, r3
 8013dcc:	f000 f8e8 	bl	8013fa0 <__malloc_lock>
 8013dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8013e48 <_free_r+0x90>)
 8013dd2:	6813      	ldr	r3, [r2, #0]
 8013dd4:	b933      	cbnz	r3, 8013de4 <_free_r+0x2c>
 8013dd6:	6063      	str	r3, [r4, #4]
 8013dd8:	6014      	str	r4, [r2, #0]
 8013dda:	4628      	mov	r0, r5
 8013ddc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013de0:	f000 b8e4 	b.w	8013fac <__malloc_unlock>
 8013de4:	42a3      	cmp	r3, r4
 8013de6:	d908      	bls.n	8013dfa <_free_r+0x42>
 8013de8:	6820      	ldr	r0, [r4, #0]
 8013dea:	1821      	adds	r1, r4, r0
 8013dec:	428b      	cmp	r3, r1
 8013dee:	bf01      	itttt	eq
 8013df0:	6819      	ldreq	r1, [r3, #0]
 8013df2:	685b      	ldreq	r3, [r3, #4]
 8013df4:	1809      	addeq	r1, r1, r0
 8013df6:	6021      	streq	r1, [r4, #0]
 8013df8:	e7ed      	b.n	8013dd6 <_free_r+0x1e>
 8013dfa:	461a      	mov	r2, r3
 8013dfc:	685b      	ldr	r3, [r3, #4]
 8013dfe:	b10b      	cbz	r3, 8013e04 <_free_r+0x4c>
 8013e00:	42a3      	cmp	r3, r4
 8013e02:	d9fa      	bls.n	8013dfa <_free_r+0x42>
 8013e04:	6811      	ldr	r1, [r2, #0]
 8013e06:	1850      	adds	r0, r2, r1
 8013e08:	42a0      	cmp	r0, r4
 8013e0a:	d10b      	bne.n	8013e24 <_free_r+0x6c>
 8013e0c:	6820      	ldr	r0, [r4, #0]
 8013e0e:	4401      	add	r1, r0
 8013e10:	1850      	adds	r0, r2, r1
 8013e12:	4283      	cmp	r3, r0
 8013e14:	6011      	str	r1, [r2, #0]
 8013e16:	d1e0      	bne.n	8013dda <_free_r+0x22>
 8013e18:	6818      	ldr	r0, [r3, #0]
 8013e1a:	685b      	ldr	r3, [r3, #4]
 8013e1c:	6053      	str	r3, [r2, #4]
 8013e1e:	4408      	add	r0, r1
 8013e20:	6010      	str	r0, [r2, #0]
 8013e22:	e7da      	b.n	8013dda <_free_r+0x22>
 8013e24:	d902      	bls.n	8013e2c <_free_r+0x74>
 8013e26:	230c      	movs	r3, #12
 8013e28:	602b      	str	r3, [r5, #0]
 8013e2a:	e7d6      	b.n	8013dda <_free_r+0x22>
 8013e2c:	6820      	ldr	r0, [r4, #0]
 8013e2e:	1821      	adds	r1, r4, r0
 8013e30:	428b      	cmp	r3, r1
 8013e32:	bf04      	itt	eq
 8013e34:	6819      	ldreq	r1, [r3, #0]
 8013e36:	685b      	ldreq	r3, [r3, #4]
 8013e38:	6063      	str	r3, [r4, #4]
 8013e3a:	bf04      	itt	eq
 8013e3c:	1809      	addeq	r1, r1, r0
 8013e3e:	6021      	streq	r1, [r4, #0]
 8013e40:	6054      	str	r4, [r2, #4]
 8013e42:	e7ca      	b.n	8013dda <_free_r+0x22>
 8013e44:	bd38      	pop	{r3, r4, r5, pc}
 8013e46:	bf00      	nop
 8013e48:	20013810 	.word	0x20013810

08013e4c <malloc>:
 8013e4c:	4b02      	ldr	r3, [pc, #8]	@ (8013e58 <malloc+0xc>)
 8013e4e:	4601      	mov	r1, r0
 8013e50:	6818      	ldr	r0, [r3, #0]
 8013e52:	f000 b825 	b.w	8013ea0 <_malloc_r>
 8013e56:	bf00      	nop
 8013e58:	20000684 	.word	0x20000684

08013e5c <sbrk_aligned>:
 8013e5c:	b570      	push	{r4, r5, r6, lr}
 8013e5e:	4e0f      	ldr	r6, [pc, #60]	@ (8013e9c <sbrk_aligned+0x40>)
 8013e60:	460c      	mov	r4, r1
 8013e62:	6831      	ldr	r1, [r6, #0]
 8013e64:	4605      	mov	r5, r0
 8013e66:	b911      	cbnz	r1, 8013e6e <sbrk_aligned+0x12>
 8013e68:	f000 fc4a 	bl	8014700 <_sbrk_r>
 8013e6c:	6030      	str	r0, [r6, #0]
 8013e6e:	4621      	mov	r1, r4
 8013e70:	4628      	mov	r0, r5
 8013e72:	f000 fc45 	bl	8014700 <_sbrk_r>
 8013e76:	1c43      	adds	r3, r0, #1
 8013e78:	d103      	bne.n	8013e82 <sbrk_aligned+0x26>
 8013e7a:	f04f 34ff 	mov.w	r4, #4294967295
 8013e7e:	4620      	mov	r0, r4
 8013e80:	bd70      	pop	{r4, r5, r6, pc}
 8013e82:	1cc4      	adds	r4, r0, #3
 8013e84:	f024 0403 	bic.w	r4, r4, #3
 8013e88:	42a0      	cmp	r0, r4
 8013e8a:	d0f8      	beq.n	8013e7e <sbrk_aligned+0x22>
 8013e8c:	1a21      	subs	r1, r4, r0
 8013e8e:	4628      	mov	r0, r5
 8013e90:	f000 fc36 	bl	8014700 <_sbrk_r>
 8013e94:	3001      	adds	r0, #1
 8013e96:	d1f2      	bne.n	8013e7e <sbrk_aligned+0x22>
 8013e98:	e7ef      	b.n	8013e7a <sbrk_aligned+0x1e>
 8013e9a:	bf00      	nop
 8013e9c:	2001380c 	.word	0x2001380c

08013ea0 <_malloc_r>:
 8013ea0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013ea4:	1ccd      	adds	r5, r1, #3
 8013ea6:	f025 0503 	bic.w	r5, r5, #3
 8013eaa:	3508      	adds	r5, #8
 8013eac:	2d0c      	cmp	r5, #12
 8013eae:	bf38      	it	cc
 8013eb0:	250c      	movcc	r5, #12
 8013eb2:	2d00      	cmp	r5, #0
 8013eb4:	4606      	mov	r6, r0
 8013eb6:	db01      	blt.n	8013ebc <_malloc_r+0x1c>
 8013eb8:	42a9      	cmp	r1, r5
 8013eba:	d904      	bls.n	8013ec6 <_malloc_r+0x26>
 8013ebc:	230c      	movs	r3, #12
 8013ebe:	6033      	str	r3, [r6, #0]
 8013ec0:	2000      	movs	r0, #0
 8013ec2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013ec6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013f9c <_malloc_r+0xfc>
 8013eca:	f000 f869 	bl	8013fa0 <__malloc_lock>
 8013ece:	f8d8 3000 	ldr.w	r3, [r8]
 8013ed2:	461c      	mov	r4, r3
 8013ed4:	bb44      	cbnz	r4, 8013f28 <_malloc_r+0x88>
 8013ed6:	4629      	mov	r1, r5
 8013ed8:	4630      	mov	r0, r6
 8013eda:	f7ff ffbf 	bl	8013e5c <sbrk_aligned>
 8013ede:	1c43      	adds	r3, r0, #1
 8013ee0:	4604      	mov	r4, r0
 8013ee2:	d158      	bne.n	8013f96 <_malloc_r+0xf6>
 8013ee4:	f8d8 4000 	ldr.w	r4, [r8]
 8013ee8:	4627      	mov	r7, r4
 8013eea:	2f00      	cmp	r7, #0
 8013eec:	d143      	bne.n	8013f76 <_malloc_r+0xd6>
 8013eee:	2c00      	cmp	r4, #0
 8013ef0:	d04b      	beq.n	8013f8a <_malloc_r+0xea>
 8013ef2:	6823      	ldr	r3, [r4, #0]
 8013ef4:	4639      	mov	r1, r7
 8013ef6:	4630      	mov	r0, r6
 8013ef8:	eb04 0903 	add.w	r9, r4, r3
 8013efc:	f000 fc00 	bl	8014700 <_sbrk_r>
 8013f00:	4581      	cmp	r9, r0
 8013f02:	d142      	bne.n	8013f8a <_malloc_r+0xea>
 8013f04:	6821      	ldr	r1, [r4, #0]
 8013f06:	1a6d      	subs	r5, r5, r1
 8013f08:	4629      	mov	r1, r5
 8013f0a:	4630      	mov	r0, r6
 8013f0c:	f7ff ffa6 	bl	8013e5c <sbrk_aligned>
 8013f10:	3001      	adds	r0, #1
 8013f12:	d03a      	beq.n	8013f8a <_malloc_r+0xea>
 8013f14:	6823      	ldr	r3, [r4, #0]
 8013f16:	442b      	add	r3, r5
 8013f18:	6023      	str	r3, [r4, #0]
 8013f1a:	f8d8 3000 	ldr.w	r3, [r8]
 8013f1e:	685a      	ldr	r2, [r3, #4]
 8013f20:	bb62      	cbnz	r2, 8013f7c <_malloc_r+0xdc>
 8013f22:	f8c8 7000 	str.w	r7, [r8]
 8013f26:	e00f      	b.n	8013f48 <_malloc_r+0xa8>
 8013f28:	6822      	ldr	r2, [r4, #0]
 8013f2a:	1b52      	subs	r2, r2, r5
 8013f2c:	d420      	bmi.n	8013f70 <_malloc_r+0xd0>
 8013f2e:	2a0b      	cmp	r2, #11
 8013f30:	d917      	bls.n	8013f62 <_malloc_r+0xc2>
 8013f32:	1961      	adds	r1, r4, r5
 8013f34:	42a3      	cmp	r3, r4
 8013f36:	6025      	str	r5, [r4, #0]
 8013f38:	bf18      	it	ne
 8013f3a:	6059      	strne	r1, [r3, #4]
 8013f3c:	6863      	ldr	r3, [r4, #4]
 8013f3e:	bf08      	it	eq
 8013f40:	f8c8 1000 	streq.w	r1, [r8]
 8013f44:	5162      	str	r2, [r4, r5]
 8013f46:	604b      	str	r3, [r1, #4]
 8013f48:	4630      	mov	r0, r6
 8013f4a:	f000 f82f 	bl	8013fac <__malloc_unlock>
 8013f4e:	f104 000b 	add.w	r0, r4, #11
 8013f52:	1d23      	adds	r3, r4, #4
 8013f54:	f020 0007 	bic.w	r0, r0, #7
 8013f58:	1ac2      	subs	r2, r0, r3
 8013f5a:	bf1c      	itt	ne
 8013f5c:	1a1b      	subne	r3, r3, r0
 8013f5e:	50a3      	strne	r3, [r4, r2]
 8013f60:	e7af      	b.n	8013ec2 <_malloc_r+0x22>
 8013f62:	6862      	ldr	r2, [r4, #4]
 8013f64:	42a3      	cmp	r3, r4
 8013f66:	bf0c      	ite	eq
 8013f68:	f8c8 2000 	streq.w	r2, [r8]
 8013f6c:	605a      	strne	r2, [r3, #4]
 8013f6e:	e7eb      	b.n	8013f48 <_malloc_r+0xa8>
 8013f70:	4623      	mov	r3, r4
 8013f72:	6864      	ldr	r4, [r4, #4]
 8013f74:	e7ae      	b.n	8013ed4 <_malloc_r+0x34>
 8013f76:	463c      	mov	r4, r7
 8013f78:	687f      	ldr	r7, [r7, #4]
 8013f7a:	e7b6      	b.n	8013eea <_malloc_r+0x4a>
 8013f7c:	461a      	mov	r2, r3
 8013f7e:	685b      	ldr	r3, [r3, #4]
 8013f80:	42a3      	cmp	r3, r4
 8013f82:	d1fb      	bne.n	8013f7c <_malloc_r+0xdc>
 8013f84:	2300      	movs	r3, #0
 8013f86:	6053      	str	r3, [r2, #4]
 8013f88:	e7de      	b.n	8013f48 <_malloc_r+0xa8>
 8013f8a:	230c      	movs	r3, #12
 8013f8c:	6033      	str	r3, [r6, #0]
 8013f8e:	4630      	mov	r0, r6
 8013f90:	f000 f80c 	bl	8013fac <__malloc_unlock>
 8013f94:	e794      	b.n	8013ec0 <_malloc_r+0x20>
 8013f96:	6005      	str	r5, [r0, #0]
 8013f98:	e7d6      	b.n	8013f48 <_malloc_r+0xa8>
 8013f9a:	bf00      	nop
 8013f9c:	20013810 	.word	0x20013810

08013fa0 <__malloc_lock>:
 8013fa0:	4801      	ldr	r0, [pc, #4]	@ (8013fa8 <__malloc_lock+0x8>)
 8013fa2:	f7ff beda 	b.w	8013d5a <__retarget_lock_acquire_recursive>
 8013fa6:	bf00      	nop
 8013fa8:	20013808 	.word	0x20013808

08013fac <__malloc_unlock>:
 8013fac:	4801      	ldr	r0, [pc, #4]	@ (8013fb4 <__malloc_unlock+0x8>)
 8013fae:	f7ff bed5 	b.w	8013d5c <__retarget_lock_release_recursive>
 8013fb2:	bf00      	nop
 8013fb4:	20013808 	.word	0x20013808

08013fb8 <__ssputs_r>:
 8013fb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fbc:	688e      	ldr	r6, [r1, #8]
 8013fbe:	461f      	mov	r7, r3
 8013fc0:	42be      	cmp	r6, r7
 8013fc2:	680b      	ldr	r3, [r1, #0]
 8013fc4:	4682      	mov	sl, r0
 8013fc6:	460c      	mov	r4, r1
 8013fc8:	4690      	mov	r8, r2
 8013fca:	d82d      	bhi.n	8014028 <__ssputs_r+0x70>
 8013fcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013fd0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013fd4:	d026      	beq.n	8014024 <__ssputs_r+0x6c>
 8013fd6:	6965      	ldr	r5, [r4, #20]
 8013fd8:	6909      	ldr	r1, [r1, #16]
 8013fda:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013fde:	eba3 0901 	sub.w	r9, r3, r1
 8013fe2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013fe6:	1c7b      	adds	r3, r7, #1
 8013fe8:	444b      	add	r3, r9
 8013fea:	106d      	asrs	r5, r5, #1
 8013fec:	429d      	cmp	r5, r3
 8013fee:	bf38      	it	cc
 8013ff0:	461d      	movcc	r5, r3
 8013ff2:	0553      	lsls	r3, r2, #21
 8013ff4:	d527      	bpl.n	8014046 <__ssputs_r+0x8e>
 8013ff6:	4629      	mov	r1, r5
 8013ff8:	f7ff ff52 	bl	8013ea0 <_malloc_r>
 8013ffc:	4606      	mov	r6, r0
 8013ffe:	b360      	cbz	r0, 801405a <__ssputs_r+0xa2>
 8014000:	6921      	ldr	r1, [r4, #16]
 8014002:	464a      	mov	r2, r9
 8014004:	f7ff feab 	bl	8013d5e <memcpy>
 8014008:	89a3      	ldrh	r3, [r4, #12]
 801400a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801400e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014012:	81a3      	strh	r3, [r4, #12]
 8014014:	6126      	str	r6, [r4, #16]
 8014016:	6165      	str	r5, [r4, #20]
 8014018:	444e      	add	r6, r9
 801401a:	eba5 0509 	sub.w	r5, r5, r9
 801401e:	6026      	str	r6, [r4, #0]
 8014020:	60a5      	str	r5, [r4, #8]
 8014022:	463e      	mov	r6, r7
 8014024:	42be      	cmp	r6, r7
 8014026:	d900      	bls.n	801402a <__ssputs_r+0x72>
 8014028:	463e      	mov	r6, r7
 801402a:	6820      	ldr	r0, [r4, #0]
 801402c:	4632      	mov	r2, r6
 801402e:	4641      	mov	r1, r8
 8014030:	f7ff fd81 	bl	8013b36 <memmove>
 8014034:	68a3      	ldr	r3, [r4, #8]
 8014036:	1b9b      	subs	r3, r3, r6
 8014038:	60a3      	str	r3, [r4, #8]
 801403a:	6823      	ldr	r3, [r4, #0]
 801403c:	4433      	add	r3, r6
 801403e:	6023      	str	r3, [r4, #0]
 8014040:	2000      	movs	r0, #0
 8014042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014046:	462a      	mov	r2, r5
 8014048:	f000 fb71 	bl	801472e <_realloc_r>
 801404c:	4606      	mov	r6, r0
 801404e:	2800      	cmp	r0, #0
 8014050:	d1e0      	bne.n	8014014 <__ssputs_r+0x5c>
 8014052:	6921      	ldr	r1, [r4, #16]
 8014054:	4650      	mov	r0, sl
 8014056:	f7ff feaf 	bl	8013db8 <_free_r>
 801405a:	230c      	movs	r3, #12
 801405c:	f8ca 3000 	str.w	r3, [sl]
 8014060:	89a3      	ldrh	r3, [r4, #12]
 8014062:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014066:	81a3      	strh	r3, [r4, #12]
 8014068:	f04f 30ff 	mov.w	r0, #4294967295
 801406c:	e7e9      	b.n	8014042 <__ssputs_r+0x8a>
	...

08014070 <_svfiprintf_r>:
 8014070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014074:	4698      	mov	r8, r3
 8014076:	898b      	ldrh	r3, [r1, #12]
 8014078:	061b      	lsls	r3, r3, #24
 801407a:	b09d      	sub	sp, #116	@ 0x74
 801407c:	4607      	mov	r7, r0
 801407e:	460d      	mov	r5, r1
 8014080:	4614      	mov	r4, r2
 8014082:	d510      	bpl.n	80140a6 <_svfiprintf_r+0x36>
 8014084:	690b      	ldr	r3, [r1, #16]
 8014086:	b973      	cbnz	r3, 80140a6 <_svfiprintf_r+0x36>
 8014088:	2140      	movs	r1, #64	@ 0x40
 801408a:	f7ff ff09 	bl	8013ea0 <_malloc_r>
 801408e:	6028      	str	r0, [r5, #0]
 8014090:	6128      	str	r0, [r5, #16]
 8014092:	b930      	cbnz	r0, 80140a2 <_svfiprintf_r+0x32>
 8014094:	230c      	movs	r3, #12
 8014096:	603b      	str	r3, [r7, #0]
 8014098:	f04f 30ff 	mov.w	r0, #4294967295
 801409c:	b01d      	add	sp, #116	@ 0x74
 801409e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80140a2:	2340      	movs	r3, #64	@ 0x40
 80140a4:	616b      	str	r3, [r5, #20]
 80140a6:	2300      	movs	r3, #0
 80140a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80140aa:	2320      	movs	r3, #32
 80140ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80140b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80140b4:	2330      	movs	r3, #48	@ 0x30
 80140b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014254 <_svfiprintf_r+0x1e4>
 80140ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80140be:	f04f 0901 	mov.w	r9, #1
 80140c2:	4623      	mov	r3, r4
 80140c4:	469a      	mov	sl, r3
 80140c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80140ca:	b10a      	cbz	r2, 80140d0 <_svfiprintf_r+0x60>
 80140cc:	2a25      	cmp	r2, #37	@ 0x25
 80140ce:	d1f9      	bne.n	80140c4 <_svfiprintf_r+0x54>
 80140d0:	ebba 0b04 	subs.w	fp, sl, r4
 80140d4:	d00b      	beq.n	80140ee <_svfiprintf_r+0x7e>
 80140d6:	465b      	mov	r3, fp
 80140d8:	4622      	mov	r2, r4
 80140da:	4629      	mov	r1, r5
 80140dc:	4638      	mov	r0, r7
 80140de:	f7ff ff6b 	bl	8013fb8 <__ssputs_r>
 80140e2:	3001      	adds	r0, #1
 80140e4:	f000 80a7 	beq.w	8014236 <_svfiprintf_r+0x1c6>
 80140e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80140ea:	445a      	add	r2, fp
 80140ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80140ee:	f89a 3000 	ldrb.w	r3, [sl]
 80140f2:	2b00      	cmp	r3, #0
 80140f4:	f000 809f 	beq.w	8014236 <_svfiprintf_r+0x1c6>
 80140f8:	2300      	movs	r3, #0
 80140fa:	f04f 32ff 	mov.w	r2, #4294967295
 80140fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014102:	f10a 0a01 	add.w	sl, sl, #1
 8014106:	9304      	str	r3, [sp, #16]
 8014108:	9307      	str	r3, [sp, #28]
 801410a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801410e:	931a      	str	r3, [sp, #104]	@ 0x68
 8014110:	4654      	mov	r4, sl
 8014112:	2205      	movs	r2, #5
 8014114:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014118:	484e      	ldr	r0, [pc, #312]	@ (8014254 <_svfiprintf_r+0x1e4>)
 801411a:	f7ec f8d9 	bl	80002d0 <memchr>
 801411e:	9a04      	ldr	r2, [sp, #16]
 8014120:	b9d8      	cbnz	r0, 801415a <_svfiprintf_r+0xea>
 8014122:	06d0      	lsls	r0, r2, #27
 8014124:	bf44      	itt	mi
 8014126:	2320      	movmi	r3, #32
 8014128:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801412c:	0711      	lsls	r1, r2, #28
 801412e:	bf44      	itt	mi
 8014130:	232b      	movmi	r3, #43	@ 0x2b
 8014132:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014136:	f89a 3000 	ldrb.w	r3, [sl]
 801413a:	2b2a      	cmp	r3, #42	@ 0x2a
 801413c:	d015      	beq.n	801416a <_svfiprintf_r+0xfa>
 801413e:	9a07      	ldr	r2, [sp, #28]
 8014140:	4654      	mov	r4, sl
 8014142:	2000      	movs	r0, #0
 8014144:	f04f 0c0a 	mov.w	ip, #10
 8014148:	4621      	mov	r1, r4
 801414a:	f811 3b01 	ldrb.w	r3, [r1], #1
 801414e:	3b30      	subs	r3, #48	@ 0x30
 8014150:	2b09      	cmp	r3, #9
 8014152:	d94b      	bls.n	80141ec <_svfiprintf_r+0x17c>
 8014154:	b1b0      	cbz	r0, 8014184 <_svfiprintf_r+0x114>
 8014156:	9207      	str	r2, [sp, #28]
 8014158:	e014      	b.n	8014184 <_svfiprintf_r+0x114>
 801415a:	eba0 0308 	sub.w	r3, r0, r8
 801415e:	fa09 f303 	lsl.w	r3, r9, r3
 8014162:	4313      	orrs	r3, r2
 8014164:	9304      	str	r3, [sp, #16]
 8014166:	46a2      	mov	sl, r4
 8014168:	e7d2      	b.n	8014110 <_svfiprintf_r+0xa0>
 801416a:	9b03      	ldr	r3, [sp, #12]
 801416c:	1d19      	adds	r1, r3, #4
 801416e:	681b      	ldr	r3, [r3, #0]
 8014170:	9103      	str	r1, [sp, #12]
 8014172:	2b00      	cmp	r3, #0
 8014174:	bfbb      	ittet	lt
 8014176:	425b      	neglt	r3, r3
 8014178:	f042 0202 	orrlt.w	r2, r2, #2
 801417c:	9307      	strge	r3, [sp, #28]
 801417e:	9307      	strlt	r3, [sp, #28]
 8014180:	bfb8      	it	lt
 8014182:	9204      	strlt	r2, [sp, #16]
 8014184:	7823      	ldrb	r3, [r4, #0]
 8014186:	2b2e      	cmp	r3, #46	@ 0x2e
 8014188:	d10a      	bne.n	80141a0 <_svfiprintf_r+0x130>
 801418a:	7863      	ldrb	r3, [r4, #1]
 801418c:	2b2a      	cmp	r3, #42	@ 0x2a
 801418e:	d132      	bne.n	80141f6 <_svfiprintf_r+0x186>
 8014190:	9b03      	ldr	r3, [sp, #12]
 8014192:	1d1a      	adds	r2, r3, #4
 8014194:	681b      	ldr	r3, [r3, #0]
 8014196:	9203      	str	r2, [sp, #12]
 8014198:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801419c:	3402      	adds	r4, #2
 801419e:	9305      	str	r3, [sp, #20]
 80141a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014264 <_svfiprintf_r+0x1f4>
 80141a4:	7821      	ldrb	r1, [r4, #0]
 80141a6:	2203      	movs	r2, #3
 80141a8:	4650      	mov	r0, sl
 80141aa:	f7ec f891 	bl	80002d0 <memchr>
 80141ae:	b138      	cbz	r0, 80141c0 <_svfiprintf_r+0x150>
 80141b0:	9b04      	ldr	r3, [sp, #16]
 80141b2:	eba0 000a 	sub.w	r0, r0, sl
 80141b6:	2240      	movs	r2, #64	@ 0x40
 80141b8:	4082      	lsls	r2, r0
 80141ba:	4313      	orrs	r3, r2
 80141bc:	3401      	adds	r4, #1
 80141be:	9304      	str	r3, [sp, #16]
 80141c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80141c4:	4824      	ldr	r0, [pc, #144]	@ (8014258 <_svfiprintf_r+0x1e8>)
 80141c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80141ca:	2206      	movs	r2, #6
 80141cc:	f7ec f880 	bl	80002d0 <memchr>
 80141d0:	2800      	cmp	r0, #0
 80141d2:	d036      	beq.n	8014242 <_svfiprintf_r+0x1d2>
 80141d4:	4b21      	ldr	r3, [pc, #132]	@ (801425c <_svfiprintf_r+0x1ec>)
 80141d6:	bb1b      	cbnz	r3, 8014220 <_svfiprintf_r+0x1b0>
 80141d8:	9b03      	ldr	r3, [sp, #12]
 80141da:	3307      	adds	r3, #7
 80141dc:	f023 0307 	bic.w	r3, r3, #7
 80141e0:	3308      	adds	r3, #8
 80141e2:	9303      	str	r3, [sp, #12]
 80141e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80141e6:	4433      	add	r3, r6
 80141e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80141ea:	e76a      	b.n	80140c2 <_svfiprintf_r+0x52>
 80141ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80141f0:	460c      	mov	r4, r1
 80141f2:	2001      	movs	r0, #1
 80141f4:	e7a8      	b.n	8014148 <_svfiprintf_r+0xd8>
 80141f6:	2300      	movs	r3, #0
 80141f8:	3401      	adds	r4, #1
 80141fa:	9305      	str	r3, [sp, #20]
 80141fc:	4619      	mov	r1, r3
 80141fe:	f04f 0c0a 	mov.w	ip, #10
 8014202:	4620      	mov	r0, r4
 8014204:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014208:	3a30      	subs	r2, #48	@ 0x30
 801420a:	2a09      	cmp	r2, #9
 801420c:	d903      	bls.n	8014216 <_svfiprintf_r+0x1a6>
 801420e:	2b00      	cmp	r3, #0
 8014210:	d0c6      	beq.n	80141a0 <_svfiprintf_r+0x130>
 8014212:	9105      	str	r1, [sp, #20]
 8014214:	e7c4      	b.n	80141a0 <_svfiprintf_r+0x130>
 8014216:	fb0c 2101 	mla	r1, ip, r1, r2
 801421a:	4604      	mov	r4, r0
 801421c:	2301      	movs	r3, #1
 801421e:	e7f0      	b.n	8014202 <_svfiprintf_r+0x192>
 8014220:	ab03      	add	r3, sp, #12
 8014222:	9300      	str	r3, [sp, #0]
 8014224:	462a      	mov	r2, r5
 8014226:	4b0e      	ldr	r3, [pc, #56]	@ (8014260 <_svfiprintf_r+0x1f0>)
 8014228:	a904      	add	r1, sp, #16
 801422a:	4638      	mov	r0, r7
 801422c:	f3af 8000 	nop.w
 8014230:	1c42      	adds	r2, r0, #1
 8014232:	4606      	mov	r6, r0
 8014234:	d1d6      	bne.n	80141e4 <_svfiprintf_r+0x174>
 8014236:	89ab      	ldrh	r3, [r5, #12]
 8014238:	065b      	lsls	r3, r3, #25
 801423a:	f53f af2d 	bmi.w	8014098 <_svfiprintf_r+0x28>
 801423e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014240:	e72c      	b.n	801409c <_svfiprintf_r+0x2c>
 8014242:	ab03      	add	r3, sp, #12
 8014244:	9300      	str	r3, [sp, #0]
 8014246:	462a      	mov	r2, r5
 8014248:	4b05      	ldr	r3, [pc, #20]	@ (8014260 <_svfiprintf_r+0x1f0>)
 801424a:	a904      	add	r1, sp, #16
 801424c:	4638      	mov	r0, r7
 801424e:	f000 f879 	bl	8014344 <_printf_i>
 8014252:	e7ed      	b.n	8014230 <_svfiprintf_r+0x1c0>
 8014254:	0802cc21 	.word	0x0802cc21
 8014258:	0802cc2b 	.word	0x0802cc2b
 801425c:	00000000 	.word	0x00000000
 8014260:	08013fb9 	.word	0x08013fb9
 8014264:	0802cc27 	.word	0x0802cc27

08014268 <_printf_common>:
 8014268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801426c:	4616      	mov	r6, r2
 801426e:	4698      	mov	r8, r3
 8014270:	688a      	ldr	r2, [r1, #8]
 8014272:	690b      	ldr	r3, [r1, #16]
 8014274:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8014278:	4293      	cmp	r3, r2
 801427a:	bfb8      	it	lt
 801427c:	4613      	movlt	r3, r2
 801427e:	6033      	str	r3, [r6, #0]
 8014280:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8014284:	4607      	mov	r7, r0
 8014286:	460c      	mov	r4, r1
 8014288:	b10a      	cbz	r2, 801428e <_printf_common+0x26>
 801428a:	3301      	adds	r3, #1
 801428c:	6033      	str	r3, [r6, #0]
 801428e:	6823      	ldr	r3, [r4, #0]
 8014290:	0699      	lsls	r1, r3, #26
 8014292:	bf42      	ittt	mi
 8014294:	6833      	ldrmi	r3, [r6, #0]
 8014296:	3302      	addmi	r3, #2
 8014298:	6033      	strmi	r3, [r6, #0]
 801429a:	6825      	ldr	r5, [r4, #0]
 801429c:	f015 0506 	ands.w	r5, r5, #6
 80142a0:	d106      	bne.n	80142b0 <_printf_common+0x48>
 80142a2:	f104 0a19 	add.w	sl, r4, #25
 80142a6:	68e3      	ldr	r3, [r4, #12]
 80142a8:	6832      	ldr	r2, [r6, #0]
 80142aa:	1a9b      	subs	r3, r3, r2
 80142ac:	42ab      	cmp	r3, r5
 80142ae:	dc26      	bgt.n	80142fe <_printf_common+0x96>
 80142b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80142b4:	6822      	ldr	r2, [r4, #0]
 80142b6:	3b00      	subs	r3, #0
 80142b8:	bf18      	it	ne
 80142ba:	2301      	movne	r3, #1
 80142bc:	0692      	lsls	r2, r2, #26
 80142be:	d42b      	bmi.n	8014318 <_printf_common+0xb0>
 80142c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80142c4:	4641      	mov	r1, r8
 80142c6:	4638      	mov	r0, r7
 80142c8:	47c8      	blx	r9
 80142ca:	3001      	adds	r0, #1
 80142cc:	d01e      	beq.n	801430c <_printf_common+0xa4>
 80142ce:	6823      	ldr	r3, [r4, #0]
 80142d0:	6922      	ldr	r2, [r4, #16]
 80142d2:	f003 0306 	and.w	r3, r3, #6
 80142d6:	2b04      	cmp	r3, #4
 80142d8:	bf02      	ittt	eq
 80142da:	68e5      	ldreq	r5, [r4, #12]
 80142dc:	6833      	ldreq	r3, [r6, #0]
 80142de:	1aed      	subeq	r5, r5, r3
 80142e0:	68a3      	ldr	r3, [r4, #8]
 80142e2:	bf0c      	ite	eq
 80142e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80142e8:	2500      	movne	r5, #0
 80142ea:	4293      	cmp	r3, r2
 80142ec:	bfc4      	itt	gt
 80142ee:	1a9b      	subgt	r3, r3, r2
 80142f0:	18ed      	addgt	r5, r5, r3
 80142f2:	2600      	movs	r6, #0
 80142f4:	341a      	adds	r4, #26
 80142f6:	42b5      	cmp	r5, r6
 80142f8:	d11a      	bne.n	8014330 <_printf_common+0xc8>
 80142fa:	2000      	movs	r0, #0
 80142fc:	e008      	b.n	8014310 <_printf_common+0xa8>
 80142fe:	2301      	movs	r3, #1
 8014300:	4652      	mov	r2, sl
 8014302:	4641      	mov	r1, r8
 8014304:	4638      	mov	r0, r7
 8014306:	47c8      	blx	r9
 8014308:	3001      	adds	r0, #1
 801430a:	d103      	bne.n	8014314 <_printf_common+0xac>
 801430c:	f04f 30ff 	mov.w	r0, #4294967295
 8014310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014314:	3501      	adds	r5, #1
 8014316:	e7c6      	b.n	80142a6 <_printf_common+0x3e>
 8014318:	18e1      	adds	r1, r4, r3
 801431a:	1c5a      	adds	r2, r3, #1
 801431c:	2030      	movs	r0, #48	@ 0x30
 801431e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014322:	4422      	add	r2, r4
 8014324:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8014328:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801432c:	3302      	adds	r3, #2
 801432e:	e7c7      	b.n	80142c0 <_printf_common+0x58>
 8014330:	2301      	movs	r3, #1
 8014332:	4622      	mov	r2, r4
 8014334:	4641      	mov	r1, r8
 8014336:	4638      	mov	r0, r7
 8014338:	47c8      	blx	r9
 801433a:	3001      	adds	r0, #1
 801433c:	d0e6      	beq.n	801430c <_printf_common+0xa4>
 801433e:	3601      	adds	r6, #1
 8014340:	e7d9      	b.n	80142f6 <_printf_common+0x8e>
	...

08014344 <_printf_i>:
 8014344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8014348:	7e0f      	ldrb	r7, [r1, #24]
 801434a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801434c:	2f78      	cmp	r7, #120	@ 0x78
 801434e:	4691      	mov	r9, r2
 8014350:	4680      	mov	r8, r0
 8014352:	460c      	mov	r4, r1
 8014354:	469a      	mov	sl, r3
 8014356:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801435a:	d807      	bhi.n	801436c <_printf_i+0x28>
 801435c:	2f62      	cmp	r7, #98	@ 0x62
 801435e:	d80a      	bhi.n	8014376 <_printf_i+0x32>
 8014360:	2f00      	cmp	r7, #0
 8014362:	f000 80d2 	beq.w	801450a <_printf_i+0x1c6>
 8014366:	2f58      	cmp	r7, #88	@ 0x58
 8014368:	f000 80b9 	beq.w	80144de <_printf_i+0x19a>
 801436c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8014370:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8014374:	e03a      	b.n	80143ec <_printf_i+0xa8>
 8014376:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801437a:	2b15      	cmp	r3, #21
 801437c:	d8f6      	bhi.n	801436c <_printf_i+0x28>
 801437e:	a101      	add	r1, pc, #4	@ (adr r1, 8014384 <_printf_i+0x40>)
 8014380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8014384:	080143dd 	.word	0x080143dd
 8014388:	080143f1 	.word	0x080143f1
 801438c:	0801436d 	.word	0x0801436d
 8014390:	0801436d 	.word	0x0801436d
 8014394:	0801436d 	.word	0x0801436d
 8014398:	0801436d 	.word	0x0801436d
 801439c:	080143f1 	.word	0x080143f1
 80143a0:	0801436d 	.word	0x0801436d
 80143a4:	0801436d 	.word	0x0801436d
 80143a8:	0801436d 	.word	0x0801436d
 80143ac:	0801436d 	.word	0x0801436d
 80143b0:	080144f1 	.word	0x080144f1
 80143b4:	0801441b 	.word	0x0801441b
 80143b8:	080144ab 	.word	0x080144ab
 80143bc:	0801436d 	.word	0x0801436d
 80143c0:	0801436d 	.word	0x0801436d
 80143c4:	08014513 	.word	0x08014513
 80143c8:	0801436d 	.word	0x0801436d
 80143cc:	0801441b 	.word	0x0801441b
 80143d0:	0801436d 	.word	0x0801436d
 80143d4:	0801436d 	.word	0x0801436d
 80143d8:	080144b3 	.word	0x080144b3
 80143dc:	6833      	ldr	r3, [r6, #0]
 80143de:	1d1a      	adds	r2, r3, #4
 80143e0:	681b      	ldr	r3, [r3, #0]
 80143e2:	6032      	str	r2, [r6, #0]
 80143e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80143e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80143ec:	2301      	movs	r3, #1
 80143ee:	e09d      	b.n	801452c <_printf_i+0x1e8>
 80143f0:	6833      	ldr	r3, [r6, #0]
 80143f2:	6820      	ldr	r0, [r4, #0]
 80143f4:	1d19      	adds	r1, r3, #4
 80143f6:	6031      	str	r1, [r6, #0]
 80143f8:	0606      	lsls	r6, r0, #24
 80143fa:	d501      	bpl.n	8014400 <_printf_i+0xbc>
 80143fc:	681d      	ldr	r5, [r3, #0]
 80143fe:	e003      	b.n	8014408 <_printf_i+0xc4>
 8014400:	0645      	lsls	r5, r0, #25
 8014402:	d5fb      	bpl.n	80143fc <_printf_i+0xb8>
 8014404:	f9b3 5000 	ldrsh.w	r5, [r3]
 8014408:	2d00      	cmp	r5, #0
 801440a:	da03      	bge.n	8014414 <_printf_i+0xd0>
 801440c:	232d      	movs	r3, #45	@ 0x2d
 801440e:	426d      	negs	r5, r5
 8014410:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014414:	4859      	ldr	r0, [pc, #356]	@ (801457c <_printf_i+0x238>)
 8014416:	230a      	movs	r3, #10
 8014418:	e011      	b.n	801443e <_printf_i+0xfa>
 801441a:	6821      	ldr	r1, [r4, #0]
 801441c:	6833      	ldr	r3, [r6, #0]
 801441e:	0608      	lsls	r0, r1, #24
 8014420:	f853 5b04 	ldr.w	r5, [r3], #4
 8014424:	d402      	bmi.n	801442c <_printf_i+0xe8>
 8014426:	0649      	lsls	r1, r1, #25
 8014428:	bf48      	it	mi
 801442a:	b2ad      	uxthmi	r5, r5
 801442c:	2f6f      	cmp	r7, #111	@ 0x6f
 801442e:	4853      	ldr	r0, [pc, #332]	@ (801457c <_printf_i+0x238>)
 8014430:	6033      	str	r3, [r6, #0]
 8014432:	bf14      	ite	ne
 8014434:	230a      	movne	r3, #10
 8014436:	2308      	moveq	r3, #8
 8014438:	2100      	movs	r1, #0
 801443a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801443e:	6866      	ldr	r6, [r4, #4]
 8014440:	60a6      	str	r6, [r4, #8]
 8014442:	2e00      	cmp	r6, #0
 8014444:	bfa2      	ittt	ge
 8014446:	6821      	ldrge	r1, [r4, #0]
 8014448:	f021 0104 	bicge.w	r1, r1, #4
 801444c:	6021      	strge	r1, [r4, #0]
 801444e:	b90d      	cbnz	r5, 8014454 <_printf_i+0x110>
 8014450:	2e00      	cmp	r6, #0
 8014452:	d04b      	beq.n	80144ec <_printf_i+0x1a8>
 8014454:	4616      	mov	r6, r2
 8014456:	fbb5 f1f3 	udiv	r1, r5, r3
 801445a:	fb03 5711 	mls	r7, r3, r1, r5
 801445e:	5dc7      	ldrb	r7, [r0, r7]
 8014460:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8014464:	462f      	mov	r7, r5
 8014466:	42bb      	cmp	r3, r7
 8014468:	460d      	mov	r5, r1
 801446a:	d9f4      	bls.n	8014456 <_printf_i+0x112>
 801446c:	2b08      	cmp	r3, #8
 801446e:	d10b      	bne.n	8014488 <_printf_i+0x144>
 8014470:	6823      	ldr	r3, [r4, #0]
 8014472:	07df      	lsls	r7, r3, #31
 8014474:	d508      	bpl.n	8014488 <_printf_i+0x144>
 8014476:	6923      	ldr	r3, [r4, #16]
 8014478:	6861      	ldr	r1, [r4, #4]
 801447a:	4299      	cmp	r1, r3
 801447c:	bfde      	ittt	le
 801447e:	2330      	movle	r3, #48	@ 0x30
 8014480:	f806 3c01 	strble.w	r3, [r6, #-1]
 8014484:	f106 36ff 	addle.w	r6, r6, #4294967295
 8014488:	1b92      	subs	r2, r2, r6
 801448a:	6122      	str	r2, [r4, #16]
 801448c:	f8cd a000 	str.w	sl, [sp]
 8014490:	464b      	mov	r3, r9
 8014492:	aa03      	add	r2, sp, #12
 8014494:	4621      	mov	r1, r4
 8014496:	4640      	mov	r0, r8
 8014498:	f7ff fee6 	bl	8014268 <_printf_common>
 801449c:	3001      	adds	r0, #1
 801449e:	d14a      	bne.n	8014536 <_printf_i+0x1f2>
 80144a0:	f04f 30ff 	mov.w	r0, #4294967295
 80144a4:	b004      	add	sp, #16
 80144a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144aa:	6823      	ldr	r3, [r4, #0]
 80144ac:	f043 0320 	orr.w	r3, r3, #32
 80144b0:	6023      	str	r3, [r4, #0]
 80144b2:	4833      	ldr	r0, [pc, #204]	@ (8014580 <_printf_i+0x23c>)
 80144b4:	2778      	movs	r7, #120	@ 0x78
 80144b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80144ba:	6823      	ldr	r3, [r4, #0]
 80144bc:	6831      	ldr	r1, [r6, #0]
 80144be:	061f      	lsls	r7, r3, #24
 80144c0:	f851 5b04 	ldr.w	r5, [r1], #4
 80144c4:	d402      	bmi.n	80144cc <_printf_i+0x188>
 80144c6:	065f      	lsls	r7, r3, #25
 80144c8:	bf48      	it	mi
 80144ca:	b2ad      	uxthmi	r5, r5
 80144cc:	6031      	str	r1, [r6, #0]
 80144ce:	07d9      	lsls	r1, r3, #31
 80144d0:	bf44      	itt	mi
 80144d2:	f043 0320 	orrmi.w	r3, r3, #32
 80144d6:	6023      	strmi	r3, [r4, #0]
 80144d8:	b11d      	cbz	r5, 80144e2 <_printf_i+0x19e>
 80144da:	2310      	movs	r3, #16
 80144dc:	e7ac      	b.n	8014438 <_printf_i+0xf4>
 80144de:	4827      	ldr	r0, [pc, #156]	@ (801457c <_printf_i+0x238>)
 80144e0:	e7e9      	b.n	80144b6 <_printf_i+0x172>
 80144e2:	6823      	ldr	r3, [r4, #0]
 80144e4:	f023 0320 	bic.w	r3, r3, #32
 80144e8:	6023      	str	r3, [r4, #0]
 80144ea:	e7f6      	b.n	80144da <_printf_i+0x196>
 80144ec:	4616      	mov	r6, r2
 80144ee:	e7bd      	b.n	801446c <_printf_i+0x128>
 80144f0:	6833      	ldr	r3, [r6, #0]
 80144f2:	6825      	ldr	r5, [r4, #0]
 80144f4:	6961      	ldr	r1, [r4, #20]
 80144f6:	1d18      	adds	r0, r3, #4
 80144f8:	6030      	str	r0, [r6, #0]
 80144fa:	062e      	lsls	r6, r5, #24
 80144fc:	681b      	ldr	r3, [r3, #0]
 80144fe:	d501      	bpl.n	8014504 <_printf_i+0x1c0>
 8014500:	6019      	str	r1, [r3, #0]
 8014502:	e002      	b.n	801450a <_printf_i+0x1c6>
 8014504:	0668      	lsls	r0, r5, #25
 8014506:	d5fb      	bpl.n	8014500 <_printf_i+0x1bc>
 8014508:	8019      	strh	r1, [r3, #0]
 801450a:	2300      	movs	r3, #0
 801450c:	6123      	str	r3, [r4, #16]
 801450e:	4616      	mov	r6, r2
 8014510:	e7bc      	b.n	801448c <_printf_i+0x148>
 8014512:	6833      	ldr	r3, [r6, #0]
 8014514:	1d1a      	adds	r2, r3, #4
 8014516:	6032      	str	r2, [r6, #0]
 8014518:	681e      	ldr	r6, [r3, #0]
 801451a:	6862      	ldr	r2, [r4, #4]
 801451c:	2100      	movs	r1, #0
 801451e:	4630      	mov	r0, r6
 8014520:	f7eb fed6 	bl	80002d0 <memchr>
 8014524:	b108      	cbz	r0, 801452a <_printf_i+0x1e6>
 8014526:	1b80      	subs	r0, r0, r6
 8014528:	6060      	str	r0, [r4, #4]
 801452a:	6863      	ldr	r3, [r4, #4]
 801452c:	6123      	str	r3, [r4, #16]
 801452e:	2300      	movs	r3, #0
 8014530:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014534:	e7aa      	b.n	801448c <_printf_i+0x148>
 8014536:	6923      	ldr	r3, [r4, #16]
 8014538:	4632      	mov	r2, r6
 801453a:	4649      	mov	r1, r9
 801453c:	4640      	mov	r0, r8
 801453e:	47d0      	blx	sl
 8014540:	3001      	adds	r0, #1
 8014542:	d0ad      	beq.n	80144a0 <_printf_i+0x15c>
 8014544:	6823      	ldr	r3, [r4, #0]
 8014546:	079b      	lsls	r3, r3, #30
 8014548:	d413      	bmi.n	8014572 <_printf_i+0x22e>
 801454a:	68e0      	ldr	r0, [r4, #12]
 801454c:	9b03      	ldr	r3, [sp, #12]
 801454e:	4298      	cmp	r0, r3
 8014550:	bfb8      	it	lt
 8014552:	4618      	movlt	r0, r3
 8014554:	e7a6      	b.n	80144a4 <_printf_i+0x160>
 8014556:	2301      	movs	r3, #1
 8014558:	4632      	mov	r2, r6
 801455a:	4649      	mov	r1, r9
 801455c:	4640      	mov	r0, r8
 801455e:	47d0      	blx	sl
 8014560:	3001      	adds	r0, #1
 8014562:	d09d      	beq.n	80144a0 <_printf_i+0x15c>
 8014564:	3501      	adds	r5, #1
 8014566:	68e3      	ldr	r3, [r4, #12]
 8014568:	9903      	ldr	r1, [sp, #12]
 801456a:	1a5b      	subs	r3, r3, r1
 801456c:	42ab      	cmp	r3, r5
 801456e:	dcf2      	bgt.n	8014556 <_printf_i+0x212>
 8014570:	e7eb      	b.n	801454a <_printf_i+0x206>
 8014572:	2500      	movs	r5, #0
 8014574:	f104 0619 	add.w	r6, r4, #25
 8014578:	e7f5      	b.n	8014566 <_printf_i+0x222>
 801457a:	bf00      	nop
 801457c:	0802cc32 	.word	0x0802cc32
 8014580:	0802cc43 	.word	0x0802cc43

08014584 <__sflush_r>:
 8014584:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801458c:	0716      	lsls	r6, r2, #28
 801458e:	4605      	mov	r5, r0
 8014590:	460c      	mov	r4, r1
 8014592:	d454      	bmi.n	801463e <__sflush_r+0xba>
 8014594:	684b      	ldr	r3, [r1, #4]
 8014596:	2b00      	cmp	r3, #0
 8014598:	dc02      	bgt.n	80145a0 <__sflush_r+0x1c>
 801459a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801459c:	2b00      	cmp	r3, #0
 801459e:	dd48      	ble.n	8014632 <__sflush_r+0xae>
 80145a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80145a2:	2e00      	cmp	r6, #0
 80145a4:	d045      	beq.n	8014632 <__sflush_r+0xae>
 80145a6:	2300      	movs	r3, #0
 80145a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80145ac:	682f      	ldr	r7, [r5, #0]
 80145ae:	6a21      	ldr	r1, [r4, #32]
 80145b0:	602b      	str	r3, [r5, #0]
 80145b2:	d030      	beq.n	8014616 <__sflush_r+0x92>
 80145b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80145b6:	89a3      	ldrh	r3, [r4, #12]
 80145b8:	0759      	lsls	r1, r3, #29
 80145ba:	d505      	bpl.n	80145c8 <__sflush_r+0x44>
 80145bc:	6863      	ldr	r3, [r4, #4]
 80145be:	1ad2      	subs	r2, r2, r3
 80145c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80145c2:	b10b      	cbz	r3, 80145c8 <__sflush_r+0x44>
 80145c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80145c6:	1ad2      	subs	r2, r2, r3
 80145c8:	2300      	movs	r3, #0
 80145ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80145cc:	6a21      	ldr	r1, [r4, #32]
 80145ce:	4628      	mov	r0, r5
 80145d0:	47b0      	blx	r6
 80145d2:	1c43      	adds	r3, r0, #1
 80145d4:	89a3      	ldrh	r3, [r4, #12]
 80145d6:	d106      	bne.n	80145e6 <__sflush_r+0x62>
 80145d8:	6829      	ldr	r1, [r5, #0]
 80145da:	291d      	cmp	r1, #29
 80145dc:	d82b      	bhi.n	8014636 <__sflush_r+0xb2>
 80145de:	4a2a      	ldr	r2, [pc, #168]	@ (8014688 <__sflush_r+0x104>)
 80145e0:	410a      	asrs	r2, r1
 80145e2:	07d6      	lsls	r6, r2, #31
 80145e4:	d427      	bmi.n	8014636 <__sflush_r+0xb2>
 80145e6:	2200      	movs	r2, #0
 80145e8:	6062      	str	r2, [r4, #4]
 80145ea:	04d9      	lsls	r1, r3, #19
 80145ec:	6922      	ldr	r2, [r4, #16]
 80145ee:	6022      	str	r2, [r4, #0]
 80145f0:	d504      	bpl.n	80145fc <__sflush_r+0x78>
 80145f2:	1c42      	adds	r2, r0, #1
 80145f4:	d101      	bne.n	80145fa <__sflush_r+0x76>
 80145f6:	682b      	ldr	r3, [r5, #0]
 80145f8:	b903      	cbnz	r3, 80145fc <__sflush_r+0x78>
 80145fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80145fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80145fe:	602f      	str	r7, [r5, #0]
 8014600:	b1b9      	cbz	r1, 8014632 <__sflush_r+0xae>
 8014602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014606:	4299      	cmp	r1, r3
 8014608:	d002      	beq.n	8014610 <__sflush_r+0x8c>
 801460a:	4628      	mov	r0, r5
 801460c:	f7ff fbd4 	bl	8013db8 <_free_r>
 8014610:	2300      	movs	r3, #0
 8014612:	6363      	str	r3, [r4, #52]	@ 0x34
 8014614:	e00d      	b.n	8014632 <__sflush_r+0xae>
 8014616:	2301      	movs	r3, #1
 8014618:	4628      	mov	r0, r5
 801461a:	47b0      	blx	r6
 801461c:	4602      	mov	r2, r0
 801461e:	1c50      	adds	r0, r2, #1
 8014620:	d1c9      	bne.n	80145b6 <__sflush_r+0x32>
 8014622:	682b      	ldr	r3, [r5, #0]
 8014624:	2b00      	cmp	r3, #0
 8014626:	d0c6      	beq.n	80145b6 <__sflush_r+0x32>
 8014628:	2b1d      	cmp	r3, #29
 801462a:	d001      	beq.n	8014630 <__sflush_r+0xac>
 801462c:	2b16      	cmp	r3, #22
 801462e:	d11e      	bne.n	801466e <__sflush_r+0xea>
 8014630:	602f      	str	r7, [r5, #0]
 8014632:	2000      	movs	r0, #0
 8014634:	e022      	b.n	801467c <__sflush_r+0xf8>
 8014636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801463a:	b21b      	sxth	r3, r3
 801463c:	e01b      	b.n	8014676 <__sflush_r+0xf2>
 801463e:	690f      	ldr	r7, [r1, #16]
 8014640:	2f00      	cmp	r7, #0
 8014642:	d0f6      	beq.n	8014632 <__sflush_r+0xae>
 8014644:	0793      	lsls	r3, r2, #30
 8014646:	680e      	ldr	r6, [r1, #0]
 8014648:	bf08      	it	eq
 801464a:	694b      	ldreq	r3, [r1, #20]
 801464c:	600f      	str	r7, [r1, #0]
 801464e:	bf18      	it	ne
 8014650:	2300      	movne	r3, #0
 8014652:	eba6 0807 	sub.w	r8, r6, r7
 8014656:	608b      	str	r3, [r1, #8]
 8014658:	f1b8 0f00 	cmp.w	r8, #0
 801465c:	dde9      	ble.n	8014632 <__sflush_r+0xae>
 801465e:	6a21      	ldr	r1, [r4, #32]
 8014660:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014662:	4643      	mov	r3, r8
 8014664:	463a      	mov	r2, r7
 8014666:	4628      	mov	r0, r5
 8014668:	47b0      	blx	r6
 801466a:	2800      	cmp	r0, #0
 801466c:	dc08      	bgt.n	8014680 <__sflush_r+0xfc>
 801466e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014676:	81a3      	strh	r3, [r4, #12]
 8014678:	f04f 30ff 	mov.w	r0, #4294967295
 801467c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014680:	4407      	add	r7, r0
 8014682:	eba8 0800 	sub.w	r8, r8, r0
 8014686:	e7e7      	b.n	8014658 <__sflush_r+0xd4>
 8014688:	dfbffffe 	.word	0xdfbffffe

0801468c <_fflush_r>:
 801468c:	b538      	push	{r3, r4, r5, lr}
 801468e:	690b      	ldr	r3, [r1, #16]
 8014690:	4605      	mov	r5, r0
 8014692:	460c      	mov	r4, r1
 8014694:	b913      	cbnz	r3, 801469c <_fflush_r+0x10>
 8014696:	2500      	movs	r5, #0
 8014698:	4628      	mov	r0, r5
 801469a:	bd38      	pop	{r3, r4, r5, pc}
 801469c:	b118      	cbz	r0, 80146a6 <_fflush_r+0x1a>
 801469e:	6a03      	ldr	r3, [r0, #32]
 80146a0:	b90b      	cbnz	r3, 80146a6 <_fflush_r+0x1a>
 80146a2:	f7ff f99b 	bl	80139dc <__sinit>
 80146a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146aa:	2b00      	cmp	r3, #0
 80146ac:	d0f3      	beq.n	8014696 <_fflush_r+0xa>
 80146ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80146b0:	07d0      	lsls	r0, r2, #31
 80146b2:	d404      	bmi.n	80146be <_fflush_r+0x32>
 80146b4:	0599      	lsls	r1, r3, #22
 80146b6:	d402      	bmi.n	80146be <_fflush_r+0x32>
 80146b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80146ba:	f7ff fb4e 	bl	8013d5a <__retarget_lock_acquire_recursive>
 80146be:	4628      	mov	r0, r5
 80146c0:	4621      	mov	r1, r4
 80146c2:	f7ff ff5f 	bl	8014584 <__sflush_r>
 80146c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80146c8:	07da      	lsls	r2, r3, #31
 80146ca:	4605      	mov	r5, r0
 80146cc:	d4e4      	bmi.n	8014698 <_fflush_r+0xc>
 80146ce:	89a3      	ldrh	r3, [r4, #12]
 80146d0:	059b      	lsls	r3, r3, #22
 80146d2:	d4e1      	bmi.n	8014698 <_fflush_r+0xc>
 80146d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80146d6:	f7ff fb41 	bl	8013d5c <__retarget_lock_release_recursive>
 80146da:	e7dd      	b.n	8014698 <_fflush_r+0xc>

080146dc <fiprintf>:
 80146dc:	b40e      	push	{r1, r2, r3}
 80146de:	b503      	push	{r0, r1, lr}
 80146e0:	4601      	mov	r1, r0
 80146e2:	ab03      	add	r3, sp, #12
 80146e4:	4805      	ldr	r0, [pc, #20]	@ (80146fc <fiprintf+0x20>)
 80146e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80146ea:	6800      	ldr	r0, [r0, #0]
 80146ec:	9301      	str	r3, [sp, #4]
 80146ee:	f000 f875 	bl	80147dc <_vfiprintf_r>
 80146f2:	b002      	add	sp, #8
 80146f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80146f8:	b003      	add	sp, #12
 80146fa:	4770      	bx	lr
 80146fc:	20000684 	.word	0x20000684

08014700 <_sbrk_r>:
 8014700:	b538      	push	{r3, r4, r5, lr}
 8014702:	4d06      	ldr	r5, [pc, #24]	@ (801471c <_sbrk_r+0x1c>)
 8014704:	2300      	movs	r3, #0
 8014706:	4604      	mov	r4, r0
 8014708:	4608      	mov	r0, r1
 801470a:	602b      	str	r3, [r5, #0]
 801470c:	f7ed ff7e 	bl	800260c <_sbrk>
 8014710:	1c43      	adds	r3, r0, #1
 8014712:	d102      	bne.n	801471a <_sbrk_r+0x1a>
 8014714:	682b      	ldr	r3, [r5, #0]
 8014716:	b103      	cbz	r3, 801471a <_sbrk_r+0x1a>
 8014718:	6023      	str	r3, [r4, #0]
 801471a:	bd38      	pop	{r3, r4, r5, pc}
 801471c:	20013804 	.word	0x20013804

08014720 <abort>:
 8014720:	b508      	push	{r3, lr}
 8014722:	2006      	movs	r0, #6
 8014724:	f000 fa2e 	bl	8014b84 <raise>
 8014728:	2001      	movs	r0, #1
 801472a:	f7ed fef7 	bl	800251c <_exit>

0801472e <_realloc_r>:
 801472e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014732:	4680      	mov	r8, r0
 8014734:	4615      	mov	r5, r2
 8014736:	460c      	mov	r4, r1
 8014738:	b921      	cbnz	r1, 8014744 <_realloc_r+0x16>
 801473a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801473e:	4611      	mov	r1, r2
 8014740:	f7ff bbae 	b.w	8013ea0 <_malloc_r>
 8014744:	b92a      	cbnz	r2, 8014752 <_realloc_r+0x24>
 8014746:	f7ff fb37 	bl	8013db8 <_free_r>
 801474a:	2400      	movs	r4, #0
 801474c:	4620      	mov	r0, r4
 801474e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014752:	f000 fa33 	bl	8014bbc <_malloc_usable_size_r>
 8014756:	4285      	cmp	r5, r0
 8014758:	4606      	mov	r6, r0
 801475a:	d802      	bhi.n	8014762 <_realloc_r+0x34>
 801475c:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8014760:	d8f4      	bhi.n	801474c <_realloc_r+0x1e>
 8014762:	4629      	mov	r1, r5
 8014764:	4640      	mov	r0, r8
 8014766:	f7ff fb9b 	bl	8013ea0 <_malloc_r>
 801476a:	4607      	mov	r7, r0
 801476c:	2800      	cmp	r0, #0
 801476e:	d0ec      	beq.n	801474a <_realloc_r+0x1c>
 8014770:	42b5      	cmp	r5, r6
 8014772:	462a      	mov	r2, r5
 8014774:	4621      	mov	r1, r4
 8014776:	bf28      	it	cs
 8014778:	4632      	movcs	r2, r6
 801477a:	f7ff faf0 	bl	8013d5e <memcpy>
 801477e:	4621      	mov	r1, r4
 8014780:	4640      	mov	r0, r8
 8014782:	f7ff fb19 	bl	8013db8 <_free_r>
 8014786:	463c      	mov	r4, r7
 8014788:	e7e0      	b.n	801474c <_realloc_r+0x1e>

0801478a <__sfputc_r>:
 801478a:	6893      	ldr	r3, [r2, #8]
 801478c:	3b01      	subs	r3, #1
 801478e:	2b00      	cmp	r3, #0
 8014790:	b410      	push	{r4}
 8014792:	6093      	str	r3, [r2, #8]
 8014794:	da08      	bge.n	80147a8 <__sfputc_r+0x1e>
 8014796:	6994      	ldr	r4, [r2, #24]
 8014798:	42a3      	cmp	r3, r4
 801479a:	db01      	blt.n	80147a0 <__sfputc_r+0x16>
 801479c:	290a      	cmp	r1, #10
 801479e:	d103      	bne.n	80147a8 <__sfputc_r+0x1e>
 80147a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80147a4:	f000 b932 	b.w	8014a0c <__swbuf_r>
 80147a8:	6813      	ldr	r3, [r2, #0]
 80147aa:	1c58      	adds	r0, r3, #1
 80147ac:	6010      	str	r0, [r2, #0]
 80147ae:	7019      	strb	r1, [r3, #0]
 80147b0:	4608      	mov	r0, r1
 80147b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80147b6:	4770      	bx	lr

080147b8 <__sfputs_r>:
 80147b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147ba:	4606      	mov	r6, r0
 80147bc:	460f      	mov	r7, r1
 80147be:	4614      	mov	r4, r2
 80147c0:	18d5      	adds	r5, r2, r3
 80147c2:	42ac      	cmp	r4, r5
 80147c4:	d101      	bne.n	80147ca <__sfputs_r+0x12>
 80147c6:	2000      	movs	r0, #0
 80147c8:	e007      	b.n	80147da <__sfputs_r+0x22>
 80147ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147ce:	463a      	mov	r2, r7
 80147d0:	4630      	mov	r0, r6
 80147d2:	f7ff ffda 	bl	801478a <__sfputc_r>
 80147d6:	1c43      	adds	r3, r0, #1
 80147d8:	d1f3      	bne.n	80147c2 <__sfputs_r+0xa>
 80147da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080147dc <_vfiprintf_r>:
 80147dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80147e0:	460d      	mov	r5, r1
 80147e2:	b09d      	sub	sp, #116	@ 0x74
 80147e4:	4614      	mov	r4, r2
 80147e6:	4698      	mov	r8, r3
 80147e8:	4606      	mov	r6, r0
 80147ea:	b118      	cbz	r0, 80147f4 <_vfiprintf_r+0x18>
 80147ec:	6a03      	ldr	r3, [r0, #32]
 80147ee:	b90b      	cbnz	r3, 80147f4 <_vfiprintf_r+0x18>
 80147f0:	f7ff f8f4 	bl	80139dc <__sinit>
 80147f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80147f6:	07d9      	lsls	r1, r3, #31
 80147f8:	d405      	bmi.n	8014806 <_vfiprintf_r+0x2a>
 80147fa:	89ab      	ldrh	r3, [r5, #12]
 80147fc:	059a      	lsls	r2, r3, #22
 80147fe:	d402      	bmi.n	8014806 <_vfiprintf_r+0x2a>
 8014800:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014802:	f7ff faaa 	bl	8013d5a <__retarget_lock_acquire_recursive>
 8014806:	89ab      	ldrh	r3, [r5, #12]
 8014808:	071b      	lsls	r3, r3, #28
 801480a:	d501      	bpl.n	8014810 <_vfiprintf_r+0x34>
 801480c:	692b      	ldr	r3, [r5, #16]
 801480e:	b99b      	cbnz	r3, 8014838 <_vfiprintf_r+0x5c>
 8014810:	4629      	mov	r1, r5
 8014812:	4630      	mov	r0, r6
 8014814:	f000 f938 	bl	8014a88 <__swsetup_r>
 8014818:	b170      	cbz	r0, 8014838 <_vfiprintf_r+0x5c>
 801481a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801481c:	07dc      	lsls	r4, r3, #31
 801481e:	d504      	bpl.n	801482a <_vfiprintf_r+0x4e>
 8014820:	f04f 30ff 	mov.w	r0, #4294967295
 8014824:	b01d      	add	sp, #116	@ 0x74
 8014826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801482a:	89ab      	ldrh	r3, [r5, #12]
 801482c:	0598      	lsls	r0, r3, #22
 801482e:	d4f7      	bmi.n	8014820 <_vfiprintf_r+0x44>
 8014830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014832:	f7ff fa93 	bl	8013d5c <__retarget_lock_release_recursive>
 8014836:	e7f3      	b.n	8014820 <_vfiprintf_r+0x44>
 8014838:	2300      	movs	r3, #0
 801483a:	9309      	str	r3, [sp, #36]	@ 0x24
 801483c:	2320      	movs	r3, #32
 801483e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014842:	f8cd 800c 	str.w	r8, [sp, #12]
 8014846:	2330      	movs	r3, #48	@ 0x30
 8014848:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80149f8 <_vfiprintf_r+0x21c>
 801484c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014850:	f04f 0901 	mov.w	r9, #1
 8014854:	4623      	mov	r3, r4
 8014856:	469a      	mov	sl, r3
 8014858:	f813 2b01 	ldrb.w	r2, [r3], #1
 801485c:	b10a      	cbz	r2, 8014862 <_vfiprintf_r+0x86>
 801485e:	2a25      	cmp	r2, #37	@ 0x25
 8014860:	d1f9      	bne.n	8014856 <_vfiprintf_r+0x7a>
 8014862:	ebba 0b04 	subs.w	fp, sl, r4
 8014866:	d00b      	beq.n	8014880 <_vfiprintf_r+0xa4>
 8014868:	465b      	mov	r3, fp
 801486a:	4622      	mov	r2, r4
 801486c:	4629      	mov	r1, r5
 801486e:	4630      	mov	r0, r6
 8014870:	f7ff ffa2 	bl	80147b8 <__sfputs_r>
 8014874:	3001      	adds	r0, #1
 8014876:	f000 80a7 	beq.w	80149c8 <_vfiprintf_r+0x1ec>
 801487a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801487c:	445a      	add	r2, fp
 801487e:	9209      	str	r2, [sp, #36]	@ 0x24
 8014880:	f89a 3000 	ldrb.w	r3, [sl]
 8014884:	2b00      	cmp	r3, #0
 8014886:	f000 809f 	beq.w	80149c8 <_vfiprintf_r+0x1ec>
 801488a:	2300      	movs	r3, #0
 801488c:	f04f 32ff 	mov.w	r2, #4294967295
 8014890:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014894:	f10a 0a01 	add.w	sl, sl, #1
 8014898:	9304      	str	r3, [sp, #16]
 801489a:	9307      	str	r3, [sp, #28]
 801489c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80148a0:	931a      	str	r3, [sp, #104]	@ 0x68
 80148a2:	4654      	mov	r4, sl
 80148a4:	2205      	movs	r2, #5
 80148a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80148aa:	4853      	ldr	r0, [pc, #332]	@ (80149f8 <_vfiprintf_r+0x21c>)
 80148ac:	f7eb fd10 	bl	80002d0 <memchr>
 80148b0:	9a04      	ldr	r2, [sp, #16]
 80148b2:	b9d8      	cbnz	r0, 80148ec <_vfiprintf_r+0x110>
 80148b4:	06d1      	lsls	r1, r2, #27
 80148b6:	bf44      	itt	mi
 80148b8:	2320      	movmi	r3, #32
 80148ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148be:	0713      	lsls	r3, r2, #28
 80148c0:	bf44      	itt	mi
 80148c2:	232b      	movmi	r3, #43	@ 0x2b
 80148c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80148c8:	f89a 3000 	ldrb.w	r3, [sl]
 80148cc:	2b2a      	cmp	r3, #42	@ 0x2a
 80148ce:	d015      	beq.n	80148fc <_vfiprintf_r+0x120>
 80148d0:	9a07      	ldr	r2, [sp, #28]
 80148d2:	4654      	mov	r4, sl
 80148d4:	2000      	movs	r0, #0
 80148d6:	f04f 0c0a 	mov.w	ip, #10
 80148da:	4621      	mov	r1, r4
 80148dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80148e0:	3b30      	subs	r3, #48	@ 0x30
 80148e2:	2b09      	cmp	r3, #9
 80148e4:	d94b      	bls.n	801497e <_vfiprintf_r+0x1a2>
 80148e6:	b1b0      	cbz	r0, 8014916 <_vfiprintf_r+0x13a>
 80148e8:	9207      	str	r2, [sp, #28]
 80148ea:	e014      	b.n	8014916 <_vfiprintf_r+0x13a>
 80148ec:	eba0 0308 	sub.w	r3, r0, r8
 80148f0:	fa09 f303 	lsl.w	r3, r9, r3
 80148f4:	4313      	orrs	r3, r2
 80148f6:	9304      	str	r3, [sp, #16]
 80148f8:	46a2      	mov	sl, r4
 80148fa:	e7d2      	b.n	80148a2 <_vfiprintf_r+0xc6>
 80148fc:	9b03      	ldr	r3, [sp, #12]
 80148fe:	1d19      	adds	r1, r3, #4
 8014900:	681b      	ldr	r3, [r3, #0]
 8014902:	9103      	str	r1, [sp, #12]
 8014904:	2b00      	cmp	r3, #0
 8014906:	bfbb      	ittet	lt
 8014908:	425b      	neglt	r3, r3
 801490a:	f042 0202 	orrlt.w	r2, r2, #2
 801490e:	9307      	strge	r3, [sp, #28]
 8014910:	9307      	strlt	r3, [sp, #28]
 8014912:	bfb8      	it	lt
 8014914:	9204      	strlt	r2, [sp, #16]
 8014916:	7823      	ldrb	r3, [r4, #0]
 8014918:	2b2e      	cmp	r3, #46	@ 0x2e
 801491a:	d10a      	bne.n	8014932 <_vfiprintf_r+0x156>
 801491c:	7863      	ldrb	r3, [r4, #1]
 801491e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014920:	d132      	bne.n	8014988 <_vfiprintf_r+0x1ac>
 8014922:	9b03      	ldr	r3, [sp, #12]
 8014924:	1d1a      	adds	r2, r3, #4
 8014926:	681b      	ldr	r3, [r3, #0]
 8014928:	9203      	str	r2, [sp, #12]
 801492a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801492e:	3402      	adds	r4, #2
 8014930:	9305      	str	r3, [sp, #20]
 8014932:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014a08 <_vfiprintf_r+0x22c>
 8014936:	7821      	ldrb	r1, [r4, #0]
 8014938:	2203      	movs	r2, #3
 801493a:	4650      	mov	r0, sl
 801493c:	f7eb fcc8 	bl	80002d0 <memchr>
 8014940:	b138      	cbz	r0, 8014952 <_vfiprintf_r+0x176>
 8014942:	9b04      	ldr	r3, [sp, #16]
 8014944:	eba0 000a 	sub.w	r0, r0, sl
 8014948:	2240      	movs	r2, #64	@ 0x40
 801494a:	4082      	lsls	r2, r0
 801494c:	4313      	orrs	r3, r2
 801494e:	3401      	adds	r4, #1
 8014950:	9304      	str	r3, [sp, #16]
 8014952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014956:	4829      	ldr	r0, [pc, #164]	@ (80149fc <_vfiprintf_r+0x220>)
 8014958:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801495c:	2206      	movs	r2, #6
 801495e:	f7eb fcb7 	bl	80002d0 <memchr>
 8014962:	2800      	cmp	r0, #0
 8014964:	d03f      	beq.n	80149e6 <_vfiprintf_r+0x20a>
 8014966:	4b26      	ldr	r3, [pc, #152]	@ (8014a00 <_vfiprintf_r+0x224>)
 8014968:	bb1b      	cbnz	r3, 80149b2 <_vfiprintf_r+0x1d6>
 801496a:	9b03      	ldr	r3, [sp, #12]
 801496c:	3307      	adds	r3, #7
 801496e:	f023 0307 	bic.w	r3, r3, #7
 8014972:	3308      	adds	r3, #8
 8014974:	9303      	str	r3, [sp, #12]
 8014976:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014978:	443b      	add	r3, r7
 801497a:	9309      	str	r3, [sp, #36]	@ 0x24
 801497c:	e76a      	b.n	8014854 <_vfiprintf_r+0x78>
 801497e:	fb0c 3202 	mla	r2, ip, r2, r3
 8014982:	460c      	mov	r4, r1
 8014984:	2001      	movs	r0, #1
 8014986:	e7a8      	b.n	80148da <_vfiprintf_r+0xfe>
 8014988:	2300      	movs	r3, #0
 801498a:	3401      	adds	r4, #1
 801498c:	9305      	str	r3, [sp, #20]
 801498e:	4619      	mov	r1, r3
 8014990:	f04f 0c0a 	mov.w	ip, #10
 8014994:	4620      	mov	r0, r4
 8014996:	f810 2b01 	ldrb.w	r2, [r0], #1
 801499a:	3a30      	subs	r2, #48	@ 0x30
 801499c:	2a09      	cmp	r2, #9
 801499e:	d903      	bls.n	80149a8 <_vfiprintf_r+0x1cc>
 80149a0:	2b00      	cmp	r3, #0
 80149a2:	d0c6      	beq.n	8014932 <_vfiprintf_r+0x156>
 80149a4:	9105      	str	r1, [sp, #20]
 80149a6:	e7c4      	b.n	8014932 <_vfiprintf_r+0x156>
 80149a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80149ac:	4604      	mov	r4, r0
 80149ae:	2301      	movs	r3, #1
 80149b0:	e7f0      	b.n	8014994 <_vfiprintf_r+0x1b8>
 80149b2:	ab03      	add	r3, sp, #12
 80149b4:	9300      	str	r3, [sp, #0]
 80149b6:	462a      	mov	r2, r5
 80149b8:	4b12      	ldr	r3, [pc, #72]	@ (8014a04 <_vfiprintf_r+0x228>)
 80149ba:	a904      	add	r1, sp, #16
 80149bc:	4630      	mov	r0, r6
 80149be:	f3af 8000 	nop.w
 80149c2:	4607      	mov	r7, r0
 80149c4:	1c78      	adds	r0, r7, #1
 80149c6:	d1d6      	bne.n	8014976 <_vfiprintf_r+0x19a>
 80149c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80149ca:	07d9      	lsls	r1, r3, #31
 80149cc:	d405      	bmi.n	80149da <_vfiprintf_r+0x1fe>
 80149ce:	89ab      	ldrh	r3, [r5, #12]
 80149d0:	059a      	lsls	r2, r3, #22
 80149d2:	d402      	bmi.n	80149da <_vfiprintf_r+0x1fe>
 80149d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80149d6:	f7ff f9c1 	bl	8013d5c <__retarget_lock_release_recursive>
 80149da:	89ab      	ldrh	r3, [r5, #12]
 80149dc:	065b      	lsls	r3, r3, #25
 80149de:	f53f af1f 	bmi.w	8014820 <_vfiprintf_r+0x44>
 80149e2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80149e4:	e71e      	b.n	8014824 <_vfiprintf_r+0x48>
 80149e6:	ab03      	add	r3, sp, #12
 80149e8:	9300      	str	r3, [sp, #0]
 80149ea:	462a      	mov	r2, r5
 80149ec:	4b05      	ldr	r3, [pc, #20]	@ (8014a04 <_vfiprintf_r+0x228>)
 80149ee:	a904      	add	r1, sp, #16
 80149f0:	4630      	mov	r0, r6
 80149f2:	f7ff fca7 	bl	8014344 <_printf_i>
 80149f6:	e7e4      	b.n	80149c2 <_vfiprintf_r+0x1e6>
 80149f8:	0802cc21 	.word	0x0802cc21
 80149fc:	0802cc2b 	.word	0x0802cc2b
 8014a00:	00000000 	.word	0x00000000
 8014a04:	080147b9 	.word	0x080147b9
 8014a08:	0802cc27 	.word	0x0802cc27

08014a0c <__swbuf_r>:
 8014a0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a0e:	460e      	mov	r6, r1
 8014a10:	4614      	mov	r4, r2
 8014a12:	4605      	mov	r5, r0
 8014a14:	b118      	cbz	r0, 8014a1e <__swbuf_r+0x12>
 8014a16:	6a03      	ldr	r3, [r0, #32]
 8014a18:	b90b      	cbnz	r3, 8014a1e <__swbuf_r+0x12>
 8014a1a:	f7fe ffdf 	bl	80139dc <__sinit>
 8014a1e:	69a3      	ldr	r3, [r4, #24]
 8014a20:	60a3      	str	r3, [r4, #8]
 8014a22:	89a3      	ldrh	r3, [r4, #12]
 8014a24:	071a      	lsls	r2, r3, #28
 8014a26:	d501      	bpl.n	8014a2c <__swbuf_r+0x20>
 8014a28:	6923      	ldr	r3, [r4, #16]
 8014a2a:	b943      	cbnz	r3, 8014a3e <__swbuf_r+0x32>
 8014a2c:	4621      	mov	r1, r4
 8014a2e:	4628      	mov	r0, r5
 8014a30:	f000 f82a 	bl	8014a88 <__swsetup_r>
 8014a34:	b118      	cbz	r0, 8014a3e <__swbuf_r+0x32>
 8014a36:	f04f 37ff 	mov.w	r7, #4294967295
 8014a3a:	4638      	mov	r0, r7
 8014a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014a3e:	6823      	ldr	r3, [r4, #0]
 8014a40:	6922      	ldr	r2, [r4, #16]
 8014a42:	1a98      	subs	r0, r3, r2
 8014a44:	6963      	ldr	r3, [r4, #20]
 8014a46:	b2f6      	uxtb	r6, r6
 8014a48:	4283      	cmp	r3, r0
 8014a4a:	4637      	mov	r7, r6
 8014a4c:	dc05      	bgt.n	8014a5a <__swbuf_r+0x4e>
 8014a4e:	4621      	mov	r1, r4
 8014a50:	4628      	mov	r0, r5
 8014a52:	f7ff fe1b 	bl	801468c <_fflush_r>
 8014a56:	2800      	cmp	r0, #0
 8014a58:	d1ed      	bne.n	8014a36 <__swbuf_r+0x2a>
 8014a5a:	68a3      	ldr	r3, [r4, #8]
 8014a5c:	3b01      	subs	r3, #1
 8014a5e:	60a3      	str	r3, [r4, #8]
 8014a60:	6823      	ldr	r3, [r4, #0]
 8014a62:	1c5a      	adds	r2, r3, #1
 8014a64:	6022      	str	r2, [r4, #0]
 8014a66:	701e      	strb	r6, [r3, #0]
 8014a68:	6962      	ldr	r2, [r4, #20]
 8014a6a:	1c43      	adds	r3, r0, #1
 8014a6c:	429a      	cmp	r2, r3
 8014a6e:	d004      	beq.n	8014a7a <__swbuf_r+0x6e>
 8014a70:	89a3      	ldrh	r3, [r4, #12]
 8014a72:	07db      	lsls	r3, r3, #31
 8014a74:	d5e1      	bpl.n	8014a3a <__swbuf_r+0x2e>
 8014a76:	2e0a      	cmp	r6, #10
 8014a78:	d1df      	bne.n	8014a3a <__swbuf_r+0x2e>
 8014a7a:	4621      	mov	r1, r4
 8014a7c:	4628      	mov	r0, r5
 8014a7e:	f7ff fe05 	bl	801468c <_fflush_r>
 8014a82:	2800      	cmp	r0, #0
 8014a84:	d0d9      	beq.n	8014a3a <__swbuf_r+0x2e>
 8014a86:	e7d6      	b.n	8014a36 <__swbuf_r+0x2a>

08014a88 <__swsetup_r>:
 8014a88:	b538      	push	{r3, r4, r5, lr}
 8014a8a:	4b29      	ldr	r3, [pc, #164]	@ (8014b30 <__swsetup_r+0xa8>)
 8014a8c:	4605      	mov	r5, r0
 8014a8e:	6818      	ldr	r0, [r3, #0]
 8014a90:	460c      	mov	r4, r1
 8014a92:	b118      	cbz	r0, 8014a9c <__swsetup_r+0x14>
 8014a94:	6a03      	ldr	r3, [r0, #32]
 8014a96:	b90b      	cbnz	r3, 8014a9c <__swsetup_r+0x14>
 8014a98:	f7fe ffa0 	bl	80139dc <__sinit>
 8014a9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014aa0:	0719      	lsls	r1, r3, #28
 8014aa2:	d422      	bmi.n	8014aea <__swsetup_r+0x62>
 8014aa4:	06da      	lsls	r2, r3, #27
 8014aa6:	d407      	bmi.n	8014ab8 <__swsetup_r+0x30>
 8014aa8:	2209      	movs	r2, #9
 8014aaa:	602a      	str	r2, [r5, #0]
 8014aac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014ab0:	81a3      	strh	r3, [r4, #12]
 8014ab2:	f04f 30ff 	mov.w	r0, #4294967295
 8014ab6:	e033      	b.n	8014b20 <__swsetup_r+0x98>
 8014ab8:	0758      	lsls	r0, r3, #29
 8014aba:	d512      	bpl.n	8014ae2 <__swsetup_r+0x5a>
 8014abc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014abe:	b141      	cbz	r1, 8014ad2 <__swsetup_r+0x4a>
 8014ac0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014ac4:	4299      	cmp	r1, r3
 8014ac6:	d002      	beq.n	8014ace <__swsetup_r+0x46>
 8014ac8:	4628      	mov	r0, r5
 8014aca:	f7ff f975 	bl	8013db8 <_free_r>
 8014ace:	2300      	movs	r3, #0
 8014ad0:	6363      	str	r3, [r4, #52]	@ 0x34
 8014ad2:	89a3      	ldrh	r3, [r4, #12]
 8014ad4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014ad8:	81a3      	strh	r3, [r4, #12]
 8014ada:	2300      	movs	r3, #0
 8014adc:	6063      	str	r3, [r4, #4]
 8014ade:	6923      	ldr	r3, [r4, #16]
 8014ae0:	6023      	str	r3, [r4, #0]
 8014ae2:	89a3      	ldrh	r3, [r4, #12]
 8014ae4:	f043 0308 	orr.w	r3, r3, #8
 8014ae8:	81a3      	strh	r3, [r4, #12]
 8014aea:	6923      	ldr	r3, [r4, #16]
 8014aec:	b94b      	cbnz	r3, 8014b02 <__swsetup_r+0x7a>
 8014aee:	89a3      	ldrh	r3, [r4, #12]
 8014af0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014af4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014af8:	d003      	beq.n	8014b02 <__swsetup_r+0x7a>
 8014afa:	4621      	mov	r1, r4
 8014afc:	4628      	mov	r0, r5
 8014afe:	f000 f88b 	bl	8014c18 <__smakebuf_r>
 8014b02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b06:	f013 0201 	ands.w	r2, r3, #1
 8014b0a:	d00a      	beq.n	8014b22 <__swsetup_r+0x9a>
 8014b0c:	2200      	movs	r2, #0
 8014b0e:	60a2      	str	r2, [r4, #8]
 8014b10:	6962      	ldr	r2, [r4, #20]
 8014b12:	4252      	negs	r2, r2
 8014b14:	61a2      	str	r2, [r4, #24]
 8014b16:	6922      	ldr	r2, [r4, #16]
 8014b18:	b942      	cbnz	r2, 8014b2c <__swsetup_r+0xa4>
 8014b1a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014b1e:	d1c5      	bne.n	8014aac <__swsetup_r+0x24>
 8014b20:	bd38      	pop	{r3, r4, r5, pc}
 8014b22:	0799      	lsls	r1, r3, #30
 8014b24:	bf58      	it	pl
 8014b26:	6962      	ldrpl	r2, [r4, #20]
 8014b28:	60a2      	str	r2, [r4, #8]
 8014b2a:	e7f4      	b.n	8014b16 <__swsetup_r+0x8e>
 8014b2c:	2000      	movs	r0, #0
 8014b2e:	e7f7      	b.n	8014b20 <__swsetup_r+0x98>
 8014b30:	20000684 	.word	0x20000684

08014b34 <_raise_r>:
 8014b34:	291f      	cmp	r1, #31
 8014b36:	b538      	push	{r3, r4, r5, lr}
 8014b38:	4605      	mov	r5, r0
 8014b3a:	460c      	mov	r4, r1
 8014b3c:	d904      	bls.n	8014b48 <_raise_r+0x14>
 8014b3e:	2316      	movs	r3, #22
 8014b40:	6003      	str	r3, [r0, #0]
 8014b42:	f04f 30ff 	mov.w	r0, #4294967295
 8014b46:	bd38      	pop	{r3, r4, r5, pc}
 8014b48:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014b4a:	b112      	cbz	r2, 8014b52 <_raise_r+0x1e>
 8014b4c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014b50:	b94b      	cbnz	r3, 8014b66 <_raise_r+0x32>
 8014b52:	4628      	mov	r0, r5
 8014b54:	f000 f830 	bl	8014bb8 <_getpid_r>
 8014b58:	4622      	mov	r2, r4
 8014b5a:	4601      	mov	r1, r0
 8014b5c:	4628      	mov	r0, r5
 8014b5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014b62:	f000 b817 	b.w	8014b94 <_kill_r>
 8014b66:	2b01      	cmp	r3, #1
 8014b68:	d00a      	beq.n	8014b80 <_raise_r+0x4c>
 8014b6a:	1c59      	adds	r1, r3, #1
 8014b6c:	d103      	bne.n	8014b76 <_raise_r+0x42>
 8014b6e:	2316      	movs	r3, #22
 8014b70:	6003      	str	r3, [r0, #0]
 8014b72:	2001      	movs	r0, #1
 8014b74:	e7e7      	b.n	8014b46 <_raise_r+0x12>
 8014b76:	2100      	movs	r1, #0
 8014b78:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014b7c:	4620      	mov	r0, r4
 8014b7e:	4798      	blx	r3
 8014b80:	2000      	movs	r0, #0
 8014b82:	e7e0      	b.n	8014b46 <_raise_r+0x12>

08014b84 <raise>:
 8014b84:	4b02      	ldr	r3, [pc, #8]	@ (8014b90 <raise+0xc>)
 8014b86:	4601      	mov	r1, r0
 8014b88:	6818      	ldr	r0, [r3, #0]
 8014b8a:	f7ff bfd3 	b.w	8014b34 <_raise_r>
 8014b8e:	bf00      	nop
 8014b90:	20000684 	.word	0x20000684

08014b94 <_kill_r>:
 8014b94:	b538      	push	{r3, r4, r5, lr}
 8014b96:	4d07      	ldr	r5, [pc, #28]	@ (8014bb4 <_kill_r+0x20>)
 8014b98:	2300      	movs	r3, #0
 8014b9a:	4604      	mov	r4, r0
 8014b9c:	4608      	mov	r0, r1
 8014b9e:	4611      	mov	r1, r2
 8014ba0:	602b      	str	r3, [r5, #0]
 8014ba2:	f7ed fcab 	bl	80024fc <_kill>
 8014ba6:	1c43      	adds	r3, r0, #1
 8014ba8:	d102      	bne.n	8014bb0 <_kill_r+0x1c>
 8014baa:	682b      	ldr	r3, [r5, #0]
 8014bac:	b103      	cbz	r3, 8014bb0 <_kill_r+0x1c>
 8014bae:	6023      	str	r3, [r4, #0]
 8014bb0:	bd38      	pop	{r3, r4, r5, pc}
 8014bb2:	bf00      	nop
 8014bb4:	20013804 	.word	0x20013804

08014bb8 <_getpid_r>:
 8014bb8:	f7ed bc98 	b.w	80024ec <_getpid>

08014bbc <_malloc_usable_size_r>:
 8014bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014bc0:	1f18      	subs	r0, r3, #4
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	bfbc      	itt	lt
 8014bc6:	580b      	ldrlt	r3, [r1, r0]
 8014bc8:	18c0      	addlt	r0, r0, r3
 8014bca:	4770      	bx	lr

08014bcc <__swhatbuf_r>:
 8014bcc:	b570      	push	{r4, r5, r6, lr}
 8014bce:	460c      	mov	r4, r1
 8014bd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014bd4:	2900      	cmp	r1, #0
 8014bd6:	b096      	sub	sp, #88	@ 0x58
 8014bd8:	4615      	mov	r5, r2
 8014bda:	461e      	mov	r6, r3
 8014bdc:	da0d      	bge.n	8014bfa <__swhatbuf_r+0x2e>
 8014bde:	89a3      	ldrh	r3, [r4, #12]
 8014be0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014be4:	f04f 0100 	mov.w	r1, #0
 8014be8:	bf14      	ite	ne
 8014bea:	2340      	movne	r3, #64	@ 0x40
 8014bec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014bf0:	2000      	movs	r0, #0
 8014bf2:	6031      	str	r1, [r6, #0]
 8014bf4:	602b      	str	r3, [r5, #0]
 8014bf6:	b016      	add	sp, #88	@ 0x58
 8014bf8:	bd70      	pop	{r4, r5, r6, pc}
 8014bfa:	466a      	mov	r2, sp
 8014bfc:	f000 f848 	bl	8014c90 <_fstat_r>
 8014c00:	2800      	cmp	r0, #0
 8014c02:	dbec      	blt.n	8014bde <__swhatbuf_r+0x12>
 8014c04:	9901      	ldr	r1, [sp, #4]
 8014c06:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014c0a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014c0e:	4259      	negs	r1, r3
 8014c10:	4159      	adcs	r1, r3
 8014c12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014c16:	e7eb      	b.n	8014bf0 <__swhatbuf_r+0x24>

08014c18 <__smakebuf_r>:
 8014c18:	898b      	ldrh	r3, [r1, #12]
 8014c1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014c1c:	079d      	lsls	r5, r3, #30
 8014c1e:	4606      	mov	r6, r0
 8014c20:	460c      	mov	r4, r1
 8014c22:	d507      	bpl.n	8014c34 <__smakebuf_r+0x1c>
 8014c24:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014c28:	6023      	str	r3, [r4, #0]
 8014c2a:	6123      	str	r3, [r4, #16]
 8014c2c:	2301      	movs	r3, #1
 8014c2e:	6163      	str	r3, [r4, #20]
 8014c30:	b003      	add	sp, #12
 8014c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014c34:	ab01      	add	r3, sp, #4
 8014c36:	466a      	mov	r2, sp
 8014c38:	f7ff ffc8 	bl	8014bcc <__swhatbuf_r>
 8014c3c:	9f00      	ldr	r7, [sp, #0]
 8014c3e:	4605      	mov	r5, r0
 8014c40:	4639      	mov	r1, r7
 8014c42:	4630      	mov	r0, r6
 8014c44:	f7ff f92c 	bl	8013ea0 <_malloc_r>
 8014c48:	b948      	cbnz	r0, 8014c5e <__smakebuf_r+0x46>
 8014c4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014c4e:	059a      	lsls	r2, r3, #22
 8014c50:	d4ee      	bmi.n	8014c30 <__smakebuf_r+0x18>
 8014c52:	f023 0303 	bic.w	r3, r3, #3
 8014c56:	f043 0302 	orr.w	r3, r3, #2
 8014c5a:	81a3      	strh	r3, [r4, #12]
 8014c5c:	e7e2      	b.n	8014c24 <__smakebuf_r+0xc>
 8014c5e:	89a3      	ldrh	r3, [r4, #12]
 8014c60:	6020      	str	r0, [r4, #0]
 8014c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014c66:	81a3      	strh	r3, [r4, #12]
 8014c68:	9b01      	ldr	r3, [sp, #4]
 8014c6a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014c6e:	b15b      	cbz	r3, 8014c88 <__smakebuf_r+0x70>
 8014c70:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014c74:	4630      	mov	r0, r6
 8014c76:	f000 f81d 	bl	8014cb4 <_isatty_r>
 8014c7a:	b128      	cbz	r0, 8014c88 <__smakebuf_r+0x70>
 8014c7c:	89a3      	ldrh	r3, [r4, #12]
 8014c7e:	f023 0303 	bic.w	r3, r3, #3
 8014c82:	f043 0301 	orr.w	r3, r3, #1
 8014c86:	81a3      	strh	r3, [r4, #12]
 8014c88:	89a3      	ldrh	r3, [r4, #12]
 8014c8a:	431d      	orrs	r5, r3
 8014c8c:	81a5      	strh	r5, [r4, #12]
 8014c8e:	e7cf      	b.n	8014c30 <__smakebuf_r+0x18>

08014c90 <_fstat_r>:
 8014c90:	b538      	push	{r3, r4, r5, lr}
 8014c92:	4d07      	ldr	r5, [pc, #28]	@ (8014cb0 <_fstat_r+0x20>)
 8014c94:	2300      	movs	r3, #0
 8014c96:	4604      	mov	r4, r0
 8014c98:	4608      	mov	r0, r1
 8014c9a:	4611      	mov	r1, r2
 8014c9c:	602b      	str	r3, [r5, #0]
 8014c9e:	f7ed fc8d 	bl	80025bc <_fstat>
 8014ca2:	1c43      	adds	r3, r0, #1
 8014ca4:	d102      	bne.n	8014cac <_fstat_r+0x1c>
 8014ca6:	682b      	ldr	r3, [r5, #0]
 8014ca8:	b103      	cbz	r3, 8014cac <_fstat_r+0x1c>
 8014caa:	6023      	str	r3, [r4, #0]
 8014cac:	bd38      	pop	{r3, r4, r5, pc}
 8014cae:	bf00      	nop
 8014cb0:	20013804 	.word	0x20013804

08014cb4 <_isatty_r>:
 8014cb4:	b538      	push	{r3, r4, r5, lr}
 8014cb6:	4d06      	ldr	r5, [pc, #24]	@ (8014cd0 <_isatty_r+0x1c>)
 8014cb8:	2300      	movs	r3, #0
 8014cba:	4604      	mov	r4, r0
 8014cbc:	4608      	mov	r0, r1
 8014cbe:	602b      	str	r3, [r5, #0]
 8014cc0:	f7ed fc8c 	bl	80025dc <_isatty>
 8014cc4:	1c43      	adds	r3, r0, #1
 8014cc6:	d102      	bne.n	8014cce <_isatty_r+0x1a>
 8014cc8:	682b      	ldr	r3, [r5, #0]
 8014cca:	b103      	cbz	r3, 8014cce <_isatty_r+0x1a>
 8014ccc:	6023      	str	r3, [r4, #0]
 8014cce:	bd38      	pop	{r3, r4, r5, pc}
 8014cd0:	20013804 	.word	0x20013804

08014cd4 <sqrtf>:
 8014cd4:	b508      	push	{r3, lr}
 8014cd6:	ed2d 8b02 	vpush	{d8}
 8014cda:	eeb0 8a40 	vmov.f32	s16, s0
 8014cde:	f000 f817 	bl	8014d10 <__ieee754_sqrtf>
 8014ce2:	eeb4 8a48 	vcmp.f32	s16, s16
 8014ce6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cea:	d60c      	bvs.n	8014d06 <sqrtf+0x32>
 8014cec:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8014d0c <sqrtf+0x38>
 8014cf0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014cf8:	d505      	bpl.n	8014d06 <sqrtf+0x32>
 8014cfa:	f7ff f803 	bl	8013d04 <__errno>
 8014cfe:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8014d02:	2321      	movs	r3, #33	@ 0x21
 8014d04:	6003      	str	r3, [r0, #0]
 8014d06:	ecbd 8b02 	vpop	{d8}
 8014d0a:	bd08      	pop	{r3, pc}
 8014d0c:	00000000 	.word	0x00000000

08014d10 <__ieee754_sqrtf>:
 8014d10:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014d14:	4770      	bx	lr
	...

08014d18 <_init>:
 8014d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d1a:	bf00      	nop
 8014d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d1e:	bc08      	pop	{r3}
 8014d20:	469e      	mov	lr, r3
 8014d22:	4770      	bx	lr

08014d24 <_fini>:
 8014d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d26:	bf00      	nop
 8014d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014d2a:	bc08      	pop	{r3}
 8014d2c:	469e      	mov	lr, r3
 8014d2e:	4770      	bx	lr
