// Seed: 1135903685
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wand id_1;
  assign id_1#(
      .id_2(1),
      .id_2(-1 == 1),
      .id_2(1'd0),
      .id_2(1'd0 == 1),
      .id_2(1)
  ) = -1 - id_2;
endmodule
module module_0 (
    module_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_8;
  ;
  assign id_8 = id_5;
  id_9 :
  assert property (@(posedge id_5) -1 | id_2)
  else $unsigned(69);
  ;
  assign id_7[-1'h0==-1] = -1'b0;
endmodule
