verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/bus_clk_bridge.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/edk/system/hdl/system.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_pid_block.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_guitar_maf.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_guitar_dist.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_guitar_conf.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_guitar_amp.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_dfilt1.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_daisy_tx.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_daisy_test.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_daisy_rx.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_asg_ch.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/axi_wr_fifo.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/axi_slave.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/axi_master.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/edk/system/system_stub.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_test.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_scope.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_ps.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_pid.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_hk.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_guitar_top.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_daisy.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_asg.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_analog.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_ams.v"
verilog work "/home/eva/RedPitaya/FPGA/release1/fpga/ahead/red_pitaya.srcs/sources_1/imports/rtl/red_pitaya_top.v"
