{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 13:55:43 2021 " "Info: Processing started: Sat May 22 13:55:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZHENLIE-CHENGFAQI.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ZHENLIE-CHENGFAQI.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZHENLIE-CHENGFAQI " "Info: Found entity 1: ZHENLIE-CHENGFAQI" {  } { { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR-16/IR-8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR-16/IR-8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR-8 " "Info: Found entity 1: IR-8" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../IR-16/IR-16.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../IR-16/IR-16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IR-16 " "Info: Found entity 1: IR-16" {  } { { "../IR-16/IR-16.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-16.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ZHENLIE-CHENGFAQI-UNIT.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ZHENLIE-CHENGFAQI-UNIT.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ZHENLIE-CHENGFAQI-UNIT " "Info: Found entity 1: ZHENLIE-CHENGFAQI-UNIT" {  } { { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ZHENLIE-CHENGFAQI " "Info: Elaborating entity \"ZHENLIE-CHENGFAQI\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR-16 IR-16:inst2 " "Info: Elaborating entity \"IR-16\" for hierarchy \"IR-16:inst2\"" {  } { { "ZHENLIE-CHENGFAQI.bdf" "inst2" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2336 3440 3536 2688 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR-8 IR-16:inst2\|IR-8:inst2 " "Info: Elaborating entity \"IR-8\" for hierarchy \"IR-16:inst2\|IR-8:inst2\"" {  } { { "../IR-16/IR-16.bdf" "inst2" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-16.bdf" { { 176 520 616 400 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZHENLIE-CHENGFAQI-UNIT ZHENLIE-CHENGFAQI-UNIT:inst64 " "Info: Elaborating entity \"ZHENLIE-CHENGFAQI-UNIT\" for hierarchy \"ZHENLIE-CHENGFAQI-UNIT:inst64\"" {  } { { "ZHENLIE-CHENGFAQI.bdf" "inst64" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2048 728 928 2176 "inst64" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "163 " "Info: Implemented 163 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Info: Implemented 129 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 13:55:45 2021 " "Info: Processing ended: Sat May 22 13:55:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 13:55:45 2021 " "Info: Processing started: Sat May 22 13:55:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "ZHENLIE-CHENGFAQI EP2C8Q208C7 " "Info: Selected device EP2C8Q208C7 for design \"ZHENLIE-CHENGFAQI\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C7 " "Info: Device EP2C5Q208C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP (placed in PIN 132 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node CP (placed in PIN 132 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/81/quartus/bin/pin_planner.ppl" { CP } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q15 0 " "Info: Pin \"Q15\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q14 0 " "Info: Pin \"Q14\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q13 0 " "Info: Pin \"Q13\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q12 0 " "Info: Pin \"Q12\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q11 0 " "Info: Pin \"Q11\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q10 0 " "Info: Pin \"Q10\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q9 0 " "Info: Pin \"Q9\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q8 0 " "Info: Pin \"Q8\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 13:55:47 2021 " "Info: Processing ended: Sat May 22 13:55:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 13:55:48 2021 " "Info: Processing started: Sat May 22 13:55:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 13:55:49 2021 " "Info: Processing ended: Sat May 22 13:55:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 13:55:50 2021 " "Info: Processing started: Sat May 22 13:55:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ZHENLIE-CHENGFAQI -c ZHENLIE-CHENGFAQI --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "IR-16:inst2\|IR-8:inst2\|inst3 Y0 CP 27.982 ns register " "Info: tsu for register \"IR-16:inst2\|IR-8:inst2\|inst3\" (data pin = \"Y0\", clock pin = \"CP\") is 27.982 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "30.650 ns + Longest pin register " "Info: + Longest pin to register delay is 30.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns Y0 1 PIN PIN_67 11 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_67; Fanout = 11; PIN Node = 'Y0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y0 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 264 3048 3216 280 "Y0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.648 ns) + CELL(0.491 ns) 8.062 ns ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~11 2 COMB LCCOMB_X19_Y10_N26 1 " "Info: 2: + IC(6.648 ns) + CELL(0.491 ns) = 8.062 ns; Loc. = LCCOMB_X19_Y10_N26; Fanout = 1; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.139 ns" { Y0 ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.521 ns) 8.893 ns ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~12 3 COMB LCCOMB_X19_Y10_N28 2 " "Info: 3: + IC(0.310 ns) + CELL(0.521 ns) = 8.893 ns; Loc. = LCCOMB_X19_Y10_N28; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst22\|inst4~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.831 ns" { ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.521 ns) 9.728 ns ZHENLIE-CHENGFAQI-UNIT:inst21\|inst4~10 4 COMB LCCOMB_X19_Y10_N22 2 " "Info: 4: + IC(0.314 ns) + CELL(0.521 ns) = 9.728 ns; Loc. = LCCOMB_X19_Y10_N22; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst21\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 10.198 ns ZHENLIE-CHENGFAQI-UNIT:inst20\|inst4~10 5 COMB LCCOMB_X19_Y10_N16 2 " "Info: 5: + IC(0.292 ns) + CELL(0.178 ns) = 10.198 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst20\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst20|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.516 ns) 11.891 ns ZHENLIE-CHENGFAQI-UNIT:inst19\|inst1 6 COMB LCCOMB_X21_Y6_N10 2 " "Info: 6: + IC(1.177 ns) + CELL(0.516 ns) = 11.891 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst19\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { ZHENLIE-CHENGFAQI-UNIT:inst20|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst19|inst1 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.322 ns) 13.401 ns ZHENLIE-CHENGFAQI-UNIT:inst28\|inst1 7 COMB LCCOMB_X19_Y9_N20 2 " "Info: 7: + IC(1.188 ns) + CELL(0.322 ns) = 13.401 ns; Loc. = LCCOMB_X19_Y9_N20; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst28\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { ZHENLIE-CHENGFAQI-UNIT:inst19|inst1 ZHENLIE-CHENGFAQI-UNIT:inst28|inst1 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.322 ns) 14.035 ns ZHENLIE-CHENGFAQI-UNIT:inst37\|inst1 8 COMB LCCOMB_X19_Y9_N6 2 " "Info: 8: + IC(0.312 ns) + CELL(0.322 ns) = 14.035 ns; Loc. = LCCOMB_X19_Y9_N6; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst37\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { ZHENLIE-CHENGFAQI-UNIT:inst28|inst1 ZHENLIE-CHENGFAQI-UNIT:inst37|inst1 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.204 ns) + CELL(0.544 ns) 15.783 ns ZHENLIE-CHENGFAQI-UNIT:inst46\|inst4~10 9 COMB LCCOMB_X21_Y10_N0 2 " "Info: 9: + IC(1.204 ns) + CELL(0.544 ns) = 15.783 ns; Loc. = LCCOMB_X21_Y10_N0; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst46\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ZHENLIE-CHENGFAQI-UNIT:inst37|inst1 ZHENLIE-CHENGFAQI-UNIT:inst46|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.544 ns) 17.199 ns ZHENLIE-CHENGFAQI-UNIT:inst45\|inst4~10 10 COMB LCCOMB_X22_Y11_N24 3 " "Info: 10: + IC(0.872 ns) + CELL(0.544 ns) = 17.199 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 3; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst45\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.416 ns" { ZHENLIE-CHENGFAQI-UNIT:inst46|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst45|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.178 ns) 18.539 ns ZHENLIE-CHENGFAQI-UNIT:inst44\|inst4~11 11 COMB LCCOMB_X19_Y9_N8 2 " "Info: 11: + IC(1.162 ns) + CELL(0.178 ns) = 18.539 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst44\|inst4~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { ZHENLIE-CHENGFAQI-UNIT:inst45|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst44|inst4~11 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.544 ns) 20.263 ns ZHENLIE-CHENGFAQI-UNIT:inst43\|inst4~10 12 COMB LCCOMB_X22_Y11_N18 2 " "Info: 12: + IC(1.180 ns) + CELL(0.544 ns) = 20.263 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst43\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.724 ns" { ZHENLIE-CHENGFAQI-UNIT:inst44|inst4~11 ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.521 ns) 21.080 ns ZHENLIE-CHENGFAQI-UNIT:inst42\|inst4~10 13 COMB LCCOMB_X22_Y11_N20 2 " "Info: 13: + IC(0.296 ns) + CELL(0.521 ns) = 21.080 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst42\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.336 ns) + CELL(0.544 ns) 21.960 ns ZHENLIE-CHENGFAQI-UNIT:inst41\|inst4~10 14 COMB LCCOMB_X22_Y11_N6 2 " "Info: 14: + IC(0.336 ns) + CELL(0.544 ns) = 21.960 ns; Loc. = LCCOMB_X22_Y11_N6; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst41\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.880 ns" { ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst41|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.175 ns) + CELL(0.516 ns) 23.651 ns ZHENLIE-CHENGFAQI-UNIT:inst40\|inst1~12 15 COMB LCCOMB_X18_Y8_N22 2 " "Info: 15: + IC(1.175 ns) + CELL(0.516 ns) = 23.651 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst40\|inst1~12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.691 ns" { ZHENLIE-CHENGFAQI-UNIT:inst41|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst40|inst1~12 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.545 ns) 25.405 ns ZHENLIE-CHENGFAQI-UNIT:inst49\|inst1 16 COMB LCCOMB_X21_Y7_N22 2 " "Info: 16: + IC(1.209 ns) + CELL(0.545 ns) = 25.405 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst49\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.754 ns" { ZHENLIE-CHENGFAQI-UNIT:inst40|inst1~12 ZHENLIE-CHENGFAQI-UNIT:inst49|inst1 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.516 ns) 26.230 ns ZHENLIE-CHENGFAQI-UNIT:inst58\|inst1 17 COMB LCCOMB_X21_Y7_N10 2 " "Info: 17: + IC(0.309 ns) + CELL(0.516 ns) = 26.230 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst58\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { ZHENLIE-CHENGFAQI-UNIT:inst49|inst1 ZHENLIE-CHENGFAQI-UNIT:inst58|inst1 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.544 ns) 27.712 ns ZHENLIE-CHENGFAQI-UNIT:inst67\|inst4~10 18 COMB LCCOMB_X21_Y11_N6 2 " "Info: 18: + IC(0.938 ns) + CELL(0.544 ns) = 27.712 ns; Loc. = LCCOMB_X21_Y11_N6; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst67\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { ZHENLIE-CHENGFAQI-UNIT:inst58|inst1 ZHENLIE-CHENGFAQI-UNIT:inst67|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.937 ns) + CELL(0.544 ns) 29.193 ns ZHENLIE-CHENGFAQI-UNIT:inst66\|inst4~10 19 COMB LCCOMB_X21_Y7_N20 2 " "Info: 19: + IC(0.937 ns) + CELL(0.544 ns) = 29.193 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst66\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.481 ns" { ZHENLIE-CHENGFAQI-UNIT:inst67|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst66|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.544 ns) 30.063 ns ZHENLIE-CHENGFAQI-UNIT:inst65\|inst4~10 20 COMB LCCOMB_X21_Y7_N30 2 " "Info: 20: + IC(0.326 ns) + CELL(0.544 ns) = 30.063 ns; Loc. = LCCOMB_X21_Y7_N30; Fanout = 2; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst65\|inst4~10'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.870 ns" { ZHENLIE-CHENGFAQI-UNIT:inst66|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst65|inst4~10 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 408 840 904 456 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.178 ns) 30.554 ns ZHENLIE-CHENGFAQI-UNIT:inst64\|inst1~11 21 COMB LCCOMB_X21_Y7_N2 1 " "Info: 21: + IC(0.313 ns) + CELL(0.178 ns) = 30.554 ns; Loc. = LCCOMB_X21_Y7_N2; Fanout = 1; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst64\|inst1~11'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { ZHENLIE-CHENGFAQI-UNIT:inst65|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst64|inst1~11 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 30.650 ns IR-16:inst2\|IR-8:inst2\|inst3 22 REG LCFF_X21_Y7_N3 1 " "Info: 22: + IC(0.000 ns) + CELL(0.096 ns) = 30.650 ns; Loc. = LCFF_X21_Y7_N3; Fanout = 1; REG Node = 'IR-16:inst2\|IR-8:inst2\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ZHENLIE-CHENGFAQI-UNIT:inst64|inst1~11 IR-16:inst2|IR-8:inst2|inst3 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.152 ns ( 33.12 % ) " "Info: Total cell delay = 10.152 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "20.498 ns ( 66.88 % ) " "Info: Total interconnect delay = 20.498 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "30.650 ns" { Y0 ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst20|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst19|inst1 ZHENLIE-CHENGFAQI-UNIT:inst28|inst1 ZHENLIE-CHENGFAQI-UNIT:inst37|inst1 ZHENLIE-CHENGFAQI-UNIT:inst46|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst45|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst44|inst4~11 ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst41|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst40|inst1~12 ZHENLIE-CHENGFAQI-UNIT:inst49|inst1 ZHENLIE-CHENGFAQI-UNIT:inst58|inst1 ZHENLIE-CHENGFAQI-UNIT:inst67|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst66|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst65|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst64|inst1~11 IR-16:inst2|IR-8:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "30.650 ns" { Y0 {} Y0~combout {} ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 {} ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 {} ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst20|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst19|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst28|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst37|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst46|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst45|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst44|inst4~11 {} ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst41|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst40|inst1~12 {} ZHENLIE-CHENGFAQI-UNIT:inst49|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst58|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst67|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst66|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst65|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst64|inst1~11 {} IR-16:inst2|IR-8:inst2|inst3 {} } { 0.000ns 0.000ns 6.648ns 0.310ns 0.314ns 0.292ns 1.177ns 1.188ns 0.312ns 1.204ns 0.872ns 1.162ns 1.180ns 0.296ns 0.336ns 1.175ns 1.209ns 0.309ns 0.938ns 0.937ns 0.326ns 0.313ns 0.000ns } { 0.000ns 0.923ns 0.491ns 0.521ns 0.521ns 0.178ns 0.516ns 0.322ns 0.322ns 0.544ns 0.544ns 0.178ns 0.544ns 0.521ns 0.544ns 0.516ns 0.545ns 0.516ns 0.544ns 0.544ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.630 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.824 ns) + CELL(0.602 ns) 2.630 ns IR-16:inst2\|IR-8:inst2\|inst3 3 REG LCFF_X21_Y7_N3 1 " "Info: 3: + IC(0.824 ns) + CELL(0.602 ns) = 2.630 ns; Loc. = LCFF_X21_Y7_N3; Fanout = 1; REG Node = 'IR-16:inst2\|IR-8:inst2\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { CP~clkctrl IR-16:inst2|IR-8:inst2|inst3 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 200 464 528 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.80 % ) " "Info: Total cell delay = 1.678 ns ( 63.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.952 ns ( 36.20 % ) " "Info: Total interconnect delay = 0.952 ns ( 36.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { CP CP~clkctrl IR-16:inst2|IR-8:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { CP {} CP~combout {} CP~clkctrl {} IR-16:inst2|IR-8:inst2|inst3 {} } { 0.000ns 0.000ns 0.128ns 0.824ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "30.650 ns" { Y0 ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst20|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst19|inst1 ZHENLIE-CHENGFAQI-UNIT:inst28|inst1 ZHENLIE-CHENGFAQI-UNIT:inst37|inst1 ZHENLIE-CHENGFAQI-UNIT:inst46|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst45|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst44|inst4~11 ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst41|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst40|inst1~12 ZHENLIE-CHENGFAQI-UNIT:inst49|inst1 ZHENLIE-CHENGFAQI-UNIT:inst58|inst1 ZHENLIE-CHENGFAQI-UNIT:inst67|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst66|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst65|inst4~10 ZHENLIE-CHENGFAQI-UNIT:inst64|inst1~11 IR-16:inst2|IR-8:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "30.650 ns" { Y0 {} Y0~combout {} ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~11 {} ZHENLIE-CHENGFAQI-UNIT:inst22|inst4~12 {} ZHENLIE-CHENGFAQI-UNIT:inst21|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst20|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst19|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst28|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst37|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst46|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst45|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst44|inst4~11 {} ZHENLIE-CHENGFAQI-UNIT:inst43|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst42|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst41|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst40|inst1~12 {} ZHENLIE-CHENGFAQI-UNIT:inst49|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst58|inst1 {} ZHENLIE-CHENGFAQI-UNIT:inst67|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst66|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst65|inst4~10 {} ZHENLIE-CHENGFAQI-UNIT:inst64|inst1~11 {} IR-16:inst2|IR-8:inst2|inst3 {} } { 0.000ns 0.000ns 6.648ns 0.310ns 0.314ns 0.292ns 1.177ns 1.188ns 0.312ns 1.204ns 0.872ns 1.162ns 1.180ns 0.296ns 0.336ns 1.175ns 1.209ns 0.309ns 0.938ns 0.937ns 0.326ns 0.313ns 0.000ns } { 0.000ns 0.923ns 0.491ns 0.521ns 0.521ns 0.178ns 0.516ns 0.322ns 0.322ns 0.544ns 0.544ns 0.178ns 0.544ns 0.521ns 0.544ns 0.516ns 0.545ns 0.516ns 0.544ns 0.544ns 0.544ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.630 ns" { CP CP~clkctrl IR-16:inst2|IR-8:inst2|inst3 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.630 ns" { CP {} CP~combout {} CP~clkctrl {} IR-16:inst2|IR-8:inst2|inst3 {} } { 0.000ns 0.000ns 0.128ns 0.824ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q5 IR-16:inst2\|IR-8:inst3\|inst 8.573 ns register " "Info: tco from clock \"CP\" to destination pin \"Q5\" through register \"IR-16:inst2\|IR-8:inst3\|inst\" is 8.573 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.636 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.602 ns) 2.636 ns IR-16:inst2\|IR-8:inst3\|inst 3 REG LCFF_X21_Y6_N5 1 " "Info: 3: + IC(0.830 ns) + CELL(0.602 ns) = 2.636 ns; Loc. = LCFF_X21_Y6_N5; Fanout = 1; REG Node = 'IR-16:inst2\|IR-8:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { CP~clkctrl IR-16:inst2|IR-8:inst3|inst } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 304 464 528 384 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.66 % ) " "Info: Total cell delay = 1.678 ns ( 63.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 36.34 % ) " "Info: Total interconnect delay = 0.958 ns ( 36.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CP CP~clkctrl IR-16:inst2|IR-8:inst3|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CP {} CP~combout {} CP~clkctrl {} IR-16:inst2|IR-8:inst3|inst {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 304 464 528 384 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.660 ns + Longest register pin " "Info: + Longest register to pin delay is 5.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR-16:inst2\|IR-8:inst3\|inst 1 REG LCFF_X21_Y6_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y6_N5; Fanout = 1; REG Node = 'IR-16:inst2\|IR-8:inst3\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR-16:inst2|IR-8:inst3|inst } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 304 464 528 384 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.750 ns) + CELL(2.910 ns) 5.660 ns Q5 2 PIN PIN_147 0 " "Info: 2: + IC(2.750 ns) + CELL(2.910 ns) = 5.660 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'Q5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { IR-16:inst2|IR-8:inst3|inst Q5 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2520 3536 3712 2536 "Q5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.910 ns ( 51.41 % ) " "Info: Total cell delay = 2.910 ns ( 51.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.750 ns ( 48.59 % ) " "Info: Total interconnect delay = 2.750 ns ( 48.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { IR-16:inst2|IR-8:inst3|inst Q5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { IR-16:inst2|IR-8:inst3|inst {} Q5 {} } { 0.000ns 2.750ns } { 0.000ns 2.910ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CP CP~clkctrl IR-16:inst2|IR-8:inst3|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CP {} CP~combout {} CP~clkctrl {} IR-16:inst2|IR-8:inst3|inst {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.660 ns" { IR-16:inst2|IR-8:inst3|inst Q5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.660 ns" { IR-16:inst2|IR-8:inst3|inst {} Q5 {} } { 0.000ns 2.750ns } { 0.000ns 2.910ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "IR-16:inst2\|IR-8:inst2\|inst5 X4 CP -3.973 ns register " "Info: th for register \"IR-16:inst2\|IR-8:inst2\|inst5\" (data pin = \"X4\", clock pin = \"CP\") is -3.973 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.636 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.076 ns) 1.076 ns CP 1 CLK PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(1.076 ns) = 1.076 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.128 ns) + CELL(0.000 ns) 1.204 ns CP~clkctrl 2 COMB CLKCTRL_G6 16 " "Info: 2: + IC(0.128 ns) + CELL(0.000 ns) = 1.204 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'CP~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.128 ns" { CP CP~clkctrl } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 2376 3256 3424 2392 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.602 ns) 2.636 ns IR-16:inst2\|IR-8:inst2\|inst5 3 REG LCFF_X21_Y6_N1 1 " "Info: 3: + IC(0.830 ns) + CELL(0.602 ns) = 2.636 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'IR-16:inst2\|IR-8:inst2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { CP~clkctrl IR-16:inst2|IR-8:inst2|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.678 ns ( 63.66 % ) " "Info: Total cell delay = 1.678 ns ( 63.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.958 ns ( 36.34 % ) " "Info: Total interconnect delay = 0.958 ns ( 36.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CP CP~clkctrl IR-16:inst2|IR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CP {} CP~combout {} CP~clkctrl {} IR-16:inst2|IR-8:inst2|inst5 {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.895 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns X4 1 PIN PIN_84 15 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_84; Fanout = 15; PIN Node = 'X4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { X4 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI.bdf" { { 136 1672 1840 152 "X4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.728 ns) + CELL(0.178 ns) 6.799 ns ZHENLIE-CHENGFAQI-UNIT:inst67\|inst1 2 COMB LCCOMB_X21_Y6_N0 1 " "Info: 2: + IC(5.728 ns) + CELL(0.178 ns) = 6.799 ns; Loc. = LCCOMB_X21_Y6_N0; Fanout = 1; COMB Node = 'ZHENLIE-CHENGFAQI-UNIT:inst67\|inst1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.906 ns" { X4 ZHENLIE-CHENGFAQI-UNIT:inst67|inst1 } "NODE_NAME" } } { "ZHENLIE-CHENGFAQI-UNIT.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/ZHENLIE-CHENGFAQI/ZHENLIE-CHENGFAQI-UNIT.bdf" { { 296 752 816 344 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.895 ns IR-16:inst2\|IR-8:inst2\|inst5 3 REG LCFF_X21_Y6_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.895 ns; Loc. = LCFF_X21_Y6_N1; Fanout = 1; REG Node = 'IR-16:inst2\|IR-8:inst2\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ZHENLIE-CHENGFAQI-UNIT:inst67|inst1 IR-16:inst2|IR-8:inst2|inst5 } "NODE_NAME" } } { "../IR-16/IR-8.bdf" "" { Schematic "C:/Users/dell/Desktop/sdu-computer-organization-project/HeRui/IR-16/IR-8.bdf" { { 592 464 528 672 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 16.93 % ) " "Info: Total cell delay = 1.167 ns ( 16.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.728 ns ( 83.07 % ) " "Info: Total interconnect delay = 5.728 ns ( 83.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { X4 ZHENLIE-CHENGFAQI-UNIT:inst67|inst1 IR-16:inst2|IR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { X4 {} X4~combout {} ZHENLIE-CHENGFAQI-UNIT:inst67|inst1 {} IR-16:inst2|IR-8:inst2|inst5 {} } { 0.000ns 0.000ns 5.728ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CP CP~clkctrl IR-16:inst2|IR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CP {} CP~combout {} CP~clkctrl {} IR-16:inst2|IR-8:inst2|inst5 {} } { 0.000ns 0.000ns 0.128ns 0.830ns } { 0.000ns 1.076ns 0.000ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.895 ns" { X4 ZHENLIE-CHENGFAQI-UNIT:inst67|inst1 IR-16:inst2|IR-8:inst2|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.895 ns" { X4 {} X4~combout {} ZHENLIE-CHENGFAQI-UNIT:inst67|inst1 {} IR-16:inst2|IR-8:inst2|inst5 {} } { 0.000ns 0.000ns 5.728ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 22 13:55:51 2021 " "Info: Processing ended: Sat May 22 13:55:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3 s " "Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
