{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650617518696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650617518696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 11:51:58 2022 " "Processing started: Fri Apr 22 11:51:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650617518696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1650617518696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab2 -c lab2 " "Command: quartus_sta lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1650617518696 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1650617518820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1650617519426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1650617519426 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617519470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617519470 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1650617520058 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab2.sdc " "Synopsys Design Constraints File file not found: 'lab2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1650617520086 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617520087 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650617520088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLR CLR " "create_clock -period 1.000 -name CLR CLR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650617520088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cont_unit:cont_unit_deneme\|state.00 cont_unit:cont_unit_deneme\|state.00 " "create_clock -period 1.000 -name cont_unit:cont_unit_deneme\|state.00 cont_unit:cont_unit_deneme\|state.00" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1650617520088 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617520088 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617520089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617520089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617520089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617520089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617520089 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617520089 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617520089 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1650617520090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617520091 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1650617520092 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650617520100 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617520119 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617520119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.567 " "Worst-case setup slack is -7.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.567             -45.147 cont_unit:cont_unit_deneme\|state.00  " "   -7.567             -45.147 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.643            -117.065 clock  " "   -6.643            -117.065 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.238              -9.897 CLR  " "   -4.238              -9.897 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617520120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.550 " "Worst-case hold slack is -4.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.550             -32.930 CLR  " "   -4.550             -32.930 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.618             -29.439 clock  " "   -3.618             -29.439 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588              -6.688 cont_unit:cont_unit_deneme\|state.00  " "   -1.588              -6.688 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617520124 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617520128 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617520131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -25.579 clock  " "   -0.724             -25.579 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 CLR  " "    0.188               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520133 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.272               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617520133 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617520133 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650617520145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650617520181 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650617521715 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617521821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617521821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617521821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617521821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617521821 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617521821 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617521821 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617521822 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617521830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617521830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.512 " "Worst-case setup slack is -7.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.512             -45.467 cont_unit:cont_unit_deneme\|state.00  " "   -7.512             -45.467 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.475            -112.426 clock  " "   -6.475            -112.426 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.242              -9.598 CLR  " "   -4.242              -9.598 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617521832 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.428 " "Worst-case hold slack is -4.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.428             -32.929 CLR  " "   -4.428             -32.929 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.629             -32.178 clock  " "   -3.629             -32.178 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.733              -6.898 cont_unit:cont_unit_deneme\|state.00  " "   -1.733              -6.898 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617521835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617521838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617521840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -25.782 clock  " "   -0.724             -25.782 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 CLR  " "    0.206               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.276               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617521841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617521841 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1650617521852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1650617522114 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1650617522924 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617522980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617522980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617522980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617522980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617522980 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617522980 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617522980 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617522980 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617522983 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617522983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.326 " "Worst-case setup slack is -3.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.326             -16.985 cont_unit:cont_unit_deneme\|state.00  " "   -3.326             -16.985 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.806             -48.421 clock  " "   -2.806             -48.421 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.686              -3.139 CLR  " "   -1.686              -3.139 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617522985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.971 " "Worst-case hold slack is -1.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.971             -12.045 CLR  " "   -1.971             -12.045 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.592              -9.777 clock  " "   -1.592              -9.777 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522989 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.617              -2.670 cont_unit:cont_unit_deneme\|state.00  " "   -0.617              -2.670 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522989 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617522989 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617522993 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617522996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -1.852 clock  " "   -0.085              -1.852 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 CLR  " "    0.024               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.314               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617522998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617522998 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1650617523008 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_PS~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617523168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout " "Cell: cont_unit_deneme\|Q_en~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617523168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout " "Cell: cont_unit_deneme\|R0_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617523168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout " "Cell: cont_unit_deneme\|alu_op\[2\]~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617523168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout " "Cell: cont_unit_deneme\|mux_R0_sel\[1\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617523168 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout " "Cell: cont_unit_deneme\|qn1_reset~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1650617523168 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1650617523168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1650617523168 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1650617523171 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1650617523171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.018 " "Worst-case setup slack is -3.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.018             -15.354 cont_unit:cont_unit_deneme\|state.00  " "   -3.018             -15.354 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.322             -40.371 clock  " "   -2.322             -40.371 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.410              -1.893 CLR  " "   -1.410              -1.893 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617523175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.857 " "Worst-case hold slack is -1.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.857             -11.979 CLR  " "   -1.857             -11.979 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540             -10.112 clock  " "   -1.540             -10.112 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592              -2.471 cont_unit:cont_unit_deneme\|state.00  " "   -0.592              -2.471 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617523181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617523185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1650617523191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.084 " "Worst-case minimum pulse width slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084              -1.854 clock  " "   -0.084              -1.854 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 CLR  " "    0.019               0.000 CLR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 cont_unit:cont_unit_deneme\|state.00  " "    0.345               0.000 cont_unit:cont_unit_deneme\|state.00 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1650617523193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1650617523193 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650617524573 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1650617524573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5195 " "Peak virtual memory: 5195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650617524629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 11:52:04 2022 " "Processing ended: Fri Apr 22 11:52:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650617524629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650617524629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650617524629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1650617524629 ""}
