(footprint "CAP-EIA-6032" (version 20211014) (generator pcbnew)
  (layer "F.Cu")
  (tedit 0)
  (fp_text reference "Ref**" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp 81a700ee-52d7-4766-9f66-7822a404ba01)
  )
  (fp_text value "CAP-EIA-6032" (at 0 0) (layer "Dwgs.User") hide
    (effects (font (size 1.27 1.08585) (thickness 0.15)))
    (tstamp e39bbb1b-44b0-4c47-993c-7f7928d7847f)
  )
  (fp_poly (pts
      (xy -3.91 -2)
      (xy 3.91 -2)
      (xy 3.91 2)
      (xy -3.91 2)
    ) (layer "F.CrtYd") (width 0) (fill solid) (tstamp dff7fa9b-766d-4d56-9029-78d3fc5c4cb8))
  (fp_text reference ">Name" (at -2.54 -3.81 unlocked) (layer "F.SilkS")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 02cd2ffa-fd62-4d6d-a643-45b1d3bde98e)
  )
  (fp_text value ">Value" (at -2.54 -2.54 unlocked) (layer "F.Fab")
    (effects (font (size 0.8128 0.694944) (thickness 0.12191999999999999)) (justify left bottom))
    (tstamp 5fb07a26-4d06-497e-a85b-6759e707d38b)
  )
  (fp_line (start 3.91 -1.215) (end 3.91 1.215) (layer "F.SilkS") (width 0.2) (tstamp f9cc898b-64cf-4a20-ba4b-05143ba0eb19))
  (fp_line (start -3 -1.6) (end 3 -1.6) (layer "F.SilkS") (width 0.127) (tstamp bdb625af-aab9-4c2f-b7ef-c8178c1c8130))
  (fp_line (start -3 1.6) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp 27b6b8c1-e27c-4588-97d2-bbfe33f02afb))
  (fp_line (start -3 -1.6) (end -3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp e6609d45-4ccc-4abe-be04-2ba6ca8b0619))
  (fp_line (start 3 -1.6) (end 3 -1.3) (layer "F.SilkS") (width 0.127) (tstamp 4049b882-9051-4008-ae4f-0c15c46a3120))
  (fp_line (start -3 1.3) (end -3 1.6) (layer "F.SilkS") (width 0.127) (tstamp aaf90d34-3fed-4155-8a4a-f6d21aad266c))
  (fp_line (start 3 1.3) (end 3 1.6) (layer "F.SilkS") (width 0.127) (tstamp 8d3003f0-d561-4ba9-b535-2e69dafa2a79))
  (pad "CATHODE_-" smd rect (at -2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 09c0082f-f75e-42cc-827c-ee99960b0225))
  (pad "ANODE_+" smd rect (at 2.47 0) (size 2.37 2.23) (layers "F.Cu" "F.Mask" "F.Paste")
    (solder_mask_margin 0.1) (zone_connect 1) (thermal_gap 0.5) (tstamp 0e6f8509-8a76-4199-8d8b-d003b8ece194))
)
