# generated on Sat Aug 17 16:21:51 2024
# Top Cell: SYS_TOP

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.572  | -0.379  | -0.572  | 20.974  |   N/A   |  0.467  |
|           TNS (ns):| -27.550 | -0.757  | -26.793 |  0.000  |   N/A   |  0.000  |
|    Violating Paths:|   122   |    2    |   120   |    0    |   N/A   |    0    |
|          All Paths:|  1251   |  1231   |   424   |    9    |   N/A   |    1    |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 86.277%
Routing Overflow: 0.00% H and 0.72% V
------------------------------------------------------------
