---
layout: default
---

## The nifty chips

### before 2019

#### A Generated 7GS/s 8b Time-Interleaved SAR ADC Integrated to a Signal Analysis SoC
![Jaeduk Han](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/5_adc.jpg)  
Process: 16nm CMOS FinFET  
Tapeout Date: Dec 2016

#### A Generated SAR ADC Prototype
![Jaeduk Han](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/4_adc.jpg)  
Process: 28nm CMOS  
Tapeout Date: Dec 2015

#### A Complete 60Gb/s Transceiver
![Jaeduk Han](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/3_60trx.png)  
Process: 65nm CMOS  
Tapeout Date: May 2015

#### A 60Gb/s Receiver Frontend
![Jaeduk Han](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/2_60rxfe.jpg)  
Process: 65nm CMOS  
Tapeout Date: June 2014

#### A 5Gb/s Digitally-Controlled Decision Feedback Equalizer
![Jaeduk Han](https://raw.githubusercontent.com/jdhan/jdhan.github.io/master/assets/img/chips/1_dcdfe.jpg)  
Process: 130nm CMOS  
Tapeout Date: June 2008

[back](./)
