# Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3)
autoidx 277
module \wb_slave_adapter_Brtl_32_32
  wire input 5 \wb_we_i
  wire input 6 \wb_stb_i
  wire output 13 \wb_stall_o
  wire width 4 input 8 \wb_sel_i
  wire input 2 \wb_rst_i
  wire output 12 \wb_err_o
  wire width 32 output 10 \wb_dat_o
  wire width 32 input 4 \wb_dat_i
  wire input 7 \wb_cyc_i
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \wb_clk_i
  wire width 32 input 3 \wb_adr_i
  wire output 11 \wb_ack_o
  wire output 16 \reg_we
  wire width 32 output 15 \reg_wdata
  wire output 17 \reg_re
  wire width 32 input 9 \reg_rdata
  wire width 4 output 18 \reg_be
  wire width 32 output 14 \reg_addr
  wire \ack_q
  attribute \hdlname "_witness_ anyinit__134"
  wire \_witness_.anyinit__134
  wire $auto$rtlil.cc:3457:Mux$268
  wire $auto$ghdl.cc:827:import_module$42
  wire $auto$ghdl.cc:827:import_module$41
  wire $auto$ghdl.cc:827:import_module$38
  wire $auto$ghdl.cc:827:import_module$36
  wire $auto$ghdl.cc:827:import_module$34
  wire $auto$ghdl.cc:827:import_module$33
  wire $auto$ghdl.cc:827:import_module$32
  wire $auto$ghdl.cc:827:import_module$31
  cell $anyinit \:134
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__134
    connect \D $auto$rtlil.cc:3457:Mux$268
  end
  cell $mux \:132
    parameter \WIDTH 1
    connect \Y \reg_re
    connect \S $auto$ghdl.cc:827:import_module$42
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:131
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$42
    connect \B $auto$ghdl.cc:827:import_module$31
    connect \A $auto$ghdl.cc:827:import_module$41
  end
  cell $not \:130
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$41
    connect \A \wb_we_i
  end
  cell $mux \:126
    parameter \WIDTH 1
    connect \Y \reg_we
    connect \S $auto$ghdl.cc:827:import_module$38
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:125
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$38
    connect \B $auto$ghdl.cc:827:import_module$36
    connect \A $auto$ghdl.cc:827:import_module$32
  end
  cell $and \:123
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$36
    connect \B $auto$ghdl.cc:827:import_module$31
    connect \A \wb_we_i
  end
  cell $mux \:116
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$34
    connect \S $auto$ghdl.cc:827:import_module$33
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:113
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$33
    connect \B $auto$ghdl.cc:827:import_module$31
    connect \A $auto$ghdl.cc:827:import_module$32
  end
  cell $not \:112
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$32
    connect \A \ack_q
  end
  cell $and \:111
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$31
    connect \B \wb_cyc_i
    connect \A \wb_stb_i
  end
  cell $mux $auto$ff.cc:612:unmap_srst$267
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$268
    connect \S \wb_rst_i
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$34
  end
  cell $mux $auto$async2sync.cc:238:execute$232
    parameter \WIDTH 1
    connect \Y \ack_q
    connect \S \wb_rst_i
    connect \B 1'0
    connect \A \_witness_.anyinit__134
  end
  connect \reg_addr \wb_adr_i
  connect \reg_be \wb_sel_i
  connect \reg_wdata \wb_dat_i
  connect \wb_ack_o \ack_q
  connect \wb_dat_o \reg_rdata
  connect \wb_err_o 1'0
  connect \wb_stall_o 1'0
end
attribute \top 1
module \bus_matrix_wb
  wire \we
  wire input 5 \wb_we_i
  wire input 6 \wb_stb_i
  wire output 14 \wb_stall_o
  wire width 4 input 8 \wb_sel_i
  wire input 2 \wb_rst_i
  wire output 13 \wb_err_o
  wire width 32 output 11 \wb_dat_o
  wire width 32 input 4 \wb_dat_i
  wire input 7 \wb_cyc_i
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \wb_clk_i
  wire width 32 input 3 \wb_adr_i
  wire output 12 \wb_ack_o
  wire \u_bus_matrix_regs:52
  wire \u_bus_matrix_regs:51
  wire width 32 \u_bus_matrix_regs:50
  wire width 32 \u_bus_matrix_regs:49
  wire width 16 \u_bus_matrix_regs:48
  wire \u_bus_matrix_regs:47
  wire \u_bus_matrix_regs:45
  wire \u_bus_matrix_regs:44
  wire \u_bus_matrix_regs:43
  wire \u_bus_matrix_regs:42
  wire \u_bus_matrix_regs:41
  wire width 32 \u_bus_matrix_regs:40
  wire \u_bus_matrix_core:84
  wire \u_bus_matrix_core:83
  wire \u_bus_matrix_core:82
  wire \u_bus_matrix_core:81
  wire width 32 \u_bus_matrix_core:80
  wire width 32 \u_bus_matrix_core:79
  wire output 16 \trigger_o
  wire \reg_we
  wire \reg_re
  wire width 32 \reg_rdata_wire
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \reg_addr
  wire width 32 \rdata
  wire output 15 \pwm_o
  wire \pwm_en
  wire \presetn
  wire width 16 \pre_val
  wire \pre_en
  wire \mode
  wire width 32 \load_val
  wire \load_cmd
  wire output 17 \irq
  wire input 9 \ext_meas_i
  wire \ext_en
  wire \en
  wire \dir
  wire width 32 \current_val
  wire \cs
  wire \core_irq_pulse
  wire \core_intr
  wire width 32 \cmp_val
  wire width 32 \capture_val
  wire \capture_stb
  wire input 10 \capture_i
  wire width 6 \addr
  attribute \unused_bits "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$ghdl.cc:827:import_module$7
  attribute \unused_bits "0"
  wire $auto$ghdl.cc:827:import_module$18
  attribute \unused_bits "0 1 2 3"
  wire width 4 $auto$ghdl.cc:827:import_module$10
  cell \wb_slave_adapter_Brtl_32_32 \u_wb_adapter
    connect \wb_we_i \wb_we_i
    connect \wb_stb_i \wb_stb_i
    connect \wb_stall_o \wb_stall_o
    connect \wb_sel_i \wb_sel_i
    connect \wb_rst_i \wb_rst_i
    connect \wb_err_o \wb_err_o
    connect \wb_dat_o \wb_dat_o
    connect \wb_dat_i \wb_dat_i
    connect \wb_cyc_i \wb_cyc_i
    connect \wb_clk_i \wb_clk_i
    connect \wb_adr_i \wb_adr_i
    connect \wb_ack_o \wb_ack_o
    connect \reg_we \reg_we
    connect \reg_wdata $auto$ghdl.cc:827:import_module$7
    connect \reg_re \reg_re
    connect \reg_rdata \reg_rdata_wire
    connect \reg_be $auto$ghdl.cc:827:import_module$10
    connect \reg_addr \reg_addr
  end
  cell \bus_matrix_regs_Brtl \u_bus_matrix_regs
    connect \we \reg_we
    connect \wdata \wb_dat_i
    connect \rst_n \presetn
    connect \rdata \reg_rdata_wire
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \intr_o \irq
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cs \cs
    connect \core_irq \core_irq_pulse
    connect \cmp_val \cmp_val
    connect \clk \wb_clk_i
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \cap_en $auto$ghdl.cc:827:import_module$18
    connect \addr \reg_addr [5:0]
  end
  cell \bus_matrix_core_Brtl \u_bus_matrix_core
    connect \trigger_o \trigger_o
    connect \rst_n \presetn
    connect \pwm_o \pwm_o
    connect \pwm_en \pwm_en
    connect \pre_val \pre_val
    connect \pre_en \pre_en
    connect \mode \mode
    connect \load_val \load_val
    connect \load_cmd \load_cmd
    connect \irq \core_irq_pulse
    connect \ext_meas_i \ext_meas_i
    connect \ext_en \ext_en
    connect \en \en
    connect \dir \dir
    connect \current_val \current_val
    connect \cmp_val \cmp_val
    connect \clk \wb_clk_i
    connect \capture_val \capture_val
    connect \capture_stb \capture_stb
    connect \capture_i \capture_i
  end
  cell $or \:38
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \cs
    connect \B \reg_re
    connect \A \reg_we
  end
  cell $not \:28
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \presetn
    connect \A \wb_rst_i
  end
  connect \addr \reg_addr [5:0]
  connect \core_intr \irq
  connect \rdata \reg_rdata_wire
  connect \u_bus_matrix_core:79 \current_val
  connect \u_bus_matrix_core:80 \capture_val
  connect \u_bus_matrix_core:81 \capture_stb
  connect \u_bus_matrix_core:82 \pwm_o
  connect \u_bus_matrix_core:83 \trigger_o
  connect \u_bus_matrix_core:84 \core_irq_pulse
  connect \u_bus_matrix_regs:40 \reg_rdata_wire
  connect \u_bus_matrix_regs:41 \en
  connect \u_bus_matrix_regs:42 \mode
  connect \u_bus_matrix_regs:43 \dir
  connect \u_bus_matrix_regs:44 \pwm_en
  connect \u_bus_matrix_regs:45 \ext_en
  connect \u_bus_matrix_regs:47 \pre_en
  connect \u_bus_matrix_regs:48 \pre_val
  connect \u_bus_matrix_regs:49 \load_val
  connect \u_bus_matrix_regs:50 \cmp_val
  connect \u_bus_matrix_regs:51 \load_cmd
  connect \u_bus_matrix_regs:52 \irq
  connect \we \reg_we
end
module \bus_matrix_regs_Brtl
  wire input 4 \we
  wire width 32 input 6 \wdata
  wire input 2 \rst_n
  wire width 32 \reg_pre
  wire width 32 \reg_load
  wire width 32 \reg_int_sts
  wire width 32 \reg_int_en
  wire width 32 \reg_ctrl
  wire width 32 \reg_cmp
  wire width 32 \reg_cap
  wire width 32 output 11 \rdata
  wire output 15 \pwm_en
  wire width 16 output 19 \pre_val
  wire output 18 \pre_en
  wire output 13 \mode
  wire width 32 output 20 \load_val
  wire output 22 \load_cmd
  wire output 23 \intr_o
  wire output 16 \ext_en
  wire output 12 \en
  wire output 14 \dir
  wire width 32 input 7 \current_val
  wire input 3 \cs
  wire input 10 \core_irq
  wire width 32 output 21 \cmp_val
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  wire width 32 input 8 \capture_val
  wire input 9 \capture_stb
  wire output 17 \cap_en
  wire width 6 input 5 \addr
  wire width 32 $auto$rtlil.cc:3457:Mux$266
  wire width 32 $auto$rtlil.cc:3457:Mux$264
  wire width 2 $auto$rtlil.cc:3457:Mux$262
  wire width 32 $auto$rtlil.cc:3457:Mux$260
  wire width 32 $auto$rtlil.cc:3457:Mux$258
  wire width 32 $auto$rtlil.cc:3457:Mux$256
  wire width 32 $auto$rtlil.cc:3457:Mux$254
  wire $auto$ghdl.cc:827:import_module$99
  wire $auto$ghdl.cc:827:import_module$98
  wire $auto$ghdl.cc:827:import_module$94
  wire $auto$ghdl.cc:827:import_module$93
  wire $auto$ghdl.cc:827:import_module$92
  wire $auto$ghdl.cc:827:import_module$91
  wire $auto$ghdl.cc:827:import_module$88
  wire $auto$ghdl.cc:827:import_module$87
  wire width 32 $auto$ghdl.cc:827:import_module$86
  wire width 32 $auto$ghdl.cc:827:import_module$85
  wire width 32 $auto$ghdl.cc:827:import_module$84
  wire width 32 $auto$ghdl.cc:827:import_module$83
  wire width 32 $auto$ghdl.cc:827:import_module$82
  wire width 32 $auto$ghdl.cc:827:import_module$81
  wire width 32 $auto$ghdl.cc:827:import_module$80
  wire width 32 $auto$ghdl.cc:827:import_module$79
  wire width 32 $auto$ghdl.cc:827:import_module$78
  wire width 32 $auto$ghdl.cc:827:import_module$77
  wire width 32 $auto$ghdl.cc:827:import_module$76
  wire width 32 $auto$ghdl.cc:827:import_module$75
  wire width 32 $auto$ghdl.cc:827:import_module$74
  wire width 32 $auto$ghdl.cc:827:import_module$73
  wire width 32 $auto$ghdl.cc:827:import_module$64
  wire $auto$ghdl.cc:827:import_module$63
  wire $auto$ghdl.cc:827:import_module$62
  wire $auto$ghdl.cc:827:import_module$61
  wire $auto$ghdl.cc:827:import_module$60
  wire $auto$ghdl.cc:827:import_module$59
  wire $auto$ghdl.cc:827:import_module$58
  wire $auto$ghdl.cc:827:import_module$56
  wire $auto$ghdl.cc:827:import_module$54
  wire $auto$ghdl.cc:827:import_module$53
  wire $auto$ghdl.cc:827:import_module$47
  wire $auto$ghdl.cc:827:import_module$46
  wire $auto$ghdl.cc:827:import_module$45
  wire width 32 $auto$ghdl.cc:827:import_module$112
  wire width 32 $auto$ghdl.cc:827:import_module$110
  wire width 32 $auto$ghdl.cc:827:import_module$107
  wire width 32 $auto$ghdl.cc:827:import_module$105
  wire width 32 $auto$ghdl.cc:827:import_module$103
  wire width 32 $auto$ghdl.cc:827:import_module$101
  wire $auto$ghdl.cc:827:import_module$100
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$229
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$227
  attribute \init 2'00
  wire width 2 $auto$async2sync.cc:234:execute$225
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$223
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$221
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$219
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$217
  cell $ff \:302
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$229
    connect \D $auto$rtlil.cc:3457:Mux$266
  end
  cell $mux \:301
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$112
    connect \S $auto$ghdl.cc:827:import_module$88
    connect \B \capture_val
    connect \A \reg_cap
  end
  cell $ff \:300
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$227
    connect \D $auto$rtlil.cc:3457:Mux$264
  end
  cell $mux \:299
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$110
    connect \S $auto$ghdl.cc:827:import_module$45
    connect \B $auto$ghdl.cc:827:import_module$86
    connect \A \reg_cmp
  end
  cell $ff \:298
    parameter \WIDTH 2
    connect \Q $auto$async2sync.cc:234:execute$225
    connect \D $auto$rtlil.cc:3457:Mux$262
  end
  cell $ff \:297
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$223
    connect \D $auto$rtlil.cc:3457:Mux$260
  end
  cell $mux \:296
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$107
    connect \S $auto$ghdl.cc:827:import_module$45
    connect \B $auto$ghdl.cc:827:import_module$85
    connect \A \reg_int_en
  end
  cell $ff \:295
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$221
    connect \D $auto$rtlil.cc:3457:Mux$258
  end
  cell $mux \:294
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$105
    connect \S $auto$ghdl.cc:827:import_module$45
    connect \B $auto$ghdl.cc:827:import_module$84
    connect \A \reg_pre
  end
  cell $ff \:293
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$219
    connect \D $auto$rtlil.cc:3457:Mux$256
  end
  cell $mux \:292
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$103
    connect \S $auto$ghdl.cc:827:import_module$45
    connect \B $auto$ghdl.cc:827:import_module$83
    connect \A \reg_load
  end
  cell $ff \:291
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$217
    connect \D $auto$rtlil.cc:3457:Mux$254
  end
  cell $mux \:290
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$101
    connect \S $auto$ghdl.cc:827:import_module$87
    connect \B \wdata
    connect \A \reg_ctrl
  end
  cell $mux \:266
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$100
    connect \S \capture_stb
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$99
  end
  cell $mux \:265
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$99
    connect \S $auto$ghdl.cc:827:import_module$98
    connect \B 1'0
    connect \A \reg_int_sts [1]
  end
  cell $and \:262
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$98
    connect \B $auto$ghdl.cc:827:import_module$91
    connect \A \wdata [1]
  end
  cell $mux \:255
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$94
    connect \S \core_irq
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$93
  end
  cell $mux \:254
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$93
    connect \S $auto$ghdl.cc:827:import_module$92
    connect \B 1'0
    connect \A \reg_int_sts [0]
  end
  cell $and \:251
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$92
    connect \B $auto$ghdl.cc:827:import_module$91
    connect \A \wdata [0]
  end
  cell $and \:249
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$91
    connect \B $auto$ghdl.cc:827:import_module$45
    connect \A $auto$ghdl.cc:827:import_module$61
  end
  cell $and \:242
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$88
    connect \B \capture_stb
    connect \A \reg_ctrl [6]
  end
  cell $and \:237
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$87
    connect \B $auto$ghdl.cc:827:import_module$45
    connect \A $auto$ghdl.cc:827:import_module$56
  end
  cell $mux \:236
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$86
    connect \S $auto$ghdl.cc:827:import_module$56
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$82
  end
  cell $mux \:235
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$85
    connect \S $auto$ghdl.cc:827:import_module$56
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$81
  end
  cell $mux \:234
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$84
    connect \S $auto$ghdl.cc:827:import_module$56
    connect \B \reg_pre
    connect \A $auto$ghdl.cc:827:import_module$80
  end
  cell $mux \:233
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$83
    connect \S $auto$ghdl.cc:827:import_module$56
    connect \B \reg_load
    connect \A $auto$ghdl.cc:827:import_module$79
  end
  cell $mux \:231
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$82
    connect \S $auto$ghdl.cc:827:import_module$46
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$78
  end
  cell $mux \:230
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$81
    connect \S $auto$ghdl.cc:827:import_module$46
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$77
  end
  cell $mux \:229
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$80
    connect \S $auto$ghdl.cc:827:import_module$46
    connect \B \reg_pre
    connect \A $auto$ghdl.cc:827:import_module$76
  end
  cell $mux \:228
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$79
    connect \S $auto$ghdl.cc:827:import_module$46
    connect \B \wdata
    connect \A \reg_load
  end
  cell $mux \:227
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$78
    connect \S $auto$ghdl.cc:827:import_module$59
    connect \B \reg_cmp
    connect \A $auto$ghdl.cc:827:import_module$75
  end
  cell $mux \:226
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$77
    connect \S $auto$ghdl.cc:827:import_module$59
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$74
  end
  cell $mux \:225
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$76
    connect \S $auto$ghdl.cc:827:import_module$59
    connect \B \wdata
    connect \A \reg_pre
  end
  cell $mux \:224
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$75
    connect \S $auto$ghdl.cc:827:import_module$62
    connect \B \wdata
    connect \A \reg_cmp
  end
  cell $mux \:223
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$74
    connect \S $auto$ghdl.cc:827:import_module$62
    connect \B \reg_int_en
    connect \A $auto$ghdl.cc:827:import_module$73
  end
  cell $mux \:222
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$73
    connect \S $auto$ghdl.cc:827:import_module$60
    connect \B \wdata
    connect \A \reg_int_en
  end
  cell $mux \:204
    parameter \WIDTH 32
    connect \Y \rdata
    connect \S \cs
    connect \B $auto$ghdl.cc:827:import_module$64
    connect \A 0
  end
  cell $pmux \:202
    parameter \WIDTH 32
    parameter \S_WIDTH 8
    connect \Y $auto$ghdl.cc:827:import_module$64
    connect \S { $auto$ghdl.cc:827:import_module$63 $auto$ghdl.cc:827:import_module$62 $auto$ghdl.cc:827:import_module$61 $auto$ghdl.cc:827:import_module$60 $auto$ghdl.cc:827:import_module$59 $auto$ghdl.cc:827:import_module$58 $auto$ghdl.cc:827:import_module$46 $auto$ghdl.cc:827:import_module$56 }
    connect \B { \reg_cap \reg_cmp 30'000000000000000000000000000000 \reg_int_sts [1:0] \reg_int_en \reg_pre \current_val \reg_load \reg_ctrl }
    connect \A 0
  end
  cell $eq \:199
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$63
    connect \B 5'11100
    connect \A \addr
  end
  cell $eq \:197
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$62
    connect \B 5'11000
    connect \A \addr
  end
  cell $eq \:195
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$61
    connect \B 5'10100
    connect \A \addr
  end
  cell $eq \:193
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 5
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$60
    connect \B 5'10000
    connect \A \addr
  end
  cell $eq \:191
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$59
    connect \B 4'1100
    connect \A \addr
  end
  cell $eq \:189
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 4
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$58
    connect \B 4'1000
    connect \A \addr
  end
  cell $logic_not \:185
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$56
    connect \A \addr
  end
  cell $or \:181
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \intr_o
    connect \B $auto$ghdl.cc:827:import_module$54
    connect \A $auto$ghdl.cc:827:import_module$53
  end
  cell $and \:180
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$54
    connect \B \reg_int_en [1]
    connect \A \reg_int_sts [1]
  end
  cell $and \:177
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$53
    connect \B \reg_int_en [0]
    connect \A \reg_int_sts [0]
  end
  cell $mux \:174
    parameter \WIDTH 32
    connect \Y \load_val
    connect \S $auto$ghdl.cc:827:import_module$47
    connect \B \wdata
    connect \A \reg_load
  end
  cell $mux \:168
    parameter \WIDTH 1
    connect \Y \load_cmd
    connect \S $auto$ghdl.cc:827:import_module$47
    connect \B 1'1
    connect \A 1'0
  end
  cell $and \:167
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$47
    connect \B $auto$ghdl.cc:827:import_module$45
    connect \A $auto$ghdl.cc:827:import_module$46
  end
  cell $eq \:166
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 3
    parameter \B_SIGNED 0
    parameter \A_WIDTH 6
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$46
    connect \B 3'100
    connect \A \addr
  end
  cell $and \:164
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$45
    connect \B \cs
    connect \A \we
  end
  cell $mux $auto$ff.cc:614:unmap_srst$265
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$266
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$112
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$263
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$264
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$110
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$261
    parameter \WIDTH 2
    connect \Y $auto$rtlil.cc:3457:Mux$262
    connect \S \rst_n
    connect \B { $auto$ghdl.cc:827:import_module$100 $auto$ghdl.cc:827:import_module$94 }
    connect \A 2'00
  end
  cell $mux $auto$ff.cc:614:unmap_srst$259
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$260
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$107
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$257
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$258
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$105
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$255
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$256
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$103
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$253
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$254
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$101
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$230
    parameter \WIDTH 32
    connect \Y \reg_cap
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$229
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$228
    parameter \WIDTH 32
    connect \Y \reg_cmp
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$227
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$226
    parameter \WIDTH 2
    connect \Y \reg_int_sts [1:0]
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$225
    connect \A 2'00
  end
  cell $mux $auto$async2sync.cc:243:execute$224
    parameter \WIDTH 32
    connect \Y \reg_int_en
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$223
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$222
    parameter \WIDTH 32
    connect \Y \reg_pre
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$221
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$220
    parameter \WIDTH 32
    connect \Y \reg_load
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$219
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$218
    parameter \WIDTH 32
    connect \Y \reg_ctrl
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$217
    connect \A 0
  end
  connect \cap_en \reg_ctrl [6]
  connect \cmp_val \reg_cmp
  connect \dir \reg_ctrl [3]
  connect \en \reg_ctrl [0]
  connect \ext_en \reg_ctrl [5]
  connect \mode \reg_ctrl [1]
  connect \pre_en \reg_ctrl [2]
  connect \pre_val \reg_pre [15:0]
  connect \pwm_en \reg_ctrl [4]
  connect \reg_int_sts [31:2] 30'000000000000000000000000000000
end
module \bus_matrix_core_Brtl
  wire output 19 \trigger_o
  wire \tick
  wire input 2 \rst_n
  wire output 18 \pwm_o
  wire input 6 \pwm_en
  wire width 16 \prescaler
  wire width 16 input 9 \pre_val
  wire input 8 \pre_en
  wire \op_done
  wire input 4 \mode
  wire width 32 input 10 \load_val
  wire input 12 \load_cmd
  wire output 20 \irq
  wire \ext_tick
  wire \ext_meas_re
  wire input 13 \ext_meas_i
  wire \ext_meas_d
  wire input 7 \ext_en
  wire input 3 \en
  wire input 5 \dir
  wire width 32 output 15 \current_val
  wire width 32 \counter
  wire width 32 input 11 \cmp_val
  wire \clk_tick
  attribute \replaced_by_gclk 1'1
  attribute \keep 1
  wire input 1 \clk
  wire width 32 output 16 \capture_val
  wire output 17 \capture_stb
  wire \capture_re
  wire input 14 \capture_i
  wire \capture_d
  attribute \hdlname "_witness_ anyinit__483"
  wire \_witness_.anyinit__483
  attribute \hdlname "_witness_ anyinit__482"
  wire \_witness_.anyinit__482
  attribute \hdlname "_witness_ anyinit__481"
  wire \_witness_.anyinit__481
  attribute \hdlname "_witness_ anyinit__480"
  wire width 32 \_witness_.anyinit__480
  wire $auto$rtlil.cc:3457:Mux$252
  wire $auto$rtlil.cc:3457:Mux$250
  wire $auto$rtlil.cc:3457:Mux$248
  wire $auto$rtlil.cc:3457:Mux$246
  wire width 16 $auto$rtlil.cc:3457:Mux$244
  wire width 32 $auto$rtlil.cc:3457:Mux$242
  wire $auto$rtlil.cc:3457:Mux$238
  wire $auto$rtlil.cc:3457:Mux$236
  wire width 32 $auto$rtlil.cc:3457:Mux$234
  wire width 32 $auto$ghdl.cc:827:import_module$186
  wire $auto$ghdl.cc:827:import_module$184
  wire $auto$ghdl.cc:827:import_module$183
  wire $auto$ghdl.cc:827:import_module$182
  wire $auto$ghdl.cc:827:import_module$181
  wire $auto$ghdl.cc:827:import_module$180
  wire width 32 $auto$ghdl.cc:827:import_module$177
  wire $auto$ghdl.cc:827:import_module$175
  wire width 32 $auto$ghdl.cc:827:import_module$174
  wire $auto$ghdl.cc:827:import_module$172
  wire width 32 $auto$ghdl.cc:827:import_module$171
  wire $auto$ghdl.cc:827:import_module$169
  wire width 32 $auto$ghdl.cc:827:import_module$168
  wire $auto$ghdl.cc:827:import_module$166
  wire width 32 $auto$ghdl.cc:827:import_module$165
  wire width 32 $auto$ghdl.cc:827:import_module$164
  wire width 32 $auto$ghdl.cc:827:import_module$162
  wire $auto$ghdl.cc:827:import_module$160
  wire width 32 $auto$ghdl.cc:827:import_module$159
  wire width 32 $auto$ghdl.cc:827:import_module$158
  wire $auto$ghdl.cc:827:import_module$155
  wire $auto$ghdl.cc:827:import_module$150
  wire width 16 $auto$ghdl.cc:827:import_module$149
  wire $auto$ghdl.cc:827:import_module$148
  wire width 16 $auto$ghdl.cc:827:import_module$147
  wire $auto$ghdl.cc:827:import_module$146
  wire width 16 $auto$ghdl.cc:827:import_module$145
  wire $auto$ghdl.cc:827:import_module$144
  wire width 16 $auto$ghdl.cc:827:import_module$143
  wire width 16 $auto$ghdl.cc:827:import_module$142
  wire $auto$ghdl.cc:827:import_module$141
  wire $auto$ghdl.cc:827:import_module$140
  wire $auto$ghdl.cc:827:import_module$139
  wire $auto$ghdl.cc:827:import_module$137
  wire $auto$ghdl.cc:827:import_module$135
  wire $auto$ghdl.cc:827:import_module$134
  wire $auto$ghdl.cc:827:import_module$133
  wire $auto$ghdl.cc:827:import_module$132
  wire $auto$ghdl.cc:827:import_module$131
  wire $auto$ghdl.cc:827:import_module$130
  wire $auto$ghdl.cc:827:import_module$129
  wire $auto$ghdl.cc:827:import_module$128
  wire $auto$ghdl.cc:827:import_module$127
  wire $auto$ghdl.cc:827:import_module$126
  wire $auto$ghdl.cc:827:import_module$125
  wire $auto$ghdl.cc:827:import_module$124
  wire $auto$ghdl.cc:827:import_module$123
  wire $auto$ghdl.cc:827:import_module$122
  wire $auto$ghdl.cc:827:import_module$121
  wire $auto$ghdl.cc:827:import_module$120
  wire $auto$ghdl.cc:827:import_module$117
  wire $auto$ghdl.cc:827:import_module$115
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$215
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$213
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$211
  attribute \init 1'0
  wire $auto$async2sync.cc:234:execute$209
  attribute \init 16'0000000000000000
  wire width 16 $auto$async2sync.cc:234:execute$207
  attribute \init 0
  wire width 32 $auto$async2sync.cc:234:execute$205
  cell $ff \:489
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$215
    connect \D $auto$rtlil.cc:3457:Mux$252
  end
  cell $ff \:488
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$213
    connect \D $auto$rtlil.cc:3457:Mux$250
  end
  cell $ff \:487
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$211
    connect \D $auto$rtlil.cc:3457:Mux$248
  end
  cell $ff \:486
    parameter \WIDTH 1
    connect \Q $auto$async2sync.cc:234:execute$209
    connect \D $auto$rtlil.cc:3457:Mux$246
  end
  cell $ff \:485
    parameter \WIDTH 16
    connect \Q $auto$async2sync.cc:234:execute$207
    connect \D $auto$rtlil.cc:3457:Mux$244
  end
  cell $ff \:484
    parameter \WIDTH 32
    connect \Q $auto$async2sync.cc:234:execute$205
    connect \D $auto$rtlil.cc:3457:Mux$242
  end
  cell $anyinit \:483
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__483
    connect \D $auto$rtlil.cc:3457:Mux$238
  end
  cell $anyinit \:482
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__482
    connect \D $auto$rtlil.cc:3457:Mux$238
  end
  cell $anyinit \:481
    parameter \WIDTH 1
    connect \Q \_witness_.anyinit__481
    connect \D $auto$rtlil.cc:3457:Mux$236
  end
  cell $anyinit \:480
    parameter \WIDTH 32
    connect \Q \_witness_.anyinit__480
    connect \D $auto$rtlil.cc:3457:Mux$234
  end
  cell $mux \:479
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$186
    connect \S \capture_re
    connect \B \counter
    connect \A \capture_val
  end
  cell $mux \:477
    parameter \WIDTH 1
    connect \Y \pwm_o
    connect \S \pwm_en
    connect \B $auto$ghdl.cc:827:import_module$184
    connect \A 1'0
  end
  cell $mux \:475
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$184
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$183
    connect \A $auto$ghdl.cc:827:import_module$181
  end
  cell $mux \:474
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$183
    connect \S $auto$ghdl.cc:827:import_module$182
    connect \B 1'1
    connect \A 1'0
  end
  cell $lt \:471
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$182
    connect \B \cmp_val
    connect \A \counter
  end
  cell $mux \:470
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$181
    connect \S $auto$ghdl.cc:827:import_module$180
    connect \B 1'1
    connect \A 1'0
  end
  cell $le \:467
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$180
    connect \B \cmp_val
    connect \A \counter
  end
  cell $mux \:452
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$177
    connect \S \load_cmd
    connect \B \load_val
    connect \A $auto$ghdl.cc:827:import_module$174
  end
  cell $mux \:449
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$175
    connect \S \load_cmd
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$172
  end
  cell $mux \:447
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$174
    connect \S $auto$ghdl.cc:827:import_module$155
    connect \B $auto$ghdl.cc:827:import_module$171
    connect \A \counter
  end
  cell $mux \:444
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$172
    connect \S $auto$ghdl.cc:827:import_module$155
    connect \B $auto$ghdl.cc:827:import_module$169
    connect \A 1'0
  end
  cell $mux \:442
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$171
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$168
    connect \A $auto$ghdl.cc:827:import_module$162
  end
  cell $mux \:440
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$169
    connect \S \dir
    connect \B $auto$ghdl.cc:827:import_module$166
    connect \A $auto$ghdl.cc:827:import_module$160
  end
  cell $mux \:439
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$168
    connect \S $auto$ghdl.cc:827:import_module$130
    connect \B $auto$ghdl.cc:827:import_module$164
    connect \A $auto$ghdl.cc:827:import_module$165
  end
  cell $mux \:435
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$166
    connect \S $auto$ghdl.cc:827:import_module$130
    connect \B 1'1
    connect \A 1'0
  end
  cell $add \:432
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$165
    connect \B 1'1
    connect \A \counter
  end
  cell $mux \:430
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$164
    connect \S \mode
    connect \B 0
    connect \A \load_val
  end
  cell $mux \:427
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$162
    connect \S $auto$ghdl.cc:827:import_module$128
    connect \B $auto$ghdl.cc:827:import_module$158
    connect \A $auto$ghdl.cc:827:import_module$159
  end
  cell $mux \:423
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$160
    connect \S $auto$ghdl.cc:827:import_module$128
    connect \B 1'1
    connect \A 1'0
  end
  cell $sub \:420
    parameter \Y_WIDTH 32
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$159
    connect \B 1'1
    connect \A \counter
  end
  cell $mux \:418
    parameter \WIDTH 32
    connect \Y $auto$ghdl.cc:827:import_module$158
    connect \S \mode
    connect \B \load_val
    connect \A 0
  end
  cell $and \:413
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$155
    connect \B $auto$ghdl.cc:827:import_module$122
    connect \A $auto$ghdl.cc:827:import_module$125
  end
  cell $mux \:406
    parameter \WIDTH 1
    connect \Y \tick
    connect \S \ext_en
    connect \B \ext_tick
    connect \A \clk_tick
  end
  cell $mux \:398
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$150
    connect \S \load_cmd
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$148
  end
  cell $mux \:396
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$149
    connect \S \load_cmd
    connect \B \pre_val
    connect \A $auto$ghdl.cc:827:import_module$147
  end
  cell $mux \:395
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$148
    connect \S $auto$ghdl.cc:827:import_module$140
    connect \B $auto$ghdl.cc:827:import_module$146
    connect \A 1'0
  end
  cell $mux \:393
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$147
    connect \S $auto$ghdl.cc:827:import_module$140
    connect \B $auto$ghdl.cc:827:import_module$145
    connect \A \prescaler
  end
  cell $mux \:392
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$146
    connect \S \pre_en
    connect \B $auto$ghdl.cc:827:import_module$144
    connect \A 1'1
  end
  cell $mux \:390
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$145
    connect \S \pre_en
    connect \B $auto$ghdl.cc:827:import_module$143
    connect \A 16'0000000000000000
  end
  cell $mux \:388
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$144
    connect \S $auto$ghdl.cc:827:import_module$141
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:385
    parameter \WIDTH 16
    connect \Y $auto$ghdl.cc:827:import_module$143
    connect \S $auto$ghdl.cc:827:import_module$141
    connect \B \pre_val
    connect \A $auto$ghdl.cc:827:import_module$142
  end
  cell $sub \:384
    parameter \Y_WIDTH 16
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$142
    connect \B 1'1
    connect \A \prescaler
  end
  cell $logic_not \:382
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 16
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$141
    connect \A \prescaler
  end
  cell $and \:380
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$140
    connect \B \en
    connect \A $auto$ghdl.cc:827:import_module$139
  end
  cell $not \:379
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$139
    connect \A \ext_en
  end
  cell $mux \:367
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$137
    connect \S \capture_re
    connect \B 1'1
    connect \A 1'0
  end
  cell $mux \:355
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$135
    connect \S $auto$ghdl.cc:827:import_module$121
    connect \B 1'0
    connect \A $auto$ghdl.cc:827:import_module$134
  end
  cell $mux \:353
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$134
    connect \S $auto$ghdl.cc:827:import_module$126
    connect \B $auto$ghdl.cc:827:import_module$133
    connect \A \op_done
  end
  cell $mux \:352
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$133
    connect \S $auto$ghdl.cc:827:import_module$129
    connect \B 1'1
    connect \A $auto$ghdl.cc:827:import_module$132
  end
  cell $mux \:350
    parameter \WIDTH 1
    connect \Y $auto$ghdl.cc:827:import_module$132
    connect \S $auto$ghdl.cc:827:import_module$131
    connect \B 1'1
    connect \A \op_done
  end
  cell $and \:348
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$131
    connect \B \dir
    connect \A $auto$ghdl.cc:827:import_module$130
  end
  cell $eq \:347
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 32
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$130
    connect \B \load_val
    connect \A \counter
  end
  cell $and \:346
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$129
    connect \B $auto$ghdl.cc:827:import_module$127
    connect \A $auto$ghdl.cc:827:import_module$128
  end
  cell $logic_not \:345
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 32
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$128
    connect \A \counter
  end
  cell $not \:343
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$127
    connect \A \dir
  end
  cell $and \:342
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$126
    connect \B $auto$ghdl.cc:827:import_module$124
    connect \A $auto$ghdl.cc:827:import_module$125
  end
  cell $not \:341
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$125
    connect \A \op_done
  end
  cell $and \:340
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$124
    connect \B $auto$ghdl.cc:827:import_module$122
    connect \A $auto$ghdl.cc:827:import_module$123
  end
  cell $not \:339
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$123
    connect \A \mode
  end
  cell $and \:338
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$122
    connect \B \en
    connect \A \tick
  end
  cell $or \:337
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$121
    connect \B $auto$ghdl.cc:827:import_module$120
    connect \A \load_cmd
  end
  cell $not \:336
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$120
    connect \A \en
  end
  cell $and \:331
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \capture_re
    connect \B $auto$ghdl.cc:827:import_module$117
    connect \A \capture_i
  end
  cell $not \:330
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$117
    connect \A \capture_d
  end
  cell $and \:329
    parameter \Y_WIDTH 1
    parameter \B_WIDTH 1
    parameter \B_SIGNED 0
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y \ext_tick
    connect \B $auto$ghdl.cc:827:import_module$115
    connect \A \ext_meas_i
  end
  cell $not \:328
    parameter \Y_WIDTH 1
    parameter \A_WIDTH 1
    parameter \A_SIGNED 0
    connect \Y $auto$ghdl.cc:827:import_module$115
    connect \A \ext_meas_d
  end
  cell $mux $auto$ff.cc:614:unmap_srst$251
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$252
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$135
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$249
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$250
    connect \S \rst_n
    connect \B \capture_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$247
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$248
    connect \S \rst_n
    connect \B \ext_meas_i
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$245
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$246
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$150
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$243
    parameter \WIDTH 16
    connect \Y $auto$rtlil.cc:3457:Mux$244
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$149
    connect \A 16'0000000000000000
  end
  cell $mux $auto$ff.cc:614:unmap_srst$241
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$242
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$177
    connect \A 0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$237
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$238
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$175
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$235
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:3457:Mux$236
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$137
    connect \A 1'0
  end
  cell $mux $auto$ff.cc:614:unmap_srst$233
    parameter \WIDTH 32
    connect \Y $auto$rtlil.cc:3457:Mux$234
    connect \S \rst_n
    connect \B $auto$ghdl.cc:827:import_module$186
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$216
    parameter \WIDTH 1
    connect \Y \op_done
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$215
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$214
    parameter \WIDTH 1
    connect \Y \capture_d
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$213
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$212
    parameter \WIDTH 1
    connect \Y \ext_meas_d
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$211
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$210
    parameter \WIDTH 1
    connect \Y \clk_tick
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$209
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$208
    parameter \WIDTH 16
    connect \Y \prescaler
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$207
    connect \A 16'0000000000000000
  end
  cell $mux $auto$async2sync.cc:243:execute$206
    parameter \WIDTH 32
    connect \Y \counter
    connect \S \rst_n
    connect \B $auto$async2sync.cc:234:execute$205
    connect \A 0
  end
  cell $mux $auto$async2sync.cc:243:execute$204
    parameter \WIDTH 1
    connect \Y \irq
    connect \S \rst_n
    connect \B \_witness_.anyinit__483
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$202
    parameter \WIDTH 1
    connect \Y \trigger_o
    connect \S \rst_n
    connect \B \_witness_.anyinit__482
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$200
    parameter \WIDTH 1
    connect \Y \capture_stb
    connect \S \rst_n
    connect \B \_witness_.anyinit__481
    connect \A 1'0
  end
  cell $mux $auto$async2sync.cc:243:execute$198
    parameter \WIDTH 32
    connect \Y \capture_val
    connect \S \rst_n
    connect \B \_witness_.anyinit__480
    connect \A 0
  end
  connect \current_val \counter
  connect \ext_meas_re \ext_tick
end
