# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clk2(R)->clk2(R)	0.969    0.456/*         0.116/*         talker_str_1xfsm_unitxstate_reg_regx0x/D    1
clk2(R)->clk2(R)	0.969    0.456/*         0.116/*         talker_str_1xfsm_unitxreq_buf_reg_reg/D    1
clk1(R)->clk1(R)	1.016    */0.623         */0.066         listener_str_1xfsm_unitxack_buf_reg_reg/D    1
clk2(R)->clk1(R)	1.016    */0.624         */0.066         listener_str_1xsync_unitxmeta_reg_reg/D    1
clk2(R)->clk2(R)	1.016    */0.624         */0.069         talker_str_1xsync_unitxsync_reg_reg/D    1
clk1(R)->clk1(R)	1.017    */0.625         */0.065         listener_str_1xsync_unitxsync_reg_reg/D    1
clk1(R)->clk2(R)	1.017    */0.629         */0.068         talker_str_1xsync_unitxmeta_reg_reg/D    1
clk2(R)->clk2(R)	1.008    0.657/*         0.077/*         talker_str_1xfsm_unitxstate_reg_regx1x/D    1
clk2(R)->clk2(R)	2.019    1.866/*         -0.934/*        talker_str_1xsync_unitxmeta_reg_reg/R    1
clk2(R)->clk2(R)	2.019    1.866/*         -0.934/*        talker_str_1xfsm_unitxstate_reg_regx1x/R    1
clk2(R)->clk2(R)	2.019    1.866/*         -0.934/*        talker_str_1xfsm_unitxstate_reg_regx0x/R    1
clk2(R)->clk2(R)	2.019    1.866/*         -0.934/*        talker_str_1xfsm_unitxreq_buf_reg_reg/R    1
clk2(R)->clk2(R)	2.019    1.866/*         -0.934/*        talker_str_1xsync_unitxsync_reg_reg/R    1
clk2(R)->clk1(R)	2.127    1.979/*         -1.045/*        listener_str_1xsync_unitxmeta_reg_reg/R    1
clk2(R)->clk1(R)	2.127    1.980/*         -1.045/*        listener_str_1xsync_unitxsync_reg_reg/R    1
clk2(R)->clk1(R)	2.127    1.980/*         -1.045/*        listener_str_1xfsm_unitxack_buf_reg_reg/R    1
