-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity FFT_DIT_RN_FFT_stage_spatial_unroll_7_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1 : OUT STD_LOGIC;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of FFT_DIT_RN_FFT_stage_spatial_unroll_7_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_3F7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111101100010001101101";
    constant ap_const_lv32_3F7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110110001010010111110";
    constant ap_const_lv32_3F74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "00111111011101001111101000001011";
    constant ap_const_lv32_3F6C835E : STD_LOGIC_VECTOR (31 downto 0) := "00111111011011001000001101011110";
    constant ap_const_lv32_3F61C598 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011000011100010110011000";
    constant ap_const_lv32_3F54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010101001101101100110001";
    constant ap_const_lv32_3F45E403 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010001011110010000000011";
    constant ap_const_lv32_3F3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001101010000010011110011";
    constant ap_const_lv32_3F226799 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001000100110011110011001";
    constant ap_const_lv32_3F0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "00111111000011100011100111011010";
    constant ap_const_lv32_3EF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "00111110111100010101101011101010";
    constant ap_const_lv32_3EC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110000111110111100010101";
    constant ap_const_lv32_3E94A031 : STD_LOGIC_VECTOR (31 downto 0) := "00111110100101001010000000110001";
    constant ap_const_lv32_3E47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "00111110010001111100010111000010";
    constant ap_const_lv32_3DC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "00111101110010001011110100110110";
    constant ap_const_lv32_248D3132 : STD_LOGIC_VECTOR (31 downto 0) := "00100100100011010011000100110010";
    constant ap_const_lv32_BDC8BD36 : STD_LOGIC_VECTOR (31 downto 0) := "10111101110010001011110100110110";
    constant ap_const_lv32_BE47C5C2 : STD_LOGIC_VECTOR (31 downto 0) := "10111110010001111100010111000010";
    constant ap_const_lv32_BE94A031 : STD_LOGIC_VECTOR (31 downto 0) := "10111110100101001010000000110001";
    constant ap_const_lv32_BEC3EF15 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110000111110111100010101";
    constant ap_const_lv32_BEF15AEA : STD_LOGIC_VECTOR (31 downto 0) := "10111110111100010101101011101010";
    constant ap_const_lv32_BF0E39DA : STD_LOGIC_VECTOR (31 downto 0) := "10111111000011100011100111011010";
    constant ap_const_lv32_BF226799 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001000100110011110011001";
    constant ap_const_lv32_BF3504F3 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001101010000010011110011";
    constant ap_const_lv32_BF45E403 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010001011110010000000011";
    constant ap_const_lv32_BF54DB31 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010101001101101100110001";
    constant ap_const_lv32_BF61C598 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011000011100010110011000";
    constant ap_const_lv32_BF6C835E : STD_LOGIC_VECTOR (31 downto 0) := "10111111011011001000001101011110";
    constant ap_const_lv32_BF74FA0B : STD_LOGIC_VECTOR (31 downto 0) := "10111111011101001111101000001011";
    constant ap_const_lv32_BF7B14BE : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110110001010010111110";
    constant ap_const_lv32_BF7EC46D : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111101100010001101101";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv32_BF800000 : STD_LOGIC_VECTOR (31 downto 0) := "10111111100000000000000000000000";
    constant ap_const_lv32_3F7FB10F : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111111011000100001111";
    constant ap_const_lv32_3F7D3AAC : STD_LOGIC_VECTOR (31 downto 0) := "00111111011111010011101010101100";
    constant ap_const_lv32_3F7853F8 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011110000101001111111000";
    constant ap_const_lv32_3F710908 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011100010000100100001000";
    constant ap_const_lv32_3F676BD8 : STD_LOGIC_VECTOR (31 downto 0) := "00111111011001110110101111011000";
    constant ap_const_lv32_3F5B941A : STD_LOGIC_VECTOR (31 downto 0) := "00111111010110111001010000011010";
    constant ap_const_lv32_3F4D9F02 : STD_LOGIC_VECTOR (31 downto 0) := "00111111010011011001111100000010";
    constant ap_const_lv32_3F3DAEF9 : STD_LOGIC_VECTOR (31 downto 0) := "00111111001111011010111011111001";
    constant ap_const_lv32_3F2BEB4A : STD_LOGIC_VECTOR (31 downto 0) := "00111111001010111110101101001010";
    constant ap_const_lv32_3F187FC0 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000110000111111111000000";
    constant ap_const_lv32_3F039C3D : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000111001110000111101";
    constant ap_const_lv32_3EDAE880 : STD_LOGIC_VECTOR (31 downto 0) := "00111110110110101110100010000000";
    constant ap_const_lv32_3EAC7CD4 : STD_LOGIC_VECTOR (31 downto 0) := "00111110101011000111110011010100";
    constant ap_const_lv32_3E78CFCC : STD_LOGIC_VECTOR (31 downto 0) := "00111110011110001100111111001100";
    constant ap_const_lv32_3E164083 : STD_LOGIC_VECTOR (31 downto 0) := "00111110000101100100000010000011";
    constant ap_const_lv32_3D48FB30 : STD_LOGIC_VECTOR (31 downto 0) := "00111101010010001111101100110000";
    constant ap_const_lv32_BD48FB30 : STD_LOGIC_VECTOR (31 downto 0) := "10111101010010001111101100110000";
    constant ap_const_lv32_BE164083 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000101100100000010000011";
    constant ap_const_lv32_BE78CFCC : STD_LOGIC_VECTOR (31 downto 0) := "10111110011110001100111111001100";
    constant ap_const_lv32_BEAC7CD4 : STD_LOGIC_VECTOR (31 downto 0) := "10111110101011000111110011010100";
    constant ap_const_lv32_BEDAE880 : STD_LOGIC_VECTOR (31 downto 0) := "10111110110110101110100010000000";
    constant ap_const_lv32_BF039C3D : STD_LOGIC_VECTOR (31 downto 0) := "10111111000000111001110000111101";
    constant ap_const_lv32_BF187FC0 : STD_LOGIC_VECTOR (31 downto 0) := "10111111000110000111111111000000";
    constant ap_const_lv32_BF2BEB4A : STD_LOGIC_VECTOR (31 downto 0) := "10111111001010111110101101001010";
    constant ap_const_lv32_BF3DAEF9 : STD_LOGIC_VECTOR (31 downto 0) := "10111111001111011010111011111001";
    constant ap_const_lv32_BF4D9F02 : STD_LOGIC_VECTOR (31 downto 0) := "10111111010011011001111100000010";
    constant ap_const_lv32_BF5B941A : STD_LOGIC_VECTOR (31 downto 0) := "10111111010110111001010000011010";
    constant ap_const_lv32_BF676BD8 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011001110110101111011000";
    constant ap_const_lv32_BF710908 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011100010000100100001000";
    constant ap_const_lv32_BF7853F8 : STD_LOGIC_VECTOR (31 downto 0) := "10111111011110000101001111111000";
    constant ap_const_lv32_BF7D3AAC : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111010011101010101100";
    constant ap_const_lv32_BF7FB10F : STD_LOGIC_VECTOR (31 downto 0) := "10111111011111111011000100001111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_668_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_loop_exit_ready_delayed : STD_LOGIC;
    signal trunc_ln398_fu_624_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter2_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter4_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter5_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter6_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter7_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter8_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter9_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter13_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter14_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter15_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter16_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter17_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter18_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter19_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter20_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter21_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln398_reg_1261_pp0_iter22_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln408_fu_638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln408_reg_1269_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_fu_654_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter9_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter10_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter11_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter12_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter13_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter14_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter15_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter16_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter17_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter18_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter19_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter20_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter21_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter22_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter23_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter24_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter25_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter26_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter27_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter28_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter29_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter30_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter31_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter32_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter33_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter34_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter35_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter36_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter37_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln8_reg_1277_pp0_iter38_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal tw_fu_681_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_reg_1329 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_3_fu_816_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_3_reg_1335 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_reg_1341_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347 : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d0_2_reg_1347_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_reg_1353_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_3_reg_1361_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_4_fu_951_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_4_reg_1369 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_5_fu_1086_p67 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_5_reg_1375 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_4_reg_1387 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393 : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter14_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter15_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter16_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter17_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter18_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter19_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter20_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter21_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter22_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter23_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_5_reg_1399 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_1_fu_1250_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_536_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_3_reg_1410 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_3_reg_1416 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_580_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_reg_1422 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_585_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_reg_1427 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_590_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ad_reg_1432 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_595_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_reg_1437 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_600_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ac_1_reg_1442 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_604_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bd_1_reg_1447 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_608_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ad_1_reg_1452 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bc_1_reg_1457 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_real_reg_1462 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_532_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d1_imag_reg_1467 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_real_reg_1472 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_549_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_imag_reg_1477 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_554_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_reg_1482 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_reg_1487 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_564_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_real_1_reg_1492 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d2_imag_1_reg_1497 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_real_1_reg_1502 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d3_imag_1_reg_1507 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_d1_real_2_reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_pred997_state5 : BOOLEAN;
    signal ap_predicate_pred1007_state5 : BOOLEAN;
    signal ap_predicate_pred1011_state4 : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter15_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter16_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter17_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter18_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter19_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter20_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter21_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter22_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter23_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter24_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter25_d1_imag_2_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal k93_fu_300 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal k_fu_662_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k93_load : STD_LOGIC_VECTOR (6 downto 0);
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local : STD_LOGIC;
    signal FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local : STD_LOGIC;
    signal lshr_ln_fu_628_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln8_cast_fu_646_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_3_fu_816_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_4_fu_951_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal tw_5_fu_1086_p65 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln17_fu_1221_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bit_sel_fu_1224_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln17_fu_1232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln17_fu_1238_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal xor_ln_fu_1242_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_528_ce : STD_LOGIC;
    signal grp_fu_532_ce : STD_LOGIC;
    signal grp_fu_536_ce : STD_LOGIC;
    signal grp_fu_540_ce : STD_LOGIC;
    signal grp_fu_544_ce : STD_LOGIC;
    signal grp_fu_549_ce : STD_LOGIC;
    signal grp_fu_554_ce : STD_LOGIC;
    signal grp_fu_559_ce : STD_LOGIC;
    signal grp_fu_564_ce : STD_LOGIC;
    signal grp_fu_568_ce : STD_LOGIC;
    signal grp_fu_572_ce : STD_LOGIC;
    signal grp_fu_576_ce : STD_LOGIC;
    signal grp_fu_580_ce : STD_LOGIC;
    signal grp_fu_585_ce : STD_LOGIC;
    signal grp_fu_590_ce : STD_LOGIC;
    signal grp_fu_595_ce : STD_LOGIC;
    signal grp_fu_600_ce : STD_LOGIC;
    signal grp_fu_604_ce : STD_LOGIC;
    signal grp_fu_608_ce : STD_LOGIC;
    signal grp_fu_612_ce : STD_LOGIC;
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter24_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter25_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter26_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter27_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter28_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter29_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter30_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter31_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter32_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter33_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter34_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter35_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter36_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter37_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter38_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter39_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_condition_924 : BOOLEAN;
    signal tw_fu_681_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_fu_681_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_3_fu_816_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_4_fu_951_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal tw_5_fu_1086_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_sparsemux_65_6_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (5 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (5 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (5 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (5 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (5 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (5 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (5 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (5 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (5 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (5 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (5 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (5 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (5 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (5 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (5 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (5 downto 0);
        din31_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component FFT_DIT_RN_flow_control_loop_delay_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_loop_exit_ready_delayed : IN STD_LOGIC );
    end component;



begin
    fsub_32ns_32ns_32_14_no_dsp_1_U210 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ac_reg_1422,
        din1 => bd_reg_1427,
        ce => grp_fu_528_ce,
        dout => grp_fu_528_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U211 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ad_reg_1432,
        din1 => bc_reg_1437,
        ce => grp_fu_532_ce,
        dout => grp_fu_532_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U212 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ac_1_reg_1442,
        din1 => bd_1_reg_1447,
        ce => grp_fu_536_ce,
        dout => grp_fu_536_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U213 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ad_1_reg_1452,
        din1 => bc_1_reg_1457,
        ce => grp_fu_540_ce,
        dout => grp_fu_540_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U214 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_reg_1341_pp0_iter24_reg,
        din1 => ap_phi_reg_pp0_iter25_d1_real_2_reg_504,
        ce => grp_fu_544_ce,
        dout => grp_fu_544_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U215 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_2_reg_1347_pp0_iter24_reg,
        din1 => ap_phi_reg_pp0_iter25_d1_imag_2_reg_516,
        ce => grp_fu_549_ce,
        dout => grp_fu_549_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U216 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_reg_1341_pp0_iter24_reg,
        din1 => ap_phi_reg_pp0_iter25_d1_real_2_reg_504,
        ce => grp_fu_554_ce,
        dout => grp_fu_554_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U217 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d0_2_reg_1347_pp0_iter24_reg,
        din1 => ap_phi_reg_pp0_iter25_d1_imag_2_reg_516,
        ce => grp_fu_559_ce,
        dout => grp_fu_559_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U218 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg,
        din1 => d1_real_3_reg_1410,
        ce => grp_fu_564_ce,
        dout => grp_fu_564_p2);

    fadd_32ns_32ns_32_14_no_dsp_1_U219 : component FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg,
        din1 => d1_imag_3_reg_1416,
        ce => grp_fu_568_ce,
        dout => grp_fu_568_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U220 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg,
        din1 => d1_real_3_reg_1410,
        ce => grp_fu_572_ce,
        dout => grp_fu_572_p2);

    fsub_32ns_32ns_32_14_no_dsp_1_U221 : component FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 14,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg,
        din1 => d1_imag_3_reg_1416,
        ce => grp_fu_576_ce,
        dout => grp_fu_576_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U222 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0,
        din1 => tw_reg_1329,
        ce => grp_fu_580_ce,
        dout => grp_fu_580_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U223 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0,
        din1 => tw_3_reg_1335,
        ce => grp_fu_585_ce,
        dout => grp_fu_585_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U224 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0,
        din1 => tw_3_reg_1335,
        ce => grp_fu_590_ce,
        dout => grp_fu_590_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U225 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0,
        din1 => tw_reg_1329,
        ce => grp_fu_595_ce,
        dout => grp_fu_595_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U226 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_4_reg_1387,
        din1 => tw_4_reg_1369,
        ce => grp_fu_600_ce,
        dout => grp_fu_600_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U227 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_5_reg_1399,
        din1 => tw_5_reg_1375,
        ce => grp_fu_604_ce,
        dout => grp_fu_604_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U228 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_4_reg_1387,
        din1 => tw_5_reg_1375,
        ce => grp_fu_608_ce,
        dout => grp_fu_608_p2);

    fmul_32ns_32ns_32_8_max_dsp_1_U229 : component FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => d1_5_reg_1399,
        din1 => tw_4_reg_1369,
        ce => grp_fu_612_ce,
        dout => grp_fu_612_p2);

    sparsemux_65_6_32_1_1_U230 : component FFT_DIT_RN_sparsemux_65_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000010",
        din1_WIDTH => 32,
        CASE2 => "000100",
        din2_WIDTH => 32,
        CASE3 => "000110",
        din3_WIDTH => 32,
        CASE4 => "001000",
        din4_WIDTH => 32,
        CASE5 => "001010",
        din5_WIDTH => 32,
        CASE6 => "001100",
        din6_WIDTH => 32,
        CASE7 => "001110",
        din7_WIDTH => 32,
        CASE8 => "010000",
        din8_WIDTH => 32,
        CASE9 => "010010",
        din9_WIDTH => 32,
        CASE10 => "010100",
        din10_WIDTH => 32,
        CASE11 => "010110",
        din11_WIDTH => 32,
        CASE12 => "011000",
        din12_WIDTH => 32,
        CASE13 => "011010",
        din13_WIDTH => 32,
        CASE14 => "011100",
        din14_WIDTH => 32,
        CASE15 => "011110",
        din15_WIDTH => 32,
        CASE16 => "100000",
        din16_WIDTH => 32,
        CASE17 => "100010",
        din17_WIDTH => 32,
        CASE18 => "100100",
        din18_WIDTH => 32,
        CASE19 => "100110",
        din19_WIDTH => 32,
        CASE20 => "101000",
        din20_WIDTH => 32,
        CASE21 => "101010",
        din21_WIDTH => 32,
        CASE22 => "101100",
        din22_WIDTH => 32,
        CASE23 => "101110",
        din23_WIDTH => 32,
        CASE24 => "110000",
        din24_WIDTH => 32,
        CASE25 => "110010",
        din25_WIDTH => 32,
        CASE26 => "110100",
        din26_WIDTH => 32,
        CASE27 => "110110",
        din27_WIDTH => 32,
        CASE28 => "111000",
        din28_WIDTH => 32,
        CASE29 => "111010",
        din29_WIDTH => 32,
        CASE30 => "111100",
        din30_WIDTH => 32,
        CASE31 => "111110",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F800000,
        din1 => ap_const_lv32_3F7EC46D,
        din2 => ap_const_lv32_3F7B14BE,
        din3 => ap_const_lv32_3F74FA0B,
        din4 => ap_const_lv32_3F6C835E,
        din5 => ap_const_lv32_3F61C598,
        din6 => ap_const_lv32_3F54DB31,
        din7 => ap_const_lv32_3F45E403,
        din8 => ap_const_lv32_3F3504F3,
        din9 => ap_const_lv32_3F226799,
        din10 => ap_const_lv32_3F0E39DA,
        din11 => ap_const_lv32_3EF15AEA,
        din12 => ap_const_lv32_3EC3EF15,
        din13 => ap_const_lv32_3E94A031,
        din14 => ap_const_lv32_3E47C5C2,
        din15 => ap_const_lv32_3DC8BD36,
        din16 => ap_const_lv32_248D3132,
        din17 => ap_const_lv32_BDC8BD36,
        din18 => ap_const_lv32_BE47C5C2,
        din19 => ap_const_lv32_BE94A031,
        din20 => ap_const_lv32_BEC3EF15,
        din21 => ap_const_lv32_BEF15AEA,
        din22 => ap_const_lv32_BF0E39DA,
        din23 => ap_const_lv32_BF226799,
        din24 => ap_const_lv32_BF3504F3,
        din25 => ap_const_lv32_BF45E403,
        din26 => ap_const_lv32_BF54DB31,
        din27 => ap_const_lv32_BF61C598,
        din28 => ap_const_lv32_BF6C835E,
        din29 => ap_const_lv32_BF74FA0B,
        din30 => ap_const_lv32_BF7B14BE,
        din31 => ap_const_lv32_BF7EC46D,
        def => tw_fu_681_p65,
        sel => trunc_ln398_reg_1261,
        dout => tw_fu_681_p67);

    sparsemux_65_6_32_1_1_U231 : component FFT_DIT_RN_sparsemux_65_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000010",
        din1_WIDTH => 32,
        CASE2 => "000100",
        din2_WIDTH => 32,
        CASE3 => "000110",
        din3_WIDTH => 32,
        CASE4 => "001000",
        din4_WIDTH => 32,
        CASE5 => "001010",
        din5_WIDTH => 32,
        CASE6 => "001100",
        din6_WIDTH => 32,
        CASE7 => "001110",
        din7_WIDTH => 32,
        CASE8 => "010000",
        din8_WIDTH => 32,
        CASE9 => "010010",
        din9_WIDTH => 32,
        CASE10 => "010100",
        din10_WIDTH => 32,
        CASE11 => "010110",
        din11_WIDTH => 32,
        CASE12 => "011000",
        din12_WIDTH => 32,
        CASE13 => "011010",
        din13_WIDTH => 32,
        CASE14 => "011100",
        din14_WIDTH => 32,
        CASE15 => "011110",
        din15_WIDTH => 32,
        CASE16 => "100000",
        din16_WIDTH => 32,
        CASE17 => "100010",
        din17_WIDTH => 32,
        CASE18 => "100100",
        din18_WIDTH => 32,
        CASE19 => "100110",
        din19_WIDTH => 32,
        CASE20 => "101000",
        din20_WIDTH => 32,
        CASE21 => "101010",
        din21_WIDTH => 32,
        CASE22 => "101100",
        din22_WIDTH => 32,
        CASE23 => "101110",
        din23_WIDTH => 32,
        CASE24 => "110000",
        din24_WIDTH => 32,
        CASE25 => "110010",
        din25_WIDTH => 32,
        CASE26 => "110100",
        din26_WIDTH => 32,
        CASE27 => "110110",
        din27_WIDTH => 32,
        CASE28 => "111000",
        din28_WIDTH => 32,
        CASE29 => "111010",
        din29_WIDTH => 32,
        CASE30 => "111100",
        din30_WIDTH => 32,
        CASE31 => "111110",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_80000000,
        din1 => ap_const_lv32_BDC8BD36,
        din2 => ap_const_lv32_BE47C5C2,
        din3 => ap_const_lv32_BE94A031,
        din4 => ap_const_lv32_BEC3EF15,
        din5 => ap_const_lv32_BEF15AEA,
        din6 => ap_const_lv32_BF0E39DA,
        din7 => ap_const_lv32_BF226799,
        din8 => ap_const_lv32_BF3504F3,
        din9 => ap_const_lv32_BF45E403,
        din10 => ap_const_lv32_BF54DB31,
        din11 => ap_const_lv32_BF61C598,
        din12 => ap_const_lv32_BF6C835E,
        din13 => ap_const_lv32_BF74FA0B,
        din14 => ap_const_lv32_BF7B14BE,
        din15 => ap_const_lv32_BF7EC46D,
        din16 => ap_const_lv32_BF800000,
        din17 => ap_const_lv32_BF7EC46D,
        din18 => ap_const_lv32_BF7B14BE,
        din19 => ap_const_lv32_BF74FA0B,
        din20 => ap_const_lv32_BF6C835E,
        din21 => ap_const_lv32_BF61C598,
        din22 => ap_const_lv32_BF54DB31,
        din23 => ap_const_lv32_BF45E403,
        din24 => ap_const_lv32_BF3504F3,
        din25 => ap_const_lv32_BF226799,
        din26 => ap_const_lv32_BF0E39DA,
        din27 => ap_const_lv32_BEF15AEA,
        din28 => ap_const_lv32_BEC3EF15,
        din29 => ap_const_lv32_BE94A031,
        din30 => ap_const_lv32_BE47C5C2,
        din31 => ap_const_lv32_BDC8BD36,
        def => tw_3_fu_816_p65,
        sel => trunc_ln398_reg_1261,
        dout => tw_3_fu_816_p67);

    sparsemux_65_6_32_1_1_U232 : component FFT_DIT_RN_sparsemux_65_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000010",
        din1_WIDTH => 32,
        CASE2 => "000100",
        din2_WIDTH => 32,
        CASE3 => "000110",
        din3_WIDTH => 32,
        CASE4 => "001000",
        din4_WIDTH => 32,
        CASE5 => "001010",
        din5_WIDTH => 32,
        CASE6 => "001100",
        din6_WIDTH => 32,
        CASE7 => "001110",
        din7_WIDTH => 32,
        CASE8 => "010000",
        din8_WIDTH => 32,
        CASE9 => "010010",
        din9_WIDTH => 32,
        CASE10 => "010100",
        din10_WIDTH => 32,
        CASE11 => "010110",
        din11_WIDTH => 32,
        CASE12 => "011000",
        din12_WIDTH => 32,
        CASE13 => "011010",
        din13_WIDTH => 32,
        CASE14 => "011100",
        din14_WIDTH => 32,
        CASE15 => "011110",
        din15_WIDTH => 32,
        CASE16 => "100000",
        din16_WIDTH => 32,
        CASE17 => "100010",
        din17_WIDTH => 32,
        CASE18 => "100100",
        din18_WIDTH => 32,
        CASE19 => "100110",
        din19_WIDTH => 32,
        CASE20 => "101000",
        din20_WIDTH => 32,
        CASE21 => "101010",
        din21_WIDTH => 32,
        CASE22 => "101100",
        din22_WIDTH => 32,
        CASE23 => "101110",
        din23_WIDTH => 32,
        CASE24 => "110000",
        din24_WIDTH => 32,
        CASE25 => "110010",
        din25_WIDTH => 32,
        CASE26 => "110100",
        din26_WIDTH => 32,
        CASE27 => "110110",
        din27_WIDTH => 32,
        CASE28 => "111000",
        din28_WIDTH => 32,
        CASE29 => "111010",
        din29_WIDTH => 32,
        CASE30 => "111100",
        din30_WIDTH => 32,
        CASE31 => "111110",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_3F7FB10F,
        din1 => ap_const_lv32_3F7D3AAC,
        din2 => ap_const_lv32_3F7853F8,
        din3 => ap_const_lv32_3F710908,
        din4 => ap_const_lv32_3F676BD8,
        din5 => ap_const_lv32_3F5B941A,
        din6 => ap_const_lv32_3F4D9F02,
        din7 => ap_const_lv32_3F3DAEF9,
        din8 => ap_const_lv32_3F2BEB4A,
        din9 => ap_const_lv32_3F187FC0,
        din10 => ap_const_lv32_3F039C3D,
        din11 => ap_const_lv32_3EDAE880,
        din12 => ap_const_lv32_3EAC7CD4,
        din13 => ap_const_lv32_3E78CFCC,
        din14 => ap_const_lv32_3E164083,
        din15 => ap_const_lv32_3D48FB30,
        din16 => ap_const_lv32_BD48FB30,
        din17 => ap_const_lv32_BE164083,
        din18 => ap_const_lv32_BE78CFCC,
        din19 => ap_const_lv32_BEAC7CD4,
        din20 => ap_const_lv32_BEDAE880,
        din21 => ap_const_lv32_BF039C3D,
        din22 => ap_const_lv32_BF187FC0,
        din23 => ap_const_lv32_BF2BEB4A,
        din24 => ap_const_lv32_BF3DAEF9,
        din25 => ap_const_lv32_BF4D9F02,
        din26 => ap_const_lv32_BF5B941A,
        din27 => ap_const_lv32_BF676BD8,
        din28 => ap_const_lv32_BF710908,
        din29 => ap_const_lv32_BF7853F8,
        din30 => ap_const_lv32_BF7D3AAC,
        din31 => ap_const_lv32_BF7FB10F,
        def => tw_4_fu_951_p65,
        sel => trunc_ln398_reg_1261_pp0_iter1_reg,
        dout => tw_4_fu_951_p67);

    sparsemux_65_6_32_1_1_U233 : component FFT_DIT_RN_sparsemux_65_6_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 32,
        CASE1 => "000010",
        din1_WIDTH => 32,
        CASE2 => "000100",
        din2_WIDTH => 32,
        CASE3 => "000110",
        din3_WIDTH => 32,
        CASE4 => "001000",
        din4_WIDTH => 32,
        CASE5 => "001010",
        din5_WIDTH => 32,
        CASE6 => "001100",
        din6_WIDTH => 32,
        CASE7 => "001110",
        din7_WIDTH => 32,
        CASE8 => "010000",
        din8_WIDTH => 32,
        CASE9 => "010010",
        din9_WIDTH => 32,
        CASE10 => "010100",
        din10_WIDTH => 32,
        CASE11 => "010110",
        din11_WIDTH => 32,
        CASE12 => "011000",
        din12_WIDTH => 32,
        CASE13 => "011010",
        din13_WIDTH => 32,
        CASE14 => "011100",
        din14_WIDTH => 32,
        CASE15 => "011110",
        din15_WIDTH => 32,
        CASE16 => "100000",
        din16_WIDTH => 32,
        CASE17 => "100010",
        din17_WIDTH => 32,
        CASE18 => "100100",
        din18_WIDTH => 32,
        CASE19 => "100110",
        din19_WIDTH => 32,
        CASE20 => "101000",
        din20_WIDTH => 32,
        CASE21 => "101010",
        din21_WIDTH => 32,
        CASE22 => "101100",
        din22_WIDTH => 32,
        CASE23 => "101110",
        din23_WIDTH => 32,
        CASE24 => "110000",
        din24_WIDTH => 32,
        CASE25 => "110010",
        din25_WIDTH => 32,
        CASE26 => "110100",
        din26_WIDTH => 32,
        CASE27 => "110110",
        din27_WIDTH => 32,
        CASE28 => "111000",
        din28_WIDTH => 32,
        CASE29 => "111010",
        din29_WIDTH => 32,
        CASE30 => "111100",
        din30_WIDTH => 32,
        CASE31 => "111110",
        din31_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 6,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_BD48FB30,
        din1 => ap_const_lv32_BE164083,
        din2 => ap_const_lv32_BE78CFCC,
        din3 => ap_const_lv32_BEAC7CD4,
        din4 => ap_const_lv32_BEDAE880,
        din5 => ap_const_lv32_BF039C3D,
        din6 => ap_const_lv32_BF187FC0,
        din7 => ap_const_lv32_BF2BEB4A,
        din8 => ap_const_lv32_BF3DAEF9,
        din9 => ap_const_lv32_BF4D9F02,
        din10 => ap_const_lv32_BF5B941A,
        din11 => ap_const_lv32_BF676BD8,
        din12 => ap_const_lv32_BF710908,
        din13 => ap_const_lv32_BF7853F8,
        din14 => ap_const_lv32_BF7D3AAC,
        din15 => ap_const_lv32_BF7FB10F,
        din16 => ap_const_lv32_BF7FB10F,
        din17 => ap_const_lv32_BF7D3AAC,
        din18 => ap_const_lv32_BF7853F8,
        din19 => ap_const_lv32_BF710908,
        din20 => ap_const_lv32_BF676BD8,
        din21 => ap_const_lv32_BF5B941A,
        din22 => ap_const_lv32_BF4D9F02,
        din23 => ap_const_lv32_BF3DAEF9,
        din24 => ap_const_lv32_BF2BEB4A,
        din25 => ap_const_lv32_BF187FC0,
        din26 => ap_const_lv32_BF039C3D,
        din27 => ap_const_lv32_BEDAE880,
        din28 => ap_const_lv32_BEAC7CD4,
        din29 => ap_const_lv32_BE78CFCC,
        din30 => ap_const_lv32_BE164083,
        din31 => ap_const_lv32_BD48FB30,
        def => tw_5_fu_1086_p65,
        sel => trunc_ln398_reg_1261_pp0_iter1_reg,
        dout => tw_5_fu_1086_p67);

    flow_control_loop_delay_pipe_U : component FFT_DIT_RN_flow_control_loop_delay_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue,
        ap_loop_exit_ready_delayed => ap_loop_exit_ready_delayed);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter39_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter39_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_exit_ready_pp0_iter38_reg = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                ap_loop_exit_ready_pp0_iter39_reg <= ap_const_logic_0;
            elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_d1_imag_2_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred1007_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_d1_imag_2_reg_516 <= d1_imag_reg_1467;
                elsif ((ap_predicate_pred997_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_d1_imag_2_reg_516 <= d1_imag_1_fu_1250_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter24_d1_imag_2_reg_516;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter25_d1_real_2_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred1007_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_d1_real_2_reg_504 <= d1_real_reg_1462;
                elsif ((ap_predicate_pred997_state5 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_d1_real_2_reg_504 <= d1_3_reg_1361_pp0_iter23_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter25_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter24_d1_real_2_reg_504;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_imag_2_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred1011_state4 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_2_reg_516 <= d1_3_reg_1361;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter3_d1_imag_2_reg_516;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter4_d1_real_2_reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if ((ap_predicate_pred1011_state4 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_2_reg_504 <= d1_reg_1353;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter4_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter3_d1_real_2_reg_504;
                end if;
            end if; 
        end if;
    end process;

    k93_fu_300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_924)) then
                k93_fu_300 <= k_fu_662_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q1;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q1;
                ap_phi_reg_pp0_iter3_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter2_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter3_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter2_d1_real_2_reg_504;
                d0_2_reg_1347 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q1;
                d0_reg_1341 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q1;
                d1_3_reg_1361 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_q0;
                d1_4_reg_1387 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_q0;
                d1_5_reg_1399 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_q0;
                d1_reg_1353 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter9_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter10_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter11_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter12_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter13_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter14_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter15_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter16_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter17_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter18_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter19_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter20_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter21_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter22_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter23_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter5_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter6_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter7_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_0_1_load_reg_1381_pp0_iter8_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter10_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter9_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter11_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter10_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter12_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter11_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter13_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter12_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter14_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter13_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter15_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter14_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter16_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter15_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter17_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter16_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter18_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter17_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter19_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter18_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter20_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter19_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter21_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter20_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter22_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter21_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter23_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter22_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter24_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter23_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter3_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter4_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter3_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter5_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter4_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter6_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter5_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter7_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter6_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter8_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter7_reg;
                FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter9_reg <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_data_4_1_1_load_reg_1393_pp0_iter8_reg;
                ac_1_reg_1442 <= grp_fu_600_p2;
                ac_reg_1422 <= grp_fu_580_p2;
                ad_1_reg_1452 <= grp_fu_608_p2;
                ad_reg_1432 <= grp_fu_590_p2;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
                ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
                ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
                ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
                ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
                ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
                ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
                ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
                ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
                ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
                ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
                ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
                ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
                ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
                ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                    ap_predicate_pred1007_state5 <= (not((trunc_ln398_reg_1261_pp0_iter22_reg = ap_const_lv6_20)) and not((trunc_ln398_reg_1261_pp0_iter22_reg = ap_const_lv6_0)));
                    ap_predicate_pred1011_state4 <= (trunc_ln398_reg_1261_pp0_iter1_reg = ap_const_lv6_0);
                    ap_predicate_pred997_state5 <= (trunc_ln398_reg_1261_pp0_iter22_reg = ap_const_lv6_20);
                bc_1_reg_1457 <= grp_fu_612_p2;
                bc_reg_1437 <= grp_fu_595_p2;
                bd_1_reg_1447 <= grp_fu_604_p2;
                bd_reg_1427 <= grp_fu_585_p2;
                d0_2_reg_1347_pp0_iter10_reg <= d0_2_reg_1347_pp0_iter9_reg;
                d0_2_reg_1347_pp0_iter11_reg <= d0_2_reg_1347_pp0_iter10_reg;
                d0_2_reg_1347_pp0_iter12_reg <= d0_2_reg_1347_pp0_iter11_reg;
                d0_2_reg_1347_pp0_iter13_reg <= d0_2_reg_1347_pp0_iter12_reg;
                d0_2_reg_1347_pp0_iter14_reg <= d0_2_reg_1347_pp0_iter13_reg;
                d0_2_reg_1347_pp0_iter15_reg <= d0_2_reg_1347_pp0_iter14_reg;
                d0_2_reg_1347_pp0_iter16_reg <= d0_2_reg_1347_pp0_iter15_reg;
                d0_2_reg_1347_pp0_iter17_reg <= d0_2_reg_1347_pp0_iter16_reg;
                d0_2_reg_1347_pp0_iter18_reg <= d0_2_reg_1347_pp0_iter17_reg;
                d0_2_reg_1347_pp0_iter19_reg <= d0_2_reg_1347_pp0_iter18_reg;
                d0_2_reg_1347_pp0_iter20_reg <= d0_2_reg_1347_pp0_iter19_reg;
                d0_2_reg_1347_pp0_iter21_reg <= d0_2_reg_1347_pp0_iter20_reg;
                d0_2_reg_1347_pp0_iter22_reg <= d0_2_reg_1347_pp0_iter21_reg;
                d0_2_reg_1347_pp0_iter23_reg <= d0_2_reg_1347_pp0_iter22_reg;
                d0_2_reg_1347_pp0_iter24_reg <= d0_2_reg_1347_pp0_iter23_reg;
                d0_2_reg_1347_pp0_iter3_reg <= d0_2_reg_1347;
                d0_2_reg_1347_pp0_iter4_reg <= d0_2_reg_1347_pp0_iter3_reg;
                d0_2_reg_1347_pp0_iter5_reg <= d0_2_reg_1347_pp0_iter4_reg;
                d0_2_reg_1347_pp0_iter6_reg <= d0_2_reg_1347_pp0_iter5_reg;
                d0_2_reg_1347_pp0_iter7_reg <= d0_2_reg_1347_pp0_iter6_reg;
                d0_2_reg_1347_pp0_iter8_reg <= d0_2_reg_1347_pp0_iter7_reg;
                d0_2_reg_1347_pp0_iter9_reg <= d0_2_reg_1347_pp0_iter8_reg;
                d0_reg_1341_pp0_iter10_reg <= d0_reg_1341_pp0_iter9_reg;
                d0_reg_1341_pp0_iter11_reg <= d0_reg_1341_pp0_iter10_reg;
                d0_reg_1341_pp0_iter12_reg <= d0_reg_1341_pp0_iter11_reg;
                d0_reg_1341_pp0_iter13_reg <= d0_reg_1341_pp0_iter12_reg;
                d0_reg_1341_pp0_iter14_reg <= d0_reg_1341_pp0_iter13_reg;
                d0_reg_1341_pp0_iter15_reg <= d0_reg_1341_pp0_iter14_reg;
                d0_reg_1341_pp0_iter16_reg <= d0_reg_1341_pp0_iter15_reg;
                d0_reg_1341_pp0_iter17_reg <= d0_reg_1341_pp0_iter16_reg;
                d0_reg_1341_pp0_iter18_reg <= d0_reg_1341_pp0_iter17_reg;
                d0_reg_1341_pp0_iter19_reg <= d0_reg_1341_pp0_iter18_reg;
                d0_reg_1341_pp0_iter20_reg <= d0_reg_1341_pp0_iter19_reg;
                d0_reg_1341_pp0_iter21_reg <= d0_reg_1341_pp0_iter20_reg;
                d0_reg_1341_pp0_iter22_reg <= d0_reg_1341_pp0_iter21_reg;
                d0_reg_1341_pp0_iter23_reg <= d0_reg_1341_pp0_iter22_reg;
                d0_reg_1341_pp0_iter24_reg <= d0_reg_1341_pp0_iter23_reg;
                d0_reg_1341_pp0_iter3_reg <= d0_reg_1341;
                d0_reg_1341_pp0_iter4_reg <= d0_reg_1341_pp0_iter3_reg;
                d0_reg_1341_pp0_iter5_reg <= d0_reg_1341_pp0_iter4_reg;
                d0_reg_1341_pp0_iter6_reg <= d0_reg_1341_pp0_iter5_reg;
                d0_reg_1341_pp0_iter7_reg <= d0_reg_1341_pp0_iter6_reg;
                d0_reg_1341_pp0_iter8_reg <= d0_reg_1341_pp0_iter7_reg;
                d0_reg_1341_pp0_iter9_reg <= d0_reg_1341_pp0_iter8_reg;
                d1_3_reg_1361_pp0_iter10_reg <= d1_3_reg_1361_pp0_iter9_reg;
                d1_3_reg_1361_pp0_iter11_reg <= d1_3_reg_1361_pp0_iter10_reg;
                d1_3_reg_1361_pp0_iter12_reg <= d1_3_reg_1361_pp0_iter11_reg;
                d1_3_reg_1361_pp0_iter13_reg <= d1_3_reg_1361_pp0_iter12_reg;
                d1_3_reg_1361_pp0_iter14_reg <= d1_3_reg_1361_pp0_iter13_reg;
                d1_3_reg_1361_pp0_iter15_reg <= d1_3_reg_1361_pp0_iter14_reg;
                d1_3_reg_1361_pp0_iter16_reg <= d1_3_reg_1361_pp0_iter15_reg;
                d1_3_reg_1361_pp0_iter17_reg <= d1_3_reg_1361_pp0_iter16_reg;
                d1_3_reg_1361_pp0_iter18_reg <= d1_3_reg_1361_pp0_iter17_reg;
                d1_3_reg_1361_pp0_iter19_reg <= d1_3_reg_1361_pp0_iter18_reg;
                d1_3_reg_1361_pp0_iter20_reg <= d1_3_reg_1361_pp0_iter19_reg;
                d1_3_reg_1361_pp0_iter21_reg <= d1_3_reg_1361_pp0_iter20_reg;
                d1_3_reg_1361_pp0_iter22_reg <= d1_3_reg_1361_pp0_iter21_reg;
                d1_3_reg_1361_pp0_iter23_reg <= d1_3_reg_1361_pp0_iter22_reg;
                d1_3_reg_1361_pp0_iter3_reg <= d1_3_reg_1361;
                d1_3_reg_1361_pp0_iter4_reg <= d1_3_reg_1361_pp0_iter3_reg;
                d1_3_reg_1361_pp0_iter5_reg <= d1_3_reg_1361_pp0_iter4_reg;
                d1_3_reg_1361_pp0_iter6_reg <= d1_3_reg_1361_pp0_iter5_reg;
                d1_3_reg_1361_pp0_iter7_reg <= d1_3_reg_1361_pp0_iter6_reg;
                d1_3_reg_1361_pp0_iter8_reg <= d1_3_reg_1361_pp0_iter7_reg;
                d1_3_reg_1361_pp0_iter9_reg <= d1_3_reg_1361_pp0_iter8_reg;
                d1_imag_3_reg_1416 <= grp_fu_540_p2;
                d1_imag_reg_1467 <= grp_fu_532_p2;
                d1_real_3_reg_1410 <= grp_fu_536_p2;
                d1_real_reg_1462 <= grp_fu_528_p2;
                d1_reg_1353_pp0_iter10_reg <= d1_reg_1353_pp0_iter9_reg;
                d1_reg_1353_pp0_iter11_reg <= d1_reg_1353_pp0_iter10_reg;
                d1_reg_1353_pp0_iter12_reg <= d1_reg_1353_pp0_iter11_reg;
                d1_reg_1353_pp0_iter13_reg <= d1_reg_1353_pp0_iter12_reg;
                d1_reg_1353_pp0_iter14_reg <= d1_reg_1353_pp0_iter13_reg;
                d1_reg_1353_pp0_iter15_reg <= d1_reg_1353_pp0_iter14_reg;
                d1_reg_1353_pp0_iter16_reg <= d1_reg_1353_pp0_iter15_reg;
                d1_reg_1353_pp0_iter17_reg <= d1_reg_1353_pp0_iter16_reg;
                d1_reg_1353_pp0_iter18_reg <= d1_reg_1353_pp0_iter17_reg;
                d1_reg_1353_pp0_iter19_reg <= d1_reg_1353_pp0_iter18_reg;
                d1_reg_1353_pp0_iter20_reg <= d1_reg_1353_pp0_iter19_reg;
                d1_reg_1353_pp0_iter21_reg <= d1_reg_1353_pp0_iter20_reg;
                d1_reg_1353_pp0_iter22_reg <= d1_reg_1353_pp0_iter21_reg;
                d1_reg_1353_pp0_iter23_reg <= d1_reg_1353_pp0_iter22_reg;
                d1_reg_1353_pp0_iter3_reg <= d1_reg_1353;
                d1_reg_1353_pp0_iter4_reg <= d1_reg_1353_pp0_iter3_reg;
                d1_reg_1353_pp0_iter5_reg <= d1_reg_1353_pp0_iter4_reg;
                d1_reg_1353_pp0_iter6_reg <= d1_reg_1353_pp0_iter5_reg;
                d1_reg_1353_pp0_iter7_reg <= d1_reg_1353_pp0_iter6_reg;
                d1_reg_1353_pp0_iter8_reg <= d1_reg_1353_pp0_iter7_reg;
                d1_reg_1353_pp0_iter9_reg <= d1_reg_1353_pp0_iter8_reg;
                d2_imag_1_reg_1497 <= grp_fu_568_p2;
                d2_imag_reg_1477 <= grp_fu_549_p2;
                d2_real_1_reg_1492 <= grp_fu_564_p2;
                d2_real_reg_1472 <= grp_fu_544_p2;
                d3_imag_1_reg_1507 <= grp_fu_576_p2;
                d3_imag_reg_1487 <= grp_fu_559_p2;
                d3_real_1_reg_1502 <= grp_fu_572_p2;
                d3_real_reg_1482 <= grp_fu_554_p2;
                trunc_ln398_reg_1261_pp0_iter10_reg <= trunc_ln398_reg_1261_pp0_iter9_reg;
                trunc_ln398_reg_1261_pp0_iter11_reg <= trunc_ln398_reg_1261_pp0_iter10_reg;
                trunc_ln398_reg_1261_pp0_iter12_reg <= trunc_ln398_reg_1261_pp0_iter11_reg;
                trunc_ln398_reg_1261_pp0_iter13_reg <= trunc_ln398_reg_1261_pp0_iter12_reg;
                trunc_ln398_reg_1261_pp0_iter14_reg <= trunc_ln398_reg_1261_pp0_iter13_reg;
                trunc_ln398_reg_1261_pp0_iter15_reg <= trunc_ln398_reg_1261_pp0_iter14_reg;
                trunc_ln398_reg_1261_pp0_iter16_reg <= trunc_ln398_reg_1261_pp0_iter15_reg;
                trunc_ln398_reg_1261_pp0_iter17_reg <= trunc_ln398_reg_1261_pp0_iter16_reg;
                trunc_ln398_reg_1261_pp0_iter18_reg <= trunc_ln398_reg_1261_pp0_iter17_reg;
                trunc_ln398_reg_1261_pp0_iter19_reg <= trunc_ln398_reg_1261_pp0_iter18_reg;
                trunc_ln398_reg_1261_pp0_iter20_reg <= trunc_ln398_reg_1261_pp0_iter19_reg;
                trunc_ln398_reg_1261_pp0_iter21_reg <= trunc_ln398_reg_1261_pp0_iter20_reg;
                trunc_ln398_reg_1261_pp0_iter22_reg <= trunc_ln398_reg_1261_pp0_iter21_reg;
                trunc_ln398_reg_1261_pp0_iter2_reg <= trunc_ln398_reg_1261_pp0_iter1_reg;
                trunc_ln398_reg_1261_pp0_iter3_reg <= trunc_ln398_reg_1261_pp0_iter2_reg;
                trunc_ln398_reg_1261_pp0_iter4_reg <= trunc_ln398_reg_1261_pp0_iter3_reg;
                trunc_ln398_reg_1261_pp0_iter5_reg <= trunc_ln398_reg_1261_pp0_iter4_reg;
                trunc_ln398_reg_1261_pp0_iter6_reg <= trunc_ln398_reg_1261_pp0_iter5_reg;
                trunc_ln398_reg_1261_pp0_iter7_reg <= trunc_ln398_reg_1261_pp0_iter6_reg;
                trunc_ln398_reg_1261_pp0_iter8_reg <= trunc_ln398_reg_1261_pp0_iter7_reg;
                trunc_ln398_reg_1261_pp0_iter9_reg <= trunc_ln398_reg_1261_pp0_iter8_reg;
                tw_4_reg_1369 <= tw_4_fu_951_p67;
                tw_5_reg_1375 <= tw_5_fu_1086_p67;
                    zext_ln408_reg_1269_pp0_iter10_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter9_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter11_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter10_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter12_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter11_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter13_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter12_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter14_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter13_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter15_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter14_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter16_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter15_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter17_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter16_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter18_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter17_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter19_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter18_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter20_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter19_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter21_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter20_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter22_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter21_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter23_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter22_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter24_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter23_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter25_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter24_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter26_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter25_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter27_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter26_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter28_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter27_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter29_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter28_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter2_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter1_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter30_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter29_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter31_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter30_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter32_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter31_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter33_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter32_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter34_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter33_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter35_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter34_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter36_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter35_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter37_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter36_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter38_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter37_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter3_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter2_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter4_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter3_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter5_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter4_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter6_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter5_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter7_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter6_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter8_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter7_reg(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter9_reg(4 downto 0) <= zext_ln408_reg_1269_pp0_iter8_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter10_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter9_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter11_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter10_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter12_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter11_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter13_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter12_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter14_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter13_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter15_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter14_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter16_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter15_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter17_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter16_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter18_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter17_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter19_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter18_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter20_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter19_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter21_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter20_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter22_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter21_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter23_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter22_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter24_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter23_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter25_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter24_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter26_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter25_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter27_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter26_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter28_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter27_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter29_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter28_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter2_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter1_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter30_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter29_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter31_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter30_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter32_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter31_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter33_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter32_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter34_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter33_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter35_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter34_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter36_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter35_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter37_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter36_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter38_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter37_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter3_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter2_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter4_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter3_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter5_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter4_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter6_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter5_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter7_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter6_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter8_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter7_reg(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter9_reg(4 downto 0) <= zext_ln8_reg_1277_pp0_iter8_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg <= ap_condition_exit_pp0_iter0_stage0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                trunc_ln398_reg_1261 <= trunc_ln398_fu_624_p1;
                trunc_ln398_reg_1261_pp0_iter1_reg <= trunc_ln398_reg_1261;
                tw_3_reg_1335 <= tw_3_fu_816_p67;
                tw_reg_1329 <= tw_fu_681_p67;
                    zext_ln408_reg_1269(4 downto 0) <= zext_ln408_fu_638_p1(4 downto 0);
                    zext_ln408_reg_1269_pp0_iter1_reg(4 downto 0) <= zext_ln408_reg_1269(4 downto 0);
                    zext_ln8_reg_1277(4 downto 0) <= zext_ln8_fu_654_p1(4 downto 0);
                    zext_ln8_reg_1277_pp0_iter1_reg(4 downto 0) <= zext_ln8_reg_1277(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter10_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter9_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter10_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter9_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter11_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter10_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter11_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter10_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter12_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter11_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter12_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter11_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter13_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter12_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter13_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter12_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter14_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter13_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter14_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter13_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter15_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter14_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter15_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter14_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter16_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter15_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter16_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter15_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter16 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter17_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter16_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter17_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter16_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter17 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter18_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter17_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter18_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter17_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter19_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter18_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter19_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter18_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter1_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter0_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter1_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter0_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter20_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter19_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter20_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter19_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter20 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter21_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter20_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter21_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter20_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter21 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter22_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter21_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter22_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter21_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter22 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter23_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter22_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter23_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter22_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter23 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter24_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter23_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter24_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter23_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter2_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter1_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter2_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter1_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter5_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter4_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter5_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter4_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter6_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter5_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter6_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter5_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter7_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter6_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter7_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter6_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter8_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter7_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter8_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter7_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter9_d1_imag_2_reg_516 <= ap_phi_reg_pp0_iter8_d1_imag_2_reg_516;
                ap_phi_reg_pp0_iter9_d1_real_2_reg_504 <= ap_phi_reg_pp0_iter8_d1_real_2_reg_504;
            end if;
        end if;
    end process;
    zext_ln408_reg_1269(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter7_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter8_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter9_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter10_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter11_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter12_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter13_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter14_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter15_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter16_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter17_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter18_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter19_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter20_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter21_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter22_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter23_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter24_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter25_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter26_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter27_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter28_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter29_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter30_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter31_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter32_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter33_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter34_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter35_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter36_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter37_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln408_reg_1269_pp0_iter38_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln8_reg_1277(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter7_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter8_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter9_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter10_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter11_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter12_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter13_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter14_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter15_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter16_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter17_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter18_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter19_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter20_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter21_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter22_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter23_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter24_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter25_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter26_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter27_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter28_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter29_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter30_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter31_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter32_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter33_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter34_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter35_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter36_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter37_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";
    zext_ln8_reg_1277_pp0_iter38_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000001";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address0 <= zext_ln8_fu_654_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_address1 <= zext_ln408_fu_638_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address0 <= zext_ln8_fu_654_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_address1 <= zext_ln408_fu_638_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address0 <= zext_ln8_fu_654_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_address1 <= zext_ln408_fu_638_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address0 <= zext_ln8_fu_654_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_address1 <= zext_ln408_fu_638_p1(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address0 <= zext_ln8_reg_1277_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_address1 <= zext_ln408_reg_1269_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d0 <= d3_real_reg_1482;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_d1 <= d2_real_reg_1472;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address0 <= zext_ln8_reg_1277_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_address1 <= zext_ln408_reg_1269_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d0 <= d3_real_1_reg_1502;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_d1 <= d2_real_1_reg_1492;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address0 <= zext_ln8_reg_1277_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_address1 <= zext_ln408_reg_1269_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d0 <= d3_imag_reg_1487;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_d1 <= d2_imag_reg_1477;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address0 <= zext_ln8_reg_1277_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_address1 <= zext_ln408_reg_1269_pp0_iter38_reg(6 - 1 downto 0);
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d0 <= d3_imag_1_reg_1507;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_d1 <= d2_imag_1_reg_1497;
    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1 <= FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local;

    FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter39, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter39 = ap_const_logic_1))) then 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local <= ap_const_logic_1;
        else 
            FFT_DIT_spatial_unroll_CY_stream_vector_stream_vector_complex_float_4ul_0_stream_vector_complex_float_4ul_0_data_5_1_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, ap_block_state1_pp0_stage0_iter0, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start_int = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_924_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_924 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, tmp_fu_668_p3, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (tmp_fu_668_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter39_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter39_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39)
    begin
        if (((ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = 
    ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_loop_exit_ready_delayed_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg)
    begin
        if (((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_loop_exit_ready_delayed <= ap_const_logic_1;
        else 
            ap_loop_exit_ready_delayed <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_d1_imag_2_reg_516 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_d1_real_2_reg_504 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_k93_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k93_fu_300, ap_loop_init, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_k93_load <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_k93_load <= k93_fu_300;
        end if; 
    end process;

    bit_sel_fu_1224_p3 <= bitcast_ln17_fu_1221_p1(31 downto 31);
    bitcast_ln17_fu_1221_p1 <= d1_reg_1353_pp0_iter23_reg;
    d1_imag_1_fu_1250_p1 <= xor_ln_fu_1242_p3;

    grp_fu_528_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_528_ce <= ap_const_logic_1;
        else 
            grp_fu_528_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_532_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_532_ce <= ap_const_logic_1;
        else 
            grp_fu_532_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_536_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_536_ce <= ap_const_logic_1;
        else 
            grp_fu_536_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_540_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_540_ce <= ap_const_logic_1;
        else 
            grp_fu_540_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_544_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_544_ce <= ap_const_logic_1;
        else 
            grp_fu_544_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_549_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_549_ce <= ap_const_logic_1;
        else 
            grp_fu_549_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_554_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_554_ce <= ap_const_logic_1;
        else 
            grp_fu_554_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_559_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_559_ce <= ap_const_logic_1;
        else 
            grp_fu_559_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_564_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_564_ce <= ap_const_logic_1;
        else 
            grp_fu_564_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_568_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_568_ce <= ap_const_logic_1;
        else 
            grp_fu_568_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_572_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_572_ce <= ap_const_logic_1;
        else 
            grp_fu_572_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_576_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_576_ce <= ap_const_logic_1;
        else 
            grp_fu_576_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_580_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_580_ce <= ap_const_logic_1;
        else 
            grp_fu_580_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_585_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_585_ce <= ap_const_logic_1;
        else 
            grp_fu_585_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_590_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_590_ce <= ap_const_logic_1;
        else 
            grp_fu_590_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_595_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_595_ce <= ap_const_logic_1;
        else 
            grp_fu_595_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_600_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_600_ce <= ap_const_logic_1;
        else 
            grp_fu_600_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_604_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_604_ce <= ap_const_logic_1;
        else 
            grp_fu_604_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_608_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_608_ce <= ap_const_logic_1;
        else 
            grp_fu_608_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_612_ce_assign_proc : process(ap_block_pp0_stage0_11001)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
            grp_fu_612_ce <= ap_const_logic_1;
        else 
            grp_fu_612_ce <= ap_const_logic_0;
        end if; 
    end process;

    k_fu_662_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_k93_load) + unsigned(ap_const_lv7_2));
    lshr_ln_fu_628_p4 <= ap_sig_allocacmp_k93_load(5 downto 1);
    tmp_fu_668_p3 <= k_fu_662_p2(6 downto 6);
    trunc_ln17_fu_1238_p1 <= bitcast_ln17_fu_1221_p1(31 - 1 downto 0);
    trunc_ln398_fu_624_p1 <= ap_sig_allocacmp_k93_load(6 - 1 downto 0);
    tw_3_fu_816_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_4_fu_951_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_5_fu_1086_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    tw_fu_681_p65 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    xor_ln17_fu_1232_p2 <= (bit_sel_fu_1224_p3 xor ap_const_lv1_1);
    xor_ln_fu_1242_p3 <= (xor_ln17_fu_1232_p2 & trunc_ln17_fu_1238_p1);
    zext_ln408_fu_638_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_628_p4),64));
    zext_ln8_cast_fu_646_p3 <= (ap_const_lv1_1 & lshr_ln_fu_628_p4);
    zext_ln8_fu_654_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln8_cast_fu_646_p3),64));
end behav;
