Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:15:40 2020
| Host         : travis-job-4700d713-fe26-443f-b89d-99bdae1c89d1 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                12941        0.028        0.000                      0                12939        0.264        0.000                       0                  4249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     1  
  soc_pll_clk200           3.062        0.000                      0                   13        0.229        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                    0.296        0.000                      0                12926        0.028        0.000                      0                12926        3.750        0.000                       0                  4153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.742        0.000                      0                    1                                                                        
                sys_clk               2.403        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.062ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.880ns  (logic 0.718ns (38.189%)  route 1.162ns (61.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           1.162     8.096    clk200_rst
    SLICE_X163Y176       LUT6 (Prop_lut6_I5_O)        0.299     8.395 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.395    soc_ic_reset_i_1_n_0
    SLICE_X163Y176       FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X163Y176       FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism              0.315    11.481    
                         clock uncertainty           -0.053    11.428    
    SLICE_X163Y176       FDRE (Setup_fdre_C_D)        0.029    11.457    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  3.062    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y176       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.230    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y176       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y176       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.230    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y176       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y176       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.230    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y176       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.518     7.035 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.917    soc_reset_counter[2]
    SLICE_X162Y176       LUT4 (Prop_lut4_I2_O)        0.124     8.041 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     8.230    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y176       FDSE (Setup_fdse_C_CE)      -0.169    11.295    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.295    
                         arrival time                          -8.230    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.240%)  route 0.706ns (62.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.706     7.640    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.315    11.481    
                         clock uncertainty           -0.053    11.428    
    SLICE_X162Y176       FDSE (Setup_fdse_C_S)       -0.699    10.729    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.240%)  route 0.706ns (62.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.706     7.640    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.315    11.481    
                         clock uncertainty           -0.053    11.428    
    SLICE_X162Y176       FDSE (Setup_fdse_C_S)       -0.699    10.729    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.240%)  route 0.706ns (62.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.706     7.640    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.315    11.481    
                         clock uncertainty           -0.053    11.428    
    SLICE_X162Y176       FDSE (Setup_fdse_C_S)       -0.699    10.729    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.089ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.125ns  (logic 0.419ns (37.240%)  route 0.706ns (62.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.419     6.934 r  FDPE_3/Q
                         net (fo=5, routed)           0.706     7.640    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.315    11.481    
                         clock uncertainty           -0.053    11.428    
    SLICE_X162Y176       FDSE (Setup_fdse_C_S)       -0.699    10.729    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.729    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  3.089    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.165ns = ( 11.165 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.478     6.995 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     8.067    soc_reset_counter[1]
    SLICE_X162Y176       LUT3 (Prop_lut3_I0_O)        0.295     8.362 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.362    soc_reset_counter[2]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.688    11.165    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.351    11.517    
                         clock uncertainty           -0.053    11.464    
    SLICE_X162Y176       FDSE (Setup_fdse_C_D)        0.081    11.545    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.545    
                         arrival time                          -8.362    
  -------------------------------------------------------------------
                         slack                                  3.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.747%)  route 0.124ns (37.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.227    soc_reset_counter[0]
    SLICE_X163Y176       LUT6 (Prop_lut6_I1_O)        0.045     2.272 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.272    soc_ic_reset_i_1_n_0
    SLICE_X163Y176       FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X163Y176       FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.540     1.952    
    SLICE_X163Y176       FDRE (Hold_fdre_C_D)         0.091     2.043    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.277    soc_reset_counter[2]
    SLICE_X162Y176       LUT4 (Prop_lut4_I0_O)        0.048     2.325 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.325    soc_reset_counter[3]_i_2_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y176       FDSE (Hold_fdse_C_D)         0.131     2.070    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.164     2.103 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.277    soc_reset_counter[2]
    SLICE_X162Y176       LUT3 (Prop_lut3_I2_O)        0.045     2.322 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.322    soc_reset_counter[2]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y176       FDSE (Hold_fdse_C_D)         0.121     2.060    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.059%)  route 0.284ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.284     2.350    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.517     1.975    
    SLICE_X162Y176       FDSE (Hold_fdse_C_S)        -0.045     1.930    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.059%)  route 0.284ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.284     2.350    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.517     1.975    
    SLICE_X162Y176       FDSE (Hold_fdse_C_S)        -0.045     1.930    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.059%)  route 0.284ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.284     2.350    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.517     1.975    
    SLICE_X162Y176       FDSE (Hold_fdse_C_S)        -0.045     1.930    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.128ns (31.059%)  route 0.284ns (68.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE (Prop_fdpe_C_Q)         0.128     2.066 r  FDPE_3/Q
                         net (fo=5, routed)           0.284     2.350    clk200_rst
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.517     1.975    
    SLICE_X162Y176       FDSE (Hold_fdse_C_S)        -0.045     1.930    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.148     2.087 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.210    soc_reset_counter[3]
    SLICE_X162Y176       LUT4 (Prop_lut4_I3_O)        0.099     2.309 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.365    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y176       FDSE (Hold_fdse_C_CE)       -0.016     1.923    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.148     2.087 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.210    soc_reset_counter[3]
    SLICE_X162Y176       LUT4 (Prop_lut4_I3_O)        0.099     2.309 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.365    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y176       FDSE (Hold_fdse_C_CE)       -0.016     1.923    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y176       FDSE (Prop_fdse_C_Q)         0.148     2.087 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.210    soc_reset_counter[3]
    SLICE_X162Y176       LUT4 (Prop_lut4_I3_O)        0.099     2.309 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.365    soc_reset_counter[3]_i_1_n_0
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.903     2.492    clk200_clk
    SLICE_X162Y176       FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.939    
    SLICE_X162Y176       FDSE (Hold_fdse_C_CE)       -0.016     1.923    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y174   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X163Y174   FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X163Y176   soc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y176   soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y176   soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y176   soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X162Y176   soc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y176   soc_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y176   soc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y176   soc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X162Y176   soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X163Y174   FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X163Y176   soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D7
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 3.343ns (37.032%)  route 5.684ns (62.968%))
  Logic Levels:           15  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 r  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 r  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 f  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.690     6.742    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X147Y167       LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  lm32_cpu/load_store_unit/pc_d[31]_i_3/O
                         net (fo=15, routed)          0.609     7.475    lm32_cpu/load_store_unit/pc_d[31]_i_3_n_0
    SLICE_X149Y168       LUT2 (Prop_lut2_I0_O)        0.124     7.599 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2/O
                         net (fo=22, routed)          0.973     8.572    lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2_n_0
    SLICE_X159Y170       LUT3 (Prop_lut3_I0_O)        0.124     8.696 f  lm32_cpu/load_store_unit/OSERDESE2_19_i_9/O
                         net (fo=11, routed)          0.724     9.420    lm32_cpu/load_store_unit/OSERDESE2_19_i_9_n_0
    SLICE_X159Y170       LUT4 (Prop_lut4_I0_O)        0.152     9.572 f  lm32_cpu/load_store_unit/OSERDESE2_20_i_5/O
                         net (fo=3, routed)           0.495    10.067    lm32_cpu/load_store_unit/OSERDESE2_20_i_5_n_0
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.326    10.393 r  lm32_cpu/load_store_unit/OSERDESE2_20_i_4/O
                         net (fo=2, routed)           0.376    10.769    soc_a7ddrphy_dfi_p3_cas_n
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.669    11.669    sys_clk
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.078    11.747    
                         clock uncertainty           -0.057    11.691    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    11.066    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_20/D8
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 3.343ns (37.032%)  route 5.684ns (62.968%))
  Logic Levels:           15  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 11.669 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 r  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 r  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 f  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.690     6.742    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X147Y167       LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  lm32_cpu/load_store_unit/pc_d[31]_i_3/O
                         net (fo=15, routed)          0.609     7.475    lm32_cpu/load_store_unit/pc_d[31]_i_3_n_0
    SLICE_X149Y168       LUT2 (Prop_lut2_I0_O)        0.124     7.599 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2/O
                         net (fo=22, routed)          0.973     8.572    lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2_n_0
    SLICE_X159Y170       LUT3 (Prop_lut3_I0_O)        0.124     8.696 f  lm32_cpu/load_store_unit/OSERDESE2_19_i_9/O
                         net (fo=11, routed)          0.724     9.420    lm32_cpu/load_store_unit/OSERDESE2_19_i_9_n_0
    SLICE_X159Y170       LUT4 (Prop_lut4_I0_O)        0.152     9.572 f  lm32_cpu/load_store_unit/OSERDESE2_20_i_5/O
                         net (fo=3, routed)           0.495    10.067    lm32_cpu/load_store_unit/OSERDESE2_20_i_5_n_0
    SLICE_X162Y171       LUT4 (Prop_lut4_I3_O)        0.326    10.393 r  lm32_cpu/load_store_unit/OSERDESE2_20_i_4/O
                         net (fo=2, routed)           0.376    10.769    soc_a7ddrphy_dfi_p3_cas_n
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/D8
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.669    11.669    sys_clk
    OLOGIC_X1Y171        OSERDESE2                                    r  OSERDESE2_20/CLKDIV
                         clock pessimism              0.078    11.747    
                         clock uncertainty           -0.057    11.691    
    OLOGIC_X1Y171        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    11.066    OSERDESE2_20
  -------------------------------------------------------------------
                         required time                         11.066    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 2.741ns (30.112%)  route 6.362ns (69.888%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 f  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 f  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 r  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.690     6.742    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X147Y167       LUT6 (Prop_lut6_I5_O)        0.124     6.866 f  lm32_cpu/load_store_unit/pc_d[31]_i_3/O
                         net (fo=15, routed)          1.500     8.366    lm32_cpu/load_store_unit/pc_d[31]_i_3_n_0
    SLICE_X130Y161       LUT6 (Prop_lut6_I0_O)        0.124     8.490 r  lm32_cpu/load_store_unit/pc_d[31]_i_1/O
                         net (fo=1085, routed)        2.355    10.845    lm32_cpu/multiplier/rst_i0
    DSP48_X6Y62          DSP48E1                                      r  lm32_cpu/multiplier/product0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.633    11.633    lm32_cpu/multiplier/out
    DSP48_X6Y62          DSP48E1                                      r  lm32_cpu/multiplier/product0/CLK
                         clock pessimism              0.078    11.712    
                         clock uncertainty           -0.057    11.655    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_RSTA)
                                                     -0.507    11.148    lm32_cpu/multiplier/product0
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_21/D7
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 3.343ns (37.082%)  route 5.672ns (62.918%))
  Logic Levels:           15  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 11.670 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 r  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 r  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 f  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.690     6.742    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X147Y167       LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  lm32_cpu/load_store_unit/pc_d[31]_i_3/O
                         net (fo=15, routed)          0.609     7.475    lm32_cpu/load_store_unit/pc_d[31]_i_3_n_0
    SLICE_X149Y168       LUT2 (Prop_lut2_I0_O)        0.124     7.599 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2/O
                         net (fo=22, routed)          0.973     8.572    lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2_n_0
    SLICE_X159Y170       LUT3 (Prop_lut3_I0_O)        0.124     8.696 f  lm32_cpu/load_store_unit/OSERDESE2_19_i_9/O
                         net (fo=11, routed)          0.724     9.420    lm32_cpu/load_store_unit/OSERDESE2_19_i_9_n_0
    SLICE_X159Y170       LUT4 (Prop_lut4_I0_O)        0.152     9.572 f  lm32_cpu/load_store_unit/OSERDESE2_20_i_5/O
                         net (fo=3, routed)           0.335     9.907    lm32_cpu/load_store_unit/OSERDESE2_20_i_5_n_0
    SLICE_X161Y170       LUT4 (Prop_lut4_I3_O)        0.326    10.233 r  lm32_cpu/load_store_unit/OSERDESE2_21_i_4/O
                         net (fo=2, routed)           0.524    10.757    soc_a7ddrphy_dfi_p3_we_n
    OLOGIC_X1Y169        OSERDESE2                                    r  OSERDESE2_21/D7
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.670    11.670    sys_clk
    OLOGIC_X1Y169        OSERDESE2                                    r  OSERDESE2_21/CLKDIV
                         clock pessimism              0.078    11.748    
                         clock uncertainty           -0.057    11.692    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D7)
                                                     -0.625    11.067    OSERDESE2_21
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_21/D8
                            (rising edge-triggered cell OSERDESE2 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.015ns  (logic 3.343ns (37.082%)  route 5.672ns (62.918%))
  Logic Levels:           15  (CARRY4=7 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.670ns = ( 11.670 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 r  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 r  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 f  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.690     6.742    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X147Y167       LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  lm32_cpu/load_store_unit/pc_d[31]_i_3/O
                         net (fo=15, routed)          0.609     7.475    lm32_cpu/load_store_unit/pc_d[31]_i_3_n_0
    SLICE_X149Y168       LUT2 (Prop_lut2_I0_O)        0.124     7.599 r  lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2/O
                         net (fo=22, routed)          0.973     8.572    lm32_cpu/load_store_unit/soc_basesoc_sdram_storage[3]_i_2_n_0
    SLICE_X159Y170       LUT3 (Prop_lut3_I0_O)        0.124     8.696 f  lm32_cpu/load_store_unit/OSERDESE2_19_i_9/O
                         net (fo=11, routed)          0.724     9.420    lm32_cpu/load_store_unit/OSERDESE2_19_i_9_n_0
    SLICE_X159Y170       LUT4 (Prop_lut4_I0_O)        0.152     9.572 f  lm32_cpu/load_store_unit/OSERDESE2_20_i_5/O
                         net (fo=3, routed)           0.335     9.907    lm32_cpu/load_store_unit/OSERDESE2_20_i_5_n_0
    SLICE_X161Y170       LUT4 (Prop_lut4_I3_O)        0.326    10.233 r  lm32_cpu/load_store_unit/OSERDESE2_21_i_4/O
                         net (fo=2, routed)           0.524    10.757    soc_a7ddrphy_dfi_p3_we_n
    OLOGIC_X1Y169        OSERDESE2                                    r  OSERDESE2_21/D8
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.670    11.670    sys_clk
    OLOGIC_X1Y169        OSERDESE2                                    r  OSERDESE2_21/CLKDIV
                         clock pessimism              0.078    11.748    
                         clock uncertainty           -0.057    11.692    
    OLOGIC_X1Y169        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.625    11.067    OSERDESE2_21
  -------------------------------------------------------------------
                         required time                         11.067    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.437ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.560ns  (logic 3.595ns (37.606%)  route 5.965ns (62.394%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 r  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 r  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 f  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.557     6.608    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X145Y165       LUT6 (Prop_lut6_I0_O)        0.124     6.732 f  lm32_cpu/load_store_unit/pc_d[31]_i_5/O
                         net (fo=100, routed)         1.412     8.144    lm32_cpu/load_store_unit/pc_d[31]_i_5_n_0
    SLICE_X152Y169       LUT3 (Prop_lut3_I1_O)        0.152     8.296 f  lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_26/O
                         net (fo=1, routed)           1.073     9.369    lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_26_n_0
    SLICE_X158Y172       LUT6 (Prop_lut6_I3_O)        0.348     9.717 r  lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_16/O
                         net (fo=1, routed)           0.680    10.397    lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_16_n_0
    SLICE_X158Y172       LUT4 (Prop_lut4_I2_O)        0.150    10.547 r  lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_7/O
                         net (fo=1, routed)           0.426    10.974    lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_7_n_0
    SLICE_X160Y173       LUT6 (Prop_lut6_I5_O)        0.328    11.302 r  lm32_cpu/load_store_unit/vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]_i_2/O
                         net (fo=1, routed)           0.000    11.302    vns_basesoc_csrbankarray_interface4_bank_bus_dat_r[7]
    SLICE_X160Y173       FDRE                                         r  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.688    11.688    sys_clk
    SLICE_X160Y173       FDRE                                         r  vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_reg[7]/C
                         clock pessimism              0.078    11.766    
                         clock uncertainty           -0.057    11.709    
    SLICE_X160Y173       FDRE (Setup_fdre_C_D)        0.029    11.738    vns_basesoc_csrbankarray_interface4_bank_bus_dat_r_reg[7]
  -------------------------------------------------------------------
                         required time                         11.738    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.812ns  (logic 2.741ns (31.104%)  route 6.071ns (68.896%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 f  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 f  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 r  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.690     6.742    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X147Y167       LUT6 (Prop_lut6_I5_O)        0.124     6.866 f  lm32_cpu/load_store_unit/pc_d[31]_i_3/O
                         net (fo=15, routed)          1.500     8.366    lm32_cpu/load_store_unit/pc_d[31]_i_3_n_0
    SLICE_X130Y161       LUT6 (Prop_lut6_I0_O)        0.124     8.490 r  lm32_cpu/load_store_unit/pc_d[31]_i_1/O
                         net (fo=1085, routed)        2.064    10.554    lm32_cpu/multiplier/rst_i0
    DSP48_X6Y62          DSP48E1                                      r  lm32_cpu/multiplier/product0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.633    11.633    lm32_cpu/multiplier/out
    DSP48_X6Y62          DSP48E1                                      r  lm32_cpu/multiplier/product0/CLK
                         clock pessimism              0.078    11.712    
                         clock uncertainty           -0.057    11.655    
    DSP48_X6Y62          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    11.112    lm32_cpu/multiplier/product0
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine0_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.300ns (36.668%)  route 5.700ns (63.332%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 11.637 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.815     1.815    sys_clk
    SLICE_X156Y161       FDRE                                         r  soc_basesoc_sdram_bankmachine6_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y161       FDRE (Prop_fdre_C_Q)         0.419     2.234 r  soc_basesoc_sdram_bankmachine6_row_reg[8]/Q
                         net (fo=1, routed)           1.223     3.457    soc_basesoc_sdram_bankmachine6_row_reg_n_0_[8]
    SLICE_X157Y161       LUT6 (Prop_lut6_I0_O)        0.297     3.754 r  vns_bankmachine6_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.754    vns_bankmachine6_state[3]_i_17_n_0
    SLICE_X157Y161       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.152 r  vns_bankmachine6_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.152    vns_bankmachine6_state_reg[3]_i_12_n_0
    SLICE_X157Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.423 r  vns_bankmachine6_state_reg[3]_i_6/CO[0]
                         net (fo=6, routed)           1.356     5.779    soc_basesoc_sdram_bankmachine6_row_hit
    SLICE_X157Y147       LUT2 (Prop_lut2_I0_O)        0.399     6.178 f  vns_bankmachine6_state[0]_i_2/O
                         net (fo=2, routed)           0.406     6.584    vns_bankmachine6_state[0]_i_2_n_0
    SLICE_X155Y147       LUT6 (Prop_lut6_I2_O)        0.326     6.910 f  soc_basesoc_sdram_tfawcon_window[0]_i_20/O
                         net (fo=1, routed)           0.000     6.910    soc_basesoc_sdram_tfawcon_window[0]_i_20_n_0
    SLICE_X155Y147       MUXF7 (Prop_muxf7_I0_O)      0.212     7.122 f  soc_basesoc_sdram_tfawcon_window_reg[0]_i_10/O
                         net (fo=2, routed)           0.000     7.122    soc_basesoc_sdram_tfawcon_window_reg[0]_i_10_n_0
    SLICE_X155Y147       MUXF8 (Prop_muxf8_I1_O)      0.094     7.216 f  soc_basesoc_sdram_dfi_p1_ras_n_reg_i_4/O
                         net (fo=1, routed)           0.440     7.656    soc_basesoc_sdram_dfi_p1_ras_n_reg_i_4_n_0
    SLICE_X155Y146       LUT6 (Prop_lut6_I2_O)        0.316     7.972 f  soc_basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=18, routed)          0.631     8.603    soc_basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X152Y147       LUT4 (Prop_lut4_I2_O)        0.116     8.719 r  vns_bankmachine0_state[3]_i_9/O
                         net (fo=3, routed)           0.483     9.202    vns_bankmachine0_state[3]_i_9_n_0
    SLICE_X151Y146       LUT5 (Prop_lut5_I4_O)        0.328     9.530 f  vns_bankmachine0_state[3]_i_5/O
                         net (fo=7, routed)           0.580    10.110    vns_bankmachine0_state[3]_i_5_n_0
    SLICE_X151Y147       LUT6 (Prop_lut6_I3_O)        0.124    10.234 r  vns_bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.581    10.815    vns_bankmachine0_next_state
    SLICE_X151Y147       FDRE                                         r  vns_bankmachine0_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.637    11.637    sys_clk
    SLICE_X151Y147       FDRE                                         r  vns_bankmachine0_state_reg[0]/C
                         clock pessimism              0.000    11.637    
                         clock uncertainty           -0.057    11.581    
    SLICE_X151Y147       FDRE (Setup_fdre_C_CE)      -0.205    11.376    vns_bankmachine0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 soc_basesoc_sdram_bankmachine6_row_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine0_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 3.300ns (36.668%)  route 5.700ns (63.332%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 11.637 - 10.000 ) 
    Source Clock Delay      (SCD):    1.815ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.815     1.815    sys_clk
    SLICE_X156Y161       FDRE                                         r  soc_basesoc_sdram_bankmachine6_row_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y161       FDRE (Prop_fdre_C_Q)         0.419     2.234 r  soc_basesoc_sdram_bankmachine6_row_reg[8]/Q
                         net (fo=1, routed)           1.223     3.457    soc_basesoc_sdram_bankmachine6_row_reg_n_0_[8]
    SLICE_X157Y161       LUT6 (Prop_lut6_I0_O)        0.297     3.754 r  vns_bankmachine6_state[3]_i_17/O
                         net (fo=1, routed)           0.000     3.754    vns_bankmachine6_state[3]_i_17_n_0
    SLICE_X157Y161       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.152 r  vns_bankmachine6_state_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000     4.152    vns_bankmachine6_state_reg[3]_i_12_n_0
    SLICE_X157Y162       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.423 r  vns_bankmachine6_state_reg[3]_i_6/CO[0]
                         net (fo=6, routed)           1.356     5.779    soc_basesoc_sdram_bankmachine6_row_hit
    SLICE_X157Y147       LUT2 (Prop_lut2_I0_O)        0.399     6.178 f  vns_bankmachine6_state[0]_i_2/O
                         net (fo=2, routed)           0.406     6.584    vns_bankmachine6_state[0]_i_2_n_0
    SLICE_X155Y147       LUT6 (Prop_lut6_I2_O)        0.326     6.910 f  soc_basesoc_sdram_tfawcon_window[0]_i_20/O
                         net (fo=1, routed)           0.000     6.910    soc_basesoc_sdram_tfawcon_window[0]_i_20_n_0
    SLICE_X155Y147       MUXF7 (Prop_muxf7_I0_O)      0.212     7.122 f  soc_basesoc_sdram_tfawcon_window_reg[0]_i_10/O
                         net (fo=2, routed)           0.000     7.122    soc_basesoc_sdram_tfawcon_window_reg[0]_i_10_n_0
    SLICE_X155Y147       MUXF8 (Prop_muxf8_I1_O)      0.094     7.216 f  soc_basesoc_sdram_dfi_p1_ras_n_reg_i_4/O
                         net (fo=1, routed)           0.440     7.656    soc_basesoc_sdram_dfi_p1_ras_n_reg_i_4_n_0
    SLICE_X155Y146       LUT6 (Prop_lut6_I2_O)        0.316     7.972 f  soc_basesoc_sdram_dfi_p1_ras_n_i_2/O
                         net (fo=18, routed)          0.631     8.603    soc_basesoc_sdram_dfi_p1_ras_n_i_2_n_0
    SLICE_X152Y147       LUT4 (Prop_lut4_I2_O)        0.116     8.719 r  vns_bankmachine0_state[3]_i_9/O
                         net (fo=3, routed)           0.483     9.202    vns_bankmachine0_state[3]_i_9_n_0
    SLICE_X151Y146       LUT5 (Prop_lut5_I4_O)        0.328     9.530 f  vns_bankmachine0_state[3]_i_5/O
                         net (fo=7, routed)           0.580    10.110    vns_bankmachine0_state[3]_i_5_n_0
    SLICE_X151Y147       LUT6 (Prop_lut6_I3_O)        0.124    10.234 r  vns_bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.581    10.815    vns_bankmachine0_next_state
    SLICE_X151Y147       FDRE                                         r  vns_bankmachine0_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.637    11.637    sys_clk
    SLICE_X151Y147       FDRE                                         r  vns_bankmachine0_state_reg[1]/C
                         clock pessimism              0.000    11.637    
                         clock uncertainty           -0.057    11.581    
    SLICE_X151Y147       FDRE (Setup_fdre_C_CE)      -0.205    11.376    vns_bankmachine0_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.376    
                         arrival time                         -10.815    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 soc_bridge_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/multiplier/product_reg__0/RSTB
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.762ns  (logic 2.741ns (31.283%)  route 6.021ns (68.717%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.628ns = ( 11.628 - 10.000 ) 
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        1.742     1.742    sys_clk
    SLICE_X146Y158       FDRE                                         r  soc_bridge_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y158       FDRE (Prop_fdre_C_Q)         0.518     2.260 r  soc_bridge_address_reg[0]/Q
                         net (fo=3, routed)           0.605     2.865    soc_bridge_address[0]
    SLICE_X144Y158       LUT2 (Prop_lut2_I0_O)        0.124     2.989 r  tag_mem_reg_i_43/O
                         net (fo=1, routed)           0.000     2.989    tag_mem_reg_i_43_n_0
    SLICE_X144Y158       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.502 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.502    tag_mem_reg_i_33_n_0
    SLICE_X144Y159       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.619 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.619    tag_mem_reg_i_32_n_0
    SLICE_X144Y160       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.736 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.736    tag_mem_reg_i_31_n_0
    SLICE_X144Y161       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.853 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.853    tag_mem_reg_i_37_n_0
    SLICE_X144Y162       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.970 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     3.970    tag_mem_reg_i_36_n_0
    SLICE_X144Y163       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.087 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.087    tag_mem_reg_i_35_n_0
    SLICE_X144Y164       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.410 f  tag_mem_reg_i_34/O[1]
                         net (fo=2, routed)           0.601     5.011    lm32_cpu/load_store_unit/soc_bridge_wishbone_adr[25]
    SLICE_X146Y164       LUT5 (Prop_lut5_I4_O)        0.306     5.317 f  lm32_cpu/load_store_unit/memadr_1[2]_i_3/O
                         net (fo=1, routed)           0.611     5.927    lm32_cpu/load_store_unit/memadr_1[2]_i_3_n_0
    SLICE_X149Y165       LUT6 (Prop_lut6_I1_O)        0.124     6.051 r  lm32_cpu/load_store_unit/memadr_1[2]_i_2/O
                         net (fo=38, routed)          0.690     6.742    lm32_cpu/load_store_unit/memadr_1[2]_i_2_n_0
    SLICE_X147Y167       LUT6 (Prop_lut6_I5_O)        0.124     6.866 f  lm32_cpu/load_store_unit/pc_d[31]_i_3/O
                         net (fo=15, routed)          1.500     8.366    lm32_cpu/load_store_unit/pc_d[31]_i_3_n_0
    SLICE_X130Y161       LUT6 (Prop_lut6_I0_O)        0.124     8.490 r  lm32_cpu/load_store_unit/pc_d[31]_i_1/O
                         net (fo=1085, routed)        2.014    10.504    lm32_cpu/multiplier/rst_i0
    DSP48_X6Y65          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4154, routed)        1.628    11.628    lm32_cpu/multiplier/out
    DSP48_X6Y65          DSP48E1                                      r  lm32_cpu/multiplier/product_reg__0/CLK
                         clock pessimism              0.078    11.707    
                         clock uncertainty           -0.057    11.650    
    DSP48_X6Y65          DSP48E1 (Setup_dsp48e1_CLK_RSTB)
                                                     -0.543    11.107    lm32_cpu/multiplier/product_reg__0
  -------------------------------------------------------------------
                         required time                         11.107    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  0.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lm32_cpu/mc_arithmetic/a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/mc_arithmetic/a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.814%)  route 0.203ns (52.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.594     0.594    lm32_cpu/mc_arithmetic/out
    SLICE_X122Y149       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y149       FDRE (Prop_fdre_C_Q)         0.141     0.735 r  lm32_cpu/mc_arithmetic/a_reg[5]/Q
                         net (fo=2, routed)           0.203     0.938    lm32_cpu/instruction_unit/a_reg[30][5]
    SLICE_X121Y151       LUT5 (Prop_lut5_I3_O)        0.045     0.983 r  lm32_cpu/instruction_unit/a[6]_i_1/O
                         net (fo=1, routed)           0.000     0.983    lm32_cpu/mc_arithmetic/D[5]
    SLICE_X121Y151       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.863     0.863    lm32_cpu/mc_arithmetic/out
    SLICE_X121Y151       FDRE                                         r  lm32_cpu/mc_arithmetic/a_reg[6]/C
                         clock pessimism              0.000     0.863    
    SLICE_X121Y151       FDRE (Hold_fdre_C_D)         0.092     0.955    lm32_cpu/mc_arithmetic/a_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.587     0.587    sys_clk
    SLICE_X137Y167       FDRE                                         r  soc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y167       FDRE (Prop_fdre_C_Q)         0.141     0.728 r  soc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.945    storage_reg_0_15_6_9/ADDRD0
    SLICE_X136Y167       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.855     0.855    storage_reg_0_15_6_9/WCLK
    SLICE_X136Y167       RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.256     0.600    
    SLICE_X136Y167       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.910    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_3_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.645     0.645    sys_clk
    SLICE_X159Y156       FDRE                                         r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y156       FDRE (Prop_fdre_C_Q)         0.141     0.786 r  soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     1.014    storage_3_reg_0_7_0_5/ADDRD0
    SLICE_X158Y156       RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4154, routed)        0.917     0.917    storage_3_reg_0_7_0_5/WCLK
    SLICE_X158Y156       RAMD32                                       r  storage_3_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.260     0.658    
    SLICE_X158Y156       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.968    storage_3_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y65     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y62     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y35    memdat_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y34    memdat_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y40    memdat_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y38    memdat_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y30    memdat_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X8Y31    memdat_reg_5/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X112Y166  lm32_cpu/registers_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X120Y164  lm32_cpu/registers_reg_r1_0_31_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r2_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X116Y164  lm32_cpu/registers_reg_r2_0_31_18_23/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.742ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.938ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y174       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X163Y174       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    soc_pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     3.938    clk200_clk
    SLICE_X163Y174       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.938    
                         clock uncertainty           -0.125     3.813    
    SLICE_X163Y174       FDPE (Setup_fdpe_C_D)       -0.005     3.808    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.742    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.403ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y174       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y174       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=4154, routed)        0.633     2.633    sys_clk
    SLICE_X162Y174       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.633    
                         clock uncertainty           -0.129     2.503    
    SLICE_X162Y174       FDPE (Setup_fdpe_C_D)       -0.035     2.468    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.468    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.403    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.531 (r) | FAST    |     3.722 (r) | SLOW    | soc_pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | soc_pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | soc_pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.725 (r) | SLOW    |    -0.081 (r) | FAST    |                |
sys_clk   | serial_rx        | FDRE           | -        |     5.961 (r) | SLOW    |    -2.210 (r) | FAST    |                |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     7.461 (r) | SLOW    |    -2.056 (r) | FAST    |                |
sys_clk   | user_sw0         | FDRE           | -        |    11.587 (r) | SLOW    |    -2.454 (r) | FAST    |                |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | soc_pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | soc_pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | soc_pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      6.407 (r) | SLOW    |      1.488 (r) | FAST    |                   |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      6.857 (r) | SLOW    |      1.658 (r) | FAST    |                   |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.553 (r) | SLOW    |      1.536 (r) | FAST    |                   |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      6.559 (r) | SLOW    |      1.573 (r) | FAST    |                   |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      6.709 (r) | SLOW    |      1.640 (r) | FAST    |                   |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.717 (r) | SLOW    |      1.602 (r) | FAST    |                   |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      6.547 (r) | SLOW    |      1.544 (r) | FAST    |                   |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.693 (r) | SLOW    |      1.589 (r) | FAST    |                   |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      6.859 (r) | SLOW    |      1.692 (r) | FAST    |                   |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.754 (r) | SLOW    |      2.094 (r) | FAST    |                   |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.009 (r) | SLOW    |      1.745 (r) | FAST    |                   |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.302 (r) | SLOW    |      1.890 (r) | FAST    |                   |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.904 (r) | SLOW    |      2.150 (r) | FAST    |                   |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.054 (r) | SLOW    |      2.231 (r) | FAST    |                   |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.452 (r) | SLOW    |      1.948 (r) | FAST    |                   |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.194 (r) | SLOW    |      2.277 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.251 (r) | SLOW    |      1.397 (r) | FAST    |                   |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.603 (r) | SLOW    |      1.992 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.252 (r) | SLOW    |      1.399 (r) | FAST    |                   |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.604 (r) | SLOW    |      1.990 (r) | FAST    |                   |
sys_clk   | oled_dc          | FDRE           | -     |     13.383 (r) | SLOW    |      5.072 (r) | FAST    |                   |
sys_clk   | oled_res         | FDRE           | -     |     10.909 (r) | SLOW    |      3.719 (r) | FAST    |                   |
sys_clk   | oled_sclk        | FDRE           | -     |     13.792 (r) | SLOW    |      5.248 (r) | FAST    |                   |
sys_clk   | oled_sdin        | FDRE           | -     |     13.714 (r) | SLOW    |      5.268 (r) | FAST    |                   |
sys_clk   | oled_vbat        | FDRE           | -     |     13.012 (r) | SLOW    |      4.912 (r) | FAST    |                   |
sys_clk   | oled_vdd         | FDRE           | -     |     10.978 (r) | SLOW    |      3.789 (r) | FAST    |                   |
sys_clk   | serial_tx        | FDSE           | -     |     11.563 (r) | SLOW    |      4.123 (r) | FAST    |                   |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.525 (r) | SLOW    |      5.248 (r) | FAST    |                   |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     12.148 (r) | SLOW    |      3.969 (r) | FAST    |                   |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         1.938 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.704 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.787 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.407 (r) | SLOW    |   1.488 (r) | FAST    |    0.000 |
ddram_dq[1]        |   6.857 (r) | SLOW    |   1.658 (r) | FAST    |    0.450 |
ddram_dq[2]        |   6.553 (r) | SLOW    |   1.536 (r) | FAST    |    0.146 |
ddram_dq[3]        |   6.559 (r) | SLOW    |   1.573 (r) | FAST    |    0.152 |
ddram_dq[4]        |   6.709 (r) | SLOW    |   1.640 (r) | FAST    |    0.302 |
ddram_dq[5]        |   6.717 (r) | SLOW    |   1.602 (r) | FAST    |    0.310 |
ddram_dq[6]        |   6.547 (r) | SLOW    |   1.544 (r) | FAST    |    0.140 |
ddram_dq[7]        |   6.693 (r) | SLOW    |   1.589 (r) | FAST    |    0.287 |
ddram_dq[8]        |   6.859 (r) | SLOW    |   1.692 (r) | FAST    |    0.452 |
ddram_dq[9]        |   7.754 (r) | SLOW    |   2.094 (r) | FAST    |    1.347 |
ddram_dq[10]       |   7.009 (r) | SLOW    |   1.745 (r) | FAST    |    0.602 |
ddram_dq[11]       |   7.302 (r) | SLOW    |   1.890 (r) | FAST    |    0.895 |
ddram_dq[12]       |   7.904 (r) | SLOW    |   2.150 (r) | FAST    |    1.497 |
ddram_dq[13]       |   8.054 (r) | SLOW    |   2.231 (r) | FAST    |    1.647 |
ddram_dq[14]       |   7.452 (r) | SLOW    |   1.948 (r) | FAST    |    1.045 |
ddram_dq[15]       |   8.194 (r) | SLOW    |   2.277 (r) | FAST    |    1.787 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.194 (r) | SLOW    |   1.488 (r) | FAST    |    1.787 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.353 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.251 (r) | SLOW    |   1.397 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.603 (r) | SLOW    |   1.992 (r) | FAST    |    1.352 |
ddram_dqs_p[0]     |   6.252 (r) | SLOW    |   1.399 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   7.604 (r) | SLOW    |   1.990 (r) | FAST    |    1.353 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.604 (r) | SLOW    |   1.397 (r) | FAST    |    1.353 |
-------------------+-------------+---------+-------------+---------+----------+




