Warning (10268): Verilog HDL information at prbs.v(13): always construct contains both blocking and non-blocking assignments File: C:/Users/13083/Documents/GitHub/FPGA-Accelerated-SERDES-Simulation-System/FPGA/qsys/TX/synthesis/submodules/prbs.v Line: 13
