#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x270fd30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x270ede0 .scope module, "ripple_counter_tb" "ripple_counter_tb" 3 5;
 .timescale -9 -12;
v0x27378c0_0 .net "count", 3 0, L_0x2737dc0;  1 drivers
v0x27379b0_0 .var "rstn", 0 0;
v0x2737a50_0 .var "trigger", 0 0;
S_0x2710c80 .scope module, "dut" "four_bit_ripple_counter" 3 9, 4 14 0, S_0x270ede0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "trigger";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 4 "count";
v0x2737450_0 .var "T", 0 0;
v0x27375a0_0 .net "count", 3 0, L_0x2737dc0;  alias, 1 drivers
v0x2737680_0 .net "rstn", 0 0, v0x27379b0_0;  1 drivers
v0x27377b0_0 .net "trigger", 0 0, v0x2737a50_0;  1 drivers
L_0x2737b20 .part L_0x2737dc0, 0, 1;
L_0x2737bc0 .part L_0x2737dc0, 1, 1;
L_0x2737c60 .part L_0x2737dc0, 2, 1;
L_0x2737dc0 .concat8 [ 1 1 1 1], v0x27203a0_0, v0x2736360_0, v0x2736a00_0, v0x27370b0_0;
S_0x270dfc0 .scope module, "T0" "T_Flipflop" 4 20, 4 5 0, S_0x2710c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /OUTPUT 1 "Q";
v0x27203a0_0 .var "Q", 0 0;
v0x2735d90_0 .net "T", 0 0, v0x2737450_0;  1 drivers
v0x2735e50_0 .net "clk", 0 0, v0x2737a50_0;  alias, 1 drivers
v0x2735f20_0 .net "rstn", 0 0, v0x27379b0_0;  alias, 1 drivers
E_0x2720c40 .event negedge, v0x2735f20_0, v0x2735e50_0;
S_0x2736090 .scope module, "T1" "T_Flipflop" 4 21, 4 5 0, S_0x2710c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /OUTPUT 1 "Q";
v0x2736360_0 .var "Q", 0 0;
v0x2736440_0 .net "T", 0 0, v0x2737450_0;  alias, 1 drivers
v0x2736530_0 .net "clk", 0 0, L_0x2737b20;  1 drivers
v0x2736600_0 .net "rstn", 0 0, v0x27379b0_0;  alias, 1 drivers
E_0x2736300 .event negedge, v0x2735f20_0, v0x2736530_0;
S_0x2736720 .scope module, "T2" "T_Flipflop" 4 22, 4 5 0, S_0x2710c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /OUTPUT 1 "Q";
v0x2736a00_0 .var "Q", 0 0;
v0x2736ae0_0 .net "T", 0 0, v0x2737450_0;  alias, 1 drivers
v0x2736bf0_0 .net "clk", 0 0, L_0x2737bc0;  1 drivers
v0x2736c90_0 .net "rstn", 0 0, v0x27379b0_0;  alias, 1 drivers
E_0x27369a0 .event negedge, v0x2735f20_0, v0x2736bf0_0;
S_0x2736de0 .scope module, "T3" "T_Flipflop" 4 23, 4 5 0, S_0x2710c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rstn";
    .port_info 3 /OUTPUT 1 "Q";
v0x27370b0_0 .var "Q", 0 0;
v0x2737190_0 .net "T", 0 0, v0x2737450_0;  alias, 1 drivers
v0x2737250_0 .net "clk", 0 0, L_0x2737c60;  1 drivers
v0x2737320_0 .net "rstn", 0 0, v0x27379b0_0;  alias, 1 drivers
E_0x2737030 .event negedge, v0x2735f20_0, v0x2737250_0;
    .scope S_0x270dfc0;
T_0 ;
    %wait E_0x2720c40;
    %load/vec4 v0x2735f20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27203a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x2735d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x27203a0_0;
    %inv;
    %assign/vec4 v0x27203a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2736090;
T_1 ;
    %wait E_0x2736300;
    %load/vec4 v0x2736600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2736360_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x2736440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x2736360_0;
    %inv;
    %assign/vec4 v0x2736360_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x2736720;
T_2 ;
    %wait E_0x27369a0;
    %load/vec4 v0x2736c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2736a00_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x2736ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x2736a00_0;
    %inv;
    %assign/vec4 v0x2736a00_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x2736de0;
T_3 ;
    %wait E_0x2737030;
    %load/vec4 v0x2737320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27370b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x2737190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x27370b0_0;
    %inv;
    %assign/vec4 v0x27370b0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x2710c80;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2737450_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x270ede0;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2737a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27379b0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x270ede0;
T_6 ;
    %vpi_call/w 3 11 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x2710c80 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27379b0_0, 0;
    %delay 6000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27379b0_0, 0;
    %pushi/vec4 100, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5000, 0;
    %load/vec4 v0x2737a50_0;
    %inv;
    %assign/vec4 v0x2737a50_0, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %delay 5000, 0;
    %vpi_call/w 3 15 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "design.sv";
