

================================================================
== Vitis HLS Report for 'Configurable_PE'
================================================================
* Date:           Fri Apr  4 16:47:37 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.803 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  78.000 ns|  78.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |                     |           |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |       Instance      |   Module  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_MUL_MOD_3_fu_71  |MUL_MOD_3  |       12|       12|  72.000 ns|  72.000 ns|    1|    1|      yes|
        +---------------------+-----------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 4 5 6 7 8 9 10 11 12 13 2 3 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 
2 --> 3 
3 --> 14 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.56>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%op_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %op" [HLS/src/Arithmetic.cpp:187]   --->   Operation 15 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MOD_INDEX_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %MOD_INDEX" [HLS/src/Arithmetic.cpp:187]   --->   Operation 16 'read' 'MOD_INDEX_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input2_val" [HLS/src/Arithmetic.cpp:187]   --->   Operation 17 'read' 'input2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input1_val" [HLS/src/Arithmetic.cpp:187]   --->   Operation 18 'read' 'input1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.20ns)   --->   "%switch_ln190 = switch i2 %op_read, void %if.then, i2 2, void %if.then5, i2 1, void %if.then2" [HLS/src/Arithmetic.cpp:190]   --->   Operation 19 'switch' 'switch_ln190' <Predicate = true> <Delay = 1.20>
ST_1 : Operation 20 [14/14] (2.36ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 20 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 2.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 11> <Delay = 3.80>
ST_2 : Operation 21 [1/1] (1.57ns)   --->   "%res1_temp_6 = sub i32 %input1_val_read, i32 %input2_val_read" [HLS/src/Arithmetic.cpp:86->HLS/src/Arithmetic.cpp:194]   --->   Operation 21 'sub' 'res1_temp_6' <Predicate = (op_read == 1)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %res1_temp_6, i32 31" [HLS/src/Arithmetic.cpp:88->HLS/src/Arithmetic.cpp:194]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (op_read == 1)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.83ns)   --->   "%br_ln88 = br i1 %tmp, void %if.end59, void %if.then.i116" [HLS/src/Arithmetic.cpp:88->HLS/src/Arithmetic.cpp:194]   --->   Operation 23 'br' 'br_ln88' <Predicate = (op_read == 1)> <Delay = 0.83>
ST_2 : Operation 24 [3/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 24 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (1.57ns)   --->   "%res1_temp = add i32 %input2_val_read, i32 %input1_val_read" [HLS/src/Arithmetic.cpp:73->HLS/src/Arithmetic.cpp:191]   --->   Operation 25 'add' 'res1_temp' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 12> <Delay = 3.80>
ST_3 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node res1_temp_7)   --->   "%zext_ln89_cast = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.3i31.i31.i2, i2 0, i31 1073750017, i2 1, i31 1073815553, i2 2, i31 1073872897, i31 0, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:89->HLS/src/Arithmetic.cpp:194]   --->   Operation 26 'sparsemux' 'zext_ln89_cast' <Predicate = (op_read == 1 & tmp)> <Delay = 0.00> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node res1_temp_7)   --->   "%zext_ln89 = zext i31 %zext_ln89_cast" [HLS/src/Arithmetic.cpp:89->HLS/src/Arithmetic.cpp:194]   --->   Operation 27 'zext' 'zext_ln89' <Predicate = (op_read == 1 & tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.57ns) (out node of the LUT)   --->   "%res1_temp_7 = add i32 %zext_ln89, i32 %res1_temp_6" [HLS/src/Arithmetic.cpp:89->HLS/src/Arithmetic.cpp:194]   --->   Operation 28 'add' 'res1_temp_7' <Predicate = (op_read == 1 & tmp)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.83ns)   --->   "%br_ln90 = br void %if.end59" [HLS/src/Arithmetic.cpp:90->HLS/src/Arithmetic.cpp:194]   --->   Operation 29 'br' 'br_ln90' <Predicate = (op_read == 1 & tmp)> <Delay = 0.83>
ST_3 : Operation 30 [2/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 30 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 31 [1/1] (0.80ns)   --->   "%zext_ln76_cast = sparsemux i31 @_ssdm_op_SparseMux.ap_auto.3i31.i31.i2, i2 0, i31 1073750017, i2 1, i31 1073815553, i2 2, i31 1073872897, i31 0, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:191]   --->   Operation 31 'sparsemux' 'zext_ln76_cast' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 0.80> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i31 %zext_ln76_cast" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:191]   --->   Operation 32 'zext' 'zext_ln76' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.57ns)   --->   "%icmp_ln76 = icmp_slt  i32 %res1_temp, i32 %zext_ln76" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:191]   --->   Operation 33 'icmp' 'icmp_ln76' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 1.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (1.57ns)   --->   "%res1_temp_3 = sub i32 %res1_temp, i32 %zext_ln76" [HLS/src/Arithmetic.cpp:77->HLS/src/Arithmetic.cpp:191]   --->   Operation 34 'sub' 'res1_temp_3' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.45ns)   --->   "%res1_temp_4 = select i1 %icmp_ln76, i32 %res1_temp, i32 %res1_temp_3" [HLS/src/Arithmetic.cpp:76->HLS/src/Arithmetic.cpp:191]   --->   Operation 35 'select' 'res1_temp_4' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.83ns)   --->   "%br_ln193 = br void %if.end59" [HLS/src/Arithmetic.cpp:193]   --->   Operation 36 'br' 'br_ln193' <Predicate = (op_read != 2 & op_read != 1)> <Delay = 0.83>

State 4 <SV = 1> <Delay = 3.80>
ST_4 : Operation 37 [13/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 37 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 3.80>
ST_5 : Operation 38 [12/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 38 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 3.80>
ST_6 : Operation 39 [11/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 39 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 3.80>
ST_7 : Operation 40 [10/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 40 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 3.80>
ST_8 : Operation 41 [9/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 41 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 3.80>
ST_9 : Operation 42 [8/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 42 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 3.80>
ST_10 : Operation 43 [7/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 43 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 8> <Delay = 3.80>
ST_11 : Operation 44 [6/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 44 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 9> <Delay = 3.80>
ST_12 : Operation 45 [5/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 45 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 10> <Delay = 3.80>
ST_13 : Operation 46 [4/14] (3.80ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 46 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 3.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.01>
ST_14 : Operation 47 [1/14] (2.17ns)   --->   "%res1_temp_5 = call i32 @MUL_MOD.3, i32 %input1_val_read, i32 %input2_val_read, i2 %MOD_INDEX_read" [HLS/src/Arithmetic.cpp:197]   --->   Operation 47 'call' 'res1_temp_5' <Predicate = (op_read == 2)> <Delay = 2.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 48 [1/1] (0.83ns)   --->   "%br_ln0 = br void %if.end59"   --->   Operation 48 'br' 'br_ln0' <Predicate = (op_read == 2)> <Delay = 0.83>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%res1_2 = phi i32 %res1_temp_4, void %if.then, i32 %res1_temp_5, void %if.then5, i32 %res1_temp_7, void %if.then.i116, i32 %res1_temp_6, void %if.then2"   --->   Operation 49 'phi' 'res1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln215 = ret i32 %res1_2" [HLS/src/Arithmetic.cpp:215]   --->   Operation 50 'ret' 'ret_ln215' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MOD_INDEX]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ op]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
op_read         (read     ) [ 011111111111111]
MOD_INDEX_read  (read     ) [ 011111111111111]
input2_val_read (read     ) [ 011111111111111]
input1_val_read (read     ) [ 011111111111111]
switch_ln190    (switch   ) [ 000000000000000]
res1_temp_6     (sub      ) [ 011100000000001]
tmp             (bitselect) [ 010100000000000]
br_ln88         (br       ) [ 011100000000001]
res1_temp       (add      ) [ 010100000000000]
zext_ln89_cast  (sparsemux) [ 000000000000000]
zext_ln89       (zext     ) [ 000000000000000]
res1_temp_7     (add      ) [ 011100000000001]
br_ln90         (br       ) [ 011100000000001]
zext_ln76_cast  (sparsemux) [ 000000000000000]
zext_ln76       (zext     ) [ 000000000000000]
icmp_ln76       (icmp     ) [ 000000000000000]
res1_temp_3     (sub      ) [ 000000000000000]
res1_temp_4     (select   ) [ 011100000000001]
br_ln193        (br       ) [ 011100000000001]
res1_temp_5     (call     ) [ 000000000000000]
br_ln0          (br       ) [ 000000000000000]
res1_2          (phi      ) [ 010000000000001]
ret_ln215       (ret      ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input1_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MOD_INDEX">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MOD_INDEX"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="op">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="op"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MUL_MOD.3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3i31.i31.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="op_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="2" slack="0"/>
<pin id="36" dir="0" index="1" bw="2" slack="0"/>
<pin id="37" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="op_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="MOD_INDEX_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="2" slack="0"/>
<pin id="42" dir="0" index="1" bw="2" slack="0"/>
<pin id="43" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MOD_INDEX_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="input2_val_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input2_val_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="input1_val_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input1_val_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="res1_2_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="res1_2 (phireg) "/>
</bind>
</comp>

<comp id="61" class="1004" name="res1_2_phi_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="32" slack="0"/>
<pin id="65" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="4" bw="32" slack="1"/>
<pin id="67" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="32" slack="2"/>
<pin id="69" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="8" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res1_2/14 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_MUL_MOD_3_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="0" index="2" bw="32" slack="0"/>
<pin id="75" dir="0" index="3" bw="2" slack="0"/>
<pin id="76" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="res1_temp_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="res1_temp_6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="11"/>
<pin id="84" dir="0" index="1" bw="32" slack="11"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res1_temp_6/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="0"/>
<pin id="90" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="res1_temp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="11"/>
<pin id="96" dir="0" index="1" bw="32" slack="11"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res1_temp/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln89_cast_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="31" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="0" index="2" bw="31" slack="0"/>
<pin id="102" dir="0" index="3" bw="2" slack="0"/>
<pin id="103" dir="0" index="4" bw="31" slack="0"/>
<pin id="104" dir="0" index="5" bw="2" slack="0"/>
<pin id="105" dir="0" index="6" bw="31" slack="0"/>
<pin id="106" dir="0" index="7" bw="31" slack="0"/>
<pin id="107" dir="0" index="8" bw="2" slack="12"/>
<pin id="108" dir="1" index="9" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="zext_ln89_cast/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="zext_ln89_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="31" slack="0"/>
<pin id="119" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="res1_temp_7_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="31" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="1"/>
<pin id="124" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res1_temp_7/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln76_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="31" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="0" index="2" bw="31" slack="0"/>
<pin id="130" dir="0" index="3" bw="2" slack="0"/>
<pin id="131" dir="0" index="4" bw="31" slack="0"/>
<pin id="132" dir="0" index="5" bw="2" slack="0"/>
<pin id="133" dir="0" index="6" bw="31" slack="0"/>
<pin id="134" dir="0" index="7" bw="31" slack="0"/>
<pin id="135" dir="0" index="8" bw="2" slack="12"/>
<pin id="136" dir="1" index="9" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="zext_ln76_cast/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln76_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="31" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="icmp_ln76_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="0" index="1" bw="31" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="res1_temp_3_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="31" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="res1_temp_3/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="res1_temp_4_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="1"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="res1_temp_4/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="op_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="1"/>
<pin id="168" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="op_read "/>
</bind>
</comp>

<comp id="170" class="1005" name="MOD_INDEX_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="1"/>
<pin id="172" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="MOD_INDEX_read "/>
</bind>
</comp>

<comp id="177" class="1005" name="input2_val_read_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input2_val_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="input1_val_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input1_val_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="res1_temp_6_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_6 "/>
</bind>
</comp>

<comp id="197" class="1005" name="tmp_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="201" class="1005" name="res1_temp_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp "/>
</bind>
</comp>

<comp id="208" class="1005" name="res1_temp_7_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_7 "/>
</bind>
</comp>

<comp id="213" class="1005" name="res1_temp_4_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="res1_temp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="77"><net_src comp="71" pin="4"/><net_sink comp="61" pin=2"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="52" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="80"><net_src comp="46" pin="2"/><net_sink comp="71" pin=2"/></net>

<net id="81"><net_src comp="40" pin="2"/><net_sink comp="71" pin=3"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="82" pin="2"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="26" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="98" pin=4"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="98" pin=5"/></net>

<net id="115"><net_src comp="30" pin="0"/><net_sink comp="98" pin=6"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="98" pin=7"/></net>

<net id="120"><net_src comp="98" pin="9"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="126" pin=4"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="126" pin=5"/></net>

<net id="143"><net_src comp="30" pin="0"/><net_sink comp="126" pin=6"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="126" pin=7"/></net>

<net id="148"><net_src comp="126" pin="9"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="149" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="154" pin="2"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="34" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="40" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="98" pin=8"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="126" pin=8"/></net>

<net id="180"><net_src comp="46" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="182"><net_src comp="177" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="183"><net_src comp="177" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="187"><net_src comp="52" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="194"><net_src comp="82" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="196"><net_src comp="191" pin="1"/><net_sink comp="61" pin=6"/></net>

<net id="200"><net_src comp="86" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="94" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="211"><net_src comp="121" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="61" pin=4"/></net>

<net id="216"><net_src comp="159" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="61" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: Configurable_PE : input1_val | {1 }
	Port: Configurable_PE : input2_val | {1 }
	Port: Configurable_PE : MOD_INDEX | {1 }
	Port: Configurable_PE : op | {1 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		br_ln88 : 2
	State 3
		zext_ln89 : 1
		res1_temp_7 : 2
		zext_ln76 : 1
		icmp_ln76 : 2
		res1_temp_3 : 2
		res1_temp_4 : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		res1_2 : 1
		ret_ln215 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|---------|
|   call   |     grp_MUL_MOD_3_fu_71    |    9    | 2.46236 |   993   |   755   |
|----------|----------------------------|---------|---------|---------|---------|
| sparsemux|    zext_ln89_cast_fu_98    |    0    |    0    |    51   |    9    |
|          |    zext_ln76_cast_fu_126   |    0    |    0    |    51   |    9    |
|----------|----------------------------|---------|---------|---------|---------|
|    sub   |      res1_temp_6_fu_82     |    0    |    0    |    0    |    39   |
|          |     res1_temp_3_fu_154     |    0    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|    add   |       res1_temp_fu_94      |    0    |    0    |    0    |    39   |
|          |     res1_temp_7_fu_121     |    0    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|   icmp   |      icmp_ln76_fu_149      |    0    |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|---------|
|  select  |     res1_temp_4_fu_159     |    0    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|---------|
|          |     op_read_read_fu_34     |    0    |    0    |    0    |    0    |
|   read   |  MOD_INDEX_read_read_fu_40 |    0    |    0    |    0    |    0    |
|          | input2_val_read_read_fu_46 |    0    |    0    |    0    |    0    |
|          | input1_val_read_read_fu_52 |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
| bitselect|          tmp_fu_86         |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   zext   |      zext_ln89_fu_117      |    0    |    0    |    0    |    0    |
|          |      zext_ln76_fu_145      |    0    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|---------|
|   Total  |                            |    9    | 2.46236 |   1095  |   1000  |
|----------|----------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| MOD_INDEX_read_reg_170|    2   |
|input1_val_read_reg_184|   32   |
|input2_val_read_reg_177|   32   |
|    op_read_reg_166    |    2   |
|     res1_2_reg_58     |   32   |
|  res1_temp_4_reg_213  |   32   |
|  res1_temp_6_reg_191  |   32   |
|  res1_temp_7_reg_208  |   32   |
|   res1_temp_reg_201   |   32   |
|      tmp_reg_197      |    1   |
+-----------------------+--------+
|         Total         |   229  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|---------------------|------|------|------|--------||---------||---------||---------|
| grp_MUL_MOD_3_fu_71 |  p1  |   2  |  32  |   64   ||    51   ||    9    |
| grp_MUL_MOD_3_fu_71 |  p2  |   2  |  32  |   64   ||    51   ||    9    |
| grp_MUL_MOD_3_fu_71 |  p3  |   2  |   2  |    4   ||    51   ||    9    |
|---------------------|------|------|------|--------||---------||---------||---------|
|        Total        |      |      |      |   132  ||  2.421  ||   153   ||    27   |
|---------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    2   |  1095  |  1000  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |   153  |   27   |
|  Register |    -   |    -   |   229  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    4   |  1477  |  1027  |
+-----------+--------+--------+--------+--------+
