//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34714021
// Cuda compilation tools, release 12.6, V12.6.68
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	copyTileToCanvas

.visible .entry copyTileToCanvas(
	.param .u64 copyTileToCanvas_param_0,
	.param .u32 copyTileToCanvas_param_1,
	.param .u32 copyTileToCanvas_param_2,
	.param .u64 copyTileToCanvas_param_3,
	.param .u32 copyTileToCanvas_param_4,
	.param .u32 copyTileToCanvas_param_5,
	.param .u32 copyTileToCanvas_param_6,
	.param .u32 copyTileToCanvas_param_7,
	.param .f32 copyTileToCanvas_param_8,
	.param .f32 copyTileToCanvas_param_9
)
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<48>;
	.reg .b32 	%r<40>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd1, [copyTileToCanvas_param_0];
	ld.param.u32 	%r3, [copyTileToCanvas_param_1];
	ld.param.u32 	%r8, [copyTileToCanvas_param_2];
	ld.param.u64 	%rd2, [copyTileToCanvas_param_3];
	ld.param.u32 	%r4, [copyTileToCanvas_param_4];
	ld.param.u32 	%r5, [copyTileToCanvas_param_5];
	ld.param.u32 	%r6, [copyTileToCanvas_param_6];
	ld.param.u32 	%r7, [copyTileToCanvas_param_7];
	ld.param.f32 	%f3, [copyTileToCanvas_param_8];
	ld.param.f32 	%f4, [copyTileToCanvas_param_9];
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %ctaid.x;
	mov.u32 	%r11, %tid.x;
	mad.lo.s32 	%r1, %r10, %r9, %r11;
	mov.u32 	%r12, %ntid.y;
	mov.u32 	%r13, %ctaid.y;
	mov.u32 	%r14, %tid.y;
	mad.lo.s32 	%r2, %r13, %r12, %r14;
	setp.ge.s32 	%p1, %r1, %r3;
	setp.ge.s32 	%p2, %r2, %r8;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB0_3;

	sub.s32 	%r15, %r1, %r6;
	cvt.rn.f32.s32 	%f5, %r15;
	div.rn.f32 	%f1, %f5, %f3;
	sub.s32 	%r16, %r2, %r7;
	cvt.rn.f32.s32 	%f6, %r16;
	div.rn.f32 	%f2, %f6, %f4;
	setp.ltu.f32 	%p4, %f1, 0f00000000;
	cvt.rn.f32.s32 	%f7, %r4;
	setp.geu.f32 	%p5, %f1, %f7;
	or.pred  	%p6, %p4, %p5;
	setp.ltu.f32 	%p7, %f2, 0f00000000;
	or.pred  	%p8, %p6, %p7;
	cvt.rn.f32.s32 	%f8, %r5;
	setp.geu.f32 	%p9, %f2, %f8;
	or.pred  	%p10, %p9, %p8;
	@%p10 bra 	$L__BB0_3;

	cvta.to.global.u64 	%rd3, %rd2;
	cvt.rmi.f32.f32 	%f9, %f1;
	cvt.rzi.s32.f32 	%r17, %f9;
	cvt.rmi.f32.f32 	%f10, %f2;
	cvt.rzi.s32.f32 	%r18, %f10;
	add.s32 	%r19, %r17, 1;
	add.s32 	%r20, %r4, -1;
	min.s32 	%r21, %r19, %r20;
	add.s32 	%r22, %r18, 1;
	add.s32 	%r23, %r5, -1;
	min.s32 	%r24, %r22, %r23;
	mul.lo.s32 	%r25, %r18, %r4;
	add.s32 	%r26, %r25, %r17;
	mul.lo.s32 	%r27, %r26, 3;
	cvt.s64.s32 	%rd4, %r27;
	add.s64 	%rd5, %rd3, %rd4;
	add.s32 	%r28, %r25, %r21;
	mul.lo.s32 	%r29, %r28, 3;
	cvt.s64.s32 	%rd6, %r29;
	add.s64 	%rd7, %rd3, %rd6;
	mul.lo.s32 	%r30, %r24, %r4;
	add.s32 	%r31, %r30, %r17;
	mul.lo.s32 	%r32, %r31, 3;
	cvt.s64.s32 	%rd8, %r32;
	add.s64 	%rd9, %rd3, %rd8;
	add.s32 	%r33, %r30, %r21;
	mul.lo.s32 	%r34, %r33, 3;
	cvt.s64.s32 	%rd10, %r34;
	add.s64 	%rd11, %rd3, %rd10;
	cvt.rn.f32.s32 	%f11, %r17;
	sub.f32 	%f12, %f1, %f11;
	ld.global.u8 	%rs1, [%rd5];
	cvt.rn.f32.u16 	%f13, %rs1;
	mov.f32 	%f14, 0f3F800000;
	sub.f32 	%f15, %f14, %f12;
	ld.global.u8 	%rs2, [%rd7];
	cvt.rn.f32.u16 	%f16, %rs2;
	mul.f32 	%f17, %f12, %f16;
	fma.rn.f32 	%f18, %f15, %f13, %f17;
	ld.global.u8 	%rs3, [%rd9];
	cvt.rn.f32.u16 	%f19, %rs3;
	ld.global.u8 	%rs4, [%rd11];
	cvt.rn.f32.u16 	%f20, %rs4;
	mul.f32 	%f21, %f12, %f20;
	fma.rn.f32 	%f22, %f15, %f19, %f21;
	cvt.rn.f32.s32 	%f23, %r18;
	sub.f32 	%f24, %f2, %f23;
	sub.f32 	%f25, %f14, %f24;
	mul.f32 	%f26, %f24, %f22;
	fma.rn.f32 	%f27, %f25, %f18, %f26;
	cvt.rzi.u32.f32 	%r35, %f27;
	ld.global.u8 	%rs5, [%rd5+1];
	cvt.rn.f32.u16 	%f28, %rs5;
	ld.global.u8 	%rs6, [%rd7+1];
	cvt.rn.f32.u16 	%f29, %rs6;
	mul.f32 	%f30, %f12, %f29;
	fma.rn.f32 	%f31, %f15, %f28, %f30;
	ld.global.u8 	%rs7, [%rd9+1];
	cvt.rn.f32.u16 	%f32, %rs7;
	ld.global.u8 	%rs8, [%rd11+1];
	cvt.rn.f32.u16 	%f33, %rs8;
	mul.f32 	%f34, %f12, %f33;
	fma.rn.f32 	%f35, %f15, %f32, %f34;
	mul.f32 	%f36, %f24, %f35;
	fma.rn.f32 	%f37, %f25, %f31, %f36;
	cvt.rzi.u32.f32 	%r36, %f37;
	ld.global.u8 	%rs9, [%rd5+2];
	cvt.rn.f32.u16 	%f38, %rs9;
	ld.global.u8 	%rs10, [%rd7+2];
	cvt.rn.f32.u16 	%f39, %rs10;
	mul.f32 	%f40, %f12, %f39;
	fma.rn.f32 	%f41, %f15, %f38, %f40;
	ld.global.u8 	%rs11, [%rd9+2];
	cvt.rn.f32.u16 	%f42, %rs11;
	ld.global.u8 	%rs12, [%rd11+2];
	cvt.rn.f32.u16 	%f43, %rs12;
	mul.f32 	%f44, %f12, %f43;
	fma.rn.f32 	%f45, %f15, %f42, %f44;
	mul.f32 	%f46, %f24, %f45;
	fma.rn.f32 	%f47, %f25, %f41, %f46;
	cvt.rzi.u32.f32 	%r37, %f47;
	mad.lo.s32 	%r38, %r2, %r3, %r1;
	mul.lo.s32 	%r39, %r38, 3;
	cvt.s64.s32 	%rd12, %r39;
	cvta.to.global.u64 	%rd13, %rd1;
	add.s64 	%rd14, %rd13, %rd12;
	st.global.u8 	[%rd14], %r35;
	st.global.u8 	[%rd14+1], %r36;
	st.global.u8 	[%rd14+2], %r37;

$L__BB0_3:
	ret;

}

