// Seed: 3262743833
module module_0 #(
    parameter id_6 = 32'd90
) (
    output reg id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  reg _id_6 = id_2;
  assign id_3[1 : 1] = (id_5);
  assign id_1 = 1;
  initial id_5 = id_2[id_6 : 1'd0];
  always @(id_3 or {id_5, id_4} + 1'b0) begin
    id_5 <= 1'b0;
  end
endmodule
