Loading plugins phase: Elapsed time ==> 0s.438ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.806ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.184ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  00_Basic_Tx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -dcpsoc3 00_Basic_Tx.v -verilog
======================================================================

======================================================================
Compiling:  00_Basic_Tx.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -dcpsoc3 00_Basic_Tx.v -verilog
======================================================================

======================================================================
Compiling:  00_Basic_Tx.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -dcpsoc3 -verilog 00_Basic_Tx.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Jan 16 12:39:33 2019


======================================================================
Compiling:  00_Basic_Tx.v
Program  :   vpp
Options  :    -yv2 -q10 00_Basic_Tx.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Jan 16 12:39:33 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file '00_Basic_Tx.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  00_Basic_Tx.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -dcpsoc3 -verilog 00_Basic_Tx.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Jan 16 12:39:34 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\codegentemp\00_Basic_Tx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\codegentemp\00_Basic_Tx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  00_Basic_Tx.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -dcpsoc3 -verilog 00_Basic_Tx.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Jan 16 12:39:37 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\codegentemp\00_Basic_Tx.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\codegentemp\00_Basic_Tx.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	\UART:BUART:rx_bitclk_pre16x\
	\UART:BUART:rx_count7_bit8_wire\
	Net_26
	\UART:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_2:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_2:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_2:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_2:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_2:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_2:lt\
	\UART:BUART:sRX:MODULE_2:eq\
	\UART:BUART:sRX:MODULE_2:gt\
	\UART:BUART:sRX:MODULE_2:gte\
	\UART:BUART:sRX:MODULE_2:lte\
	\SPI:BSPIM:mosi_after_ld\
	\SPI:BSPIM:so_send\
	\SPI:BSPIM:mosi_fin\
	\SPI:BSPIM:mosi_cpha_0\
	\SPI:BSPIM:mosi_cpha_1\
	\SPI:BSPIM:pre_mosi\
	\SPI:BSPIM:dpcounter_zero\
	\SPI:BSPIM:control_7\
	\SPI:BSPIM:control_6\
	\SPI:BSPIM:control_5\
	\SPI:BSPIM:control_4\
	\SPI:BSPIM:control_3\
	\SPI:BSPIM:control_2\
	\SPI:BSPIM:control_1\
	\SPI:BSPIM:control_0\
	\SPI:Net_294\
	\throttleTimer:Net_260\
	Net_1811
	Net_1814
	\throttleTimer:Net_53\
	\throttleTimer:TimerUDB:ctrl_ic_1\
	\throttleTimer:TimerUDB:ctrl_ic_0\
	Net_1813
	\throttleTimer:TimerUDB:zeros_3\
	\throttleTimer:TimerUDB:zeros_2\
	\throttleTimer:Net_102\
	\throttleTimer:Net_266\
	\PWMHBro:PWMUDB:km_run\
	\PWMHBro:PWMUDB:ctrl_cmpmode2_2\
	\PWMHBro:PWMUDB:ctrl_cmpmode2_1\
	\PWMHBro:PWMUDB:ctrl_cmpmode2_0\
	\PWMHBro:PWMUDB:ctrl_cmpmode1_2\
	\PWMHBro:PWMUDB:ctrl_cmpmode1_1\
	\PWMHBro:PWMUDB:ctrl_cmpmode1_0\
	\PWMHBro:PWMUDB:capt_rising\
	\PWMHBro:PWMUDB:capt_falling\
	\PWMHBro:PWMUDB:trig_rise\
	\PWMHBro:PWMUDB:trig_fall\
	\PWMHBro:PWMUDB:sc_kill\
	\PWMHBro:PWMUDB:min_kill\
	\PWMHBro:PWMUDB:km_tc\
	\PWMHBro:PWMUDB:db_tc\
	\PWMHBro:PWMUDB:dith_sel\
	\PWMHBro:Net_101\
	\PWMHBro:Net_96\
	\PWMHBro:PWMUDB:MODULE_3:b_31\
	\PWMHBro:PWMUDB:MODULE_3:b_30\
	\PWMHBro:PWMUDB:MODULE_3:b_29\
	\PWMHBro:PWMUDB:MODULE_3:b_28\
	\PWMHBro:PWMUDB:MODULE_3:b_27\
	\PWMHBro:PWMUDB:MODULE_3:b_26\
	\PWMHBro:PWMUDB:MODULE_3:b_25\
	\PWMHBro:PWMUDB:MODULE_3:b_24\
	\PWMHBro:PWMUDB:MODULE_3:b_23\
	\PWMHBro:PWMUDB:MODULE_3:b_22\
	\PWMHBro:PWMUDB:MODULE_3:b_21\
	\PWMHBro:PWMUDB:MODULE_3:b_20\
	\PWMHBro:PWMUDB:MODULE_3:b_19\
	\PWMHBro:PWMUDB:MODULE_3:b_18\
	\PWMHBro:PWMUDB:MODULE_3:b_17\
	\PWMHBro:PWMUDB:MODULE_3:b_16\
	\PWMHBro:PWMUDB:MODULE_3:b_15\
	\PWMHBro:PWMUDB:MODULE_3:b_14\
	\PWMHBro:PWMUDB:MODULE_3:b_13\
	\PWMHBro:PWMUDB:MODULE_3:b_12\
	\PWMHBro:PWMUDB:MODULE_3:b_11\
	\PWMHBro:PWMUDB:MODULE_3:b_10\
	\PWMHBro:PWMUDB:MODULE_3:b_9\
	\PWMHBro:PWMUDB:MODULE_3:b_8\
	\PWMHBro:PWMUDB:MODULE_3:b_7\
	\PWMHBro:PWMUDB:MODULE_3:b_6\
	\PWMHBro:PWMUDB:MODULE_3:b_5\
	\PWMHBro:PWMUDB:MODULE_3:b_4\
	\PWMHBro:PWMUDB:MODULE_3:b_3\
	\PWMHBro:PWMUDB:MODULE_3:b_2\
	\PWMHBro:PWMUDB:MODULE_3:b_1\
	\PWMHBro:PWMUDB:MODULE_3:b_0\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_604
	Net_598
	Net_596
	\PWMHBro:Net_113\
	\PWMHBro:Net_107\
	\PWMHBro:Net_114\
	\PWMSend:PWMUDB:km_run\
	\PWMSend:PWMUDB:ctrl_cmpmode2_2\
	\PWMSend:PWMUDB:ctrl_cmpmode2_1\
	\PWMSend:PWMUDB:ctrl_cmpmode2_0\
	\PWMSend:PWMUDB:ctrl_cmpmode1_2\
	\PWMSend:PWMUDB:ctrl_cmpmode1_1\
	\PWMSend:PWMUDB:ctrl_cmpmode1_0\
	\PWMSend:PWMUDB:capt_rising\
	\PWMSend:PWMUDB:capt_falling\
	\PWMSend:PWMUDB:trig_rise\
	\PWMSend:PWMUDB:trig_fall\
	\PWMSend:PWMUDB:sc_kill\
	\PWMSend:PWMUDB:min_kill\
	\PWMSend:PWMUDB:km_tc\
	\PWMSend:PWMUDB:db_tc\
	\PWMSend:PWMUDB:dith_sel\
	\PWMSend:PWMUDB:compare2\
	\PWMSend:Net_101\
	Net_1792
	Net_1793
	\PWMSend:PWMUDB:MODULE_4:b_31\
	\PWMSend:PWMUDB:MODULE_4:b_30\
	\PWMSend:PWMUDB:MODULE_4:b_29\
	\PWMSend:PWMUDB:MODULE_4:b_28\
	\PWMSend:PWMUDB:MODULE_4:b_27\
	\PWMSend:PWMUDB:MODULE_4:b_26\
	\PWMSend:PWMUDB:MODULE_4:b_25\
	\PWMSend:PWMUDB:MODULE_4:b_24\
	\PWMSend:PWMUDB:MODULE_4:b_23\
	\PWMSend:PWMUDB:MODULE_4:b_22\
	\PWMSend:PWMUDB:MODULE_4:b_21\
	\PWMSend:PWMUDB:MODULE_4:b_20\
	\PWMSend:PWMUDB:MODULE_4:b_19\
	\PWMSend:PWMUDB:MODULE_4:b_18\
	\PWMSend:PWMUDB:MODULE_4:b_17\
	\PWMSend:PWMUDB:MODULE_4:b_16\
	\PWMSend:PWMUDB:MODULE_4:b_15\
	\PWMSend:PWMUDB:MODULE_4:b_14\
	\PWMSend:PWMUDB:MODULE_4:b_13\
	\PWMSend:PWMUDB:MODULE_4:b_12\
	\PWMSend:PWMUDB:MODULE_4:b_11\
	\PWMSend:PWMUDB:MODULE_4:b_10\
	\PWMSend:PWMUDB:MODULE_4:b_9\
	\PWMSend:PWMUDB:MODULE_4:b_8\
	\PWMSend:PWMUDB:MODULE_4:b_7\
	\PWMSend:PWMUDB:MODULE_4:b_6\
	\PWMSend:PWMUDB:MODULE_4:b_5\
	\PWMSend:PWMUDB:MODULE_4:b_4\
	\PWMSend:PWMUDB:MODULE_4:b_3\
	\PWMSend:PWMUDB:MODULE_4:b_2\
	\PWMSend:PWMUDB:MODULE_4:b_1\
	\PWMSend:PWMUDB:MODULE_4:b_0\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_31\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_30\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_29\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_28\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_27\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_26\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_25\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:a_24\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_31\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_30\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_29\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_28\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_27\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_26\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_25\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_24\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_23\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_22\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_21\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_20\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_19\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_18\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_17\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_16\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_15\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_14\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_13\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_12\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_11\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_10\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_9\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_8\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_7\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_6\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_5\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_4\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_3\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_2\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_1\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:b_0\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_31\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_30\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_29\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_28\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_27\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_26\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_25\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_24\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_23\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_22\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_21\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_20\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_19\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_18\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_17\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_16\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_15\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_14\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_13\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_12\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_11\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_10\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_9\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_8\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_7\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_6\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_5\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_4\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_3\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:s_2\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1794
	Net_1791
	\PWMSend:Net_113\
	\PWMSend:Net_107\
	\PWMSend:Net_114\
	\PWMServo:PWMUDB:km_run\
	\PWMServo:PWMUDB:ctrl_cmpmode2_2\
	\PWMServo:PWMUDB:ctrl_cmpmode2_1\
	\PWMServo:PWMUDB:ctrl_cmpmode2_0\
	\PWMServo:PWMUDB:ctrl_cmpmode1_2\
	\PWMServo:PWMUDB:ctrl_cmpmode1_1\
	\PWMServo:PWMUDB:ctrl_cmpmode1_0\
	\PWMServo:PWMUDB:capt_rising\
	\PWMServo:PWMUDB:capt_falling\
	\PWMServo:PWMUDB:trig_rise\
	\PWMServo:PWMUDB:trig_fall\
	\PWMServo:PWMUDB:sc_kill\
	\PWMServo:PWMUDB:min_kill\
	\PWMServo:PWMUDB:km_tc\
	\PWMServo:PWMUDB:db_tc\
	\PWMServo:PWMUDB:dith_sel\
	\PWMServo:PWMUDB:compare2\
	\PWMServo:Net_101\
	Net_1370
	Net_1495
	\PWMServo:PWMUDB:MODULE_5:b_31\
	\PWMServo:PWMUDB:MODULE_5:b_30\
	\PWMServo:PWMUDB:MODULE_5:b_29\
	\PWMServo:PWMUDB:MODULE_5:b_28\
	\PWMServo:PWMUDB:MODULE_5:b_27\
	\PWMServo:PWMUDB:MODULE_5:b_26\
	\PWMServo:PWMUDB:MODULE_5:b_25\
	\PWMServo:PWMUDB:MODULE_5:b_24\
	\PWMServo:PWMUDB:MODULE_5:b_23\
	\PWMServo:PWMUDB:MODULE_5:b_22\
	\PWMServo:PWMUDB:MODULE_5:b_21\
	\PWMServo:PWMUDB:MODULE_5:b_20\
	\PWMServo:PWMUDB:MODULE_5:b_19\
	\PWMServo:PWMUDB:MODULE_5:b_18\
	\PWMServo:PWMUDB:MODULE_5:b_17\
	\PWMServo:PWMUDB:MODULE_5:b_16\
	\PWMServo:PWMUDB:MODULE_5:b_15\
	\PWMServo:PWMUDB:MODULE_5:b_14\
	\PWMServo:PWMUDB:MODULE_5:b_13\
	\PWMServo:PWMUDB:MODULE_5:b_12\
	\PWMServo:PWMUDB:MODULE_5:b_11\
	\PWMServo:PWMUDB:MODULE_5:b_10\
	\PWMServo:PWMUDB:MODULE_5:b_9\
	\PWMServo:PWMUDB:MODULE_5:b_8\
	\PWMServo:PWMUDB:MODULE_5:b_7\
	\PWMServo:PWMUDB:MODULE_5:b_6\
	\PWMServo:PWMUDB:MODULE_5:b_5\
	\PWMServo:PWMUDB:MODULE_5:b_4\
	\PWMServo:PWMUDB:MODULE_5:b_3\
	\PWMServo:PWMUDB:MODULE_5:b_2\
	\PWMServo:PWMUDB:MODULE_5:b_1\
	\PWMServo:PWMUDB:MODULE_5:b_0\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_31\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_30\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_29\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_28\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_27\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_26\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_25\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:a_24\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_31\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_30\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_29\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_28\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_27\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_26\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_25\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_24\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_23\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_22\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_21\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_20\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_19\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_18\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_17\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_16\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_15\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_14\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_13\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_12\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_11\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_10\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_9\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_8\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_7\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_6\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_5\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_4\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_3\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_2\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_1\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:b_0\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_31\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_30\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_29\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_28\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_27\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_26\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_25\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_24\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_23\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_22\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_21\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_20\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_19\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_18\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_17\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_16\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_15\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_14\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_13\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_12\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_11\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_10\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_9\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_8\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_7\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_6\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_5\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_4\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_3\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:s_2\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1395
	Net_1394
	\PWMServo:Net_113\
	\PWMServo:Net_107\
	\PWMServo:Net_114\
	\steeringTimer:Net_260\
	Net_1815
	Net_1818
	\steeringTimer:Net_53\
	\steeringTimer:TimerUDB:ctrl_ic_1\
	\steeringTimer:TimerUDB:ctrl_ic_0\
	Net_1817
	\steeringTimer:TimerUDB:zeros_3\
	\steeringTimer:TimerUDB:zeros_2\
	\steeringTimer:Net_102\
	\steeringTimer:Net_266\

    Synthesized names
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_2\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_31\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_30\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_29\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_28\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_27\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_26\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_25\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_24\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_23\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_22\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_21\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_20\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_19\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_18\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_17\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_16\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_15\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_14\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_13\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_12\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_11\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_10\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_9\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_8\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_7\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_6\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_5\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_4\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_3\
	\PWMSend:PWMUDB:add_vi_vv_MODGEN_4_2\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_31\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_30\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_29\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_28\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_27\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_26\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_25\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_24\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_23\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_22\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_21\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_20\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_19\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_18\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_17\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_16\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_15\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_14\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_13\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_12\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_11\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_10\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_9\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_8\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_7\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_6\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_5\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_4\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_3\
	\PWMServo:PWMUDB:add_vi_vv_MODGEN_5_2\

Deleted 462 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__MISO_net_0
Aliasing tmpOE__SS_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__IRQ_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__CE_net_0 to tmpOE__MISO_net_0
Aliasing Net_29 to zero
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__MISO_net_0
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newb_1\ to tmpOE__MISO_net_0
Aliasing \UART:BUART:sRX:MODULE_1:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__MISO_net_0
Aliasing tmpOE__Rx_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__Tx_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__MISO_net_0
Aliasing \SPI:BSPIM:pol_supprt\ to zero
Aliasing \SPI:BSPIM:tx_status_3\ to \SPI:BSPIM:load_rx_data\
Aliasing \SPI:BSPIM:tx_status_6\ to zero
Aliasing \SPI:BSPIM:tx_status_5\ to zero
Aliasing \SPI:BSPIM:rx_status_3\ to zero
Aliasing \SPI:BSPIM:rx_status_2\ to zero
Aliasing \SPI:BSPIM:rx_status_1\ to zero
Aliasing \SPI:BSPIM:rx_status_0\ to zero
Aliasing \SPI:Net_289\ to zero
Aliasing tmpOE__ThrottlePin_net_0 to tmpOE__MISO_net_0
Aliasing \throttleTimer:TimerUDB:ctrl_cmode_1\ to tmpOE__MISO_net_0
Aliasing \throttleTimer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \throttleTimer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \throttleTimer:TimerUDB:ctrl_tmode_0\ to tmpOE__MISO_net_0
Aliasing \throttleTimer:TimerUDB:status_6\ to zero
Aliasing \throttleTimer:TimerUDB:status_5\ to zero
Aliasing \throttleTimer:TimerUDB:status_4\ to zero
Aliasing \throttleTimer:TimerUDB:status_0\ to \throttleTimer:TimerUDB:tc_i\
Aliasing Net_594 to zero
Aliasing \PWMHBro:PWMUDB:hwCapture\ to zero
Aliasing \PWMHBro:PWMUDB:trig_out\ to tmpOE__MISO_net_0
Aliasing \PWMHBro:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWMHBro:PWMUDB:ltch_kill_reg\\R\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWMHBro:PWMUDB:min_kill_reg\\R\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWMHBro:PWMUDB:final_kill\ to tmpOE__MISO_net_0
Aliasing \PWMHBro:PWMUDB:dith_count_1\\R\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWMHBro:PWMUDB:dith_count_0\\R\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWMHBro:PWMUDB:status_6\ to zero
Aliasing \PWMHBro:PWMUDB:status_4\ to zero
Aliasing \PWMHBro:PWMUDB:cmp1_status_reg\\R\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWMHBro:PWMUDB:cmp2_status_reg\\R\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWMHBro:PWMUDB:final_kill_reg\\R\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWMHBro:PWMUDB:cs_addr_0\ to \PWMHBro:PWMUDB:runmode_enable\\R\
Aliasing \PWMHBro:PWMUDB:pwm_temp\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MISO_net_0
Aliasing tmpOE__N1_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__N2_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__P1_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__P2_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__speaker_net_0 to tmpOE__MISO_net_0
Aliasing \PWMSend:PWMUDB:hwCapture\ to zero
Aliasing \PWMSend:PWMUDB:trig_out\ to tmpOE__MISO_net_0
Aliasing Net_758 to zero
Aliasing \PWMSend:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWMSend:PWMUDB:ltch_kill_reg\\R\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWMSend:PWMUDB:min_kill_reg\\R\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWMSend:PWMUDB:final_kill\ to tmpOE__MISO_net_0
Aliasing \PWMSend:PWMUDB:dith_count_1\\R\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWMSend:PWMUDB:dith_count_0\\R\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWMSend:PWMUDB:status_6\ to zero
Aliasing \PWMSend:PWMUDB:status_4\ to zero
Aliasing \PWMSend:PWMUDB:cmp2\ to zero
Aliasing \PWMSend:PWMUDB:cmp1_status_reg\\R\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWMSend:PWMUDB:cmp2_status_reg\\R\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWMSend:PWMUDB:final_kill_reg\\R\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWMSend:PWMUDB:cs_addr_0\ to \PWMSend:PWMUDB:runmode_enable\\R\
Aliasing \PWMSend:PWMUDB:pwm1_i\ to zero
Aliasing \PWMSend:PWMUDB:pwm2_i\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MISO_net_0
Aliasing Net_1367 to zero
Aliasing tmpOE__ServoPWM_net_0 to tmpOE__MISO_net_0
Aliasing tmpOE__SteeringPin_net_0 to tmpOE__MISO_net_0
Aliasing \PWMServo:PWMUDB:hwCapture\ to zero
Aliasing \PWMServo:PWMUDB:trig_out\ to tmpOE__MISO_net_0
Aliasing \PWMServo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWMServo:PWMUDB:ltch_kill_reg\\R\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWMServo:PWMUDB:min_kill_reg\\R\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWMServo:PWMUDB:final_kill\ to tmpOE__MISO_net_0
Aliasing \PWMServo:PWMUDB:dith_count_1\\R\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWMServo:PWMUDB:dith_count_0\\R\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWMServo:PWMUDB:status_6\ to zero
Aliasing \PWMServo:PWMUDB:status_4\ to zero
Aliasing \PWMServo:PWMUDB:cmp2\ to zero
Aliasing \PWMServo:PWMUDB:cmp1_status_reg\\R\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWMServo:PWMUDB:cmp2_status_reg\\R\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWMServo:PWMUDB:final_kill_reg\\R\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWMServo:PWMUDB:cs_addr_0\ to \PWMServo:PWMUDB:runmode_enable\\R\
Aliasing \PWMServo:PWMUDB:pwm1_i\ to zero
Aliasing \PWMServo:PWMUDB:pwm2_i\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MISO_net_0
Aliasing \steeringTimer:TimerUDB:ctrl_cmode_1\ to tmpOE__MISO_net_0
Aliasing \steeringTimer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \steeringTimer:TimerUDB:ctrl_tmode_1\ to zero
Aliasing \steeringTimer:TimerUDB:ctrl_tmode_0\ to tmpOE__MISO_net_0
Aliasing \steeringTimer:TimerUDB:status_6\ to zero
Aliasing \steeringTimer:TimerUDB:status_5\ to zero
Aliasing \steeringTimer:TimerUDB:status_4\ to zero
Aliasing \steeringTimer:TimerUDB:status_0\ to \steeringTimer:TimerUDB:tc_i\
Aliasing Net_27D to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPI:BSPIM:dpcounter_one_reg\\D\ to \SPI:BSPIM:load_rx_data\
Aliasing \throttleTimer:TimerUDB:hwEnable_reg\\D\ to \throttleTimer:TimerUDB:run_mode\
Aliasing \throttleTimer:TimerUDB:capture_out_reg_i\\D\ to \throttleTimer:TimerUDB:capt_fifo_load_int\
Aliasing \throttleTimer:TimerUDB:trig_last\\D\ to \throttleTimer:TimerUDB:capture_last\\D\
Aliasing \PWMHBro:PWMUDB:min_kill_reg\\D\ to tmpOE__MISO_net_0
Aliasing \PWMHBro:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWMHBro:PWMUDB:trig_last\\D\ to zero
Aliasing \PWMHBro:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MISO_net_0
Aliasing \PWMHBro:PWMUDB:tc_i_reg\\D\ to \PWMHBro:PWMUDB:status_2\
Aliasing \PWMSend:PWMUDB:min_kill_reg\\D\ to tmpOE__MISO_net_0
Aliasing \PWMSend:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWMSend:PWMUDB:trig_last\\D\ to zero
Aliasing \PWMSend:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MISO_net_0
Aliasing \PWMSend:PWMUDB:prevCompare1\\D\ to \PWMSend:PWMUDB:pwm_temp\
Aliasing \PWMSend:PWMUDB:tc_i_reg\\D\ to \PWMSend:PWMUDB:status_2\
Aliasing \PWMServo:PWMUDB:min_kill_reg\\D\ to tmpOE__MISO_net_0
Aliasing \PWMServo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWMServo:PWMUDB:trig_last\\D\ to zero
Aliasing \PWMServo:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MISO_net_0
Aliasing \PWMServo:PWMUDB:prevCompare1\\D\ to \PWMServo:PWMUDB:pwm_temp\
Aliasing \PWMServo:PWMUDB:tc_i_reg\\D\ to \PWMServo:PWMUDB:status_2\
Aliasing \steeringTimer:TimerUDB:hwEnable_reg\\D\ to \steeringTimer:TimerUDB:run_mode\
Aliasing \steeringTimer:TimerUDB:capture_out_reg_i\\D\ to \steeringTimer:TimerUDB:capt_fifo_load_int\
Aliasing \steeringTimer:TimerUDB:trig_last\\D\ to \steeringTimer:TimerUDB:capture_last\\D\
Removing Lhs of wire one[6] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__SS_net_0[9] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__IRQ_net_0[15] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__CE_net_0[22] = tmpOE__MISO_net_0[1]
Removing Rhs of wire Net_31[28] = \UART:BUART:tx_interrupt_out\[50]
Removing Rhs of wire Net_32[32] = \UART:BUART:rx_interrupt_out\[51]
Removing Lhs of wire \UART:Net_61\[33] = \UART:Net_9\[30]
Removing Lhs of wire Net_29[37] = zero[2]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[38] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[39] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[40] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[41] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[42] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[43] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[44] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[45] = zero[2]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[55] = \UART:BUART:tx_bitclk_dp\[91]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[101] = \UART:BUART:tx_counter_dp\[92]
Removing Lhs of wire \UART:BUART:tx_status_6\[102] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[103] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[104] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[106] = \UART:BUART:tx_fifo_empty\[69]
Removing Lhs of wire \UART:BUART:tx_status_3\[108] = \UART:BUART:tx_fifo_notfull\[68]
Removing Lhs of wire \UART:BUART:rx_postpoll\[122] = Net_30[171]
Removing Lhs of wire \UART:BUART:rx_status_1\[174] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[175] = \UART:BUART:rx_parity_error_status\[176]
Removing Rhs of wire \UART:BUART:rx_status_3\[177] = \UART:BUART:rx_stop_bit_error\[178]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_1\[188] = \UART:BUART:sRX:MODULE_1:g2:a0:lta_0\[237]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_2\[192] = \UART:BUART:sRX:MODULE_2:g1:a0:xneq\[259]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newa_6\[193] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newa_5\[194] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newa_4\[195] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newa_3\[196] = \UART:BUART:sRX:MODIN1_6\[197]
Removing Lhs of wire \UART:BUART:sRX:MODIN1_6\[197] = \UART:BUART:rx_count_6\[163]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newa_2\[198] = \UART:BUART:sRX:MODIN1_5\[199]
Removing Lhs of wire \UART:BUART:sRX:MODIN1_5\[199] = \UART:BUART:rx_count_5\[164]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newa_1\[200] = \UART:BUART:sRX:MODIN1_4\[201]
Removing Lhs of wire \UART:BUART:sRX:MODIN1_4\[201] = \UART:BUART:rx_count_4\[165]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newa_0\[202] = \UART:BUART:sRX:MODIN1_3\[203]
Removing Lhs of wire \UART:BUART:sRX:MODIN1_3\[203] = \UART:BUART:rx_count_3\[166]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newb_6\[204] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newb_5\[205] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newb_4\[206] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newb_3\[207] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newb_2\[208] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newb_1\[209] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:newb_0\[210] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:dataa_6\[211] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:dataa_5\[212] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:dataa_4\[213] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:dataa_3\[214] = \UART:BUART:rx_count_6\[163]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:dataa_2\[215] = \UART:BUART:rx_count_5\[164]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:dataa_1\[216] = \UART:BUART:rx_count_4\[165]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:dataa_0\[217] = \UART:BUART:rx_count_3\[166]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:datab_6\[218] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:datab_5\[219] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:datab_4\[220] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:datab_3\[221] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:datab_2\[222] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:datab_1\[223] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_1:g2:a0:datab_0\[224] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:newa_0\[239] = Net_30[171]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:newb_0\[240] = \UART:BUART:rx_parity_bit\[191]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:dataa_0\[241] = Net_30[171]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:datab_0\[242] = \UART:BUART:rx_parity_bit\[191]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[243] = Net_30[171]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[244] = \UART:BUART:rx_parity_bit\[191]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[246] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[247] = \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[245]
Removing Lhs of wire \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[248] = \UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[245]
Removing Lhs of wire tmpOE__Rx_net_0[270] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__Tx_net_0[275] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[281] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__MOSI_net_0[287] = tmpOE__MISO_net_0[1]
Removing Rhs of wire Net_139[288] = \SPI:BSPIM:mosi_reg\[313]
Removing Lhs of wire tmpOE__SCLK_net_0[294] = tmpOE__MISO_net_0[1]
Removing Rhs of wire \SPI:Net_276\[300] = \SPI:Net_288\[301]
Removing Rhs of wire \SPI:BSPIM:load_rx_data\[305] = \SPI:BSPIM:dpcounter_one\[306]
Removing Lhs of wire \SPI:BSPIM:pol_supprt\[307] = zero[2]
Removing Lhs of wire \SPI:BSPIM:miso_to_dp\[308] = \SPI:Net_244\[309]
Removing Lhs of wire \SPI:Net_244\[309] = Net_19[3]
Removing Rhs of wire \SPI:BSPIM:tx_status_1\[335] = \SPI:BSPIM:dpMOSI_fifo_empty\[336]
Removing Rhs of wire \SPI:BSPIM:tx_status_2\[337] = \SPI:BSPIM:dpMOSI_fifo_not_full\[338]
Removing Lhs of wire \SPI:BSPIM:tx_status_3\[339] = \SPI:BSPIM:load_rx_data\[305]
Removing Rhs of wire \SPI:BSPIM:rx_status_4\[341] = \SPI:BSPIM:dpMISO_fifo_full\[342]
Removing Rhs of wire \SPI:BSPIM:rx_status_5\[343] = \SPI:BSPIM:dpMISO_fifo_not_empty\[344]
Removing Lhs of wire \SPI:BSPIM:tx_status_6\[346] = zero[2]
Removing Lhs of wire \SPI:BSPIM:tx_status_5\[347] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_3\[348] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_2\[349] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_1\[350] = zero[2]
Removing Lhs of wire \SPI:BSPIM:rx_status_0\[351] = zero[2]
Removing Lhs of wire \SPI:Net_273\[361] = zero[2]
Removing Lhs of wire \SPI:Net_289\[400] = zero[2]
Removing Lhs of wire tmpOE__ThrottlePin_net_0[402] = tmpOE__MISO_net_0[1]
Removing Rhs of wire Net_932[408] = \PWMSend:Net_96\[1093]
Removing Rhs of wire Net_932[408] = \PWMSend:PWMUDB:pwm_i_reg\[1085]
Removing Lhs of wire \throttleTimer:TimerUDB:ctrl_enable\[428] = \throttleTimer:TimerUDB:control_7\[420]
Removing Lhs of wire \throttleTimer:TimerUDB:ctrl_ten\[429] = \throttleTimer:TimerUDB:control_4\[423]
Removing Lhs of wire \throttleTimer:TimerUDB:ctrl_cmode_1\[430] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \throttleTimer:TimerUDB:ctrl_cmode_0\[431] = zero[2]
Removing Lhs of wire \throttleTimer:TimerUDB:ctrl_tmode_1\[432] = zero[2]
Removing Lhs of wire \throttleTimer:TimerUDB:ctrl_tmode_0\[433] = tmpOE__MISO_net_0[1]
Removing Rhs of wire \throttleTimer:TimerUDB:timer_enable\[439] = \throttleTimer:TimerUDB:runmode_enable\[451]
Removing Rhs of wire \throttleTimer:TimerUDB:run_mode\[440] = \throttleTimer:TimerUDB:hwEnable\[441]
Removing Lhs of wire \throttleTimer:TimerUDB:run_mode\[440] = \throttleTimer:TimerUDB:control_7\[420]
Removing Lhs of wire \throttleTimer:TimerUDB:tc_i\[445] = \throttleTimer:TimerUDB:status_tc\[442]
Removing Lhs of wire \throttleTimer:TimerUDB:capt_fifo_load_int\[450] = \throttleTimer:TimerUDB:capt_fifo_load\[438]
Removing Lhs of wire \throttleTimer:TimerUDB:status_6\[458] = zero[2]
Removing Lhs of wire \throttleTimer:TimerUDB:status_5\[459] = zero[2]
Removing Lhs of wire \throttleTimer:TimerUDB:status_4\[460] = zero[2]
Removing Lhs of wire \throttleTimer:TimerUDB:status_0\[461] = \throttleTimer:TimerUDB:status_tc\[442]
Removing Lhs of wire \throttleTimer:TimerUDB:status_1\[462] = \throttleTimer:TimerUDB:capt_fifo_load\[438]
Removing Rhs of wire \throttleTimer:TimerUDB:status_2\[463] = \throttleTimer:TimerUDB:fifo_full\[464]
Removing Rhs of wire \throttleTimer:TimerUDB:status_3\[465] = \throttleTimer:TimerUDB:fifo_nempty\[466]
Removing Lhs of wire \throttleTimer:TimerUDB:cs_addr_2\[468] = Net_706[454]
Removing Lhs of wire \throttleTimer:TimerUDB:cs_addr_1\[469] = \throttleTimer:TimerUDB:trig_reg\[457]
Removing Lhs of wire \throttleTimer:TimerUDB:cs_addr_0\[470] = \throttleTimer:TimerUDB:per_zero\[444]
Removing Lhs of wire Net_594[555] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:ctrl_enable\[570] = \PWMHBro:PWMUDB:control_7\[562]
Removing Lhs of wire \PWMHBro:PWMUDB:hwCapture\[580] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:hwEnable\[581] = \PWMHBro:PWMUDB:control_7\[562]
Removing Lhs of wire \PWMHBro:PWMUDB:trig_out\[585] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMHBro:PWMUDB:runmode_enable\\R\[587] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:runmode_enable\\S\[588] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:final_enable\[589] = \PWMHBro:PWMUDB:runmode_enable\[586]
Removing Lhs of wire \PWMHBro:PWMUDB:ltch_kill_reg\\R\[593] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:ltch_kill_reg\\S\[594] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:min_kill_reg\\R\[595] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:min_kill_reg\\S\[596] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:final_kill\[599] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_1\[603] = \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_1\[843]
Removing Lhs of wire \PWMHBro:PWMUDB:add_vi_vv_MODGEN_3_0\[605] = \PWMHBro:PWMUDB:MODULE_3:g2:a0:s_0\[844]
Removing Lhs of wire \PWMHBro:PWMUDB:dith_count_1\\R\[606] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:dith_count_1\\S\[607] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:dith_count_0\\R\[608] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:dith_count_0\\S\[609] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:status_6\[612] = zero[2]
Removing Rhs of wire \PWMHBro:PWMUDB:status_5\[613] = \PWMHBro:PWMUDB:final_kill_reg\[628]
Removing Lhs of wire \PWMHBro:PWMUDB:status_4\[614] = zero[2]
Removing Rhs of wire \PWMHBro:PWMUDB:status_3\[615] = \PWMHBro:PWMUDB:fifo_full\[635]
Removing Rhs of wire \PWMHBro:PWMUDB:status_1\[617] = \PWMHBro:PWMUDB:cmp2_status_reg\[627]
Removing Rhs of wire \PWMHBro:PWMUDB:status_0\[618] = \PWMHBro:PWMUDB:cmp1_status_reg\[626]
Removing Lhs of wire \PWMHBro:PWMUDB:cmp1_status_reg\\R\[629] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:cmp1_status_reg\\S\[630] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:cmp2_status_reg\\R\[631] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:cmp2_status_reg\\S\[632] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:final_kill_reg\\R\[633] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:final_kill_reg\\S\[634] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:cs_addr_2\[636] = \PWMHBro:PWMUDB:tc_i\[591]
Removing Lhs of wire \PWMHBro:PWMUDB:cs_addr_1\[637] = \PWMHBro:PWMUDB:runmode_enable\[586]
Removing Lhs of wire \PWMHBro:PWMUDB:cs_addr_0\[638] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:compare1\[671] = \PWMHBro:PWMUDB:cmp1_less\[642]
Removing Lhs of wire \PWMHBro:PWMUDB:compare2\[672] = \PWMHBro:PWMUDB:cmp2_less\[645]
Removing Rhs of wire Net_518[682] = \PWMHBro:PWMUDB:pwm1_i_reg\[675]
Removing Rhs of wire Net_597[683] = \PWMHBro:PWMUDB:pwm2_i_reg\[677]
Removing Lhs of wire \PWMHBro:PWMUDB:pwm_temp\[684] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_23\[725] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_22\[726] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_21\[727] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_20\[728] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_19\[729] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_18\[730] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_17\[731] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_16\[732] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_15\[733] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_14\[734] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_13\[735] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_12\[736] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_11\[737] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_10\[738] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_9\[739] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_8\[740] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_7\[741] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_6\[742] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_5\[743] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_4\[744] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_3\[745] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_2\[746] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_1\[747] = \PWMHBro:PWMUDB:MODIN2_1\[748]
Removing Lhs of wire \PWMHBro:PWMUDB:MODIN2_1\[748] = \PWMHBro:PWMUDB:dith_count_1\[602]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:a_0\[749] = \PWMHBro:PWMUDB:MODIN2_0\[750]
Removing Lhs of wire \PWMHBro:PWMUDB:MODIN2_0\[750] = \PWMHBro:PWMUDB:dith_count_0\[604]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[882] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[883] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__N1_net_0[892] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__N2_net_0[898] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__P1_net_0[904] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__P2_net_0[910] = tmpOE__MISO_net_0[1]
Removing Lhs of wire tmpOE__speaker_net_0[916] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMSend:PWMUDB:ctrl_enable\[934] = \PWMSend:PWMUDB:control_7\[926]
Removing Lhs of wire \PWMSend:PWMUDB:hwCapture\[944] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:hwEnable\[945] = \PWMSend:PWMUDB:control_7\[926]
Removing Lhs of wire \PWMSend:PWMUDB:trig_out\[949] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMSend:PWMUDB:runmode_enable\\R\[951] = zero[2]
Removing Lhs of wire Net_758[952] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:runmode_enable\\S\[953] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:final_enable\[954] = \PWMSend:PWMUDB:runmode_enable\[950]
Removing Lhs of wire \PWMSend:PWMUDB:ltch_kill_reg\\R\[958] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:ltch_kill_reg\\S\[959] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:min_kill_reg\\R\[960] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:min_kill_reg\\S\[961] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:final_kill\[964] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_1\[968] = \PWMSend:PWMUDB:MODULE_4:g2:a0:s_1\[1255]
Removing Lhs of wire \PWMSend:PWMUDB:add_vi_vv_MODGEN_4_0\[970] = \PWMSend:PWMUDB:MODULE_4:g2:a0:s_0\[1256]
Removing Lhs of wire \PWMSend:PWMUDB:dith_count_1\\R\[971] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:dith_count_1\\S\[972] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:dith_count_0\\R\[973] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:dith_count_0\\S\[974] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:status_6\[977] = zero[2]
Removing Rhs of wire \PWMSend:PWMUDB:status_5\[978] = \PWMSend:PWMUDB:final_kill_reg\[992]
Removing Lhs of wire \PWMSend:PWMUDB:status_4\[979] = zero[2]
Removing Rhs of wire \PWMSend:PWMUDB:status_3\[980] = \PWMSend:PWMUDB:fifo_full\[999]
Removing Rhs of wire \PWMSend:PWMUDB:status_1\[982] = \PWMSend:PWMUDB:cmp2_status_reg\[991]
Removing Rhs of wire \PWMSend:PWMUDB:status_0\[983] = \PWMSend:PWMUDB:cmp1_status_reg\[990]
Removing Lhs of wire \PWMSend:PWMUDB:cmp2_status\[988] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:cmp2\[989] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:cmp1_status_reg\\R\[993] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:cmp1_status_reg\\S\[994] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:cmp2_status_reg\\R\[995] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:cmp2_status_reg\\S\[996] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:final_kill_reg\\R\[997] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:final_kill_reg\\S\[998] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:cs_addr_2\[1000] = \PWMSend:PWMUDB:tc_i\[956]
Removing Lhs of wire \PWMSend:PWMUDB:cs_addr_1\[1001] = \PWMSend:PWMUDB:runmode_enable\[950]
Removing Lhs of wire \PWMSend:PWMUDB:cs_addr_0\[1002] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:compare1\[1083] = \PWMSend:PWMUDB:cmp1_less\[1054]
Removing Lhs of wire \PWMSend:PWMUDB:pwm1_i\[1088] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:pwm2_i\[1090] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:pwm_temp\[1096] = \PWMSend:PWMUDB:cmp1\[986]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_23\[1137] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_22\[1138] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_21\[1139] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_20\[1140] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_19\[1141] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_18\[1142] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_17\[1143] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_16\[1144] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_15\[1145] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_14\[1146] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_13\[1147] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_12\[1148] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_11\[1149] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_10\[1150] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_9\[1151] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_8\[1152] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_7\[1153] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_6\[1154] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_5\[1155] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_4\[1156] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_3\[1157] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_2\[1158] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_1\[1159] = \PWMSend:PWMUDB:MODIN3_1\[1160]
Removing Lhs of wire \PWMSend:PWMUDB:MODIN3_1\[1160] = \PWMSend:PWMUDB:dith_count_1\[967]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:a_0\[1161] = \PWMSend:PWMUDB:MODIN3_0\[1162]
Removing Lhs of wire \PWMSend:PWMUDB:MODIN3_0\[1162] = \PWMSend:PWMUDB:dith_count_0\[969]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1294] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1295] = tmpOE__MISO_net_0[1]
Removing Lhs of wire Net_1367[1301] = zero[2]
Removing Lhs of wire tmpOE__ServoPWM_net_0[1305] = tmpOE__MISO_net_0[1]
Removing Rhs of wire Net_1401[1306] = \PWMServo:Net_96\[1490]
Removing Rhs of wire Net_1401[1306] = \PWMServo:PWMUDB:pwm_i_reg\[1482]
Removing Lhs of wire tmpOE__SteeringPin_net_0[1312] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMServo:PWMUDB:ctrl_enable\[1332] = \PWMServo:PWMUDB:control_7\[1324]
Removing Lhs of wire \PWMServo:PWMUDB:hwCapture\[1342] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:hwEnable\[1343] = \PWMServo:PWMUDB:control_7\[1324]
Removing Lhs of wire \PWMServo:PWMUDB:trig_out\[1347] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMServo:PWMUDB:runmode_enable\\R\[1349] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:runmode_enable\\S\[1350] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:final_enable\[1351] = \PWMServo:PWMUDB:runmode_enable\[1348]
Removing Lhs of wire \PWMServo:PWMUDB:ltch_kill_reg\\R\[1355] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:ltch_kill_reg\\S\[1356] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:min_kill_reg\\R\[1357] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:min_kill_reg\\S\[1358] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:final_kill\[1361] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_1\[1365] = \PWMServo:PWMUDB:MODULE_5:g2:a0:s_1\[1652]
Removing Lhs of wire \PWMServo:PWMUDB:add_vi_vv_MODGEN_5_0\[1367] = \PWMServo:PWMUDB:MODULE_5:g2:a0:s_0\[1653]
Removing Lhs of wire \PWMServo:PWMUDB:dith_count_1\\R\[1368] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:dith_count_1\\S\[1369] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:dith_count_0\\R\[1370] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:dith_count_0\\S\[1371] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:status_6\[1374] = zero[2]
Removing Rhs of wire \PWMServo:PWMUDB:status_5\[1375] = \PWMServo:PWMUDB:final_kill_reg\[1389]
Removing Lhs of wire \PWMServo:PWMUDB:status_4\[1376] = zero[2]
Removing Rhs of wire \PWMServo:PWMUDB:status_3\[1377] = \PWMServo:PWMUDB:fifo_full\[1396]
Removing Rhs of wire \PWMServo:PWMUDB:status_1\[1379] = \PWMServo:PWMUDB:cmp2_status_reg\[1388]
Removing Rhs of wire \PWMServo:PWMUDB:status_0\[1380] = \PWMServo:PWMUDB:cmp1_status_reg\[1387]
Removing Lhs of wire \PWMServo:PWMUDB:cmp2_status\[1385] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:cmp2\[1386] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:cmp1_status_reg\\R\[1390] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:cmp1_status_reg\\S\[1391] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:cmp2_status_reg\\R\[1392] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:cmp2_status_reg\\S\[1393] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:final_kill_reg\\R\[1394] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:final_kill_reg\\S\[1395] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:cs_addr_2\[1397] = \PWMServo:PWMUDB:tc_i\[1353]
Removing Lhs of wire \PWMServo:PWMUDB:cs_addr_1\[1398] = \PWMServo:PWMUDB:runmode_enable\[1348]
Removing Lhs of wire \PWMServo:PWMUDB:cs_addr_0\[1399] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:compare1\[1480] = \PWMServo:PWMUDB:cmp1_less\[1451]
Removing Lhs of wire \PWMServo:PWMUDB:pwm1_i\[1485] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:pwm2_i\[1487] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:pwm_temp\[1493] = \PWMServo:PWMUDB:cmp1\[1383]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_23\[1534] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_22\[1535] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_21\[1536] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_20\[1537] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_19\[1538] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_18\[1539] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_17\[1540] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_16\[1541] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_15\[1542] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_14\[1543] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_13\[1544] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_12\[1545] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_11\[1546] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_10\[1547] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_9\[1548] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_8\[1549] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_7\[1550] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_6\[1551] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_5\[1552] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_4\[1553] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_3\[1554] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_2\[1555] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_1\[1556] = \PWMServo:PWMUDB:MODIN4_1\[1557]
Removing Lhs of wire \PWMServo:PWMUDB:MODIN4_1\[1557] = \PWMServo:PWMUDB:dith_count_1\[1364]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:a_0\[1558] = \PWMServo:PWMUDB:MODIN4_0\[1559]
Removing Lhs of wire \PWMServo:PWMUDB:MODIN4_0\[1559] = \PWMServo:PWMUDB:dith_count_0\[1366]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1691] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1692] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \steeringTimer:TimerUDB:ctrl_enable\[1716] = \steeringTimer:TimerUDB:control_7\[1708]
Removing Lhs of wire \steeringTimer:TimerUDB:ctrl_ten\[1717] = \steeringTimer:TimerUDB:control_4\[1711]
Removing Lhs of wire \steeringTimer:TimerUDB:ctrl_cmode_1\[1718] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \steeringTimer:TimerUDB:ctrl_cmode_0\[1719] = zero[2]
Removing Lhs of wire \steeringTimer:TimerUDB:ctrl_tmode_1\[1720] = zero[2]
Removing Lhs of wire \steeringTimer:TimerUDB:ctrl_tmode_0\[1721] = tmpOE__MISO_net_0[1]
Removing Rhs of wire \steeringTimer:TimerUDB:timer_enable\[1727] = \steeringTimer:TimerUDB:runmode_enable\[1739]
Removing Rhs of wire \steeringTimer:TimerUDB:run_mode\[1728] = \steeringTimer:TimerUDB:hwEnable\[1729]
Removing Lhs of wire \steeringTimer:TimerUDB:run_mode\[1728] = \steeringTimer:TimerUDB:control_7\[1708]
Removing Lhs of wire \steeringTimer:TimerUDB:tc_i\[1733] = \steeringTimer:TimerUDB:status_tc\[1730]
Removing Lhs of wire \steeringTimer:TimerUDB:capt_fifo_load_int\[1738] = \steeringTimer:TimerUDB:capt_fifo_load\[1726]
Removing Lhs of wire \steeringTimer:TimerUDB:status_6\[1745] = zero[2]
Removing Lhs of wire \steeringTimer:TimerUDB:status_5\[1746] = zero[2]
Removing Lhs of wire \steeringTimer:TimerUDB:status_4\[1747] = zero[2]
Removing Lhs of wire \steeringTimer:TimerUDB:status_0\[1748] = \steeringTimer:TimerUDB:status_tc\[1730]
Removing Lhs of wire \steeringTimer:TimerUDB:status_1\[1749] = \steeringTimer:TimerUDB:capt_fifo_load\[1726]
Removing Rhs of wire \steeringTimer:TimerUDB:status_2\[1750] = \steeringTimer:TimerUDB:fifo_full\[1751]
Removing Rhs of wire \steeringTimer:TimerUDB:status_3\[1752] = \steeringTimer:TimerUDB:fifo_nempty\[1753]
Removing Lhs of wire \steeringTimer:TimerUDB:cs_addr_2\[1755] = Net_1530[1318]
Removing Lhs of wire \steeringTimer:TimerUDB:cs_addr_1\[1756] = \steeringTimer:TimerUDB:trig_reg\[1744]
Removing Lhs of wire \steeringTimer:TimerUDB:cs_addr_0\[1757] = \steeringTimer:TimerUDB:per_zero\[1732]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1840] = zero[2]
Removing Lhs of wire Net_27D[1845] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1855] = \UART:BUART:rx_bitclk_pre\[157]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1862] = \UART:BUART:rx_parity_error_pre\[186]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1863] = zero[2]
Removing Lhs of wire \SPI:BSPIM:so_send_reg\\D\[1868] = zero[2]
Removing Lhs of wire \SPI:BSPIM:mosi_pre_reg\\D\[1874] = zero[2]
Removing Lhs of wire \SPI:BSPIM:dpcounter_one_reg\\D\[1876] = \SPI:BSPIM:load_rx_data\[305]
Removing Lhs of wire \SPI:BSPIM:mosi_from_dp_reg\\D\[1877] = \SPI:BSPIM:mosi_from_dp\[319]
Removing Lhs of wire \throttleTimer:TimerUDB:capture_last\\D\[1880] = Net_444[403]
Removing Lhs of wire \throttleTimer:TimerUDB:tc_reg_i\\D\[1881] = \throttleTimer:TimerUDB:status_tc\[442]
Removing Lhs of wire \throttleTimer:TimerUDB:hwEnable_reg\\D\[1882] = \throttleTimer:TimerUDB:control_7\[420]
Removing Lhs of wire \throttleTimer:TimerUDB:capture_out_reg_i\\D\[1883] = \throttleTimer:TimerUDB:capt_fifo_load\[438]
Removing Lhs of wire \throttleTimer:TimerUDB:trig_last\\D\[1884] = Net_444[403]
Removing Lhs of wire \PWMHBro:PWMUDB:min_kill_reg\\D\[1887] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMHBro:PWMUDB:prevCapture\\D\[1888] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:trig_last\\D\[1889] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:ltch_kill_reg\\D\[1892] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMHBro:PWMUDB:prevCompare1\\D\[1895] = \PWMHBro:PWMUDB:cmp1\[621]
Removing Lhs of wire \PWMHBro:PWMUDB:prevCompare2\\D\[1896] = \PWMHBro:PWMUDB:cmp2\[624]
Removing Lhs of wire \PWMHBro:PWMUDB:cmp1_status_reg\\D\[1897] = \PWMHBro:PWMUDB:cmp1_status\[622]
Removing Lhs of wire \PWMHBro:PWMUDB:cmp2_status_reg\\D\[1898] = \PWMHBro:PWMUDB:cmp2_status\[625]
Removing Lhs of wire \PWMHBro:PWMUDB:pwm_i_reg\\D\[1900] = \PWMHBro:PWMUDB:pwm_i\[674]
Removing Lhs of wire \PWMHBro:PWMUDB:pwm1_i_reg\\D\[1901] = \PWMHBro:PWMUDB:pwm1_i\[676]
Removing Lhs of wire \PWMHBro:PWMUDB:pwm2_i_reg\\D\[1902] = \PWMHBro:PWMUDB:pwm2_i\[678]
Removing Lhs of wire \PWMHBro:PWMUDB:tc_i_reg\\D\[1903] = \PWMHBro:PWMUDB:status_2\[616]
Removing Lhs of wire \PWMSend:PWMUDB:min_kill_reg\\D\[1904] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMSend:PWMUDB:prevCapture\\D\[1905] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:trig_last\\D\[1906] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:ltch_kill_reg\\D\[1909] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMSend:PWMUDB:prevCompare1\\D\[1912] = \PWMSend:PWMUDB:cmp1\[986]
Removing Lhs of wire \PWMSend:PWMUDB:cmp1_status_reg\\D\[1913] = \PWMSend:PWMUDB:cmp1_status\[987]
Removing Lhs of wire \PWMSend:PWMUDB:cmp2_status_reg\\D\[1914] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:pwm_i_reg\\D\[1916] = \PWMSend:PWMUDB:pwm_i\[1086]
Removing Lhs of wire \PWMSend:PWMUDB:pwm1_i_reg\\D\[1917] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:pwm2_i_reg\\D\[1918] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:tc_i_reg\\D\[1919] = \PWMSend:PWMUDB:status_2\[981]
Removing Lhs of wire \PWMServo:PWMUDB:min_kill_reg\\D\[1920] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMServo:PWMUDB:prevCapture\\D\[1921] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:trig_last\\D\[1922] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:ltch_kill_reg\\D\[1925] = tmpOE__MISO_net_0[1]
Removing Lhs of wire \PWMServo:PWMUDB:prevCompare1\\D\[1928] = \PWMServo:PWMUDB:cmp1\[1383]
Removing Lhs of wire \PWMServo:PWMUDB:cmp1_status_reg\\D\[1929] = \PWMServo:PWMUDB:cmp1_status\[1384]
Removing Lhs of wire \PWMServo:PWMUDB:cmp2_status_reg\\D\[1930] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:pwm_i_reg\\D\[1932] = \PWMServo:PWMUDB:pwm_i\[1483]
Removing Lhs of wire \PWMServo:PWMUDB:pwm1_i_reg\\D\[1933] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:pwm2_i_reg\\D\[1934] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:tc_i_reg\\D\[1935] = \PWMServo:PWMUDB:status_2\[1378]
Removing Lhs of wire \steeringTimer:TimerUDB:capture_last\\D\[1936] = Net_1529[1313]
Removing Lhs of wire \steeringTimer:TimerUDB:tc_reg_i\\D\[1937] = \steeringTimer:TimerUDB:status_tc\[1730]
Removing Lhs of wire \steeringTimer:TimerUDB:hwEnable_reg\\D\[1938] = \steeringTimer:TimerUDB:control_7\[1708]
Removing Lhs of wire \steeringTimer:TimerUDB:capture_out_reg_i\\D\[1939] = \steeringTimer:TimerUDB:capt_fifo_load\[1726]
Removing Lhs of wire \steeringTimer:TimerUDB:trig_last\\D\[1940] = Net_1529[1313]

------------------------------------------------------
Aliased 0 equations, 404 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__MISO_net_0' (cost = 0):
tmpOE__MISO_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 0):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_30 and not \UART:BUART:rx_parity_bit\)
	OR (Net_30 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_30 and not \UART:BUART:rx_parity_bit\)
	OR (Net_30 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\SPI:BSPIM:load_rx_data\' (cost = 1):
\SPI:BSPIM:load_rx_data\ <= ((not \SPI:BSPIM:count_4\ and not \SPI:BSPIM:count_3\ and not \SPI:BSPIM:count_2\ and not \SPI:BSPIM:count_1\ and \SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\throttleTimer:TimerUDB:fifo_load_polarized\' (cost = 1):
\throttleTimer:TimerUDB:fifo_load_polarized\ <= ((not Net_444 and \throttleTimer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\throttleTimer:TimerUDB:trigger_polarized\' (cost = 0):
\throttleTimer:TimerUDB:trigger_polarized\ <= (\throttleTimer:TimerUDB:trig_rise_detected\);

Note:  Expanding virtual equation for 'Net_706' (cost = 0):
Net_706 <= (not Net_444);

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:cmp1\' (cost = 0):
\PWMHBro:PWMUDB:cmp1\ <= (\PWMHBro:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:cmp2\' (cost = 0):
\PWMHBro:PWMUDB:cmp2\ <= (\PWMHBro:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMHBro:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWMHBro:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMHBro:PWMUDB:dith_count_1\ and \PWMHBro:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:cmp1\' (cost = 0):
\PWMSend:PWMUDB:cmp1\ <= (\PWMSend:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMSend:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \PWMSend:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMSend:PWMUDB:dith_count_1\ and \PWMSend:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_1530' (cost = 0):
Net_1530 <= (not Net_1529);

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:cmp1\' (cost = 0):
\PWMServo:PWMUDB:cmp1\ <= (\PWMServo:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWMServo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \PWMServo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWMServo:PWMUDB:dith_count_1\ and \PWMServo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\steeringTimer:TimerUDB:fifo_load_polarized\' (cost = 1):
\steeringTimer:TimerUDB:fifo_load_polarized\ <= ((not Net_1529 and \steeringTimer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\steeringTimer:TimerUDB:trigger_polarized\' (cost = 0):
\steeringTimer:TimerUDB:trigger_polarized\ <= (\steeringTimer:TimerUDB:trig_rise_detected\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\throttleTimer:TimerUDB:trigger_enable\' (cost = 3):
\throttleTimer:TimerUDB:trigger_enable\ <= ((\throttleTimer:TimerUDB:control_4\ and \throttleTimer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWMHBro:PWMUDB:dith_count_0\ and \PWMHBro:PWMUDB:dith_count_1\)
	OR (not \PWMHBro:PWMUDB:dith_count_1\ and \PWMHBro:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\PWMSend:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \PWMSend:PWMUDB:dith_count_0\ and \PWMSend:PWMUDB:dith_count_1\)
	OR (not \PWMSend:PWMUDB:dith_count_1\ and \PWMSend:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\PWMServo:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \PWMServo:PWMUDB:dith_count_0\ and \PWMServo:PWMUDB:dith_count_1\)
	OR (not \PWMServo:PWMUDB:dith_count_1\ and \PWMServo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\steeringTimer:TimerUDB:trigger_enable\' (cost = 3):
\steeringTimer:TimerUDB:trigger_enable\ <= ((\steeringTimer:TimerUDB:control_4\ and \steeringTimer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\throttleTimer:TimerUDB:timer_enable\' (cost = 2):
\throttleTimer:TimerUDB:timer_enable\ <= ((\throttleTimer:TimerUDB:control_7\ and \throttleTimer:TimerUDB:control_4\ and \throttleTimer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\steeringTimer:TimerUDB:timer_enable\' (cost = 2):
\steeringTimer:TimerUDB:timer_enable\ <= ((\steeringTimer:TimerUDB:control_7\ and \steeringTimer:TimerUDB:control_4\ and \steeringTimer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 103 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWMHBro:PWMUDB:final_capture\ to zero
Aliasing \PWMHBro:PWMUDB:pwm_i\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMSend:PWMUDB:final_capture\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWMServo:PWMUDB:final_capture\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWMHBro:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMSend:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWMServo:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[121] = \UART:BUART:rx_bitclk\[169]
Removing Lhs of wire \UART:BUART:rx_status_0\[172] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[181] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:final_capture\[640] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:pwm_i\[674] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[853] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[863] = zero[2]
Removing Lhs of wire \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[873] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:final_capture\[1004] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1265] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1275] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1285] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:final_capture\[1401] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1662] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1672] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1682] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1847] = \UART:BUART:tx_ctrl_mark_last\[112]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1857] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1858] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1860] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1861] = \UART:BUART:rx_markspace_pre\[185]
Removing Lhs of wire \PWMHBro:PWMUDB:runmode_enable\\D\[1890] = \PWMHBro:PWMUDB:control_7\[562]
Removing Lhs of wire \PWMHBro:PWMUDB:final_kill_reg\\D\[1899] = zero[2]
Removing Lhs of wire \PWMSend:PWMUDB:runmode_enable\\D\[1907] = \PWMSend:PWMUDB:control_7\[926]
Removing Lhs of wire \PWMSend:PWMUDB:final_kill_reg\\D\[1915] = zero[2]
Removing Lhs of wire \PWMServo:PWMUDB:runmode_enable\\D\[1923] = \PWMServo:PWMUDB:control_7\[1324]
Removing Lhs of wire \PWMServo:PWMUDB:final_kill_reg\\D\[1931] = zero[2]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_30)
	OR (not Net_30 and \UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -dcpsoc3 00_Basic_Tx.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.763ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 16 January 2019 12:39:38
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mikke\OneDrive\Documents\GitHub\platooning\PSoC\00_Basic_Tx.cydsn\00_Basic_Tx.cyprj -d CY8C5888LTI-LP097 00_Basic_Tx.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.164ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMHBro:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMSend:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWMServo:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_27 from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMHBro:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMHBro:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMHBro:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMHBro:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSend:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMSend:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMSend:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMSend:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMSend:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMSend:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMServo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWMServo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWMServo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWMServo:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWMServo:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWMServo:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'SPI_IntClock'. Fanout=1, Signal=\SPI:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'HBroClock'. Fanout=1, Signal=Net_612
    Digital Clock 2: Automatic-assigning  clock 'ServoClock'. Fanout=1, Signal=Net_1368
    Digital Clock 3: Automatic-assigning  clock 'Clock'. Fanout=5, Signal=Net_757
    Digital Clock 4: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \throttleTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \throttleTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWMHBro:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: HBroClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: HBroClock, EnableOut: Constant 1
    UDB Clk/Enable \PWMSend:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWMServo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ServoClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ServoClock, EnableOut: Constant 1
    UDB Clk/Enable \steeringTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
    UDB Clk/Enable \steeringTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \steeringTimer:TimerUDB:trig_last\, Duplicate of \steeringTimer:TimerUDB:capture_last\ 
    MacroCell: Name=\steeringTimer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1529
        );
        Output = \steeringTimer:TimerUDB:trig_last\ (fanout=1)

    Removing \throttleTimer:TimerUDB:trig_last\, Duplicate of \throttleTimer:TimerUDB:capture_last\ 
    MacroCell: Name=\throttleTimer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444
        );
        Output = \throttleTimer:TimerUDB:trig_last\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_19 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IRQ(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IRQ(0)__PA ,
            pad => IRQ(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CE(0)__PA ,
            pad => CE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx(0)__PA ,
            fb => Net_30 ,
            pad => Rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx(0)__PA ,
            pin_input => Net_25 ,
            pad => Tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_139 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_140 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ThrottlePin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ThrottlePin(0)__PA ,
            fb => Net_444 ,
            pad => ThrottlePin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = N1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => N1(0)__PA ,
            pin_input => Net_518 ,
            pad => N1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = N2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => N2(0)__PA ,
            pin_input => Net_597 ,
            pad => N2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P1(0)__PA ,
            pad => P1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P2(0)__PA ,
            pad => P2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = speaker(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => speaker(0)__PA ,
            pad => speaker(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ServoPWM(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ServoPWM(0)__PA ,
            pin_input => Net_1401 ,
            pad => ServoPWM(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SteeringPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SteeringPin(0)__PA ,
            fb => Net_1529 ,
            pad => SteeringPin(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_25, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_25 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=\throttleTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:capture_last\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\throttleTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:per_zero\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\throttleTimer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=Net_706, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444
        );
        Output = Net_706 (fanout=3)

    MacroCell: Name=\PWMHBro:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:runmode_enable\ * \PWMHBro:PWMUDB:tc_i\
        );
        Output = \PWMHBro:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWMSend:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:runmode_enable\ * \PWMSend:PWMUDB:tc_i\
        );
        Output = \PWMSend:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1530, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1529
        );
        Output = Net_1530 (fanout=3)

    MacroCell: Name=\PWMServo:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:runmode_enable\ * \PWMServo:PWMUDB:tc_i\
        );
        Output = \PWMServo:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\steeringTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:capture_last\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\steeringTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:per_zero\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\steeringTimer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:trig_reg\ (fanout=2)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_30
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_30 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_30
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_30
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_140, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_140 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_140 (fanout=2)

    MacroCell: Name=Net_139, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_139 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_139 (fanout=2)

    MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_141, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_141
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_141
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_141
        );
        Output = Net_141 (fanout=1)

    MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\throttleTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444
        );
        Output = \throttleTimer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=\throttleTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              !\throttleTimer:TimerUDB:capture_last\
            + Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\throttleTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:trig_fall_detected\
        );
        Output = \throttleTimer:TimerUDB:trig_fall_detected\ (fanout=1)

    MacroCell: Name=\PWMHBro:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:control_7\
        );
        Output = \PWMHBro:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWMHBro:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:cmp1_less\
        );
        Output = \PWMHBro:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMHBro:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:cmp2_less\
        );
        Output = \PWMHBro:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWMHBro:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMHBro:PWMUDB:prevCompare1\ * \PWMHBro:PWMUDB:cmp1_less\
        );
        Output = \PWMHBro:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWMHBro:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMHBro:PWMUDB:prevCompare2\ * \PWMHBro:PWMUDB:cmp2_less\
        );
        Output = \PWMHBro:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_518, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:runmode_enable\ * \PWMHBro:PWMUDB:cmp1_less\
        );
        Output = Net_518 (fanout=1)

    MacroCell: Name=Net_597, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:runmode_enable\ * \PWMHBro:PWMUDB:cmp2_less\
        );
        Output = Net_597 (fanout=1)

    MacroCell: Name=\PWMSend:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:control_7\
        );
        Output = \PWMSend:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWMSend:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:cmp1_less\
        );
        Output = \PWMSend:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMSend:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSend:PWMUDB:prevCompare1\ * \PWMSend:PWMUDB:cmp1_less\
        );
        Output = \PWMSend:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_932, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:runmode_enable\ * \PWMSend:PWMUDB:cmp1_less\
        );
        Output = Net_932 (fanout=1)

    MacroCell: Name=\PWMServo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:control_7\
        );
        Output = \PWMServo:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWMServo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:cmp1_less\
        );
        Output = \PWMServo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWMServo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMServo:PWMUDB:prevCompare1\ * \PWMServo:PWMUDB:cmp1_less\
        );
        Output = \PWMServo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1401, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:runmode_enable\ * \PWMServo:PWMUDB:cmp1_less\
        );
        Output = Net_1401 (fanout=1)

    MacroCell: Name=\steeringTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1529
        );
        Output = \steeringTimer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=\steeringTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              !\steeringTimer:TimerUDB:capture_last\
            + Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:trig_rise_detected\ (fanout=4)

    MacroCell: Name=\steeringTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:trig_fall_detected\
        );
        Output = \steeringTimer:TimerUDB:trig_fall_detected\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_30 ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            cs_addr_2 => \SPI:BSPIM:state_2\ ,
            cs_addr_1 => \SPI:BSPIM:state_1\ ,
            cs_addr_0 => \SPI:BSPIM:state_0\ ,
            route_si => Net_19 ,
            f1_load => \SPI:BSPIM:load_rx_data\ ,
            so_comb => \SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\throttleTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_757 ,
            cs_addr_2 => Net_706 ,
            cs_addr_1 => \throttleTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \throttleTimer:TimerUDB:per_zero\ ,
            f0_load => \throttleTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \throttleTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \throttleTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\throttleTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_757 ,
            cs_addr_2 => Net_706 ,
            cs_addr_1 => \throttleTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \throttleTimer:TimerUDB:per_zero\ ,
            f0_load => \throttleTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \throttleTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \throttleTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \throttleTimer:TimerUDB:status_2\ ,
            chain_in => \throttleTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \throttleTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PWMHBro:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_612 ,
            cs_addr_2 => \PWMHBro:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMHBro:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMHBro:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMHBro:PWMUDB:tc_i\ ,
            cl1_comb => \PWMHBro:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWMHBro:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWMSend:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_757 ,
            cs_addr_2 => \PWMSend:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMSend:PWMUDB:runmode_enable\ ,
            chain_out => \PWMSend:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWMSend:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWMSend:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_757 ,
            cs_addr_2 => \PWMSend:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMSend:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMSend:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMSend:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMSend:PWMUDB:status_3\ ,
            chain_in => \PWMSend:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWMSend:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWMServo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_1368 ,
            cs_addr_2 => \PWMServo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMServo:PWMUDB:runmode_enable\ ,
            chain_out => \PWMServo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWMServo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWMServo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_1368 ,
            cs_addr_2 => \PWMServo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWMServo:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWMServo:PWMUDB:cmp1_less\ ,
            z0_comb => \PWMServo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWMServo:PWMUDB:status_3\ ,
            chain_in => \PWMServo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWMServo:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\steeringTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_757 ,
            cs_addr_2 => Net_1530 ,
            cs_addr_1 => \steeringTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \steeringTimer:TimerUDB:per_zero\ ,
            f0_load => \steeringTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \steeringTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \steeringTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\steeringTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_757 ,
            cs_addr_2 => Net_1530 ,
            cs_addr_1 => \steeringTimer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \steeringTimer:TimerUDB:per_zero\ ,
            f0_load => \steeringTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \steeringTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \steeringTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \steeringTimer:TimerUDB:status_2\ ,
            chain_in => \steeringTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \steeringTimer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_31 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_32 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_4 => \SPI:BSPIM:tx_status_4\ ,
            status_3 => \SPI:BSPIM:load_rx_data\ ,
            status_2 => \SPI:BSPIM:tx_status_2\ ,
            status_1 => \SPI:BSPIM:tx_status_1\ ,
            status_0 => \SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            status_6 => \SPI:BSPIM:rx_status_6\ ,
            status_5 => \SPI:BSPIM:rx_status_5\ ,
            status_4 => \SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\throttleTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_444 ,
            clock => Net_757 ,
            status_3 => \throttleTimer:TimerUDB:status_3\ ,
            status_2 => \throttleTimer:TimerUDB:status_2\ ,
            status_1 => \throttleTimer:TimerUDB:capt_fifo_load\ ,
            status_0 => \throttleTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMHBro:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_612 ,
            status_3 => \PWMHBro:PWMUDB:status_3\ ,
            status_2 => \PWMHBro:PWMUDB:status_2\ ,
            status_1 => \PWMHBro:PWMUDB:status_1\ ,
            status_0 => \PWMHBro:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMSend:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_757 ,
            status_3 => \PWMSend:PWMUDB:status_3\ ,
            status_2 => \PWMSend:PWMUDB:status_2\ ,
            status_0 => \PWMSend:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWMServo:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_1368 ,
            status_3 => \PWMServo:PWMUDB:status_3\ ,
            status_2 => \PWMServo:PWMUDB:status_2\ ,
            status_0 => \PWMServo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\steeringTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_1529 ,
            clock => Net_757 ,
            status_3 => \steeringTimer:TimerUDB:status_3\ ,
            status_2 => \steeringTimer:TimerUDB:status_2\ ,
            status_1 => \steeringTimer:TimerUDB:capt_fifo_load\ ,
            status_0 => \steeringTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\throttleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_757 ,
            control_7 => \throttleTimer:TimerUDB:control_7\ ,
            control_6 => \throttleTimer:TimerUDB:control_6\ ,
            control_5 => \throttleTimer:TimerUDB:control_5\ ,
            control_4 => \throttleTimer:TimerUDB:control_4\ ,
            control_3 => \throttleTimer:TimerUDB:control_3\ ,
            control_2 => \throttleTimer:TimerUDB:control_2\ ,
            control_1 => \throttleTimer:TimerUDB:control_1\ ,
            control_0 => \throttleTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMHBro:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_612 ,
            control_7 => \PWMHBro:PWMUDB:control_7\ ,
            control_6 => \PWMHBro:PWMUDB:control_6\ ,
            control_5 => \PWMHBro:PWMUDB:control_5\ ,
            control_4 => \PWMHBro:PWMUDB:control_4\ ,
            control_3 => \PWMHBro:PWMUDB:control_3\ ,
            control_2 => \PWMHBro:PWMUDB:control_2\ ,
            control_1 => \PWMHBro:PWMUDB:control_1\ ,
            control_0 => \PWMHBro:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMSend:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_757 ,
            control_7 => \PWMSend:PWMUDB:control_7\ ,
            control_6 => \PWMSend:PWMUDB:control_6\ ,
            control_5 => \PWMSend:PWMUDB:control_5\ ,
            control_4 => \PWMSend:PWMUDB:control_4\ ,
            control_3 => \PWMSend:PWMUDB:control_3\ ,
            control_2 => \PWMSend:PWMUDB:control_2\ ,
            control_1 => \PWMSend:PWMUDB:control_1\ ,
            control_0 => \PWMSend:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWMServo:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_1368 ,
            control_7 => \PWMServo:PWMUDB:control_7\ ,
            control_6 => \PWMServo:PWMUDB:control_6\ ,
            control_5 => \PWMServo:PWMUDB:control_5\ ,
            control_4 => \PWMServo:PWMUDB:control_4\ ,
            control_3 => \PWMServo:PWMUDB:control_3\ ,
            control_2 => \PWMServo:PWMUDB:control_2\ ,
            control_1 => \PWMServo:PWMUDB:control_1\ ,
            control_0 => \PWMServo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\steeringTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_757 ,
            control_7 => \steeringTimer:TimerUDB:control_7\ ,
            control_6 => \steeringTimer:TimerUDB:control_6\ ,
            control_5 => \steeringTimer:TimerUDB:control_5\ ,
            control_4 => \steeringTimer:TimerUDB:control_4\ ,
            control_3 => \steeringTimer:TimerUDB:control_3\ ,
            control_2 => \steeringTimer:TimerUDB:control_2\ ,
            control_1 => \steeringTimer:TimerUDB:control_1\ ,
            control_0 => \steeringTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI:Net_276\ ,
            enable => \SPI:BSPIM:cnt_enable\ ,
            count_6 => \SPI:BSPIM:count_6\ ,
            count_5 => \SPI:BSPIM:count_5\ ,
            count_4 => \SPI:BSPIM:count_4\ ,
            count_3 => \SPI:BSPIM:count_3\ ,
            count_2 => \SPI:BSPIM:count_2\ ,
            count_1 => \SPI:BSPIM:count_1\ ,
            count_0 => \SPI:BSPIM:count_0\ ,
            tc => \SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_IRQ
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_send
        PORT MAP (
            interrupt => Net_932 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_throttle_Fall
        PORT MAP (
            interrupt => Net_706 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_steering_Fall
        PORT MAP (
            interrupt => Net_1530 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    6 :   26 :   32 : 18.75 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   66 :  126 :  192 : 34.38 %
  Unique P-terms              :  102 :  282 :  384 : 26.56 %
  Total P-terms               :  116 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :   11 :   13 :   24 : 45.83 %
    StatusI Registers         :    9 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.550ms
Tech Mapping phase: Elapsed time ==> 0s.810ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(12)][IoId=(0)] : CE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : IRQ(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : MISO(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : MOSI(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : N1(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : N2(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : P1(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : P2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCLK(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SS(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : ServoPWM(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SteeringPin(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : ThrottlePin(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : speaker(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.166ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.330ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   30 :   18 :   48 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.30
                   Pterms :            3.70
               Macrocells :            2.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.306ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       8.69 :       4.13
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\throttleTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:per_zero\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_30 ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_30
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_30
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_30 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_30
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\throttleTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_757 ,
        cs_addr_2 => Net_706 ,
        cs_addr_1 => \throttleTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \throttleTimer:TimerUDB:per_zero\ ,
        f0_load => \throttleTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \throttleTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \throttleTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \throttleTimer:TimerUDB:status_2\ ,
        chain_in => \throttleTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \throttleTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_32 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\throttleTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_444 ,
        clock => Net_757 ,
        status_3 => \throttleTimer:TimerUDB:status_3\ ,
        status_2 => \throttleTimer:TimerUDB:status_2\ ,
        status_1 => \throttleTimer:TimerUDB:capt_fifo_load\ ,
        status_0 => \throttleTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_25, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_25 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWMSend:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_757 ,
        cs_addr_2 => \PWMSend:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMSend:PWMUDB:runmode_enable\ ,
        chain_out => \PWMSend:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWMSend:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMHBro:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMHBro:PWMUDB:prevCompare2\ * \PWMHBro:PWMUDB:cmp2_less\
        );
        Output = \PWMHBro:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_518, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:runmode_enable\ * \PWMHBro:PWMUDB:cmp1_less\
        );
        Output = Net_518 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMHBro:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_612 ,
        cs_addr_2 => \PWMHBro:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMHBro:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMHBro:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMHBro:PWMUDB:tc_i\ ,
        cl1_comb => \PWMHBro:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWMHBro:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWMHBro:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_612 ,
        status_3 => \PWMHBro:PWMUDB:status_3\ ,
        status_2 => \PWMHBro:PWMUDB:status_2\ ,
        status_1 => \PWMHBro:PWMUDB:status_1\ ,
        status_0 => \PWMHBro:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_597, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:runmode_enable\ * \PWMHBro:PWMUDB:cmp2_less\
        );
        Output = Net_597 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMHBro:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:cmp1_less\
        );
        Output = \PWMHBro:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMHBro:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:runmode_enable\ * \PWMHBro:PWMUDB:tc_i\
        );
        Output = \PWMHBro:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWMHBro:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:cmp2_less\
        );
        Output = \PWMHBro:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMHBro:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMHBro:PWMUDB:prevCompare1\ * \PWMHBro:PWMUDB:cmp1_less\
        );
        Output = \PWMHBro:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWMServo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_1368 ,
        cs_addr_2 => \PWMServo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMServo:PWMUDB:runmode_enable\ ,
        chain_out => \PWMServo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWMServo:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_31 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\throttleTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              !\throttleTimer:TimerUDB:capture_last\
            + Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\throttleTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:capture_last\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\throttleTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444 * \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:trig_fall_detected\
        );
        Output = \throttleTimer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\throttleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_757 ,
        control_7 => \throttleTimer:TimerUDB:control_7\ ,
        control_6 => \throttleTimer:TimerUDB:control_6\ ,
        control_5 => \throttleTimer:TimerUDB:control_5\ ,
        control_4 => \throttleTimer:TimerUDB:control_4\ ,
        control_3 => \throttleTimer:TimerUDB:control_3\ ,
        control_2 => \throttleTimer:TimerUDB:control_2\ ,
        control_1 => \throttleTimer:TimerUDB:control_1\ ,
        control_0 => \throttleTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * !\SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:cnt_enable\
        );
        Output = \SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_706, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_444
        );
        Output = Net_706 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\throttleTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_757 ,
        cs_addr_2 => Net_706 ,
        cs_addr_1 => \throttleTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \throttleTimer:TimerUDB:per_zero\ ,
        f0_load => \throttleTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \throttleTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \throttleTimer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\throttleTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_444
        );
        Output = \throttleTimer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
            + \SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              !\SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              \SPI:BSPIM:load_cond\
        );
        Output = \SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * \SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * \SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * \SPI:BSPIM:rx_status_4\
        );
        Output = \SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_6 => \SPI:BSPIM:rx_status_6\ ,
        status_5 => \SPI:BSPIM:rx_status_5\ ,
        status_4 => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMSend:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:control_7\
        );
        Output = \PWMSend:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_932, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:runmode_enable\ * \PWMSend:PWMUDB:cmp1_less\
        );
        Output = Net_932 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMSend:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:cmp1_less\
        );
        Output = \PWMSend:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWMSend:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMSend:PWMUDB:prevCompare1\ * \PWMSend:PWMUDB:cmp1_less\
        );
        Output = \PWMSend:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMSend:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMSend:PWMUDB:runmode_enable\ * \PWMSend:PWMUDB:tc_i\
        );
        Output = \PWMSend:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\throttleTimer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \throttleTimer:TimerUDB:control_7\ * 
              \throttleTimer:TimerUDB:control_4\ * 
              \throttleTimer:TimerUDB:trig_rise_detected\
        );
        Output = \throttleTimer:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWMSend:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_757 ,
        cs_addr_2 => \PWMSend:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMSend:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMSend:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMSend:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMSend:PWMUDB:status_3\ ,
        chain_in => \PWMSend:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWMSend:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWMSend:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_757 ,
        status_3 => \PWMSend:PWMUDB:status_3\ ,
        status_2 => \PWMSend:PWMUDB:status_2\ ,
        status_0 => \PWMSend:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMSend:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_757 ,
        control_7 => \PWMSend:PWMUDB:control_7\ ,
        control_6 => \PWMSend:PWMUDB:control_6\ ,
        control_5 => \PWMSend:PWMUDB:control_5\ ,
        control_4 => \PWMSend:PWMUDB:control_4\ ,
        control_3 => \PWMSend:PWMUDB:control_3\ ,
        control_2 => \PWMSend:PWMUDB:control_2\ ,
        control_1 => \PWMSend:PWMUDB:control_1\ ,
        control_0 => \PWMSend:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_141, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * !Net_141
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !Net_141
            + \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\ * !Net_141
        );
        Output = Net_141 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_140, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_140 * \SPI:BSPIM:state_1\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
        );
        Output = Net_140 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMHBro:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_612) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMHBro:PWMUDB:control_7\
        );
        Output = \PWMHBro:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMHBro:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_612 ,
        control_7 => \PWMHBro:PWMUDB:control_7\ ,
        control_6 => \PWMHBro:PWMUDB:control_6\ ,
        control_5 => \PWMHBro:PWMUDB:control_5\ ,
        control_4 => \PWMHBro:PWMUDB:control_4\ ,
        control_3 => \PWMHBro:PWMUDB:control_3\ ,
        control_2 => \PWMHBro:PWMUDB:control_2\ ,
        control_1 => \PWMHBro:PWMUDB:control_1\ ,
        control_0 => \PWMHBro:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWMServo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:control_7\
        );
        Output = \PWMServo:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1401, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:runmode_enable\ * \PWMServo:PWMUDB:cmp1_less\
        );
        Output = Net_1401 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWMServo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:cmp1_less\
        );
        Output = \PWMServo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWMServo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1368) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWMServo:PWMUDB:prevCompare1\ * \PWMServo:PWMUDB:cmp1_less\
        );
        Output = \PWMServo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWMServo:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWMServo:PWMUDB:runmode_enable\ * \PWMServo:PWMUDB:tc_i\
        );
        Output = \PWMServo:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWMServo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_1368 ,
        cs_addr_2 => \PWMServo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWMServo:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWMServo:PWMUDB:cmp1_less\ ,
        z0_comb => \PWMServo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWMServo:PWMUDB:status_3\ ,
        chain_in => \PWMServo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWMServo:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWMServo:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_1368 ,
        status_3 => \PWMServo:PWMUDB:status_3\ ,
        status_2 => \PWMServo:PWMUDB:status_2\ ,
        status_0 => \PWMServo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWMServo:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_1368 ,
        control_7 => \PWMServo:PWMUDB:control_7\ ,
        control_6 => \PWMServo:PWMUDB:control_6\ ,
        control_5 => \PWMServo:PWMUDB:control_5\ ,
        control_4 => \PWMServo:PWMUDB:control_4\ ,
        control_3 => \PWMServo:PWMUDB:control_3\ ,
        control_2 => \PWMServo:PWMUDB:control_2\ ,
        control_1 => \PWMServo:PWMUDB:control_1\ ,
        control_0 => \PWMServo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_139, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_139 * !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:mosi_from_dp\
            + !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_139 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\
        );
        Output = \SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\
        );
        Output = \SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_0\
            + \SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              !\SPI:BSPIM:count_2\ * \SPI:BSPIM:count_1\ * 
              !\SPI:BSPIM:count_0\ * !\SPI:BSPIM:ld_ident\
        );
        Output = \SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\ * 
              \SPI:BSPIM:state_0\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\ * 
              !\SPI:BSPIM:state_0\ * !\SPI:BSPIM:count_4\ * 
              !\SPI:BSPIM:count_3\ * !\SPI:BSPIM:count_2\ * 
              \SPI:BSPIM:count_1\ * !\SPI:BSPIM:count_0\ * 
              !\SPI:BSPIM:ld_ident\
            + !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:count_4\ * !\SPI:BSPIM:count_3\ * 
              \SPI:BSPIM:count_2\ * !\SPI:BSPIM:count_1\ * 
              \SPI:BSPIM:count_0\ * !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI:BSPIM:state_2\ * \SPI:BSPIM:state_1\
            + \SPI:BSPIM:state_2\ * !\SPI:BSPIM:state_1\
            + !\SPI:BSPIM:state_1\ * !\SPI:BSPIM:state_0\ * 
              !\SPI:BSPIM:tx_status_1\
        );
        Output = \SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        cs_addr_2 => \SPI:BSPIM:state_2\ ,
        cs_addr_1 => \SPI:BSPIM:state_1\ ,
        cs_addr_0 => \SPI:BSPIM:state_0\ ,
        route_si => Net_19 ,
        f1_load => \SPI:BSPIM:load_rx_data\ ,
        so_comb => \SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        enable => \SPI:BSPIM:cnt_enable\ ,
        count_6 => \SPI:BSPIM:count_6\ ,
        count_5 => \SPI:BSPIM:count_5\ ,
        count_4 => \SPI:BSPIM:count_4\ ,
        count_3 => \SPI:BSPIM:count_3\ ,
        count_2 => \SPI:BSPIM:count_2\ ,
        count_1 => \SPI:BSPIM:count_1\ ,
        count_0 => \SPI:BSPIM:count_0\ ,
        tc => \SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\steeringTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:capture_last\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\steeringTimer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              !\steeringTimer:TimerUDB:capture_last\
            + Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:trig_rise_detected\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\steeringTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_757 ,
        cs_addr_2 => Net_1530 ,
        cs_addr_1 => \steeringTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \steeringTimer:TimerUDB:per_zero\ ,
        f0_load => \steeringTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \steeringTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \steeringTimer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI:Net_276\ ,
        status_4 => \SPI:BSPIM:tx_status_4\ ,
        status_3 => \SPI:BSPIM:load_rx_data\ ,
        status_2 => \SPI:BSPIM:tx_status_2\ ,
        status_1 => \SPI:BSPIM:tx_status_1\ ,
        status_0 => \SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\steeringTimer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1529 * \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:trig_fall_detected\
        );
        Output = \steeringTimer:TimerUDB:trig_fall_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\steeringTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_757) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1529
        );
        Output = \steeringTimer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\steeringTimer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:trig_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\steeringTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \steeringTimer:TimerUDB:control_7\ * 
              \steeringTimer:TimerUDB:control_4\ * 
              \steeringTimer:TimerUDB:per_zero\ * 
              \steeringTimer:TimerUDB:trig_rise_detected\
        );
        Output = \steeringTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1530, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1529
        );
        Output = Net_1530 (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\steeringTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_757 ,
        cs_addr_2 => Net_1530 ,
        cs_addr_1 => \steeringTimer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \steeringTimer:TimerUDB:per_zero\ ,
        f0_load => \steeringTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \steeringTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \steeringTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \steeringTimer:TimerUDB:status_2\ ,
        chain_in => \steeringTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \steeringTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\steeringTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_1529 ,
        clock => Net_757 ,
        status_3 => \steeringTimer:TimerUDB:status_3\ ,
        status_2 => \steeringTimer:TimerUDB:status_2\ ,
        status_1 => \steeringTimer:TimerUDB:capt_fifo_load\ ,
        status_0 => \steeringTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\steeringTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_757 ,
        control_7 => \steeringTimer:TimerUDB:control_7\ ,
        control_6 => \steeringTimer:TimerUDB:control_6\ ,
        control_5 => \steeringTimer:TimerUDB:control_5\ ,
        control_4 => \steeringTimer:TimerUDB:control_4\ ,
        control_3 => \steeringTimer:TimerUDB:control_3\ ,
        control_2 => \steeringTimer:TimerUDB:control_2\ ,
        control_1 => \steeringTimer:TimerUDB:control_1\ ,
        control_0 => \steeringTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_31 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =isr_send
        PORT MAP (
            interrupt => Net_932 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_steering_Fall
        PORT MAP (
            interrupt => Net_1530 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_throttle_Fall
        PORT MAP (
            interrupt => Net_706 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =isr_IRQ
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = SteeringPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SteeringPin(0)__PA ,
        fb => Net_1529 ,
        pad => SteeringPin(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = ServoPWM(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ServoPWM(0)__PA ,
        pin_input => Net_1401 ,
        pad => ServoPWM(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = N1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => N1(0)__PA ,
        pin_input => Net_518 ,
        pad => N1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = P2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P2(0)__PA ,
        pad => P2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = N2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => N2(0)__PA ,
        pin_input => Net_597 ,
        pad => N2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = P1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P1(0)__PA ,
        pad => P1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = ThrottlePin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ThrottlePin(0)__PA ,
        fb => Net_444 ,
        pad => ThrottlePin(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = speaker(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => speaker(0)__PA ,
        pad => speaker(0)_PAD );
    Properties:
    {
    }

Port 12 generates interrupt for logical port:
    logicalport: Name =IRQ
        PORT MAP (
            in_clock_en => tmpOE__MISO_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__MISO_net_0 ,
            out_reset => zero ,
            interrupt => Net_23 );
        Properties:
        {
            drive_mode = "010"
            ibuf_enabled = "1"
            id = "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = CE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CE(0)__PA ,
        pad => CE(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = IRQ(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IRQ(0)__PA ,
        pad => IRQ(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_19 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_139 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_140 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx(0)__PA ,
        fb => Net_30 ,
        pad => Rx(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx(0)__PA ,
        pin_input => Net_25 ,
        pad => Tx(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => \SPI:Net_276\ ,
            dclk_0 => \SPI:Net_276_local\ ,
            dclk_glb_1 => Net_612 ,
            dclk_1 => Net_612_local ,
            dclk_glb_2 => Net_1368 ,
            dclk_2 => Net_1368_local ,
            dclk_glb_3 => Net_757 ,
            dclk_3 => Net_757_local ,
            dclk_glb_4 => \UART:Net_9\ ,
            dclk_4 => \UART:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                | 
Port | Pin | Fixed |      Type |       Drive Mode |           Name | Connections
-----+-----+-------+-----------+------------------+----------------+-------------
   0 |   7 |     * |      NONE |    RES_PULL_DOWN | SteeringPin(0) | FB(Net_1529)
-----+-----+-------+-----------+------------------+----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |    ServoPWM(0) | In(Net_1401)
     |   1 |     * |      NONE |         CMOS_OUT |         LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          N1(0) | In(Net_518)
     |   4 |     * |      NONE |         CMOS_OUT |          P2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          N2(0) | In(Net_597)
     |   6 |     * |      NONE |         CMOS_OUT |          P1(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN | ThrottlePin(0) | FB(Net_444)
-----+-----+-------+-----------+------------------+----------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |     speaker(0) | 
-----+-----+-------+-----------+------------------+----------------+-------------
  12 |   0 |     * |      NONE |         CMOS_OUT |          CE(0) | 
     |   1 |     * |   FALLING |      RES_PULL_UP |         IRQ(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |        MISO(0) | FB(Net_19)
     |   3 |     * |      NONE |         CMOS_OUT |        MOSI(0) | In(Net_139)
     |   4 |     * |      NONE |         CMOS_OUT |        SCLK(0) | In(Net_140)
     |   5 |     * |      NONE |         CMOS_OUT |          SS(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx(0) | FB(Net_30)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx(0) | In(Net_25)
---------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.149ms
Digital Placement phase: Elapsed time ==> 3s.666ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "00_Basic_Tx_r.vh2" --pcf-path "00_Basic_Tx.pco" --des-name "00_Basic_Tx" --dsf-path "00_Basic_Tx.dsf" --sdc-path "00_Basic_Tx.sdc" --lib-path "00_Basic_Tx_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.588ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.594ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.148ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in 00_Basic_Tx_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.907ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.383ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.909ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.925ms
API generation phase: Elapsed time ==> 4s.864ms
Dependency generation phase: Elapsed time ==> 0s.096ms
Cleanup phase: Elapsed time ==> 0s.003ms
