// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29_ram) {
        ram[0] = "0b00111110010101110000110001010001";
        ram[1] = "0b10111101011110010000101100000001";
        ram[2] = "0b10111110111010100101001011111101";
        ram[3] = "0b00111111100110101000011111110110";
        ram[4] = "0b10111101011010000110001110000001";
        ram[5] = "0b00111111001110100000000110111100";
        ram[6] = "0b10111111111010101111001100001111";
        ram[7] = "0b10111111111110001010111100100011";
        ram[8] = "0b00111110100101100101110110001111";
        ram[9] = "0b10111111000110010011110011000111";
        ram[10] = "0b00111111100100100000001111001011";
        ram[11] = "0b10111110101010100011110000000010";
        ram[12] = "0b10111110100000011101000100000011";
        ram[13] = "0b00111101101100001011101001101110";
        ram[14] = "0b10111110010010101011101101101100";
        ram[15] = "0b10111110001011011011101101011100";
        ram[16] = "0b00111101101010100111001000010111";
        ram[17] = "0b10111110100011011000110100011011";
        ram[18] = "0b10111111100010000100110001000100";
        ram[19] = "0b10111111101110101011011110000101";
        ram[20] = "0b00111111000100110111010000011010";
        ram[21] = "0b10111101111101000000000011101100";
        ram[22] = "0b00111101111101110011101000111000";
        ram[23] = "0b00111110110001110111111110011010";
        ram[24] = "0b00111110110101100000011001110010";
        ram[25] = "0b10111110011011100110110100000001";
        ram[26] = "0b10111110101010001101110001110001";
        ram[27] = "0b10111110010011110001011101111001";
        ram[28] = "0b10111111001011010101111101111100";
        ram[29] = "0b10111110111010111001101110110111";
        ram[30] = "0b00111110100001010011011000000101";
        ram[31] = "0b00111111001100010011000001011010";
        ram[32] = "0b00111101111110010001011010110110";
        ram[33] = "0b00111110001001110111010001000001";
        ram[34] = "0b00111110110100010001110110101110";
        ram[35] = "0b00111110100111001101100000000011";
        ram[36] = "0b00111110101110010010101101100111";
        ram[37] = "0b00111110101000110101111001011000";
        ram[38] = "0b00111110100100100100101110110010";
        ram[39] = "0b10111111010111000110111110011110";
        ram[40] = "0b00111101101011100010100000001011";
        ram[41] = "0b10111110101010001010010010110011";
        ram[42] = "0b00111101000110010100011011011000";
        ram[43] = "0b00111101100011111111000101000011";
        ram[44] = "0b10111111011111100001011000110100";
        ram[45] = "0b00111101101000011110100010010100";
        ram[46] = "0b00111110010001001100001000001001";
        ram[47] = "0b00111110101011011000111101110101";
        ram[48] = "0b00111111010100010111001000001011";
        ram[49] = "0b10111111110111010001001000111111";
        ram[50] = "0b00111101101110100001000100110101";
        ram[51] = "0b00111110110101100001001010011100";
        ram[52] = "0b00111101110101010101010111110000";
        ram[53] = "0b10111110011111100101010010000010";
        ram[54] = "0b10111100000001101110011111100011";
        ram[55] = "0b00111100000111000001001011001100";
        ram[56] = "0b10111110110000100100101101110100";
        ram[57] = "0b00111111001000100100100110010001";
        ram[58] = "0b00111111100111001010100010001001";
        ram[59] = "0b10111111010111011011110000001011";
        ram[60] = "0b10111110010111110010011010010000";
        ram[61] = "0b00111110001001001110000001111011";
        ram[62] = "0b00111110011101110100101100001101";
        ram[63] = "0b00111111001110001011101011111010";
        ram[64] = "0b00111111000000001111001000010010";
        ram[65] = "0b10111111010110100111101011001110";
        ram[66] = "0b00111110101011100100101001110011";
        ram[67] = "0b00111111010011101010110110101010";
        ram[68] = "0b10111101101100111000110001000000";
        ram[69] = "0b00111111000100000111010010111110";
        ram[70] = "0b10111111000101010000011110110111";
        ram[71] = "0b10111111000010100111010011010011";
        ram[72] = "0b10111110101011010100000001010110";
        ram[73] = "0b10111110111110110000110000111010";
        ram[74] = "0b10111111000001001000101000011001";
        ram[75] = "0b00111110111011111011000100011100";
        ram[76] = "0b00111111000101100101010011110111";
        ram[77] = "0b00111101110011110010010111000000";
        ram[78] = "0b00111101000001101101101101000111";
        ram[79] = "0b10111110101101101001000000100101";
        ram[80] = "0b00111110111111001011101110110101";
        ram[81] = "0b00111110011001010011101000111000";
        ram[82] = "0b00111101011010000101111010010011";
        ram[83] = "0b10111110101111010010100101111010";
        ram[84] = "0b00111110110001010001100110011010";
        ram[85] = "0b00111111001001110111000110111001";
        ram[86] = "0b00111110000011100000111111001010";
        ram[87] = "0b10111110010110011000111000101101";
        ram[88] = "0b00111110111110101111001111000001";
        ram[89] = "0b00111111110101000000100101011111";
        ram[90] = "0b00111111100010010001011011101010";
        ram[91] = "0b00111110101011101011100001110100";
        ram[92] = "0b00111100010000011001000000011010";
        ram[93] = "0b00111111010011010000100010000001";
        ram[94] = "0b00111110001000100010001111010100";
        ram[95] = "0b00111100111000110111111000111101";
        ram[96] = "0b00111111000111101001111000000000";
        ram[97] = "0b00111111100100011101100001000111";
        ram[98] = "0b00111110010011110111011010010010";
        ram[99] = "0b01000000000111010000000100101110";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29_ram("nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod32_layer1_weights_29() {
    delete meminst;
}


};//endmodule
#endif
