
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Aug 20 11:09:39 2025
| Design       : password_lock_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                   
******************************************************************************************************************
                                                                                Clock   Non-clock                 
 Clock                           Period       Waveform            Type          Loads       Loads  Sources        
------------------------------------------------------------------------------------------------------------------
 password_lock_top|external_clk  1000.0000    {0.0000 500.0000}   Declared        180          50  {external_clk} 
==================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               password_lock_top|external_clk            
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                             1.0000 MHz    240.0960 MHz      1000.0000         4.1650        995.835
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   995.835       0.000              0            979
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.275       0.000              0            979
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   995.958       0.000              0             34
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.625       0.000              0             34
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk                    499.800       0.000              0            180
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   997.518       0.000              0            979
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.176       0.000              0            979
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   997.591       0.000              0             34
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.412       0.000              0             34
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk                    499.800       0.000              0            180
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/key[8]/opit_0_inv/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.479       3.853         ntR140           
 CLMA_57_288/CLK                                                           r       u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK

 CLMA_57_288/Q1                    tco                   0.203       4.056 r       u_matrix_key/delay_cnt[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.781       4.837         u_matrix_key/delay_cnt [30]
 CLMA_51_240/Y0                    td                    0.229       5.066 r       u_matrix_key/N515_22/LUT6_inst_perm/L6
                                   net (fanout=1)        0.270       5.336         u_matrix_key/_N4662
 CLMA_45_240/CR1                   td                    0.211       5.547 r       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.270       5.817         u_matrix_key/_N4670
 CLMS_45_247/Y2                    td                    0.096       5.913 r       u_matrix_key/N515_32/LUT6_inst_perm/L6
                                   net (fanout=35)       0.444       6.357         u_matrix_key/N515
 CLMA_51_234/CR1                   td                    0.224       6.581 r       u_matrix_key/N653/LUT6D_inst_perm/L5
                                   net (fanout=6)        0.510       7.091         u_matrix_key/N93 
 CLMS_45_253/Y0                    td                    0.096       7.187 r       u_matrix_key/N253_3/gateop_perm/L6
                                   net (fanout=4)        0.521       7.708         u_matrix_key/N253
 CLMS_51_253/CE                                                            r       u_matrix_key/key[8]/opit_0_inv/CE

 Data arrival time                                                   7.708         Logic Levels: 5  
                                                                                   Logic: 1.059ns(27.471%), Route: 2.796ns(72.529%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.404    1003.299         ntR140           
 CLMS_51_253/CLK                                                           r       u_matrix_key/key[8]/opit_0_inv/CLK
 clock pessimism                                         0.520    1003.819                          
 clock uncertainty                                      -0.050    1003.769                          

 Setup time                                             -0.226    1003.543                          

 Data required time                                               1003.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.543                          
 Data arrival time                                                   7.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.835                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/key[9]/opit_0_inv/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.479       3.853         ntR140           
 CLMA_57_288/CLK                                                           r       u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK

 CLMA_57_288/Q1                    tco                   0.203       4.056 r       u_matrix_key/delay_cnt[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.781       4.837         u_matrix_key/delay_cnt [30]
 CLMA_51_240/Y0                    td                    0.229       5.066 r       u_matrix_key/N515_22/LUT6_inst_perm/L6
                                   net (fanout=1)        0.270       5.336         u_matrix_key/_N4662
 CLMA_45_240/CR1                   td                    0.211       5.547 r       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.270       5.817         u_matrix_key/_N4670
 CLMS_45_247/Y2                    td                    0.096       5.913 r       u_matrix_key/N515_32/LUT6_inst_perm/L6
                                   net (fanout=35)       0.444       6.357         u_matrix_key/N515
 CLMA_51_234/CR1                   td                    0.224       6.581 r       u_matrix_key/N653/LUT6D_inst_perm/L5
                                   net (fanout=6)        0.510       7.091         u_matrix_key/N93 
 CLMS_45_253/Y0                    td                    0.096       7.187 r       u_matrix_key/N253_3/gateop_perm/L6
                                   net (fanout=4)        0.521       7.708         u_matrix_key/N253
 CLMS_51_253/CE                                                            r       u_matrix_key/key[9]/opit_0_inv/CE

 Data arrival time                                                   7.708         Logic Levels: 5  
                                                                                   Logic: 1.059ns(27.471%), Route: 2.796ns(72.529%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.404    1003.299         ntR140           
 CLMS_51_253/CLK                                                           r       u_matrix_key/key[9]/opit_0_inv/CLK
 clock pessimism                                         0.520    1003.819                          
 clock uncertainty                                      -0.050    1003.769                          

 Setup time                                             -0.226    1003.543                          

 Data required time                                               1003.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.543                          
 Data arrival time                                                   7.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.835                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/key[10]/opit_0_inv/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.853
  Clock Pessimism Removal :  0.520

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.479       3.853         ntR140           
 CLMA_57_288/CLK                                                           r       u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK

 CLMA_57_288/Q1                    tco                   0.203       4.056 r       u_matrix_key/delay_cnt[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.781       4.837         u_matrix_key/delay_cnt [30]
 CLMA_51_240/Y0                    td                    0.229       5.066 r       u_matrix_key/N515_22/LUT6_inst_perm/L6
                                   net (fanout=1)        0.270       5.336         u_matrix_key/_N4662
 CLMA_45_240/CR1                   td                    0.211       5.547 r       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.270       5.817         u_matrix_key/_N4670
 CLMS_45_247/Y2                    td                    0.096       5.913 r       u_matrix_key/N515_32/LUT6_inst_perm/L6
                                   net (fanout=35)       0.444       6.357         u_matrix_key/N515
 CLMA_51_234/CR1                   td                    0.224       6.581 r       u_matrix_key/N653/LUT6D_inst_perm/L5
                                   net (fanout=6)        0.510       7.091         u_matrix_key/N93 
 CLMS_45_253/Y0                    td                    0.096       7.187 r       u_matrix_key/N253_3/gateop_perm/L6
                                   net (fanout=4)        0.521       7.708         u_matrix_key/N253
 CLMS_51_253/CE                                                            r       u_matrix_key/key[10]/opit_0_inv/CE

 Data arrival time                                                   7.708         Logic Levels: 5  
                                                                                   Logic: 1.059ns(27.471%), Route: 2.796ns(72.529%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.404    1003.299         ntR140           
 CLMS_51_253/CLK                                                           r       u_matrix_key/key[10]/opit_0_inv/CLK
 clock pessimism                                         0.520    1003.819                          
 clock uncertainty                                      -0.050    1003.769                          

 Setup time                                             -0.226    1003.543                          

 Data required time                                               1003.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.543                          
 Data arrival time                                                   7.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.835                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/cnt_bit[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : hc595_ctrl_inst/cnt_bit[3]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.855
  Launch Clock Delay      :  3.306
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.411       3.306         ntR140           
 CLMA_45_288/CLK                                                           r       hc595_ctrl_inst/cnt_bit[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_288/Q1                    tco                   0.158       3.464 f       hc595_ctrl_inst/cnt_bit[1]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=5)        0.088       3.552         hc595_ctrl_inst/cnt_bit [1]
 CLMA_45_288/A4                                                            f       hc595_ctrl_inst/cnt_bit[3]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   3.552         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.228%), Route: 0.088ns(35.772%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.481       3.855         ntR140           
 CLMA_45_288/CLK                                                           r       hc595_ctrl_inst/cnt_bit[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.548       3.307                          
 clock uncertainty                                       0.000       3.307                          

 Hold time                                              -0.030       3.277                          

 Data required time                                                  3.277                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.277                          
 Data arrival time                                                   3.552                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key_trigger/key_d[14]/opit_0_inv_srl/CLK
Endpoint    : u_password_lock/cu_st_reg[0]/opit_0_inv_L6Q_perm/I5
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.853
  Launch Clock Delay      :  3.304
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.409       3.304         ntR140           
 CLMA_27_258/CLK                                                           r       u_matrix_key_trigger/key_d[14]/opit_0_inv_srl/CLK

 CLMA_27_258/CR3                   tco                   0.172       3.476 f       u_matrix_key_trigger/key_d[14]/opit_0_inv_srl/CR0
                                   net (fanout=6)        0.089       3.565         u_matrix_key_trigger/key_d2 [14]
 CLMA_27_258/B5                                                            f       u_password_lock/cu_st_reg[0]/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.565         Logic Levels: 0  
                                                                                   Logic: 0.172ns(65.900%), Route: 0.089ns(34.100%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.479       3.853         ntR140           
 CLMA_27_258/CLK                                                           r       u_password_lock/cu_st_reg[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.548       3.305                          
 clock uncertainty                                       0.000       3.305                          

 Hold time                                              -0.015       3.290                          

 Data required time                                                  3.290                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.290                          
 Data arrival time                                                   3.565                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.275                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/cnt_4[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/I5
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.856
  Launch Clock Delay      :  3.307
  Clock Pessimism Removal :  -0.548

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.412       3.307         ntR140           
 CLMA_45_294/CLK                                                           r       hc595_ctrl_inst/cnt_4[0]/opit_0_inv_L5Q_perm/CLK

 CLMA_45_294/CR2                   tco                   0.173       3.480 f       hc595_ctrl_inst/cnt_4[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=3)        0.087       3.567         hc595_ctrl_inst/cnt_4 [0]
 CLMA_45_294/A5                                                            f       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                   3.567         Logic Levels: 0  
                                                                                   Logic: 0.173ns(66.538%), Route: 0.087ns(33.462%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.482       3.856         ntR140           
 CLMA_45_294/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.548       3.308                          
 clock uncertainty                                       0.000       3.308                          

 Hold time                                              -0.020       3.288                          

 Data required time                                                  3.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.288                          
 Data arrival time                                                   3.567                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.302
  Launch Clock Delay      :  3.851
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.477       3.851         ntR140           
 CLMA_33_252/CLK                                                           r       u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/CLK

 CLMA_33_252/Q2                    tco                   0.203       4.054 r       u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=5)        0.553       4.607         assic_seg[8]     
 CLMA_33_264/Y3                    td                    0.212       4.819 r       led_display_seg_ctrl_inst/N784_14:8_1_or[3]_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.620       5.439         led_display_seg_ctrl_inst/led_in [14]
 CLMS_51_247/Y0                    td                    0.108       5.547 r       led_display_seg_ctrl_inst/N37_6[6]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.550       6.097         led_display_seg_ctrl_inst/_N2651
 CLMS_45_265/CR0                   td                    0.290       6.387 r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/L7
                                   net (fanout=2)        0.406       6.793         led_display_seg_ctrl_inst/N37 [6]
 CLMS_45_247/CR1                   td                    0.224       7.017 r       u_password_lock/N683_6[3]/gateop_LUT6DL5_perm/L5
                                   net (fanout=2)        0.530       7.547         led_display_seg_ctrl_inst/N3926
 CLMS_45_265/RS                                                            r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/RS

 Data arrival time                                                   7.547         Logic Levels: 4  
                                                                                   Logic: 1.037ns(28.057%), Route: 2.659ns(71.943%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.407    1003.302         ntR140           
 CLMS_45_265/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/CLK
 clock pessimism                                         0.479    1003.781                          
 clock uncertainty                                      -0.050    1003.731                          

 Recovery time                                          -0.226    1003.505                          

 Data required time                                               1003.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.505                          
 Data arrival time                                                   7.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.958                          
====================================================================================================

====================================================================================================

Startpoint  : u_password_lock/assic_seg[24]/opit_0_inv_L6Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.301
  Launch Clock Delay      :  3.847
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.473       3.847         ntR140           
 CLMS_33_229/CLK                                                           r       u_password_lock/assic_seg[24]/opit_0_inv_L6Q_perm/CLK

 CLMS_33_229/Q3                    tco                   0.203       4.050 r       u_password_lock/assic_seg[24]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.613       4.663         assic_seg[24]    
 CLMA_51_228/CR2                   td                    0.332       4.995 r       led_display_seg_ctrl_inst/N37_8[0]_10/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.243       5.238         led_display_seg_ctrl_inst/_N4453_11
 CLMA_51_228/Y3                    td                    0.108       5.346 r       led_display_seg_ctrl_inst/N37_8[0]_3/gateop_perm/L6
                                   net (fanout=1)        0.581       5.927         led_display_seg_ctrl_inst/_N4453_3
 CLMA_51_264/CR0                   td                    0.256       6.183 r       led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/L7
                                   net (fanout=2)        0.272       6.455         led_display_seg_ctrl_inst/N37 [0]
 CLMS_45_265/CR2                   td                    0.220       6.675 r       led_display_seg_ctrl_inst/N4012_inv_8/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.623       7.298         led_display_seg_ctrl_inst/N3908
 CLMA_51_258/RSCO                  td                    0.098       7.396 r       led_display_seg_ctrl_inst/seg_cp/opit_0/RSCO
                                   net (fanout=1)        0.000       7.396         ntR12            
 CLMA_51_264/RSCI                                                          r       led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/RS

 Data arrival time                                                   7.396         Logic Levels: 5  
                                                                                   Logic: 1.217ns(34.291%), Route: 2.332ns(65.709%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.406    1003.301         ntR140           
 CLMA_51_264/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/CLK
 clock pessimism                                         0.479    1003.780                          
 clock uncertainty                                      -0.050    1003.730                          

 Recovery time                                          -0.226    1003.504                          

 Data required time                                               1003.504                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.504                          
 Data arrival time                                                   7.396                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.108                          
====================================================================================================

====================================================================================================

Startpoint  : u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_sel_6/opit_0/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.299
  Launch Clock Delay      :  3.851
  Clock Pessimism Removal :  0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.477       3.851         ntR140           
 CLMA_33_252/CLK                                                           r       u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/CLK

 CLMA_33_252/Q2                    tco                   0.203       4.054 r       u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=5)        0.553       4.607         assic_seg[8]     
 CLMA_33_264/Y3                    td                    0.212       4.819 r       led_display_seg_ctrl_inst/N784_14:8_1_or[3]_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.620       5.439         led_display_seg_ctrl_inst/led_in [14]
 CLMS_51_247/Y0                    td                    0.108       5.547 r       led_display_seg_ctrl_inst/N37_6[6]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.550       6.097         led_display_seg_ctrl_inst/_N2651
 CLMS_45_265/CR0                   td                    0.290       6.387 r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/L7
                                   net (fanout=2)        0.270       6.657         led_display_seg_ctrl_inst/N37 [6]
 CLMS_45_271/Y2                    td                    0.074       6.731 r       led_display_seg_ctrl_inst/N3927/gateop_perm/L6
                                   net (fanout=2)        0.533       7.264         led_display_seg_ctrl_inst/N3927
 CLMA_51_252/RS                                                            r       led_display_seg_ctrl_inst/seg_sel_6/opit_0/RS

 Data arrival time                                                   7.264         Logic Levels: 4  
                                                                                   Logic: 0.887ns(25.989%), Route: 2.526ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.404    1003.299         ntR140           
 CLMA_51_252/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_6/opit_0/CLK
 clock pessimism                                         0.479    1003.778                          
 clock uncertainty                                      -0.050    1003.728                          

 Recovery time                                          -0.226    1003.502                          

 Data required time                                               1003.502                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.502                          
 Data arrival time                                                   7.264                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       996.238                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK
Endpoint    : hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.855
  Launch Clock Delay      :  3.309
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.414       3.309         ntR140           
 CLMA_21_277/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK

 CLMA_21_277/Q0                    tco                   0.158       3.467 f       led_display_seg_ctrl_inst/seg_sel_3/opit_0/Q
                                   net (fanout=2)        0.167       3.634         _N4628           
 CLMS_33_277/CR0                   td                    0.158       3.792 f       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.145       3.937         hc595_ctrl_inst/N142
 CLMS_33_277/RS                                                            f       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   3.937         Logic Levels: 1  
                                                                                   Logic: 0.316ns(50.318%), Route: 0.312ns(49.682%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.481       3.855         ntR140           
 CLMS_33_277/CLK                                                           r       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.479       3.376                          
 clock uncertainty                                       0.000       3.376                          

 Removal time                                           -0.064       3.312                          

 Data required time                                                  3.312                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.312                          
 Data arrival time                                                   3.937                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.625                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_sel_6/opit_0/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.853
  Launch Clock Delay      :  3.302
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.407       3.302         ntR140           
 CLMS_45_265/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/CLK

 CLMS_45_265/Q0                    tco                   0.174       3.476 r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/L7Q
                                   net (fanout=2)        0.191       3.667         _N4638           
 CLMA_45_276/Y3                    td                    0.050       3.717 f       hc595_ctrl_inst/N152_inv/gateop_perm/L6
                                   net (fanout=2)        0.235       3.952         hc595_ctrl_inst/N152
 CLMS_51_283/RS                                                            f       hc595_ctrl_inst/data_sel_6/opit_0/RS

 Data arrival time                                                   3.952         Logic Levels: 1  
                                                                                   Logic: 0.224ns(34.462%), Route: 0.426ns(65.538%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.479       3.853         ntR140           
 CLMS_51_283/CLK                                                           r       hc595_ctrl_inst/data_sel_6/opit_0/CLK
 clock pessimism                                        -0.479       3.374                          
 clock uncertainty                                       0.000       3.374                          

 Removal time                                           -0.064       3.310                          

 Data required time                                                  3.310                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.310                          
 Data arrival time                                                   3.952                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.642                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK
Endpoint    : hc595_ctrl_inst/data_sel_3/opit_0/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.857
  Launch Clock Delay      :  3.309
  Clock Pessimism Removal :  -0.479

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.650         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.245       2.895 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.414       3.309         ntR140           
 CLMA_21_277/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK

 CLMA_21_277/Q0                    tco                   0.158       3.467 f       led_display_seg_ctrl_inst/seg_sel_3/opit_0/Q
                                   net (fanout=2)        0.243       3.710         _N4628           
 CLMA_33_276/Y1                    td                    0.050       3.760 f       hc595_ctrl_inst/N143_inv/gateop_perm/L6
                                   net (fanout=2)        0.222       3.982         hc595_ctrl_inst/N143
 CLMA_27_282/RS                                                            f       hc595_ctrl_inst/data_sel_3/opit_0/RS

 Data arrival time                                                   3.982         Logic Levels: 1  
                                                                                   Logic: 0.208ns(30.906%), Route: 0.465ns(69.094%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.483       3.857         ntR140           
 CLMA_27_282/CLK                                                           r       hc595_ctrl_inst/data_sel_3/opit_0/CLK
 clock pessimism                                        -0.479       3.378                          
 clock uncertainty                                       0.000       3.378                          

 Removal time                                           -0.064       3.314                          

 Data required time                                                  3.314                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.314                          
 Data arrival time                                                   3.982                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.668                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.482       3.856         ntR140           
 CLMA_45_294/CLK                                                           r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMA_45_294/CR0                   tco                   0.249       4.105 r       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        1.934       6.039         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.611       6.650 r       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.650         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.755       8.405 r       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       8.502         sck              
 U14                                                                       r       sck (port)       

 Data arrival time                                                   8.502         Logic Levels: 2  
                                                                                   Logic: 2.615ns(56.285%), Route: 2.031ns(43.715%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.482       3.856         ntR140           
 CLMA_45_294/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK

 CLMA_45_294/Q0                    tco                   0.203       4.059 r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=14)       1.663       5.722         nt_rck           
 IOLHR_16_18/DO_P                  td                    0.611       6.333 r       rck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       6.333         rck_obuf/ntO     
 IOBS_0_18/PAD                     td                    1.759       8.092 r       rck_obuf/opit_0/O
                                   net (fanout=1)        0.095       8.187         rck              
 V14                                                                       r       rck (port)       

 Data arrival time                                                   8.187         Logic Levels: 2  
                                                                                   Logic: 2.573ns(59.409%), Route: 1.758ns(40.591%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : row[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.087         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.287       3.374 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.472       3.846         ntR140           
 CLMS_45_235/CLK                                                           r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_235/Q2                    tco                   0.203       4.049 r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        1.448       5.497         nt_row[2]        
 IOLHR_16_48/DO_P                  td                    0.611       6.108 r       row_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       6.108         row_obuf[2]/ntO  
 IOBD_0_48/PAD                     td                    1.527       7.635 r       row_obuf[2]/opit_0/O
                                   net (fanout=1)        0.148       7.783         row[2]           
 T17                                                                       r       row[2] (port)    

 Data arrival time                                                   7.783         Logic Levels: 2  
                                                                                   Logic: 2.341ns(59.462%), Route: 1.596ns(40.538%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[0]/opit_0_inv_L6QL5_perm/I3
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V17                                                     0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.085       0.085         col[0]           
 IOBS_0_6/DIN                      td                    0.646       0.731 f       col_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.731         col_ibuf[0]/ntD  
 IOLHR_16_6/DI_TO_CLK              td                    0.091       0.822 f       col_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.961       1.783         nt_col[0]        
 CLMA_45_240/A3                                                            f       u_matrix_key/key[0]/opit_0_inv_L6QL5_perm/I3

 Data arrival time                                                   1.783         Logic Levels: 2  
                                                                                   Logic: 0.737ns(41.335%), Route: 1.046ns(58.665%)
====================================================================================================

====================================================================================================

Startpoint  : col[3] (port)
Endpoint    : u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/I1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 f       col[3] (port)    
                                   net (fanout=1)        0.123       0.123         col[3]           
 IOBS_0_66/DIN                     td                    0.646       0.769 f       col_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.769         col_ibuf[3]/ntD  
 IOLHR_16_66/DI_TO_CLK             td                    0.091       0.860 f       col_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.991       1.851         nt_col[3]        
 CLMA_45_240/B1                                                            f       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/I1

 Data arrival time                                                   1.851         Logic Levels: 2  
                                                                                   Logic: 0.737ns(39.816%), Route: 1.114ns(60.184%)
====================================================================================================

====================================================================================================

Startpoint  : col[2] (port)
Endpoint    : u_matrix_key/key[2]/opit_0_inv_L6Q_LUT6DQL5_perm/I1
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W19                                                     0.000       0.000 f       col[2] (port)    
                                   net (fanout=1)        0.060       0.060         col[2]           
 IOBS_0_78/DIN                     td                    0.646       0.706 f       col_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.706         col_ibuf[2]/ntD  
 IOLHR_16_78/DI_TO_CLK             td                    0.091       0.797 f       col_ibuf[2]/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.090       1.887         nt_col[2]        
 CLMA_45_246/A1                                                            f       u_matrix_key/key[2]/opit_0_inv_L6Q_LUT6DQL5_perm/I1

 Data arrival time                                                   1.887         Logic Levels: 2  
                                                                                   Logic: 0.737ns(39.057%), Route: 1.150ns(60.943%)
====================================================================================================

{password_lock_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_45_294/CLK         hc595_ctrl_inst/cnt_4[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_45_294/CLK         hc595_ctrl_inst/cnt_4[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_45_294/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/key[8]/opit_0_inv/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.242
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.338       2.638         ntR140           
 CLMA_57_288/CLK                                                           r       u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK

 CLMA_57_288/Q1                    tco                   0.125       2.763 f       u_matrix_key/delay_cnt[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.468       3.231         u_matrix_key/delay_cnt [30]
 CLMA_51_240/Y0                    td                    0.125       3.356 f       u_matrix_key/N515_22/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.516         u_matrix_key/_N4662
 CLMA_45_240/CR1                   td                    0.131       3.647 f       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.160       3.807         u_matrix_key/_N4670
 CLMS_45_247/Y2                    td                    0.066       3.873 f       u_matrix_key/N515_32/LUT6_inst_perm/L6
                                   net (fanout=35)       0.249       4.122         u_matrix_key/N515
 CLMA_51_234/CR1                   td                    0.135       4.257 f       u_matrix_key/N653/LUT6D_inst_perm/L5
                                   net (fanout=6)        0.331       4.588         u_matrix_key/N93 
 CLMS_45_253/Y0                    td                    0.055       4.643 r       u_matrix_key/N253_3/gateop_perm/L6
                                   net (fanout=4)        0.290       4.933         u_matrix_key/N253
 CLMS_51_253/CE                                                            r       u_matrix_key/key[8]/opit_0_inv/CE

 Data arrival time                                                   4.933         Logic Levels: 5  
                                                                                   Logic: 0.637ns(27.756%), Route: 1.658ns(72.244%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.284    1002.242         ntR140           
 CLMS_51_253/CLK                                                           r       u_matrix_key/key[8]/opit_0_inv/CLK
 clock pessimism                                         0.375    1002.617                          
 clock uncertainty                                      -0.050    1002.567                          

 Setup time                                             -0.116    1002.451                          

 Data required time                                               1002.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.451                          
 Data arrival time                                                   4.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/key[9]/opit_0_inv/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.242
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.338       2.638         ntR140           
 CLMA_57_288/CLK                                                           r       u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK

 CLMA_57_288/Q1                    tco                   0.125       2.763 f       u_matrix_key/delay_cnt[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.468       3.231         u_matrix_key/delay_cnt [30]
 CLMA_51_240/Y0                    td                    0.125       3.356 f       u_matrix_key/N515_22/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.516         u_matrix_key/_N4662
 CLMA_45_240/CR1                   td                    0.131       3.647 f       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.160       3.807         u_matrix_key/_N4670
 CLMS_45_247/Y2                    td                    0.066       3.873 f       u_matrix_key/N515_32/LUT6_inst_perm/L6
                                   net (fanout=35)       0.249       4.122         u_matrix_key/N515
 CLMA_51_234/CR1                   td                    0.135       4.257 f       u_matrix_key/N653/LUT6D_inst_perm/L5
                                   net (fanout=6)        0.331       4.588         u_matrix_key/N93 
 CLMS_45_253/Y0                    td                    0.055       4.643 r       u_matrix_key/N253_3/gateop_perm/L6
                                   net (fanout=4)        0.290       4.933         u_matrix_key/N253
 CLMS_51_253/CE                                                            r       u_matrix_key/key[9]/opit_0_inv/CE

 Data arrival time                                                   4.933         Logic Levels: 5  
                                                                                   Logic: 0.637ns(27.756%), Route: 1.658ns(72.244%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.284    1002.242         ntR140           
 CLMS_51_253/CLK                                                           r       u_matrix_key/key[9]/opit_0_inv/CLK
 clock pessimism                                         0.375    1002.617                          
 clock uncertainty                                      -0.050    1002.567                          

 Setup time                                             -0.116    1002.451                          

 Data required time                                               1002.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.451                          
 Data arrival time                                                   4.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/key[10]/opit_0_inv/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.021  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.242
  Launch Clock Delay      :  2.638
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.338       2.638         ntR140           
 CLMA_57_288/CLK                                                           r       u_matrix_key/delay_cnt[31]/opit_0_inv_AQ_perm/CLK

 CLMA_57_288/Q1                    tco                   0.125       2.763 f       u_matrix_key/delay_cnt[30]/opit_0_inv_AQ_perm/Q
                                   net (fanout=2)        0.468       3.231         u_matrix_key/delay_cnt [30]
 CLMA_51_240/Y0                    td                    0.125       3.356 f       u_matrix_key/N515_22/LUT6_inst_perm/L6
                                   net (fanout=1)        0.160       3.516         u_matrix_key/_N4662
 CLMA_45_240/CR1                   td                    0.131       3.647 f       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=1)        0.160       3.807         u_matrix_key/_N4670
 CLMS_45_247/Y2                    td                    0.066       3.873 f       u_matrix_key/N515_32/LUT6_inst_perm/L6
                                   net (fanout=35)       0.249       4.122         u_matrix_key/N515
 CLMA_51_234/CR1                   td                    0.135       4.257 f       u_matrix_key/N653/LUT6D_inst_perm/L5
                                   net (fanout=6)        0.331       4.588         u_matrix_key/N93 
 CLMS_45_253/Y0                    td                    0.055       4.643 r       u_matrix_key/N253_3/gateop_perm/L6
                                   net (fanout=4)        0.290       4.933         u_matrix_key/N253
 CLMS_51_253/CE                                                            r       u_matrix_key/key[10]/opit_0_inv/CE

 Data arrival time                                                   4.933         Logic Levels: 5  
                                                                                   Logic: 0.637ns(27.756%), Route: 1.658ns(72.244%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.284    1002.242         ntR140           
 CLMS_51_253/CLK                                                           r       u_matrix_key/key[10]/opit_0_inv/CLK
 clock pessimism                                         0.375    1002.617                          
 clock uncertainty                                      -0.050    1002.567                          

 Setup time                                             -0.116    1002.451                          

 Data required time                                               1002.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.451                          
 Data arrival time                                                   4.933                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.518                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/cnt_bit[1]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : hc595_ctrl_inst/cnt_bit[3]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  2.250
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.292       2.250         ntR140           
 CLMA_45_288/CLK                                                           r       hc595_ctrl_inst/cnt_bit[1]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_45_288/Q1                    tco                   0.103       2.353 r       hc595_ctrl_inst/cnt_bit[1]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=5)        0.058       2.411         hc595_ctrl_inst/cnt_bit [1]
 CLMA_45_288/A4                                                            r       hc595_ctrl_inst/cnt_bit[3]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.411         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.340       2.640         ntR140           
 CLMA_45_288/CLK                                                           r       hc595_ctrl_inst/cnt_bit[3]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.390       2.250                          
 clock uncertainty                                       0.000       2.250                          

 Hold time                                              -0.015       2.235                          

 Data required time                                                  2.235                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.235                          
 Data arrival time                                                   2.411                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key_trigger/key_d[14]/opit_0_inv_srl/CLK
Endpoint    : u_password_lock/cu_st_reg[2]/opit_0_inv_L6Q_perm/I4
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.638
  Launch Clock Delay      :  2.248
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.290       2.248         ntR140           
 CLMA_27_258/CLK                                                           r       u_matrix_key_trigger/key_d[14]/opit_0_inv_srl/CLK

 CLMA_27_258/Q3                    tco                   0.103       2.351 r       u_matrix_key_trigger/key_d[14]/opit_0_inv_srl/Q0
                                   net (fanout=6)        0.058       2.409         u_matrix_key_trigger/key_d [14]
 CLMA_27_258/C4                                                            r       u_password_lock/cu_st_reg[2]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.409         Logic Levels: 0  
                                                                                   Logic: 0.103ns(63.975%), Route: 0.058ns(36.025%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.338       2.638         ntR140           
 CLMA_27_258/CLK                                                           r       u_password_lock/cu_st_reg[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.390       2.248                          
 clock uncertainty                                       0.000       2.248                          

 Hold time                                              -0.024       2.224                          

 Data required time                                                  2.224                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.224                          
 Data arrival time                                                   2.409                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_matrix_key/row[2]/opit_0_inv_L6Q_perm/I3
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.631
  Launch Clock Delay      :  2.240
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.282       2.240         ntR140           
 CLMS_45_235/CLK                                                           r       u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CLK

 CLMS_45_235/Q1                    tco                   0.103       2.343 r       u_matrix_key/row[1]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.056       2.399         nt_row[1]        
 CLMS_45_235/C3                                                            r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                   2.399         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.331       2.631         ntR140           
 CLMS_45_235/CLK                                                           r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                        -0.390       2.241                          
 clock uncertainty                                       0.000       2.241                          

 Hold time                                              -0.028       2.213                          

 Data required time                                                  2.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.213                          
 Data arrival time                                                   2.399                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.186                          
====================================================================================================

====================================================================================================

Startpoint  : u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  2.636
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.336       2.636         ntR140           
 CLMA_33_252/CLK                                                           r       u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/CLK

 CLMA_33_252/Q2                    tco                   0.125       2.761 f       u_password_lock/assic_seg[8]/opit_0_inv_L6QL5_perm/L6Q
                                   net (fanout=5)        0.308       3.069         assic_seg[8]     
 CLMA_33_264/Y3                    td                    0.125       3.194 f       led_display_seg_ctrl_inst/N784_14:8_1_or[3]_3/LUT6_inst_perm/L6
                                   net (fanout=1)        0.388       3.582         led_display_seg_ctrl_inst/led_in [14]
 CLMS_51_247/Y0                    td                    0.070       3.652 f       led_display_seg_ctrl_inst/N37_6[6]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.325       3.977         led_display_seg_ctrl_inst/_N2651
 CLMS_45_265/CR0                   td                    0.171       4.148 f       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/L7
                                   net (fanout=2)        0.243       4.391         led_display_seg_ctrl_inst/N37 [6]
 CLMS_45_247/CR1                   td                    0.127       4.518 r       u_password_lock/N683_6[3]/gateop_LUT6DL5_perm/L5
                                   net (fanout=2)        0.313       4.831         led_display_seg_ctrl_inst/N3926
 CLMS_45_265/RS                                                            r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/RS

 Data arrival time                                                   4.831         Logic Levels: 4  
                                                                                   Logic: 0.618ns(28.155%), Route: 1.577ns(71.845%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.288    1002.246         ntR140           
 CLMS_45_265/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/CLK
 clock pessimism                                         0.342    1002.588                          
 clock uncertainty                                      -0.050    1002.538                          

 Recovery time                                          -0.116    1002.422                          

 Data required time                                               1002.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.422                          
 Data arrival time                                                   4.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.591                          
====================================================================================================

====================================================================================================

Startpoint  : u_password_lock/assic_seg[24]/opit_0_inv_L6Q_perm/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.244
  Launch Clock Delay      :  2.632
  Clock Pessimism Removal :  0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.332       2.632         ntR140           
 CLMS_33_229/CLK                                                           r       u_password_lock/assic_seg[24]/opit_0_inv_L6Q_perm/CLK

 CLMS_33_229/Q3                    tco                   0.125       2.757 f       u_password_lock/assic_seg[24]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=13)       0.342       3.099         assic_seg[24]    
 CLMA_51_228/CR2                   td                    0.185       3.284 f       led_display_seg_ctrl_inst/N37_8[0]_10/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.147       3.431         led_display_seg_ctrl_inst/_N4453_11
 CLMA_51_228/Y3                    td                    0.070       3.501 f       led_display_seg_ctrl_inst/N37_8[0]_3/gateop_perm/L6
                                   net (fanout=1)        0.358       3.859         led_display_seg_ctrl_inst/_N4453_3
 CLMA_51_264/CR0                   td                    0.140       3.999 f       led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/L7
                                   net (fanout=2)        0.160       4.159         led_display_seg_ctrl_inst/N37 [0]
 CLMS_45_265/CR2                   td                    0.133       4.292 f       led_display_seg_ctrl_inst/N4012_inv_8/gateop_LUT6DL5_perm/L5
                                   net (fanout=1)        0.392       4.684         led_display_seg_ctrl_inst/N3908
 CLMA_51_258/RSCO                  td                    0.057       4.741 f       led_display_seg_ctrl_inst/seg_cp/opit_0/RSCO
                                   net (fanout=1)        0.000       4.741         ntR12            
 CLMA_51_264/RSCI                                                          f       led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/RS

 Data arrival time                                                   4.741         Logic Levels: 5  
                                                                                   Logic: 0.710ns(33.665%), Route: 1.399ns(66.335%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.286    1002.244         ntR140           
 CLMA_51_264/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce/opit_0_L7Q_perm/CLK
 clock pessimism                                         0.342    1002.586                          
 clock uncertainty                                      -0.050    1002.536                          

 Recovery time                                          -0.072    1002.464                          

 Data required time                                               1002.464                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.464                          
 Data arrival time                                                   4.741                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.723                          
====================================================================================================

====================================================================================================

Startpoint  : u_password_lock/assic_seg[54]/opit_0_inv/CLK
Endpoint    : led_display_seg_ctrl_inst/seg_ce_3/opit_0_L7Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.248
  Launch Clock Delay      :  2.636
  Clock Pessimism Removal :  0.375

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.336       2.636         ntR140           
 CLMA_33_252/CLK                                                           r       u_password_lock/assic_seg[54]/opit_0_inv/CLK

 CLMA_33_252/Q1                    tco                   0.125       2.761 f       u_password_lock/assic_seg[54]/opit_0_inv/Q
                                   net (fanout=3)        0.346       3.107         assic_seg[54]    
 CLMA_45_258/Y3                    td                    0.125       3.232 f       led_display_seg_ctrl_inst/N2624_54:48_4[1]/gateop_perm/L6
                                   net (fanout=1)        0.284       3.516         led_display_seg_ctrl_inst/led_in [51]
 CLMA_45_228/Y3                    td                    0.066       3.582 f       led_display_seg_ctrl_inst/N37_4[3]/LUT6_inst_perm/L6
                                   net (fanout=1)        0.427       4.009         led_display_seg_ctrl_inst/_N2634
 CLMA_33_264/CR0                   td                    0.140       4.149 f       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L7Q_perm/L7
                                   net (fanout=2)        0.160       4.309         led_display_seg_ctrl_inst/N37 [3]
 CLMS_33_271/Y0                    td                    0.062       4.371 r       hc595_ctrl_inst/data_ce_1/opit_0_L6Q_LUT6DL5Q_perm/L6
                                   net (fanout=2)        0.306       4.677         led_display_seg_ctrl_inst/N3917
 CLMA_33_264/RS                                                            r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L7Q_perm/RS

 Data arrival time                                                   4.677         Logic Levels: 4  
                                                                                   Logic: 0.518ns(25.380%), Route: 1.523ns(74.620%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.290    1002.248         ntR140           
 CLMA_33_264/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_3/opit_0_L7Q_perm/CLK
 clock pessimism                                         0.375    1002.623                          
 clock uncertainty                                      -0.050    1002.573                          

 Recovery time                                          -0.116    1002.457                          

 Data required time                                               1002.457                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.457                          
 Data arrival time                                                   4.677                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.780                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/CLK
Endpoint    : hc595_ctrl_inst/data_sel_6/opit_0/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.050  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.638
  Launch Clock Delay      :  2.246
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.288       2.246         ntR140           
 CLMS_45_265/CLK                                                           r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/CLK

 CLMS_45_265/Q0                    tco                   0.103       2.349 r       led_display_seg_ctrl_inst/seg_ce_6/opit_0_L7Q_perm/L7Q
                                   net (fanout=2)        0.118       2.467         _N4638           
 CLMA_45_276/Y3                    td                    0.034       2.501 f       hc595_ctrl_inst/N152_inv/gateop_perm/L6
                                   net (fanout=2)        0.169       2.670         hc595_ctrl_inst/N152
 CLMS_51_283/RS                                                            f       hc595_ctrl_inst/data_sel_6/opit_0/RS

 Data arrival time                                                   2.670         Logic Levels: 1  
                                                                                   Logic: 0.137ns(32.311%), Route: 0.287ns(67.689%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.338       2.638         ntR140           
 CLMS_51_283/CLK                                                           r       hc595_ctrl_inst/data_sel_6/opit_0/CLK
 clock pessimism                                        -0.342       2.296                          
 clock uncertainty                                       0.000       2.296                          

 Removal time                                           -0.038       2.258                          

 Data required time                                                  2.258                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.258                          
 Data arrival time                                                   2.670                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.412                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK
Endpoint    : hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.046  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.640
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.294       2.252         ntR140           
 CLMA_21_277/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK

 CLMA_21_277/Q0                    tco                   0.103       2.355 r       led_display_seg_ctrl_inst/seg_sel_3/opit_0/Q
                                   net (fanout=2)        0.120       2.475         _N4628           
 CLMS_33_277/CR0                   td                    0.114       2.589 f       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=2)        0.103       2.692         hc595_ctrl_inst/N142
 CLMS_33_277/RS                                                            f       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/RS

 Data arrival time                                                   2.692         Logic Levels: 1  
                                                                                   Logic: 0.217ns(49.318%), Route: 0.223ns(50.682%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.340       2.640         ntR140           
 CLMS_33_277/CLK                                                           r       hc595_ctrl_inst/data_ce_3/opit_0_L6Q_LUT6DQL5_perm/CLK
 clock pessimism                                        -0.342       2.298                          
 clock uncertainty                                       0.000       2.298                          

 Removal time                                           -0.038       2.260                          

 Data required time                                                  2.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.260                          
 Data arrival time                                                   2.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.432                          
====================================================================================================

====================================================================================================

Startpoint  : led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK
Endpoint    : hc595_ctrl_inst/data_sel_3/opit_0/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.642
  Launch Clock Delay      :  2.252
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.336       1.763         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.294       2.252         ntR140           
 CLMA_21_277/CLK                                                           r       led_display_seg_ctrl_inst/seg_sel_3/opit_0/CLK

 CLMA_21_277/Q0                    tco                   0.103       2.355 r       led_display_seg_ctrl_inst/seg_sel_3/opit_0/Q
                                   net (fanout=2)        0.178       2.533         _N4628           
 CLMA_33_276/Y1                    td                    0.034       2.567 f       hc595_ctrl_inst/N143_inv/gateop_perm/L6
                                   net (fanout=2)        0.160       2.727         hc595_ctrl_inst/N143
 CLMA_27_282/RS                                                            f       hc595_ctrl_inst/data_sel_3/opit_0/RS

 Data arrival time                                                   2.727         Logic Levels: 1  
                                                                                   Logic: 0.137ns(28.842%), Route: 0.338ns(71.158%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.342       2.642         ntR140           
 CLMA_27_282/CLK                                                           r       hc595_ctrl_inst/data_sel_3/opit_0/CLK
 clock pessimism                                        -0.342       2.300                          
 clock uncertainty                                       0.000       2.300                          

 Removal time                                           -0.038       2.262                          

 Data required time                                                  2.262                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.262                          
 Data arrival time                                                   2.727                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.465                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.341       2.641         ntR140           
 CLMA_45_294/CLK                                                           r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMA_45_294/CR0                   tco                   0.141       2.782 f       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        1.321       4.103         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.353       4.456 f       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.456         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.414       5.870 f       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       5.967         sck              
 U14                                                                       f       sck (port)       

 Data arrival time                                                   5.967         Logic Levels: 2  
                                                                                   Logic: 1.908ns(57.366%), Route: 1.418ns(42.634%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK
Endpoint    : rck (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.341       2.641         ntR140           
 CLMA_45_294/CLK                                                           r       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/CLK

 CLMA_45_294/Q0                    tco                   0.125       2.766 f       hc595_ctrl_inst/rck/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=14)       1.106       3.872         nt_rck           
 IOLHR_16_18/DO_P                  td                    0.353       4.225 f       rck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.225         rck_obuf/ntO     
 IOBS_0_18/PAD                     td                    1.426       5.651 f       rck_obuf/opit_0/O
                                   net (fanout=1)        0.095       5.746         rck              
 V14                                                                       f       rck (port)       

 Data arrival time                                                   5.746         Logic Levels: 2  
                                                                                   Logic: 1.904ns(61.320%), Route: 1.201ns(38.680%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : row[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.395       2.067         ntclkbufg_0      
 HCKB_213_167/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=230)      0.331       2.631         ntR140           
 CLMS_45_235/CLK                                                           r       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMS_45_235/CR0                   tco                   0.141       2.772 f       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.912       3.684         nt_row[0]        
 IOLHR_16_72/DO_P                  td                    0.353       4.037 f       row_obuf[0]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.037         row_obuf[0]/ntO  
 IOBD_0_72/PAD                     td                    1.417       5.454 f       row_obuf[0]/opit_0/O
                                   net (fanout=1)        0.122       5.576         row[0]           
 V18                                                                       f       row[0] (port)    

 Data arrival time                                                   5.576         Logic Levels: 2  
                                                                                   Logic: 1.911ns(64.890%), Route: 1.034ns(35.110%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_matrix_key/key[0]/opit_0_inv_L6QL5_perm/I3
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V17                                                     0.000       0.000 r       col[0] (port)    
                                   net (fanout=1)        0.085       0.085         col[0]           
 IOBS_0_6/DIN                      td                    0.445       0.530 r       col_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.530         col_ibuf[0]/ntD  
 IOLHR_16_6/DI_TO_CLK              td                    0.073       0.603 r       col_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.214         nt_col[0]        
 CLMA_45_240/A3                                                            r       u_matrix_key/key[0]/opit_0_inv_L6QL5_perm/I3

 Data arrival time                                                   1.214         Logic Levels: 2  
                                                                                   Logic: 0.518ns(42.669%), Route: 0.696ns(57.331%)
====================================================================================================

====================================================================================================

Startpoint  : col[2] (port)
Endpoint    : u_matrix_key/key[2]/opit_0_inv_L6Q_LUT6DQL5_perm/I1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W19                                                     0.000       0.000 r       col[2] (port)    
                                   net (fanout=1)        0.060       0.060         col[2]           
 IOBS_0_78/DIN                     td                    0.445       0.505 r       col_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.505         col_ibuf[2]/ntD  
 IOLHR_16_78/DI_TO_CLK             td                    0.073       0.578 r       col_ibuf[2]/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.728       1.306         nt_col[2]        
 CLMA_45_246/A1                                                            r       u_matrix_key/key[2]/opit_0_inv_L6Q_LUT6DQL5_perm/I1

 Data arrival time                                                   1.306         Logic Levels: 2  
                                                                                   Logic: 0.518ns(39.663%), Route: 0.788ns(60.337%)
====================================================================================================

====================================================================================================

Startpoint  : col[3] (port)
Endpoint    : u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/I1
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 r       col[3] (port)    
                                   net (fanout=1)        0.123       0.123         col[3]           
 IOBS_0_66/DIN                     td                    0.445       0.568 r       col_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.568         col_ibuf[3]/ntD  
 IOLHR_16_66/DI_TO_CLK             td                    0.073       0.641 r       col_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.668       1.309         nt_col[3]        
 CLMA_45_240/B1                                                            r       u_matrix_key/key[3]/opit_0_inv_L6Q_LUT6DQL5_perm/I1

 Data arrival time                                                   1.309         Logic Levels: 2  
                                                                                   Logic: 0.518ns(39.572%), Route: 0.791ns(60.428%)
====================================================================================================

{password_lock_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.800     500.000         0.200           High Pulse Width  CLMA_45_294/CLK         hc595_ctrl_inst/cnt_4[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           Low Pulse Width   CLMA_45_294/CLK         hc595_ctrl_inst/cnt_4[0]/opit_0_inv_L5Q_perm/CLK
 499.800     500.000         0.200           High Pulse Width  CLMA_45_294/CLK         hc595_ctrl_inst/cnt_4[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                              
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/11_password_lock/prj/password_lock/place_route/password_lock_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/11_password_lock/prj/password_lock/report_timing/password_lock_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/11_password_lock/prj/password_lock/report_timing/password_lock_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/pangu_-remote_-lab/examination/11_password_lock/prj/password_lock/report_timing/rtr.db                        
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,069 MB
Total CPU time to report_timing completion : 0h:0m:14s
Process Total CPU time to report_timing completion : 0h:0m:14s
Total real time to report_timing completion : 0h:0m:16s
