

================================================================
== Vitis HLS Report for 'correlator_Pipeline_Find_max_loop'
================================================================
* Date:           Wed Dec  1 13:05:17 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.222 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      330|      330|  3.300 us|  3.300 us|  330|  330|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Find_max_loop  |      328|      328|        64|         64|          1|     5|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 64, depth = 64


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 64
* Pipeline : 1
  Pipeline-0 : II = 64, D = 64, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.43>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%i_1_0 = alloca i32 1"   --->   Operation 67 'alloca' 'i_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%acc_V_32_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_32_3_reload"   --->   Operation 68 'read' 'acc_V_32_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%acc_V_31_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_31_3_reload"   --->   Operation 69 'read' 'acc_V_31_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%acc_V_30_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_30_3_reload"   --->   Operation 70 'read' 'acc_V_30_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%acc_V_29_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_29_3_reload"   --->   Operation 71 'read' 'acc_V_29_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%acc_V_28_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_28_3_reload"   --->   Operation 72 'read' 'acc_V_28_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%acc_V_27_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_27_3_reload"   --->   Operation 73 'read' 'acc_V_27_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%acc_V_26_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_26_3_reload"   --->   Operation 74 'read' 'acc_V_26_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%acc_V_25_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_25_3_reload"   --->   Operation 75 'read' 'acc_V_25_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%acc_V_24_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_24_3_reload"   --->   Operation 76 'read' 'acc_V_24_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%acc_V_23_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_23_3_reload"   --->   Operation 77 'read' 'acc_V_23_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%acc_V_22_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_22_3_reload"   --->   Operation 78 'read' 'acc_V_22_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%acc_V_21_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_21_3_reload"   --->   Operation 79 'read' 'acc_V_21_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%acc_V_20_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_20_3_reload"   --->   Operation 80 'read' 'acc_V_20_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%acc_V_19_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_19_3_reload"   --->   Operation 81 'read' 'acc_V_19_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%acc_V_18_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_18_3_reload"   --->   Operation 82 'read' 'acc_V_18_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%acc_V_17_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_17_3_reload"   --->   Operation 83 'read' 'acc_V_17_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%acc_V_16_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_16_3_reload"   --->   Operation 84 'read' 'acc_V_16_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%acc_V_15_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_15_3_reload"   --->   Operation 85 'read' 'acc_V_15_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%acc_V_14_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_14_3_reload"   --->   Operation 86 'read' 'acc_V_14_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%acc_V_13_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_13_3_reload"   --->   Operation 87 'read' 'acc_V_13_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%acc_V_12_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_12_3_reload"   --->   Operation 88 'read' 'acc_V_12_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%acc_V_11_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_11_3_reload"   --->   Operation 89 'read' 'acc_V_11_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%acc_V_10_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_10_3_reload"   --->   Operation 90 'read' 'acc_V_10_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%acc_V_9_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_9_3_reload"   --->   Operation 91 'read' 'acc_V_9_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%acc_V_8_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_8_3_reload"   --->   Operation 92 'read' 'acc_V_8_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%acc_V_7_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_7_3_reload"   --->   Operation 93 'read' 'acc_V_7_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%acc_V_6_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_6_3_reload"   --->   Operation 94 'read' 'acc_V_6_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%acc_V_5_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_5_3_reload"   --->   Operation 95 'read' 'acc_V_5_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%acc_V_4_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_4_3_reload"   --->   Operation 96 'read' 'acc_V_4_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%acc_V_3_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_3_3_reload"   --->   Operation 97 'read' 'acc_V_3_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%acc_V_2_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_2_3_reload"   --->   Operation 98 'read' 'acc_V_2_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%acc_V_1_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_1_3_reload"   --->   Operation 99 'read' 'acc_V_1_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%acc_V_0_3_reload_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %acc_V_0_3_reload"   --->   Operation 100 'read' 'acc_V_0_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %i_1_0"   --->   Operation 101 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.0"   --->   Operation 102 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%output_signal_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_signal" [correlator.cpp:62]   --->   Operation 103 'read' 'output_signal_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %output_signal_read" [correlator.cpp:62]   --->   Operation 104 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [2/2] (4.43ns)   --->   "%d_1 = fpext i32 %bitcast_ln62"   --->   Operation 105 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.22>
ST_2 : Operation 106 [1/2] (4.43ns)   --->   "%d_1 = fpext i32 %bitcast_ln62"   --->   Operation 106 'fpext' 'd_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln709 = bitcast i64 %d_1"   --->   Operation 107 'bitcast' 'bitcast_ln709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln566 = trunc i64 %bitcast_ln709"   --->   Operation 108 'trunc' 'trunc_ln566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709, i32 63"   --->   Operation 109 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709, i32 52, i32 62"   --->   Operation 110 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %bitcast_ln709"   --->   Operation 111 'trunc' 'trunc_ln574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (2.78ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln566, i63 0"   --->   Operation 112 'icmp' 'icmp_ln580' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.22>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 113 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 114 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [correlator.cpp:59]   --->   Operation 115 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i11 %p_Result_4"   --->   Operation 116 'zext' 'zext_ln494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 117 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %tmp_1"   --->   Operation 118 'zext' 'zext_ln578' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (3.23ns)   --->   "%sub_ln494 = sub i54 0, i54 %zext_ln578"   --->   Operation 119 'sub' 'sub_ln494' <Predicate = (tmp_23)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.94ns)   --->   "%select_ln579 = select i1 %tmp_23, i54 %sub_ln494, i54 %zext_ln578"   --->   Operation 120 'select' 'select_ln579' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (1.82ns)   --->   "%br_ln580 = br i1 %icmp_ln580, void, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0"   --->   Operation 121 'br' 'br_ln580' <Predicate = true> <Delay = 1.82>
ST_3 : Operation 122 [1/1] (1.54ns)   --->   "%sub_ln584 = sub i12 1075, i12 %zext_ln494"   --->   Operation 122 'sub' 'sub_ln584' <Predicate = (!icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (1.99ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %sub_ln584, i12 22"   --->   Operation 123 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (1.54ns)   --->   "%add_ln590 = add i12 %sub_ln584, i12 4074"   --->   Operation 124 'add' 'add_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (1.54ns)   --->   "%sub_ln590 = sub i12 22, i12 %sub_ln584"   --->   Operation 125 'sub' 'sub_ln590' <Predicate = (!icmp_ln580)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.69ns)   --->   "%select_ln590 = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 126 'select' 'select_ln590' <Predicate = (!icmp_ln580)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln591 = sext i12 %select_ln590"   --->   Operation 127 'sext' 'sext_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.99ns)   --->   "%icmp_ln591 = icmp_eq  i12 %sub_ln584, i12 22"   --->   Operation 128 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln580)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln591 = br i1 %icmp_ln591, void, void"   --->   Operation 129 'br' 'br_ln591' <Predicate = (!icmp_ln580)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln593 = br i1 %icmp_ln590, void, void"   --->   Operation 130 'br' 'br_ln593' <Predicate = (!icmp_ln580 & !icmp_ln591)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (1.99ns)   --->   "%icmp_ln612 = icmp_ult  i12 %select_ln590, i12 30"   --->   Operation 131 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (1.99ns)   --->   "%icmp_ln594 = icmp_ult  i12 %select_ln590, i12 54"   --->   Operation 132 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.61>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln612)   --->   "%trunc_ln611 = trunc i54 %select_ln579"   --->   Operation 133 'trunc' 'trunc_ln611' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln612)   --->   "%sext_ln591cast = trunc i32 %sext_ln591"   --->   Operation 134 'trunc' 'sext_ln591cast' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln612)   --->   "%shl_ln613 = shl i30 %trunc_ln611, i30 %sext_ln591cast"   --->   Operation 135 'shl' 'shl_ln613' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln612 = select i1 %icmp_ln612, i30 %shl_ln613, i30 0"   --->   Operation 136 'select' 'select_ln612' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (1.82ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0"   --->   Operation 137 'br' 'br_ln0' <Predicate = (!icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 1.82>
ST_4 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%zext_ln595 = zext i32 %sext_ln591"   --->   Operation 138 'zext' 'zext_ln595' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%ashr_ln595 = ashr i54 %select_ln579, i54 %zext_ln595"   --->   Operation 139 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%trunc_ln595 = trunc i54 %ashr_ln595"   --->   Operation 140 'trunc' 'trunc_ln595' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_read, i32 31"   --->   Operation 141 'bitselect' 'tmp_24' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln594)   --->   "%select_ln597 = select i1 %tmp_24, i30 1073741823, i30 0"   --->   Operation 142 'select' 'select_ln597' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln594 = select i1 %icmp_ln594, i30 %trunc_ln595, i30 %select_ln597"   --->   Operation 143 'select' 'select_ln594' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 144 [1/1] (1.82ns)   --->   "%br_ln610 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0"   --->   Operation 144 'br' 'br_ln610' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 1.82>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %select_ln579"   --->   Operation 145 'trunc' 'trunc_ln592' <Predicate = (!icmp_ln580 & icmp_ln591)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.82ns)   --->   "%br_ln592 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0"   --->   Operation 146 'br' 'br_ln592' <Predicate = (!icmp_ln580 & icmp_ln591)> <Delay = 1.82>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%i_1_0_load = load i64 %i_1_0"   --->   Operation 147 'load' 'i_1_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1547 = trunc i64 %i_1_0_load"   --->   Operation 148 'trunc' 'trunc_ln1547' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (3.20ns)   --->   "%tmp = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %trunc_ln1547"   --->   Operation 149 'mux' 'tmp' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.81>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%ref_tmp_i_i_4_0 = phi i30 %trunc_ln592, void, i30 %select_ln594, void, i30 %select_ln612, void, i30 0, void %.preheader.0"   --->   Operation 150 'phi' 'ref_tmp_i_i_4_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.46ns)   --->   "%icmp_ln1547 = icmp_sgt  i30 %tmp, i30 %ref_tmp_i_i_4_0"   --->   Operation 151 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln1547, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0, void %_ifconv" [correlator.cpp:62]   --->   Operation 152 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 153 [1/1] (2.46ns)   --->   "%icmp_ln988 = icmp_eq  i30 %tmp, i30 0"   --->   Operation 153 'icmp' 'icmp_ln988' <Predicate = (icmp_ln1547)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp, i32 29"   --->   Operation 154 'bitselect' 'tmp_25' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.49ns)   --->   "%sub_ln992 = sub i30 0, i30 %tmp"   --->   Operation 155 'sub' 'sub_ln992' <Predicate = (icmp_ln1547)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.76ns)   --->   "%select_ln991 = select i1 %tmp_25, i30 %sub_ln992, i30 %tmp"   --->   Operation 156 'select' 'select_ln991' <Predicate = (icmp_ln1547)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_8 = partselect i30 @llvm.part.select.i30, i30 %select_ln991, i32 29, i32 0"   --->   Operation 157 'partselect' 'p_Result_8' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8"   --->   Operation 158 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_s, i1 1"   --->   Operation 159 'cttz' 'l' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (2.55ns)   --->   "%sub_ln997 = sub i32 30, i32 %l"   --->   Operation 160 'sub' 'sub_ln997' <Predicate = (icmp_ln1547)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln997 = trunc i32 %sub_ln997"   --->   Operation 161 'trunc' 'trunc_ln997' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 162 'trunc' 'trunc_ln1000' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 163 'trunc' 'trunc_ln996' <Predicate = (icmp_ln1547)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.00>
ST_6 : Operation 164 [1/1] (2.55ns)   --->   "%add_ln997 = add i32 %sub_ln997, i32 4294967272"   --->   Operation 164 'add' 'add_ln997' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997, i32 1, i32 31"   --->   Operation 165 'partselect' 'tmp_26' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (2.47ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp_26, i31 0"   --->   Operation 166 'icmp' 'icmp_ln999' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 167 [1/1] (1.78ns)   --->   "%sub_ln1000 = sub i5 23, i5 %trunc_ln1000"   --->   Operation 167 'sub' 'sub_ln1000' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000)   --->   "%zext_ln1000 = zext i5 %sub_ln1000"   --->   Operation 168 'zext' 'zext_ln1000' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000)   --->   "%lshr_ln1000 = lshr i30 1073741823, i30 %zext_ln1000"   --->   Operation 169 'lshr' 'lshr_ln1000' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000)   --->   "%and_ln1000 = and i30 %select_ln991, i30 %lshr_ln1000"   --->   Operation 170 'and' 'and_ln1000' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000 = icmp_ne  i30 %and_ln1000, i30 0"   --->   Operation 171 'icmp' 'icmp_ln1000' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_0)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997, i32 31"   --->   Operation 172 'bitselect' 'tmp_27' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_0)   --->   "%xor_ln1002 = xor i1 %tmp_27, i1 1"   --->   Operation 173 'xor' 'xor_ln1002' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_0)   --->   "%and_ln999 = and i1 %icmp_ln999, i1 %icmp_ln1000"   --->   Operation 174 'and' 'and_ln999' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (2.49ns)   --->   "%add_ln1002 = add i30 %trunc_ln997, i30 1073741800"   --->   Operation 175 'add' 'add_ln1002' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_0)   --->   "%p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991, i30 %add_ln1002"   --->   Operation 176 'bitselect' 'p_Result_3' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_0)   --->   "%or_ln1002 = or i1 %p_Result_3, i1 %and_ln999"   --->   Operation 177 'or' 'or_ln1002' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (2.47ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %add_ln997, i32 0"   --->   Operation 178 'icmp' 'icmp_ln1011' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 179 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_0 = and i1 %or_ln1002, i1 %xor_ln1002"   --->   Operation 179 'and' 'tobool34_i_i283_0' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i30 %select_ln991"   --->   Operation 180 'zext' 'zext_ln1010' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (2.55ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 181 'add' 'add_ln1011' <Predicate = (icmp_ln1547 & icmp_ln1011 & !icmp_ln988)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 182 'zext' 'zext_ln1011' <Predicate = (icmp_ln1547 & icmp_ln1011 & !icmp_ln988)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 183 'lshr' 'lshr_ln1011' <Predicate = (icmp_ln1547 & icmp_ln1011 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 184 [1/1] (2.55ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 184 'sub' 'sub_ln1012' <Predicate = (icmp_ln1547 & !icmp_ln1011 & !icmp_ln988)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 185 'zext' 'zext_ln1012' <Predicate = (icmp_ln1547 & !icmp_ln1011 & !icmp_ln988)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 186 'shl' 'shl_ln1012' <Predicate = (icmp_ln1547 & !icmp_ln1011 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014)   --->   "%m_1_0 = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 187 'select' 'm_1_0' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014)   --->   "%zext_ln1014 = zext i1 %tobool34_i_i283_0"   --->   Operation 188 'zext' 'zext_ln1014' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014 = add i64 %m_1_0, i64 %zext_ln1014"   --->   Operation 189 'add' 'add_ln1014' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014, i32 1, i32 63"   --->   Operation 190 'partselect' 'lshr_ln' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014, i32 25"   --->   Operation 191 'bitselect' 'tmp_28' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.61>
ST_8 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %lshr_ln"   --->   Operation 192 'zext' 'zext_ln1015' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (1.24ns)   --->   "%select_ln996 = select i1 %tmp_28, i8 127, i8 126"   --->   Operation 193 'select' 'select_ln996' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 8, i8 %trunc_ln996"   --->   Operation 194 'sub' 'sub_ln1017' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 195 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 195 'add' 'add_ln1017' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_25, i8 %add_ln1017"   --->   Operation 196 'bitconcatenate' 'tmp_3' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_3, i32 23, i32 31"   --->   Operation 197 'partset' 'p_Result_6' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln750 = trunc i64 %p_Result_6"   --->   Operation 198 'trunc' 'trunc_ln750' <Predicate = (icmp_ln1547 & !icmp_ln988)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.69ns)   --->   "%select_ln988 = select i1 %icmp_ln988, i32 0, i32 %trunc_ln750"   --->   Operation 199 'select' 'select_ln988' <Predicate = (icmp_ln1547)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988" [correlator.cpp:63]   --->   Operation 200 'write' 'write_ln63' <Predicate = (icmp_ln1547)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (1.58ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.0" [correlator.cpp:65]   --->   Operation 201 'br' 'br_ln65' <Predicate = (icmp_ln1547)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.43>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%output_signal_load_1 = phi i32 %select_ln988, void %_ifconv, i32 %output_signal_read, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit.0"   --->   Operation 202 'phi' 'output_signal_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%i_1_0_load_1 = load i64 %i_1_0" [correlator.cpp:59]   --->   Operation 203 'load' 'i_1_0_load_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln59)   --->   "%or_ln59 = or i64 %i_1_0_load_1, i64 1" [correlator.cpp:59]   --->   Operation 204 'or' 'or_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 205 [1/1] (2.77ns) (out node of the LUT)   --->   "%icmp_ln59 = icmp_eq  i64 %or_ln59, i64 33" [correlator.cpp:59]   --->   Operation 205 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split14.1_ifconv, void %.exitStub" [correlator.cpp:59]   --->   Operation 206 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln62_1 = bitcast i32 %output_signal_load_1" [correlator.cpp:62]   --->   Operation 207 'bitcast' 'bitcast_ln62_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_9 : Operation 208 [2/2] (4.43ns)   --->   "%d_1_1 = fpext i32 %bitcast_ln62_1"   --->   Operation 208 'fpext' 'd_1_1' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 875 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 875 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.22>
ST_10 : Operation 209 [1/2] (4.43ns)   --->   "%d_1_1 = fpext i32 %bitcast_ln62_1"   --->   Operation 209 'fpext' 'd_1_1' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%bitcast_ln709_1 = bitcast i64 %d_1_1"   --->   Operation 210 'bitcast' 'bitcast_ln709_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln566_1 = trunc i64 %bitcast_ln709_1"   --->   Operation 211 'trunc' 'trunc_ln566_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_1, i32 63"   --->   Operation 212 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%p_Result_4_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_1, i32 52, i32 62"   --->   Operation 213 'partselect' 'p_Result_4_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln574_1 = trunc i64 %bitcast_ln709_1"   --->   Operation 214 'trunc' 'trunc_ln574_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (2.78ns)   --->   "%icmp_ln580_1 = icmp_eq  i63 %trunc_ln566_1, i63 0"   --->   Operation 215 'icmp' 'icmp_ln580_1' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.23>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln494_1 = zext i11 %p_Result_4_1"   --->   Operation 216 'zext' 'zext_ln494_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_1"   --->   Operation 217 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln578_1 = zext i53 %tmp_4"   --->   Operation 218 'zext' 'zext_ln578_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (3.23ns)   --->   "%sub_ln494_1 = sub i54 0, i54 %zext_ln578_1"   --->   Operation 219 'sub' 'sub_ln494_1' <Predicate = (tmp_29 & !icmp_ln580_1)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 220 [1/1] (0.94ns)   --->   "%select_ln579_1 = select i1 %tmp_29, i54 %sub_ln494_1, i54 %zext_ln578_1"   --->   Operation 220 'select' 'select_ln579_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 221 [1/1] (1.54ns)   --->   "%sub_ln584_1 = sub i12 1075, i12 %zext_ln494_1"   --->   Operation 221 'sub' 'sub_ln584_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (1.99ns)   --->   "%icmp_ln590_1 = icmp_sgt  i12 %sub_ln584_1, i12 22"   --->   Operation 222 'icmp' 'icmp_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (1.54ns)   --->   "%add_ln590_1 = add i12 %sub_ln584_1, i12 4074"   --->   Operation 223 'add' 'add_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [1/1] (1.54ns)   --->   "%sub_ln590_1 = sub i12 22, i12 %sub_ln584_1"   --->   Operation 224 'sub' 'sub_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.69ns)   --->   "%select_ln590_1 = select i1 %icmp_ln590_1, i12 %add_ln590_1, i12 %sub_ln590_1"   --->   Operation 225 'select' 'select_ln590_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 226 [1/1] (1.99ns)   --->   "%icmp_ln591_1 = icmp_eq  i12 %sub_ln584_1, i12 22"   --->   Operation 226 'icmp' 'icmp_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln592_1 = trunc i54 %select_ln579_1"   --->   Operation 227 'trunc' 'trunc_ln592_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.35>
ST_12 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln591_1 = sext i12 %select_ln590_1"   --->   Operation 228 'sext' 'sext_ln591_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_12 : Operation 229 [1/1] (1.99ns)   --->   "%icmp_ln594_1 = icmp_ult  i12 %select_ln590_1, i12 54"   --->   Operation 229 'icmp' 'icmp_ln594_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 230 [1/1] (1.99ns)   --->   "%icmp_ln612_1 = icmp_ult  i12 %select_ln590_1, i12 30"   --->   Operation 230 'icmp' 'icmp_ln612_1' <Predicate = (!icmp_ln580_1)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%sext_ln591_1cast = trunc i32 %sext_ln591_1"   --->   Operation 231 'trunc' 'sext_ln591_1cast' <Predicate = (!icmp_ln580_1)> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%shl_ln613_1 = shl i30 %trunc_ln592_1, i30 %sext_ln591_1cast"   --->   Operation 232 'shl' 'shl_ln613_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%select_ln612_1 = select i1 %icmp_ln612_1, i30 %shl_ln613_1, i30 0"   --->   Operation 233 'select' 'select_ln612_1' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%xor_ln580 = xor i1 %icmp_ln580_1, i1 1"   --->   Operation 234 'xor' 'xor_ln580' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln591)   --->   "%and_ln591 = and i1 %icmp_ln591_1, i1 %xor_ln580"   --->   Operation 235 'and' 'and_ln591' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591 = select i1 %and_ln591, i30 %trunc_ln592_1, i30 %select_ln612_1"   --->   Operation 236 'select' 'select_ln591' <Predicate = (!icmp_ln580_1)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%or_ln591 = or i1 %icmp_ln580_1, i1 %icmp_ln591_1"   --->   Operation 237 'or' 'or_ln591' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln590)   --->   "%xor_ln591 = xor i1 %or_ln591, i1 1"   --->   Operation 238 'xor' 'xor_ln591' <Predicate = (!icmp_ln580_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590 = and i1 %icmp_ln590_1, i1 %xor_ln591"   --->   Operation 239 'and' 'and_ln590' <Predicate = (!icmp_ln580_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%or_ln1547_6 = or i6 %trunc_ln1547, i6 1"   --->   Operation 240 'or' 'or_ln1547_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (3.20ns)   --->   "%tmp_2 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_6"   --->   Operation 241 'mux' 'tmp_2' <Predicate = true> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.07>
ST_13 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%zext_ln595_1 = zext i32 %sext_ln591_1"   --->   Operation 242 'zext' 'zext_ln595_1' <Predicate = (icmp_ln594_1 & and_ln590 & !icmp_ln580_1)> <Delay = 0.00>
ST_13 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%ashr_ln595_1 = ashr i54 %select_ln579_1, i54 %zext_ln595_1"   --->   Operation 243 'ashr' 'ashr_ln595_1' <Predicate = (icmp_ln594_1 & and_ln590 & !icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%trunc_ln595_1 = trunc i54 %ashr_ln595_1"   --->   Operation 244 'trunc' 'trunc_ln595_1' <Predicate = (icmp_ln594_1 & and_ln590 & !icmp_ln580_1)> <Delay = 0.00>
ST_13 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_1, i32 31"   --->   Operation 245 'bitselect' 'tmp_30' <Predicate = (!icmp_ln594_1 & and_ln590 & !icmp_ln580_1)> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%select_ln597_1 = select i1 %tmp_30, i30 1073741823, i30 0"   --->   Operation 246 'select' 'select_ln597_1' <Predicate = (!icmp_ln594_1 & and_ln590 & !icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_8)   --->   "%select_ln594_1 = select i1 %icmp_ln594_1, i30 %trunc_ln595_1, i30 %select_ln597_1"   --->   Operation 247 'select' 'select_ln594_1' <Predicate = (and_ln590 & !icmp_ln580_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_8 = select i1 %and_ln590, i30 %select_ln594_1, i30 %select_ln591"   --->   Operation 248 'select' 'select_ln590_8' <Predicate = (!icmp_ln580_1)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1547_1)   --->   "%select_ln580 = select i1 %icmp_ln580_1, i30 0, i30 %select_ln590_8"   --->   Operation 249 'select' 'select_ln580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 250 [1/1] (2.46ns) (out node of the LUT)   --->   "%icmp_ln1547_1 = icmp_sgt  i30 %tmp_2, i30 %select_ln580"   --->   Operation 250 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (2.46ns)   --->   "%icmp_ln988_1 = icmp_eq  i30 %tmp_2, i30 0"   --->   Operation 251 'icmp' 'icmp_ln988_1' <Predicate = (icmp_ln1547_1)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_2, i32 29"   --->   Operation 252 'bitselect' 'tmp_31' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_13 : Operation 253 [1/1] (2.49ns)   --->   "%sub_ln992_1 = sub i30 0, i30 %tmp_2"   --->   Operation 253 'sub' 'sub_ln992_1' <Predicate = (icmp_ln1547_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (0.76ns)   --->   "%select_ln991_1 = select i1 %tmp_31, i30 %sub_ln992_1, i30 %tmp_2"   --->   Operation 254 'select' 'select_ln991_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 255 [1/1] (0.00ns)   --->   "%p_Result_8_1 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_1, i32 29, i32 0"   --->   Operation 255 'partselect' 'p_Result_8_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_13 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_24_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_1"   --->   Operation 256 'bitconcatenate' 'p_Result_24_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_13 : Operation 257 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_1, i1 1"   --->   Operation 257 'cttz' 'l_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_13 : Operation 258 [1/1] (2.55ns)   --->   "%sub_ln997_1 = sub i32 30, i32 %l_1"   --->   Operation 258 'sub' 'sub_ln997_1' <Predicate = (icmp_ln1547_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln997_1 = trunc i32 %sub_ln997_1"   --->   Operation 259 'trunc' 'trunc_ln997_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_13 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln1000_1 = trunc i32 %sub_ln997_1"   --->   Operation 260 'trunc' 'trunc_ln1000_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>
ST_13 : Operation 261 [1/1] (0.00ns)   --->   "%trunc_ln996_1 = trunc i32 %l_1"   --->   Operation 261 'trunc' 'trunc_ln996_1' <Predicate = (icmp_ln1547_1)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 6.00>
ST_14 : Operation 262 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln1547_1, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv, void %_ifconv24" [correlator.cpp:62]   --->   Operation 262 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 263 [1/1] (2.55ns)   --->   "%add_ln997_1 = add i32 %sub_ln997_1, i32 4294967272"   --->   Operation 263 'add' 'add_ln997_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_1, i32 1, i32 31"   --->   Operation 264 'partselect' 'tmp_32' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (2.47ns)   --->   "%icmp_ln999_1 = icmp_sgt  i31 %tmp_32, i31 0"   --->   Operation 265 'icmp' 'icmp_ln999_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 266 [1/1] (1.78ns)   --->   "%sub_ln1000_1 = sub i5 23, i5 %trunc_ln1000_1"   --->   Operation 266 'sub' 'sub_ln1000_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_1)   --->   "%zext_ln1000_1 = zext i5 %sub_ln1000_1"   --->   Operation 267 'zext' 'zext_ln1000_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_1)   --->   "%lshr_ln1000_1 = lshr i30 1073741823, i30 %zext_ln1000_1"   --->   Operation 268 'lshr' 'lshr_ln1000_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_1)   --->   "%and_ln1000_1 = and i30 %select_ln991_1, i30 %lshr_ln1000_1"   --->   Operation 269 'and' 'and_ln1000_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 270 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000_1 = icmp_ne  i30 %and_ln1000_1, i30 0"   --->   Operation 270 'icmp' 'icmp_ln1000_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_1)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_1, i32 31"   --->   Operation 271 'bitselect' 'tmp_33' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_1)   --->   "%xor_ln1002_1 = xor i1 %tmp_33, i1 1"   --->   Operation 272 'xor' 'xor_ln1002_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_1)   --->   "%and_ln999_1 = and i1 %icmp_ln999_1, i1 %icmp_ln1000_1"   --->   Operation 273 'and' 'and_ln999_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [1/1] (2.49ns)   --->   "%add_ln1002_1 = add i30 %trunc_ln997_1, i30 1073741800"   --->   Operation 274 'add' 'add_ln1002_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_1)   --->   "%p_Result_15_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_1, i30 %add_ln1002_1"   --->   Operation 275 'bitselect' 'p_Result_15_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_1)   --->   "%or_ln1002_1 = or i1 %p_Result_15_1, i1 %and_ln999_1"   --->   Operation 276 'or' 'or_ln1002_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [1/1] (2.47ns)   --->   "%icmp_ln1011_1 = icmp_sgt  i32 %add_ln997_1, i32 0"   --->   Operation 277 'icmp' 'icmp_ln1011_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_1 = and i1 %or_ln1002_1, i1 %xor_ln1002_1"   --->   Operation 278 'and' 'tobool34_i_i283_1' <Predicate = (icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln1010_1 = zext i30 %select_ln991_1"   --->   Operation 279 'zext' 'zext_ln1010_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (2.55ns)   --->   "%add_ln1011_1 = add i32 %sub_ln997_1, i32 4294967271"   --->   Operation 280 'add' 'add_ln1011_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & icmp_ln1011_1 & !icmp_ln988_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_1)   --->   "%zext_ln1011_1 = zext i32 %add_ln1011_1"   --->   Operation 281 'zext' 'zext_ln1011_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & icmp_ln1011_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_15 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_1)   --->   "%lshr_ln1011_1 = lshr i64 %zext_ln1010_1, i64 %zext_ln1011_1"   --->   Operation 282 'lshr' 'lshr_ln1011_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & icmp_ln1011_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (2.55ns)   --->   "%sub_ln1012_1 = sub i32 25, i32 %sub_ln997_1"   --->   Operation 283 'sub' 'sub_ln1012_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln1011_1 & !icmp_ln988_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_1)   --->   "%zext_ln1012_1 = zext i32 %sub_ln1012_1"   --->   Operation 284 'zext' 'zext_ln1012_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln1011_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_1)   --->   "%shl_ln1012_1 = shl i64 %zext_ln1010_1, i64 %zext_ln1012_1"   --->   Operation 285 'shl' 'shl_ln1012_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln1011_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_1)   --->   "%m_1_1 = select i1 %icmp_ln1011_1, i64 %lshr_ln1011_1, i64 %shl_ln1012_1"   --->   Operation 286 'select' 'm_1_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_1)   --->   "%zext_ln1014_1 = zext i1 %tobool34_i_i283_1"   --->   Operation 287 'zext' 'zext_ln1014_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014_1 = add i64 %m_1_1, i64 %zext_ln1014_1"   --->   Operation 288 'add' 'add_ln1014_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln1015_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_1, i32 1, i32 63"   --->   Operation 289 'partselect' 'lshr_ln1015_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_1, i32 25"   --->   Operation 290 'bitselect' 'tmp_34' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 5.61>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln1015_1 = zext i63 %lshr_ln1015_1"   --->   Operation 291 'zext' 'zext_ln1015_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (1.24ns)   --->   "%select_ln996_1 = select i1 %tmp_34, i8 127, i8 126"   --->   Operation 292 'select' 'select_ln996_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_1 = sub i8 8, i8 %trunc_ln996_1"   --->   Operation 293 'sub' 'sub_ln1017_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 294 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_1 = add i8 %sub_ln1017_1, i8 %select_ln996_1"   --->   Operation 294 'add' 'add_ln1017_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_31, i8 %add_ln1017_1"   --->   Operation 295 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_26_1 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_1, i9 %tmp_6, i32 23, i32 31"   --->   Operation 296 'partset' 'p_Result_26_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_16 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln750_1 = trunc i64 %p_Result_26_1"   --->   Operation 297 'trunc' 'trunc_ln750_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1 & !icmp_ln988_1)> <Delay = 0.00>
ST_16 : Operation 298 [1/1] (0.69ns)   --->   "%select_ln988_1 = select i1 %icmp_ln988_1, i32 0, i32 %trunc_ln750_1"   --->   Operation 298 'select' 'select_ln988_1' <Predicate = (!icmp_ln59 & icmp_ln1547_1)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_1" [correlator.cpp:63]   --->   Operation 299 'write' 'write_ln63' <Predicate = (!icmp_ln59 & icmp_ln1547_1)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (1.58ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv" [correlator.cpp:65]   --->   Operation 300 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln1547_1)> <Delay = 1.58>

State 17 <SV = 16> <Delay = 4.43>
ST_17 : Operation 301 [1/1] (0.00ns)   --->   "%output_signal_load_2 = phi i32 %select_ln988_1, void %_ifconv24, i32 %output_signal_load_1, void %.split14.1_ifconv"   --->   Operation 301 'phi' 'output_signal_load_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln62_2 = bitcast i32 %output_signal_load_2" [correlator.cpp:62]   --->   Operation 302 'bitcast' 'bitcast_ln62_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_17 : Operation 303 [2/2] (4.43ns)   --->   "%d_1_2 = fpext i32 %bitcast_ln62_2"   --->   Operation 303 'fpext' 'd_1_2' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.22>
ST_18 : Operation 304 [1/2] (4.43ns)   --->   "%d_1_2 = fpext i32 %bitcast_ln62_2"   --->   Operation 304 'fpext' 'd_1_2' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln709_2 = bitcast i64 %d_1_2"   --->   Operation 305 'bitcast' 'bitcast_ln709_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_18 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln566_2 = trunc i64 %bitcast_ln709_2"   --->   Operation 306 'trunc' 'trunc_ln566_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_18 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_2, i32 63"   --->   Operation 307 'bitselect' 'tmp_35' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_18 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_4_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_2, i32 52, i32 62"   --->   Operation 308 'partselect' 'p_Result_4_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_18 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln574_2 = trunc i64 %bitcast_ln709_2"   --->   Operation 309 'trunc' 'trunc_ln574_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_18 : Operation 310 [1/1] (2.78ns)   --->   "%icmp_ln580_2 = icmp_eq  i63 %trunc_ln566_2, i63 0"   --->   Operation 310 'icmp' 'icmp_ln580_2' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.23>
ST_19 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln494_2 = zext i11 %p_Result_4_2"   --->   Operation 311 'zext' 'zext_ln494_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00>
ST_19 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_2"   --->   Operation 312 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln578_2 = zext i53 %tmp_7"   --->   Operation 313 'zext' 'zext_ln578_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (3.23ns)   --->   "%sub_ln494_2 = sub i54 0, i54 %zext_ln578_2"   --->   Operation 314 'sub' 'sub_ln494_2' <Predicate = (!icmp_ln59 & tmp_35 & !icmp_ln580_2)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 315 [1/1] (0.94ns)   --->   "%select_ln579_2 = select i1 %tmp_35, i54 %sub_ln494_2, i54 %zext_ln578_2"   --->   Operation 315 'select' 'select_ln579_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 316 [1/1] (1.54ns)   --->   "%sub_ln584_2 = sub i12 1075, i12 %zext_ln494_2"   --->   Operation 316 'sub' 'sub_ln584_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 317 [1/1] (1.99ns)   --->   "%icmp_ln590_2 = icmp_sgt  i12 %sub_ln584_2, i12 22"   --->   Operation 317 'icmp' 'icmp_ln590_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 318 [1/1] (1.54ns)   --->   "%add_ln590_2 = add i12 %sub_ln584_2, i12 4074"   --->   Operation 318 'add' 'add_ln590_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 319 [1/1] (1.54ns)   --->   "%sub_ln590_2 = sub i12 22, i12 %sub_ln584_2"   --->   Operation 319 'sub' 'sub_ln590_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 320 [1/1] (0.69ns)   --->   "%select_ln590_2 = select i1 %icmp_ln590_2, i12 %add_ln590_2, i12 %sub_ln590_2"   --->   Operation 320 'select' 'select_ln590_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 321 [1/1] (1.99ns)   --->   "%icmp_ln591_2 = icmp_eq  i12 %sub_ln584_2, i12 22"   --->   Operation 321 'icmp' 'icmp_ln591_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln592_2 = trunc i54 %select_ln579_2"   --->   Operation 322 'trunc' 'trunc_ln592_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.35>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln591_2 = sext i12 %select_ln590_2"   --->   Operation 323 'sext' 'sext_ln591_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (1.99ns)   --->   "%icmp_ln594_2 = icmp_ult  i12 %select_ln590_2, i12 54"   --->   Operation 324 'icmp' 'icmp_ln594_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 325 [1/1] (1.99ns)   --->   "%icmp_ln612_2 = icmp_ult  i12 %select_ln590_2, i12 30"   --->   Operation 325 'icmp' 'icmp_ln612_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%sext_ln591_2cast = trunc i32 %sext_ln591_2"   --->   Operation 326 'trunc' 'sext_ln591_2cast' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%shl_ln613_2 = shl i30 %trunc_ln592_2, i30 %sext_ln591_2cast"   --->   Operation 327 'shl' 'shl_ln613_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%select_ln612_2 = select i1 %icmp_ln612_2, i30 %shl_ln613_2, i30 0"   --->   Operation 328 'select' 'select_ln612_2' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%xor_ln580_1 = xor i1 %icmp_ln580_2, i1 1"   --->   Operation 329 'xor' 'xor_ln580_1' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_1)   --->   "%and_ln591_1 = and i1 %icmp_ln591_2, i1 %xor_ln580_1"   --->   Operation 330 'and' 'and_ln591_1' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 331 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591_1 = select i1 %and_ln591_1, i30 %trunc_ln592_2, i30 %select_ln612_2"   --->   Operation 331 'select' 'select_ln591_1' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_1)   --->   "%or_ln591_1 = or i1 %icmp_ln580_2, i1 %icmp_ln591_2"   --->   Operation 332 'or' 'or_ln591_1' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_1)   --->   "%xor_ln591_1 = xor i1 %or_ln591_1, i1 1"   --->   Operation 333 'xor' 'xor_ln591_1' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 334 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_1 = and i1 %icmp_ln590_2, i1 %xor_ln591_1"   --->   Operation 334 'and' 'and_ln590_1' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%or_ln1547 = or i6 %trunc_ln1547, i6 2"   --->   Operation 335 'or' 'or_ln1547' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (3.20ns)   --->   "%tmp_5 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547"   --->   Operation 336 'mux' 'tmp_5' <Predicate = (!icmp_ln59)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.07>
ST_21 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%zext_ln595_2 = zext i32 %sext_ln591_2"   --->   Operation 337 'zext' 'zext_ln595_2' <Predicate = (!icmp_ln59 & icmp_ln594_2 & and_ln590_1 & !icmp_ln580_2)> <Delay = 0.00>
ST_21 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%ashr_ln595_2 = ashr i54 %select_ln579_2, i54 %zext_ln595_2"   --->   Operation 338 'ashr' 'ashr_ln595_2' <Predicate = (!icmp_ln59 & icmp_ln594_2 & and_ln590_1 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%trunc_ln595_2 = trunc i54 %ashr_ln595_2"   --->   Operation 339 'trunc' 'trunc_ln595_2' <Predicate = (!icmp_ln59 & icmp_ln594_2 & and_ln590_1 & !icmp_ln580_2)> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_2, i32 31"   --->   Operation 340 'bitselect' 'tmp_36' <Predicate = (!icmp_ln59 & !icmp_ln594_2 & and_ln590_1 & !icmp_ln580_2)> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%select_ln597_2 = select i1 %tmp_36, i30 1073741823, i30 0"   --->   Operation 341 'select' 'select_ln597_2' <Predicate = (!icmp_ln59 & !icmp_ln594_2 & and_ln590_1 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_9)   --->   "%select_ln594_2 = select i1 %icmp_ln594_2, i30 %trunc_ln595_2, i30 %select_ln597_2"   --->   Operation 342 'select' 'select_ln594_2' <Predicate = (!icmp_ln59 & and_ln590_1 & !icmp_ln580_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 343 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_9 = select i1 %and_ln590_1, i30 %select_ln594_2, i30 %select_ln591_1"   --->   Operation 343 'select' 'select_ln590_9' <Predicate = (!icmp_ln59 & !icmp_ln580_2)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1547_2)   --->   "%select_ln580_1 = select i1 %icmp_ln580_2, i30 0, i30 %select_ln590_9"   --->   Operation 344 'select' 'select_ln580_1' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (2.46ns) (out node of the LUT)   --->   "%icmp_ln1547_2 = icmp_sgt  i30 %tmp_5, i30 %select_ln580_1"   --->   Operation 345 'icmp' 'icmp_ln1547_2' <Predicate = (!icmp_ln59)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 346 [1/1] (2.46ns)   --->   "%icmp_ln988_2 = icmp_eq  i30 %tmp_5, i30 0"   --->   Operation 346 'icmp' 'icmp_ln988_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_5, i32 29"   --->   Operation 347 'bitselect' 'tmp_37' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (2.49ns)   --->   "%sub_ln992_2 = sub i30 0, i30 %tmp_5"   --->   Operation 348 'sub' 'sub_ln992_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 349 [1/1] (0.76ns)   --->   "%select_ln991_2 = select i1 %tmp_37, i30 %sub_ln992_2, i30 %tmp_5"   --->   Operation 349 'select' 'select_ln991_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "%p_Result_8_2 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_2, i32 29, i32 0"   --->   Operation 350 'partselect' 'p_Result_8_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (0.00ns)   --->   "%p_Result_24_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_2"   --->   Operation 351 'bitconcatenate' 'p_Result_24_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>
ST_21 : Operation 352 [1/1] (0.00ns)   --->   "%l_2 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_2, i1 1"   --->   Operation 352 'cttz' 'l_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>
ST_21 : Operation 353 [1/1] (2.55ns)   --->   "%sub_ln997_2 = sub i32 30, i32 %l_2"   --->   Operation 353 'sub' 'sub_ln997_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln997_2 = trunc i32 %sub_ln997_2"   --->   Operation 354 'trunc' 'trunc_ln997_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln1000_2 = trunc i32 %sub_ln997_2"   --->   Operation 355 'trunc' 'trunc_ln1000_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>
ST_21 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln996_2 = trunc i32 %l_2"   --->   Operation 356 'trunc' 'trunc_ln996_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.00>
ST_22 : Operation 357 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln1547_2, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv, void %_ifconv50" [correlator.cpp:62]   --->   Operation 357 'br' 'br_ln62' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_22 : Operation 358 [1/1] (2.55ns)   --->   "%add_ln997_2 = add i32 %sub_ln997_2, i32 4294967272"   --->   Operation 358 'add' 'add_ln997_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_2, i32 1, i32 31"   --->   Operation 359 'partselect' 'tmp_38' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_22 : Operation 360 [1/1] (2.47ns)   --->   "%icmp_ln999_2 = icmp_sgt  i31 %tmp_38, i31 0"   --->   Operation 360 'icmp' 'icmp_ln999_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 361 [1/1] (1.78ns)   --->   "%sub_ln1000_2 = sub i5 23, i5 %trunc_ln1000_2"   --->   Operation 361 'sub' 'sub_ln1000_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_2)   --->   "%zext_ln1000_2 = zext i5 %sub_ln1000_2"   --->   Operation 362 'zext' 'zext_ln1000_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_22 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_2)   --->   "%lshr_ln1000_2 = lshr i30 1073741823, i30 %zext_ln1000_2"   --->   Operation 363 'lshr' 'lshr_ln1000_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_2)   --->   "%and_ln1000_2 = and i30 %select_ln991_2, i30 %lshr_ln1000_2"   --->   Operation 364 'and' 'and_ln1000_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 365 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000_2 = icmp_ne  i30 %and_ln1000_2, i30 0"   --->   Operation 365 'icmp' 'icmp_ln1000_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_2)   --->   "%tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_2, i32 31"   --->   Operation 366 'bitselect' 'tmp_39' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_22 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_2)   --->   "%xor_ln1002_2 = xor i1 %tmp_39, i1 1"   --->   Operation 367 'xor' 'xor_ln1002_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_2)   --->   "%and_ln999_2 = and i1 %icmp_ln999_2, i1 %icmp_ln1000_2"   --->   Operation 368 'and' 'and_ln999_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 369 [1/1] (2.49ns)   --->   "%add_ln1002_2 = add i30 %trunc_ln997_2, i30 1073741800"   --->   Operation 369 'add' 'add_ln1002_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_2)   --->   "%p_Result_15_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_2, i30 %add_ln1002_2"   --->   Operation 370 'bitselect' 'p_Result_15_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_22 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_2)   --->   "%or_ln1002_2 = or i1 %p_Result_15_2, i1 %and_ln999_2"   --->   Operation 371 'or' 'or_ln1002_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [1/1] (2.47ns)   --->   "%icmp_ln1011_2 = icmp_sgt  i32 %add_ln997_2, i32 0"   --->   Operation 372 'icmp' 'icmp_ln1011_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_2 = and i1 %or_ln1002_2, i1 %xor_ln1002_2"   --->   Operation 373 'and' 'tobool34_i_i283_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln1010_2 = zext i30 %select_ln991_2"   --->   Operation 374 'zext' 'zext_ln1010_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (2.55ns)   --->   "%add_ln1011_2 = add i32 %sub_ln997_2, i32 4294967271"   --->   Operation 375 'add' 'add_ln1011_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & icmp_ln1011_2 & !icmp_ln988_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_2)   --->   "%zext_ln1011_2 = zext i32 %add_ln1011_2"   --->   Operation 376 'zext' 'zext_ln1011_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & icmp_ln1011_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_2)   --->   "%lshr_ln1011_2 = lshr i64 %zext_ln1010_2, i64 %zext_ln1011_2"   --->   Operation 377 'lshr' 'lshr_ln1011_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & icmp_ln1011_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 378 [1/1] (2.55ns)   --->   "%sub_ln1012_2 = sub i32 25, i32 %sub_ln997_2"   --->   Operation 378 'sub' 'sub_ln1012_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln1011_2 & !icmp_ln988_2)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_2)   --->   "%zext_ln1012_2 = zext i32 %sub_ln1012_2"   --->   Operation 379 'zext' 'zext_ln1012_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln1011_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_23 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_2)   --->   "%shl_ln1012_2 = shl i64 %zext_ln1010_2, i64 %zext_ln1012_2"   --->   Operation 380 'shl' 'shl_ln1012_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln1011_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_2)   --->   "%m_1_2 = select i1 %icmp_ln1011_2, i64 %lshr_ln1011_2, i64 %shl_ln1012_2"   --->   Operation 381 'select' 'm_1_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_2)   --->   "%zext_ln1014_2 = zext i1 %tobool34_i_i283_2"   --->   Operation 382 'zext' 'zext_ln1014_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_23 : Operation 383 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014_2 = add i64 %m_1_2, i64 %zext_ln1014_2"   --->   Operation 383 'add' 'add_ln1014_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 384 [1/1] (0.00ns)   --->   "%lshr_ln1015_2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_2, i32 1, i32 63"   --->   Operation 384 'partselect' 'lshr_ln1015_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_23 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_2, i32 25"   --->   Operation 385 'bitselect' 'tmp_40' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>

State 24 <SV = 23> <Delay = 5.61>
ST_24 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln1015_2 = zext i63 %lshr_ln1015_2"   --->   Operation 386 'zext' 'zext_ln1015_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_24 : Operation 387 [1/1] (1.24ns)   --->   "%select_ln996_2 = select i1 %tmp_40, i8 127, i8 126"   --->   Operation 387 'select' 'select_ln996_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 388 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_2 = sub i8 8, i8 %trunc_ln996_2"   --->   Operation 388 'sub' 'sub_ln1017_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 389 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_2 = add i8 %sub_ln1017_2, i8 %select_ln996_2"   --->   Operation 389 'add' 'add_ln1017_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_37, i8 %add_ln1017_2"   --->   Operation 390 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_24 : Operation 391 [1/1] (0.00ns)   --->   "%p_Result_26_2 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_2, i9 %tmp_9, i32 23, i32 31"   --->   Operation 391 'partset' 'p_Result_26_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_24 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln750_2 = trunc i64 %p_Result_26_2"   --->   Operation 392 'trunc' 'trunc_ln750_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2 & !icmp_ln988_2)> <Delay = 0.00>
ST_24 : Operation 393 [1/1] (0.69ns)   --->   "%select_ln988_2 = select i1 %icmp_ln988_2, i32 0, i32 %trunc_ln750_2"   --->   Operation 393 'select' 'select_ln988_2' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 394 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_2" [correlator.cpp:63]   --->   Operation 394 'write' 'write_ln63' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 0.00>
ST_24 : Operation 395 [1/1] (1.58ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv" [correlator.cpp:65]   --->   Operation 395 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln1547_2)> <Delay = 1.58>

State 25 <SV = 24> <Delay = 4.43>
ST_25 : Operation 396 [1/1] (0.00ns)   --->   "%output_signal_load_3 = phi i32 %select_ln988_2, void %_ifconv50, i32 %output_signal_load_2, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.1_ifconv"   --->   Operation 396 'phi' 'output_signal_load_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%bitcast_ln62_3 = bitcast i32 %output_signal_load_3" [correlator.cpp:62]   --->   Operation 397 'bitcast' 'bitcast_ln62_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_25 : Operation 398 [2/2] (4.43ns)   --->   "%d_1_3 = fpext i32 %bitcast_ln62_3"   --->   Operation 398 'fpext' 'd_1_3' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.22>
ST_26 : Operation 399 [1/2] (4.43ns)   --->   "%d_1_3 = fpext i32 %bitcast_ln62_3"   --->   Operation 399 'fpext' 'd_1_3' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 400 [1/1] (0.00ns)   --->   "%bitcast_ln709_3 = bitcast i64 %d_1_3"   --->   Operation 400 'bitcast' 'bitcast_ln709_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_26 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln566_3 = trunc i64 %bitcast_ln709_3"   --->   Operation 401 'trunc' 'trunc_ln566_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_26 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_3, i32 63"   --->   Operation 402 'bitselect' 'tmp_41' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_26 : Operation 403 [1/1] (0.00ns)   --->   "%p_Result_4_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_3, i32 52, i32 62"   --->   Operation 403 'partselect' 'p_Result_4_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_26 : Operation 404 [1/1] (0.00ns)   --->   "%trunc_ln574_3 = trunc i64 %bitcast_ln709_3"   --->   Operation 404 'trunc' 'trunc_ln574_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_26 : Operation 405 [1/1] (2.78ns)   --->   "%icmp_ln580_3 = icmp_eq  i63 %trunc_ln566_3, i63 0"   --->   Operation 405 'icmp' 'icmp_ln580_3' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.23>
ST_27 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln494_3 = zext i11 %p_Result_4_3"   --->   Operation 406 'zext' 'zext_ln494_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00>
ST_27 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_3"   --->   Operation 407 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00>
ST_27 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln578_3 = zext i53 %tmp_s"   --->   Operation 408 'zext' 'zext_ln578_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00>
ST_27 : Operation 409 [1/1] (3.23ns)   --->   "%sub_ln494_3 = sub i54 0, i54 %zext_ln578_3"   --->   Operation 409 'sub' 'sub_ln494_3' <Predicate = (!icmp_ln59 & tmp_41 & !icmp_ln580_3)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 410 [1/1] (0.94ns)   --->   "%select_ln579_3 = select i1 %tmp_41, i54 %sub_ln494_3, i54 %zext_ln578_3"   --->   Operation 410 'select' 'select_ln579_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 411 [1/1] (1.54ns)   --->   "%sub_ln584_3 = sub i12 1075, i12 %zext_ln494_3"   --->   Operation 411 'sub' 'sub_ln584_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 412 [1/1] (1.99ns)   --->   "%icmp_ln590_3 = icmp_sgt  i12 %sub_ln584_3, i12 22"   --->   Operation 412 'icmp' 'icmp_ln590_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 413 [1/1] (1.54ns)   --->   "%add_ln590_3 = add i12 %sub_ln584_3, i12 4074"   --->   Operation 413 'add' 'add_ln590_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 414 [1/1] (1.54ns)   --->   "%sub_ln590_3 = sub i12 22, i12 %sub_ln584_3"   --->   Operation 414 'sub' 'sub_ln590_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 415 [1/1] (0.69ns)   --->   "%select_ln590_3 = select i1 %icmp_ln590_3, i12 %add_ln590_3, i12 %sub_ln590_3"   --->   Operation 415 'select' 'select_ln590_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 416 [1/1] (1.99ns)   --->   "%icmp_ln591_3 = icmp_eq  i12 %sub_ln584_3, i12 22"   --->   Operation 416 'icmp' 'icmp_ln591_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln592_3 = trunc i54 %select_ln579_3"   --->   Operation 417 'trunc' 'trunc_ln592_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 6.35>
ST_28 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln591_3 = sext i12 %select_ln590_3"   --->   Operation 418 'sext' 'sext_ln591_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00>
ST_28 : Operation 419 [1/1] (1.99ns)   --->   "%icmp_ln594_3 = icmp_ult  i12 %select_ln590_3, i12 54"   --->   Operation 419 'icmp' 'icmp_ln594_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 420 [1/1] (1.99ns)   --->   "%icmp_ln612_3 = icmp_ult  i12 %select_ln590_3, i12 30"   --->   Operation 420 'icmp' 'icmp_ln612_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%sext_ln591_3cast = trunc i32 %sext_ln591_3"   --->   Operation 421 'trunc' 'sext_ln591_3cast' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00>
ST_28 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%shl_ln613_3 = shl i30 %trunc_ln592_3, i30 %sext_ln591_3cast"   --->   Operation 422 'shl' 'shl_ln613_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%select_ln612_3 = select i1 %icmp_ln612_3, i30 %shl_ln613_3, i30 0"   --->   Operation 423 'select' 'select_ln612_3' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%xor_ln580_2 = xor i1 %icmp_ln580_3, i1 1"   --->   Operation 424 'xor' 'xor_ln580_2' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_2)   --->   "%and_ln591_2 = and i1 %icmp_ln591_3, i1 %xor_ln580_2"   --->   Operation 425 'and' 'and_ln591_2' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 426 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591_2 = select i1 %and_ln591_2, i30 %trunc_ln592_3, i30 %select_ln612_3"   --->   Operation 426 'select' 'select_ln591_2' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_2)   --->   "%or_ln591_2 = or i1 %icmp_ln580_3, i1 %icmp_ln591_3"   --->   Operation 427 'or' 'or_ln591_2' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_2)   --->   "%xor_ln591_2 = xor i1 %or_ln591_2, i1 1"   --->   Operation 428 'xor' 'xor_ln591_2' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 429 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_2 = and i1 %icmp_ln590_3, i1 %xor_ln591_2"   --->   Operation 429 'and' 'and_ln590_2' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 430 [1/1] (0.00ns)   --->   "%or_ln1547_1 = or i6 %trunc_ln1547, i6 3"   --->   Operation 430 'or' 'or_ln1547_1' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_28 : Operation 431 [1/1] (3.20ns)   --->   "%tmp_8 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_1"   --->   Operation 431 'mux' 'tmp_8' <Predicate = (!icmp_ln59)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.07>
ST_29 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%zext_ln595_3 = zext i32 %sext_ln591_3"   --->   Operation 432 'zext' 'zext_ln595_3' <Predicate = (!icmp_ln59 & icmp_ln594_3 & and_ln590_2 & !icmp_ln580_3)> <Delay = 0.00>
ST_29 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%ashr_ln595_3 = ashr i54 %select_ln579_3, i54 %zext_ln595_3"   --->   Operation 433 'ashr' 'ashr_ln595_3' <Predicate = (!icmp_ln59 & icmp_ln594_3 & and_ln590_2 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%trunc_ln595_3 = trunc i54 %ashr_ln595_3"   --->   Operation 434 'trunc' 'trunc_ln595_3' <Predicate = (!icmp_ln59 & icmp_ln594_3 & and_ln590_2 & !icmp_ln580_3)> <Delay = 0.00>
ST_29 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_3, i32 31"   --->   Operation 435 'bitselect' 'tmp_42' <Predicate = (!icmp_ln59 & !icmp_ln594_3 & and_ln590_2 & !icmp_ln580_3)> <Delay = 0.00>
ST_29 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%select_ln597_3 = select i1 %tmp_42, i30 1073741823, i30 0"   --->   Operation 436 'select' 'select_ln597_3' <Predicate = (!icmp_ln59 & !icmp_ln594_3 & and_ln590_2 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_10)   --->   "%select_ln594_3 = select i1 %icmp_ln594_3, i30 %trunc_ln595_3, i30 %select_ln597_3"   --->   Operation 437 'select' 'select_ln594_3' <Predicate = (!icmp_ln59 & and_ln590_2 & !icmp_ln580_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 438 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_10 = select i1 %and_ln590_2, i30 %select_ln594_3, i30 %select_ln591_2"   --->   Operation 438 'select' 'select_ln590_10' <Predicate = (!icmp_ln59 & !icmp_ln580_3)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1547_3)   --->   "%select_ln580_2 = select i1 %icmp_ln580_3, i30 0, i30 %select_ln590_10"   --->   Operation 439 'select' 'select_ln580_2' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 440 [1/1] (2.46ns) (out node of the LUT)   --->   "%icmp_ln1547_3 = icmp_sgt  i30 %tmp_8, i30 %select_ln580_2"   --->   Operation 440 'icmp' 'icmp_ln1547_3' <Predicate = (!icmp_ln59)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 441 [1/1] (2.46ns)   --->   "%icmp_ln988_3 = icmp_eq  i30 %tmp_8, i30 0"   --->   Operation 441 'icmp' 'icmp_ln988_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_8, i32 29"   --->   Operation 442 'bitselect' 'tmp_43' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>
ST_29 : Operation 443 [1/1] (2.49ns)   --->   "%sub_ln992_3 = sub i30 0, i30 %tmp_8"   --->   Operation 443 'sub' 'sub_ln992_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 444 [1/1] (0.76ns)   --->   "%select_ln991_3 = select i1 %tmp_43, i30 %sub_ln992_3, i30 %tmp_8"   --->   Operation 444 'select' 'select_ln991_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 445 [1/1] (0.00ns)   --->   "%p_Result_8_3 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_3, i32 29, i32 0"   --->   Operation 445 'partselect' 'p_Result_8_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>
ST_29 : Operation 446 [1/1] (0.00ns)   --->   "%p_Result_24_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_3"   --->   Operation 446 'bitconcatenate' 'p_Result_24_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>
ST_29 : Operation 447 [1/1] (0.00ns)   --->   "%l_3 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_3, i1 1"   --->   Operation 447 'cttz' 'l_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>
ST_29 : Operation 448 [1/1] (2.55ns)   --->   "%sub_ln997_3 = sub i32 30, i32 %l_3"   --->   Operation 448 'sub' 'sub_ln997_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 449 [1/1] (0.00ns)   --->   "%trunc_ln997_3 = trunc i32 %sub_ln997_3"   --->   Operation 449 'trunc' 'trunc_ln997_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>
ST_29 : Operation 450 [1/1] (0.00ns)   --->   "%trunc_ln1000_3 = trunc i32 %sub_ln997_3"   --->   Operation 450 'trunc' 'trunc_ln1000_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>
ST_29 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln996_3 = trunc i32 %l_3"   --->   Operation 451 'trunc' 'trunc_ln996_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 6.00>
ST_30 : Operation 452 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln1547_3, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv, void %_ifconv76" [correlator.cpp:62]   --->   Operation 452 'br' 'br_ln62' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_30 : Operation 453 [1/1] (2.55ns)   --->   "%add_ln997_3 = add i32 %sub_ln997_3, i32 4294967272"   --->   Operation 453 'add' 'add_ln997_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 454 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_3, i32 1, i32 31"   --->   Operation 454 'partselect' 'tmp_44' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_30 : Operation 455 [1/1] (2.47ns)   --->   "%icmp_ln999_3 = icmp_sgt  i31 %tmp_44, i31 0"   --->   Operation 455 'icmp' 'icmp_ln999_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 456 [1/1] (1.78ns)   --->   "%sub_ln1000_3 = sub i5 23, i5 %trunc_ln1000_3"   --->   Operation 456 'sub' 'sub_ln1000_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_3)   --->   "%zext_ln1000_3 = zext i5 %sub_ln1000_3"   --->   Operation 457 'zext' 'zext_ln1000_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_30 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_3)   --->   "%lshr_ln1000_3 = lshr i30 1073741823, i30 %zext_ln1000_3"   --->   Operation 458 'lshr' 'lshr_ln1000_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_3)   --->   "%and_ln1000_3 = and i30 %select_ln991_3, i30 %lshr_ln1000_3"   --->   Operation 459 'and' 'and_ln1000_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 460 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000_3 = icmp_ne  i30 %and_ln1000_3, i30 0"   --->   Operation 460 'icmp' 'icmp_ln1000_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_3)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_3, i32 31"   --->   Operation 461 'bitselect' 'tmp_45' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_30 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_3)   --->   "%xor_ln1002_3 = xor i1 %tmp_45, i1 1"   --->   Operation 462 'xor' 'xor_ln1002_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_3)   --->   "%and_ln999_3 = and i1 %icmp_ln999_3, i1 %icmp_ln1000_3"   --->   Operation 463 'and' 'and_ln999_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 464 [1/1] (2.49ns)   --->   "%add_ln1002_3 = add i30 %trunc_ln997_3, i30 1073741800"   --->   Operation 464 'add' 'add_ln1002_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_3)   --->   "%p_Result_15_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_3, i30 %add_ln1002_3"   --->   Operation 465 'bitselect' 'p_Result_15_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_30 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_3)   --->   "%or_ln1002_3 = or i1 %p_Result_15_3, i1 %and_ln999_3"   --->   Operation 466 'or' 'or_ln1002_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 467 [1/1] (2.47ns)   --->   "%icmp_ln1011_3 = icmp_sgt  i32 %add_ln997_3, i32 0"   --->   Operation 467 'icmp' 'icmp_ln1011_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_3 = and i1 %or_ln1002_3, i1 %xor_ln1002_3"   --->   Operation 468 'and' 'tobool34_i_i283_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln1010_3 = zext i30 %select_ln991_3"   --->   Operation 469 'zext' 'zext_ln1010_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_31 : Operation 470 [1/1] (2.55ns)   --->   "%add_ln1011_3 = add i32 %sub_ln997_3, i32 4294967271"   --->   Operation 470 'add' 'add_ln1011_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & icmp_ln1011_3 & !icmp_ln988_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_3)   --->   "%zext_ln1011_3 = zext i32 %add_ln1011_3"   --->   Operation 471 'zext' 'zext_ln1011_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & icmp_ln1011_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_31 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_3)   --->   "%lshr_ln1011_3 = lshr i64 %zext_ln1010_3, i64 %zext_ln1011_3"   --->   Operation 472 'lshr' 'lshr_ln1011_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & icmp_ln1011_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 473 [1/1] (2.55ns)   --->   "%sub_ln1012_3 = sub i32 25, i32 %sub_ln997_3"   --->   Operation 473 'sub' 'sub_ln1012_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln1011_3 & !icmp_ln988_3)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_3)   --->   "%zext_ln1012_3 = zext i32 %sub_ln1012_3"   --->   Operation 474 'zext' 'zext_ln1012_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln1011_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_31 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_3)   --->   "%shl_ln1012_3 = shl i64 %zext_ln1010_3, i64 %zext_ln1012_3"   --->   Operation 475 'shl' 'shl_ln1012_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln1011_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_3)   --->   "%m_1_3 = select i1 %icmp_ln1011_3, i64 %lshr_ln1011_3, i64 %shl_ln1012_3"   --->   Operation 476 'select' 'm_1_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_3)   --->   "%zext_ln1014_3 = zext i1 %tobool34_i_i283_3"   --->   Operation 477 'zext' 'zext_ln1014_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_31 : Operation 478 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014_3 = add i64 %m_1_3, i64 %zext_ln1014_3"   --->   Operation 478 'add' 'add_ln1014_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 479 [1/1] (0.00ns)   --->   "%lshr_ln1015_3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_3, i32 1, i32 63"   --->   Operation 479 'partselect' 'lshr_ln1015_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_31 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_3, i32 25"   --->   Operation 480 'bitselect' 'tmp_46' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 5.61>
ST_32 : Operation 481 [1/1] (0.00ns)   --->   "%zext_ln1015_3 = zext i63 %lshr_ln1015_3"   --->   Operation 481 'zext' 'zext_ln1015_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_32 : Operation 482 [1/1] (1.24ns)   --->   "%select_ln996_3 = select i1 %tmp_46, i8 127, i8 126"   --->   Operation 482 'select' 'select_ln996_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_3 = sub i8 8, i8 %trunc_ln996_3"   --->   Operation 483 'sub' 'sub_ln1017_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 484 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_3 = add i8 %sub_ln1017_3, i8 %select_ln996_3"   --->   Operation 484 'add' 'add_ln1017_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_43, i8 %add_ln1017_3"   --->   Operation 485 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_32 : Operation 486 [1/1] (0.00ns)   --->   "%p_Result_26_3 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_3, i9 %tmp_10, i32 23, i32 31"   --->   Operation 486 'partset' 'p_Result_26_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_32 : Operation 487 [1/1] (0.00ns)   --->   "%trunc_ln750_3 = trunc i64 %p_Result_26_3"   --->   Operation 487 'trunc' 'trunc_ln750_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3 & !icmp_ln988_3)> <Delay = 0.00>
ST_32 : Operation 488 [1/1] (0.69ns)   --->   "%select_ln988_3 = select i1 %icmp_ln988_3, i32 0, i32 %trunc_ln750_3"   --->   Operation 488 'select' 'select_ln988_3' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 489 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_3" [correlator.cpp:63]   --->   Operation 489 'write' 'write_ln63' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 0.00>
ST_32 : Operation 490 [1/1] (1.58ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv" [correlator.cpp:65]   --->   Operation 490 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln1547_3)> <Delay = 1.58>

State 33 <SV = 32> <Delay = 4.43>
ST_33 : Operation 491 [1/1] (0.00ns)   --->   "%output_signal_load_4 = phi i32 %select_ln988_3, void %_ifconv76, i32 %output_signal_load_3, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.2_ifconv"   --->   Operation 491 'phi' 'output_signal_load_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_33 : Operation 492 [1/1] (0.00ns)   --->   "%bitcast_ln62_4 = bitcast i32 %output_signal_load_4" [correlator.cpp:62]   --->   Operation 492 'bitcast' 'bitcast_ln62_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_33 : Operation 493 [2/2] (4.43ns)   --->   "%d_1_4 = fpext i32 %bitcast_ln62_4"   --->   Operation 493 'fpext' 'd_1_4' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.22>
ST_34 : Operation 494 [1/2] (4.43ns)   --->   "%d_1_4 = fpext i32 %bitcast_ln62_4"   --->   Operation 494 'fpext' 'd_1_4' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 495 [1/1] (0.00ns)   --->   "%bitcast_ln709_4 = bitcast i64 %d_1_4"   --->   Operation 495 'bitcast' 'bitcast_ln709_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_34 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln566_4 = trunc i64 %bitcast_ln709_4"   --->   Operation 496 'trunc' 'trunc_ln566_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_34 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_4, i32 63"   --->   Operation 497 'bitselect' 'tmp_47' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_34 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_4_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_4, i32 52, i32 62"   --->   Operation 498 'partselect' 'p_Result_4_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_34 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln574_4 = trunc i64 %bitcast_ln709_4"   --->   Operation 499 'trunc' 'trunc_ln574_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_34 : Operation 500 [1/1] (2.78ns)   --->   "%icmp_ln580_4 = icmp_eq  i63 %trunc_ln566_4, i63 0"   --->   Operation 500 'icmp' 'icmp_ln580_4' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.23>
ST_35 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln494_4 = zext i11 %p_Result_4_4"   --->   Operation 501 'zext' 'zext_ln494_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00>
ST_35 : Operation 502 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_4"   --->   Operation 502 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00>
ST_35 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln578_4 = zext i53 %tmp_11"   --->   Operation 503 'zext' 'zext_ln578_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00>
ST_35 : Operation 504 [1/1] (3.23ns)   --->   "%sub_ln494_4 = sub i54 0, i54 %zext_ln578_4"   --->   Operation 504 'sub' 'sub_ln494_4' <Predicate = (!icmp_ln59 & tmp_47 & !icmp_ln580_4)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 505 [1/1] (0.94ns)   --->   "%select_ln579_4 = select i1 %tmp_47, i54 %sub_ln494_4, i54 %zext_ln578_4"   --->   Operation 505 'select' 'select_ln579_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 506 [1/1] (1.54ns)   --->   "%sub_ln584_4 = sub i12 1075, i12 %zext_ln494_4"   --->   Operation 506 'sub' 'sub_ln584_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 507 [1/1] (1.99ns)   --->   "%icmp_ln590_4 = icmp_sgt  i12 %sub_ln584_4, i12 22"   --->   Operation 507 'icmp' 'icmp_ln590_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 508 [1/1] (1.54ns)   --->   "%add_ln590_4 = add i12 %sub_ln584_4, i12 4074"   --->   Operation 508 'add' 'add_ln590_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 509 [1/1] (1.54ns)   --->   "%sub_ln590_4 = sub i12 22, i12 %sub_ln584_4"   --->   Operation 509 'sub' 'sub_ln590_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 510 [1/1] (0.69ns)   --->   "%select_ln590_4 = select i1 %icmp_ln590_4, i12 %add_ln590_4, i12 %sub_ln590_4"   --->   Operation 510 'select' 'select_ln590_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 511 [1/1] (1.99ns)   --->   "%icmp_ln591_4 = icmp_eq  i12 %sub_ln584_4, i12 22"   --->   Operation 511 'icmp' 'icmp_ln591_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln592_4 = trunc i54 %select_ln579_4"   --->   Operation 512 'trunc' 'trunc_ln592_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00>

State 36 <SV = 35> <Delay = 6.35>
ST_36 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln591_4 = sext i12 %select_ln590_4"   --->   Operation 513 'sext' 'sext_ln591_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00>
ST_36 : Operation 514 [1/1] (1.99ns)   --->   "%icmp_ln594_4 = icmp_ult  i12 %select_ln590_4, i12 54"   --->   Operation 514 'icmp' 'icmp_ln594_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 515 [1/1] (1.99ns)   --->   "%icmp_ln612_4 = icmp_ult  i12 %select_ln590_4, i12 30"   --->   Operation 515 'icmp' 'icmp_ln612_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%sext_ln591_4cast = trunc i32 %sext_ln591_4"   --->   Operation 516 'trunc' 'sext_ln591_4cast' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00>
ST_36 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%shl_ln613_4 = shl i30 %trunc_ln592_4, i30 %sext_ln591_4cast"   --->   Operation 517 'shl' 'shl_ln613_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%select_ln612_4 = select i1 %icmp_ln612_4, i30 %shl_ln613_4, i30 0"   --->   Operation 518 'select' 'select_ln612_4' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%xor_ln580_3 = xor i1 %icmp_ln580_4, i1 1"   --->   Operation 519 'xor' 'xor_ln580_3' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_3)   --->   "%and_ln591_3 = and i1 %icmp_ln591_4, i1 %xor_ln580_3"   --->   Operation 520 'and' 'and_ln591_3' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 521 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591_3 = select i1 %and_ln591_3, i30 %trunc_ln592_4, i30 %select_ln612_4"   --->   Operation 521 'select' 'select_ln591_3' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_3)   --->   "%or_ln591_3 = or i1 %icmp_ln580_4, i1 %icmp_ln591_4"   --->   Operation 522 'or' 'or_ln591_3' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_3)   --->   "%xor_ln591_3 = xor i1 %or_ln591_3, i1 1"   --->   Operation 523 'xor' 'xor_ln591_3' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 524 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_3 = and i1 %icmp_ln590_4, i1 %xor_ln591_3"   --->   Operation 524 'and' 'and_ln590_3' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 525 [1/1] (0.00ns)   --->   "%or_ln1547_2 = or i6 %trunc_ln1547, i6 4"   --->   Operation 525 'or' 'or_ln1547_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_36 : Operation 526 [1/1] (3.20ns)   --->   "%tmp_12 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_2"   --->   Operation 526 'mux' 'tmp_12' <Predicate = (!icmp_ln59)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.07>
ST_37 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%zext_ln595_4 = zext i32 %sext_ln591_4"   --->   Operation 527 'zext' 'zext_ln595_4' <Predicate = (!icmp_ln59 & icmp_ln594_4 & and_ln590_3 & !icmp_ln580_4)> <Delay = 0.00>
ST_37 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%ashr_ln595_4 = ashr i54 %select_ln579_4, i54 %zext_ln595_4"   --->   Operation 528 'ashr' 'ashr_ln595_4' <Predicate = (!icmp_ln59 & icmp_ln594_4 & and_ln590_3 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%trunc_ln595_4 = trunc i54 %ashr_ln595_4"   --->   Operation 529 'trunc' 'trunc_ln595_4' <Predicate = (!icmp_ln59 & icmp_ln594_4 & and_ln590_3 & !icmp_ln580_4)> <Delay = 0.00>
ST_37 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_4, i32 31"   --->   Operation 530 'bitselect' 'tmp_48' <Predicate = (!icmp_ln59 & !icmp_ln594_4 & and_ln590_3 & !icmp_ln580_4)> <Delay = 0.00>
ST_37 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%select_ln597_4 = select i1 %tmp_48, i30 1073741823, i30 0"   --->   Operation 531 'select' 'select_ln597_4' <Predicate = (!icmp_ln59 & !icmp_ln594_4 & and_ln590_3 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_11)   --->   "%select_ln594_4 = select i1 %icmp_ln594_4, i30 %trunc_ln595_4, i30 %select_ln597_4"   --->   Operation 532 'select' 'select_ln594_4' <Predicate = (!icmp_ln59 & and_ln590_3 & !icmp_ln580_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 533 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_11 = select i1 %and_ln590_3, i30 %select_ln594_4, i30 %select_ln591_3"   --->   Operation 533 'select' 'select_ln590_11' <Predicate = (!icmp_ln59 & !icmp_ln580_4)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1547_4)   --->   "%select_ln580_3 = select i1 %icmp_ln580_4, i30 0, i30 %select_ln590_11"   --->   Operation 534 'select' 'select_ln580_3' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 535 [1/1] (2.46ns) (out node of the LUT)   --->   "%icmp_ln1547_4 = icmp_sgt  i30 %tmp_12, i30 %select_ln580_3"   --->   Operation 535 'icmp' 'icmp_ln1547_4' <Predicate = (!icmp_ln59)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 536 [1/1] (2.46ns)   --->   "%icmp_ln988_4 = icmp_eq  i30 %tmp_12, i30 0"   --->   Operation 536 'icmp' 'icmp_ln988_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_12, i32 29"   --->   Operation 537 'bitselect' 'tmp_49' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>
ST_37 : Operation 538 [1/1] (2.49ns)   --->   "%sub_ln992_4 = sub i30 0, i30 %tmp_12"   --->   Operation 538 'sub' 'sub_ln992_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 539 [1/1] (0.76ns)   --->   "%select_ln991_4 = select i1 %tmp_49, i30 %sub_ln992_4, i30 %tmp_12"   --->   Operation 539 'select' 'select_ln991_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 540 [1/1] (0.00ns)   --->   "%p_Result_8_4 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_4, i32 29, i32 0"   --->   Operation 540 'partselect' 'p_Result_8_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>
ST_37 : Operation 541 [1/1] (0.00ns)   --->   "%p_Result_24_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_4"   --->   Operation 541 'bitconcatenate' 'p_Result_24_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>
ST_37 : Operation 542 [1/1] (0.00ns)   --->   "%l_4 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_4, i1 1"   --->   Operation 542 'cttz' 'l_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>
ST_37 : Operation 543 [1/1] (2.55ns)   --->   "%sub_ln997_4 = sub i32 30, i32 %l_4"   --->   Operation 543 'sub' 'sub_ln997_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln997_4 = trunc i32 %sub_ln997_4"   --->   Operation 544 'trunc' 'trunc_ln997_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>
ST_37 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln1000_4 = trunc i32 %sub_ln997_4"   --->   Operation 545 'trunc' 'trunc_ln1000_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>
ST_37 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln996_4 = trunc i32 %l_4"   --->   Operation 546 'trunc' 'trunc_ln996_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.00>
ST_38 : Operation 547 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln1547_4, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv, void %_ifconv102" [correlator.cpp:62]   --->   Operation 547 'br' 'br_ln62' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_38 : Operation 548 [1/1] (2.55ns)   --->   "%add_ln997_4 = add i32 %sub_ln997_4, i32 4294967272"   --->   Operation 548 'add' 'add_ln997_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 549 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_4, i32 1, i32 31"   --->   Operation 549 'partselect' 'tmp_50' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_38 : Operation 550 [1/1] (2.47ns)   --->   "%icmp_ln999_4 = icmp_sgt  i31 %tmp_50, i31 0"   --->   Operation 550 'icmp' 'icmp_ln999_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 551 [1/1] (1.78ns)   --->   "%sub_ln1000_4 = sub i5 23, i5 %trunc_ln1000_4"   --->   Operation 551 'sub' 'sub_ln1000_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_4)   --->   "%zext_ln1000_4 = zext i5 %sub_ln1000_4"   --->   Operation 552 'zext' 'zext_ln1000_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_38 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_4)   --->   "%lshr_ln1000_4 = lshr i30 1073741823, i30 %zext_ln1000_4"   --->   Operation 553 'lshr' 'lshr_ln1000_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_4)   --->   "%and_ln1000_4 = and i30 %select_ln991_4, i30 %lshr_ln1000_4"   --->   Operation 554 'and' 'and_ln1000_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 555 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000_4 = icmp_ne  i30 %and_ln1000_4, i30 0"   --->   Operation 555 'icmp' 'icmp_ln1000_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_4)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_4, i32 31"   --->   Operation 556 'bitselect' 'tmp_51' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_38 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_4)   --->   "%xor_ln1002_4 = xor i1 %tmp_51, i1 1"   --->   Operation 557 'xor' 'xor_ln1002_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_4)   --->   "%and_ln999_4 = and i1 %icmp_ln999_4, i1 %icmp_ln1000_4"   --->   Operation 558 'and' 'and_ln999_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 559 [1/1] (2.49ns)   --->   "%add_ln1002_4 = add i30 %trunc_ln997_4, i30 1073741800"   --->   Operation 559 'add' 'add_ln1002_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_4)   --->   "%p_Result_15_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_4, i30 %add_ln1002_4"   --->   Operation 560 'bitselect' 'p_Result_15_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_38 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_4)   --->   "%or_ln1002_4 = or i1 %p_Result_15_4, i1 %and_ln999_4"   --->   Operation 561 'or' 'or_ln1002_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 562 [1/1] (2.47ns)   --->   "%icmp_ln1011_4 = icmp_sgt  i32 %add_ln997_4, i32 0"   --->   Operation 562 'icmp' 'icmp_ln1011_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 563 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_4 = and i1 %or_ln1002_4, i1 %xor_ln1002_4"   --->   Operation 563 'and' 'tobool34_i_i283_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.97>
ST_39 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln1010_4 = zext i30 %select_ln991_4"   --->   Operation 564 'zext' 'zext_ln1010_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_39 : Operation 565 [1/1] (2.55ns)   --->   "%add_ln1011_4 = add i32 %sub_ln997_4, i32 4294967271"   --->   Operation 565 'add' 'add_ln1011_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & icmp_ln1011_4 & !icmp_ln988_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_4)   --->   "%zext_ln1011_4 = zext i32 %add_ln1011_4"   --->   Operation 566 'zext' 'zext_ln1011_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & icmp_ln1011_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_39 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_4)   --->   "%lshr_ln1011_4 = lshr i64 %zext_ln1010_4, i64 %zext_ln1011_4"   --->   Operation 567 'lshr' 'lshr_ln1011_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & icmp_ln1011_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 568 [1/1] (2.55ns)   --->   "%sub_ln1012_4 = sub i32 25, i32 %sub_ln997_4"   --->   Operation 568 'sub' 'sub_ln1012_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln1011_4 & !icmp_ln988_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_4)   --->   "%zext_ln1012_4 = zext i32 %sub_ln1012_4"   --->   Operation 569 'zext' 'zext_ln1012_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln1011_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_39 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_4)   --->   "%shl_ln1012_4 = shl i64 %zext_ln1010_4, i64 %zext_ln1012_4"   --->   Operation 570 'shl' 'shl_ln1012_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln1011_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_4)   --->   "%m_1_4 = select i1 %icmp_ln1011_4, i64 %lshr_ln1011_4, i64 %shl_ln1012_4"   --->   Operation 571 'select' 'm_1_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_4)   --->   "%zext_ln1014_4 = zext i1 %tobool34_i_i283_4"   --->   Operation 572 'zext' 'zext_ln1014_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_39 : Operation 573 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014_4 = add i64 %m_1_4, i64 %zext_ln1014_4"   --->   Operation 573 'add' 'add_ln1014_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 574 [1/1] (0.00ns)   --->   "%lshr_ln1015_4 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_4, i32 1, i32 63"   --->   Operation 574 'partselect' 'lshr_ln1015_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_39 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_4, i32 25"   --->   Operation 575 'bitselect' 'tmp_52' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>

State 40 <SV = 39> <Delay = 5.61>
ST_40 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln1015_4 = zext i63 %lshr_ln1015_4"   --->   Operation 576 'zext' 'zext_ln1015_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_40 : Operation 577 [1/1] (1.24ns)   --->   "%select_ln996_4 = select i1 %tmp_52, i8 127, i8 126"   --->   Operation 577 'select' 'select_ln996_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 578 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_4 = sub i8 8, i8 %trunc_ln996_4"   --->   Operation 578 'sub' 'sub_ln1017_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 579 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_4 = add i8 %sub_ln1017_4, i8 %select_ln996_4"   --->   Operation 579 'add' 'add_ln1017_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_49, i8 %add_ln1017_4"   --->   Operation 580 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_40 : Operation 581 [1/1] (0.00ns)   --->   "%p_Result_26_4 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_4, i9 %tmp_13, i32 23, i32 31"   --->   Operation 581 'partset' 'p_Result_26_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_40 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln750_4 = trunc i64 %p_Result_26_4"   --->   Operation 582 'trunc' 'trunc_ln750_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4 & !icmp_ln988_4)> <Delay = 0.00>
ST_40 : Operation 583 [1/1] (0.69ns)   --->   "%select_ln988_4 = select i1 %icmp_ln988_4, i32 0, i32 %trunc_ln750_4"   --->   Operation 583 'select' 'select_ln988_4' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 584 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_4" [correlator.cpp:63]   --->   Operation 584 'write' 'write_ln63' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 0.00>
ST_40 : Operation 585 [1/1] (1.58ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv" [correlator.cpp:65]   --->   Operation 585 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln1547_4)> <Delay = 1.58>

State 41 <SV = 40> <Delay = 4.43>
ST_41 : Operation 586 [1/1] (0.00ns)   --->   "%output_signal_load_5 = phi i32 %select_ln988_4, void %_ifconv102, i32 %output_signal_load_4, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.3_ifconv"   --->   Operation 586 'phi' 'output_signal_load_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_41 : Operation 587 [1/1] (0.00ns)   --->   "%bitcast_ln62_5 = bitcast i32 %output_signal_load_5" [correlator.cpp:62]   --->   Operation 587 'bitcast' 'bitcast_ln62_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_41 : Operation 588 [2/2] (4.43ns)   --->   "%d_1_5 = fpext i32 %bitcast_ln62_5"   --->   Operation 588 'fpext' 'd_1_5' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.22>
ST_42 : Operation 589 [1/2] (4.43ns)   --->   "%d_1_5 = fpext i32 %bitcast_ln62_5"   --->   Operation 589 'fpext' 'd_1_5' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 590 [1/1] (0.00ns)   --->   "%bitcast_ln709_5 = bitcast i64 %d_1_5"   --->   Operation 590 'bitcast' 'bitcast_ln709_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_42 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln566_5 = trunc i64 %bitcast_ln709_5"   --->   Operation 591 'trunc' 'trunc_ln566_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_42 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_5, i32 63"   --->   Operation 592 'bitselect' 'tmp_53' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_42 : Operation 593 [1/1] (0.00ns)   --->   "%p_Result_4_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_5, i32 52, i32 62"   --->   Operation 593 'partselect' 'p_Result_4_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_42 : Operation 594 [1/1] (0.00ns)   --->   "%trunc_ln574_5 = trunc i64 %bitcast_ln709_5"   --->   Operation 594 'trunc' 'trunc_ln574_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_42 : Operation 595 [1/1] (2.78ns)   --->   "%icmp_ln580_5 = icmp_eq  i63 %trunc_ln566_5, i63 0"   --->   Operation 595 'icmp' 'icmp_ln580_5' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.23>
ST_43 : Operation 596 [1/1] (0.00ns)   --->   "%zext_ln494_5 = zext i11 %p_Result_4_5"   --->   Operation 596 'zext' 'zext_ln494_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00>
ST_43 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_5"   --->   Operation 597 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00>
ST_43 : Operation 598 [1/1] (0.00ns)   --->   "%zext_ln578_5 = zext i53 %tmp_14"   --->   Operation 598 'zext' 'zext_ln578_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00>
ST_43 : Operation 599 [1/1] (3.23ns)   --->   "%sub_ln494_5 = sub i54 0, i54 %zext_ln578_5"   --->   Operation 599 'sub' 'sub_ln494_5' <Predicate = (!icmp_ln59 & tmp_53 & !icmp_ln580_5)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 600 [1/1] (0.94ns)   --->   "%select_ln579_5 = select i1 %tmp_53, i54 %sub_ln494_5, i54 %zext_ln578_5"   --->   Operation 600 'select' 'select_ln579_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 601 [1/1] (1.54ns)   --->   "%sub_ln584_5 = sub i12 1075, i12 %zext_ln494_5"   --->   Operation 601 'sub' 'sub_ln584_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 602 [1/1] (1.99ns)   --->   "%icmp_ln590_5 = icmp_sgt  i12 %sub_ln584_5, i12 22"   --->   Operation 602 'icmp' 'icmp_ln590_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 603 [1/1] (1.54ns)   --->   "%add_ln590_5 = add i12 %sub_ln584_5, i12 4074"   --->   Operation 603 'add' 'add_ln590_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 604 [1/1] (1.54ns)   --->   "%sub_ln590_5 = sub i12 22, i12 %sub_ln584_5"   --->   Operation 604 'sub' 'sub_ln590_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 605 [1/1] (0.69ns)   --->   "%select_ln590_5 = select i1 %icmp_ln590_5, i12 %add_ln590_5, i12 %sub_ln590_5"   --->   Operation 605 'select' 'select_ln590_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 606 [1/1] (1.99ns)   --->   "%icmp_ln591_5 = icmp_eq  i12 %sub_ln584_5, i12 22"   --->   Operation 606 'icmp' 'icmp_ln591_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln592_5 = trunc i54 %select_ln579_5"   --->   Operation 607 'trunc' 'trunc_ln592_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00>

State 44 <SV = 43> <Delay = 6.35>
ST_44 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln591_5 = sext i12 %select_ln590_5"   --->   Operation 608 'sext' 'sext_ln591_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00>
ST_44 : Operation 609 [1/1] (1.99ns)   --->   "%icmp_ln594_5 = icmp_ult  i12 %select_ln590_5, i12 54"   --->   Operation 609 'icmp' 'icmp_ln594_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 610 [1/1] (1.99ns)   --->   "%icmp_ln612_5 = icmp_ult  i12 %select_ln590_5, i12 30"   --->   Operation 610 'icmp' 'icmp_ln612_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%sext_ln591_5cast = trunc i32 %sext_ln591_5"   --->   Operation 611 'trunc' 'sext_ln591_5cast' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00>
ST_44 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%shl_ln613_5 = shl i30 %trunc_ln592_5, i30 %sext_ln591_5cast"   --->   Operation 612 'shl' 'shl_ln613_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%select_ln612_5 = select i1 %icmp_ln612_5, i30 %shl_ln613_5, i30 0"   --->   Operation 613 'select' 'select_ln612_5' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%xor_ln580_4 = xor i1 %icmp_ln580_5, i1 1"   --->   Operation 614 'xor' 'xor_ln580_4' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_4)   --->   "%and_ln591_4 = and i1 %icmp_ln591_5, i1 %xor_ln580_4"   --->   Operation 615 'and' 'and_ln591_4' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 616 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591_4 = select i1 %and_ln591_4, i30 %trunc_ln592_5, i30 %select_ln612_5"   --->   Operation 616 'select' 'select_ln591_4' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_4)   --->   "%or_ln591_4 = or i1 %icmp_ln580_5, i1 %icmp_ln591_5"   --->   Operation 617 'or' 'or_ln591_4' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_4)   --->   "%xor_ln591_4 = xor i1 %or_ln591_4, i1 1"   --->   Operation 618 'xor' 'xor_ln591_4' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 619 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_4 = and i1 %icmp_ln590_5, i1 %xor_ln591_4"   --->   Operation 619 'and' 'and_ln590_4' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 620 [1/1] (0.00ns)   --->   "%or_ln1547_3 = or i6 %trunc_ln1547, i6 5"   --->   Operation 620 'or' 'or_ln1547_3' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_44 : Operation 621 [1/1] (3.20ns)   --->   "%tmp_15 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_3"   --->   Operation 621 'mux' 'tmp_15' <Predicate = (!icmp_ln59)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.07>
ST_45 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%zext_ln595_5 = zext i32 %sext_ln591_5"   --->   Operation 622 'zext' 'zext_ln595_5' <Predicate = (!icmp_ln59 & icmp_ln594_5 & and_ln590_4 & !icmp_ln580_5)> <Delay = 0.00>
ST_45 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%ashr_ln595_5 = ashr i54 %select_ln579_5, i54 %zext_ln595_5"   --->   Operation 623 'ashr' 'ashr_ln595_5' <Predicate = (!icmp_ln59 & icmp_ln594_5 & and_ln590_4 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%trunc_ln595_5 = trunc i54 %ashr_ln595_5"   --->   Operation 624 'trunc' 'trunc_ln595_5' <Predicate = (!icmp_ln59 & icmp_ln594_5 & and_ln590_4 & !icmp_ln580_5)> <Delay = 0.00>
ST_45 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_5, i32 31"   --->   Operation 625 'bitselect' 'tmp_54' <Predicate = (!icmp_ln59 & !icmp_ln594_5 & and_ln590_4 & !icmp_ln580_5)> <Delay = 0.00>
ST_45 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%select_ln597_5 = select i1 %tmp_54, i30 1073741823, i30 0"   --->   Operation 626 'select' 'select_ln597_5' <Predicate = (!icmp_ln59 & !icmp_ln594_5 & and_ln590_4 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_12)   --->   "%select_ln594_5 = select i1 %icmp_ln594_5, i30 %trunc_ln595_5, i30 %select_ln597_5"   --->   Operation 627 'select' 'select_ln594_5' <Predicate = (!icmp_ln59 & and_ln590_4 & !icmp_ln580_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 628 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_12 = select i1 %and_ln590_4, i30 %select_ln594_5, i30 %select_ln591_4"   --->   Operation 628 'select' 'select_ln590_12' <Predicate = (!icmp_ln59 & !icmp_ln580_5)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1547_5)   --->   "%select_ln580_4 = select i1 %icmp_ln580_5, i30 0, i30 %select_ln590_12"   --->   Operation 629 'select' 'select_ln580_4' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 630 [1/1] (2.46ns) (out node of the LUT)   --->   "%icmp_ln1547_5 = icmp_sgt  i30 %tmp_15, i30 %select_ln580_4"   --->   Operation 630 'icmp' 'icmp_ln1547_5' <Predicate = (!icmp_ln59)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 631 [1/1] (2.46ns)   --->   "%icmp_ln988_5 = icmp_eq  i30 %tmp_15, i30 0"   --->   Operation 631 'icmp' 'icmp_ln988_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_15, i32 29"   --->   Operation 632 'bitselect' 'tmp_55' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>
ST_45 : Operation 633 [1/1] (2.49ns)   --->   "%sub_ln992_5 = sub i30 0, i30 %tmp_15"   --->   Operation 633 'sub' 'sub_ln992_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 634 [1/1] (0.76ns)   --->   "%select_ln991_5 = select i1 %tmp_55, i30 %sub_ln992_5, i30 %tmp_15"   --->   Operation 634 'select' 'select_ln991_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 635 [1/1] (0.00ns)   --->   "%p_Result_8_5 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_5, i32 29, i32 0"   --->   Operation 635 'partselect' 'p_Result_8_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>
ST_45 : Operation 636 [1/1] (0.00ns)   --->   "%p_Result_24_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_5"   --->   Operation 636 'bitconcatenate' 'p_Result_24_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>
ST_45 : Operation 637 [1/1] (0.00ns)   --->   "%l_5 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_5, i1 1"   --->   Operation 637 'cttz' 'l_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>
ST_45 : Operation 638 [1/1] (2.55ns)   --->   "%sub_ln997_5 = sub i32 30, i32 %l_5"   --->   Operation 638 'sub' 'sub_ln997_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 639 [1/1] (0.00ns)   --->   "%trunc_ln997_5 = trunc i32 %sub_ln997_5"   --->   Operation 639 'trunc' 'trunc_ln997_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>
ST_45 : Operation 640 [1/1] (0.00ns)   --->   "%trunc_ln1000_5 = trunc i32 %sub_ln997_5"   --->   Operation 640 'trunc' 'trunc_ln1000_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>
ST_45 : Operation 641 [1/1] (0.00ns)   --->   "%trunc_ln996_5 = trunc i32 %l_5"   --->   Operation 641 'trunc' 'trunc_ln996_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 6.00>
ST_46 : Operation 642 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln1547_5, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv, void %_ifconv128" [correlator.cpp:62]   --->   Operation 642 'br' 'br_ln62' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_46 : Operation 643 [1/1] (2.55ns)   --->   "%add_ln997_5 = add i32 %sub_ln997_5, i32 4294967272"   --->   Operation 643 'add' 'add_ln997_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_5, i32 1, i32 31"   --->   Operation 644 'partselect' 'tmp_56' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_46 : Operation 645 [1/1] (2.47ns)   --->   "%icmp_ln999_5 = icmp_sgt  i31 %tmp_56, i31 0"   --->   Operation 645 'icmp' 'icmp_ln999_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 646 [1/1] (1.78ns)   --->   "%sub_ln1000_5 = sub i5 23, i5 %trunc_ln1000_5"   --->   Operation 646 'sub' 'sub_ln1000_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_5)   --->   "%zext_ln1000_5 = zext i5 %sub_ln1000_5"   --->   Operation 647 'zext' 'zext_ln1000_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_46 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_5)   --->   "%lshr_ln1000_5 = lshr i30 1073741823, i30 %zext_ln1000_5"   --->   Operation 648 'lshr' 'lshr_ln1000_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_5)   --->   "%and_ln1000_5 = and i30 %select_ln991_5, i30 %lshr_ln1000_5"   --->   Operation 649 'and' 'and_ln1000_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 650 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000_5 = icmp_ne  i30 %and_ln1000_5, i30 0"   --->   Operation 650 'icmp' 'icmp_ln1000_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_5)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_5, i32 31"   --->   Operation 651 'bitselect' 'tmp_57' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_46 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_5)   --->   "%xor_ln1002_5 = xor i1 %tmp_57, i1 1"   --->   Operation 652 'xor' 'xor_ln1002_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_5)   --->   "%and_ln999_5 = and i1 %icmp_ln999_5, i1 %icmp_ln1000_5"   --->   Operation 653 'and' 'and_ln999_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 654 [1/1] (2.49ns)   --->   "%add_ln1002_5 = add i30 %trunc_ln997_5, i30 1073741800"   --->   Operation 654 'add' 'add_ln1002_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_5)   --->   "%p_Result_15_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_5, i30 %add_ln1002_5"   --->   Operation 655 'bitselect' 'p_Result_15_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_46 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_5)   --->   "%or_ln1002_5 = or i1 %p_Result_15_5, i1 %and_ln999_5"   --->   Operation 656 'or' 'or_ln1002_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 657 [1/1] (2.47ns)   --->   "%icmp_ln1011_5 = icmp_sgt  i32 %add_ln997_5, i32 0"   --->   Operation 657 'icmp' 'icmp_ln1011_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 658 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_5 = and i1 %or_ln1002_5, i1 %xor_ln1002_5"   --->   Operation 658 'and' 'tobool34_i_i283_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.97>
ST_47 : Operation 659 [1/1] (0.00ns)   --->   "%zext_ln1010_5 = zext i30 %select_ln991_5"   --->   Operation 659 'zext' 'zext_ln1010_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_47 : Operation 660 [1/1] (2.55ns)   --->   "%add_ln1011_5 = add i32 %sub_ln997_5, i32 4294967271"   --->   Operation 660 'add' 'add_ln1011_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & icmp_ln1011_5 & !icmp_ln988_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_5)   --->   "%zext_ln1011_5 = zext i32 %add_ln1011_5"   --->   Operation 661 'zext' 'zext_ln1011_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & icmp_ln1011_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_47 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_5)   --->   "%lshr_ln1011_5 = lshr i64 %zext_ln1010_5, i64 %zext_ln1011_5"   --->   Operation 662 'lshr' 'lshr_ln1011_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & icmp_ln1011_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 663 [1/1] (2.55ns)   --->   "%sub_ln1012_5 = sub i32 25, i32 %sub_ln997_5"   --->   Operation 663 'sub' 'sub_ln1012_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln1011_5 & !icmp_ln988_5)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_5)   --->   "%zext_ln1012_5 = zext i32 %sub_ln1012_5"   --->   Operation 664 'zext' 'zext_ln1012_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln1011_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_47 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_5)   --->   "%shl_ln1012_5 = shl i64 %zext_ln1010_5, i64 %zext_ln1012_5"   --->   Operation 665 'shl' 'shl_ln1012_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln1011_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_5)   --->   "%m_1_5 = select i1 %icmp_ln1011_5, i64 %lshr_ln1011_5, i64 %shl_ln1012_5"   --->   Operation 666 'select' 'm_1_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_5)   --->   "%zext_ln1014_5 = zext i1 %tobool34_i_i283_5"   --->   Operation 667 'zext' 'zext_ln1014_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_47 : Operation 668 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014_5 = add i64 %m_1_5, i64 %zext_ln1014_5"   --->   Operation 668 'add' 'add_ln1014_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 669 [1/1] (0.00ns)   --->   "%lshr_ln1015_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_5, i32 1, i32 63"   --->   Operation 669 'partselect' 'lshr_ln1015_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_47 : Operation 670 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_5, i32 25"   --->   Operation 670 'bitselect' 'tmp_58' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 5.61>
ST_48 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln1015_5 = zext i63 %lshr_ln1015_5"   --->   Operation 671 'zext' 'zext_ln1015_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_48 : Operation 672 [1/1] (1.24ns)   --->   "%select_ln996_5 = select i1 %tmp_58, i8 127, i8 126"   --->   Operation 672 'select' 'select_ln996_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_5 = sub i8 8, i8 %trunc_ln996_5"   --->   Operation 673 'sub' 'sub_ln1017_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 674 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_5 = add i8 %sub_ln1017_5, i8 %select_ln996_5"   --->   Operation 674 'add' 'add_ln1017_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 675 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_55, i8 %add_ln1017_5"   --->   Operation 675 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_48 : Operation 676 [1/1] (0.00ns)   --->   "%p_Result_26_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_5, i9 %tmp_16, i32 23, i32 31"   --->   Operation 676 'partset' 'p_Result_26_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_48 : Operation 677 [1/1] (0.00ns)   --->   "%trunc_ln750_5 = trunc i64 %p_Result_26_5"   --->   Operation 677 'trunc' 'trunc_ln750_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5 & !icmp_ln988_5)> <Delay = 0.00>
ST_48 : Operation 678 [1/1] (0.69ns)   --->   "%select_ln988_5 = select i1 %icmp_ln988_5, i32 0, i32 %trunc_ln750_5"   --->   Operation 678 'select' 'select_ln988_5' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 679 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_5" [correlator.cpp:63]   --->   Operation 679 'write' 'write_ln63' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 0.00>
ST_48 : Operation 680 [1/1] (1.58ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv" [correlator.cpp:65]   --->   Operation 680 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln1547_5)> <Delay = 1.58>

State 49 <SV = 48> <Delay = 4.43>
ST_49 : Operation 681 [1/1] (0.00ns)   --->   "%output_signal_load_6 = phi i32 %select_ln988_5, void %_ifconv128, i32 %output_signal_load_5, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.4_ifconv"   --->   Operation 681 'phi' 'output_signal_load_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_49 : Operation 682 [1/1] (0.00ns)   --->   "%bitcast_ln62_6 = bitcast i32 %output_signal_load_6" [correlator.cpp:62]   --->   Operation 682 'bitcast' 'bitcast_ln62_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_49 : Operation 683 [2/2] (4.43ns)   --->   "%d_1_6 = fpext i32 %bitcast_ln62_6"   --->   Operation 683 'fpext' 'd_1_6' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.22>
ST_50 : Operation 684 [1/2] (4.43ns)   --->   "%d_1_6 = fpext i32 %bitcast_ln62_6"   --->   Operation 684 'fpext' 'd_1_6' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 685 [1/1] (0.00ns)   --->   "%bitcast_ln709_6 = bitcast i64 %d_1_6"   --->   Operation 685 'bitcast' 'bitcast_ln709_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_50 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln566_6 = trunc i64 %bitcast_ln709_6"   --->   Operation 686 'trunc' 'trunc_ln566_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_50 : Operation 687 [1/1] (0.00ns)   --->   "%tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_6, i32 63"   --->   Operation 687 'bitselect' 'tmp_59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_50 : Operation 688 [1/1] (0.00ns)   --->   "%p_Result_4_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_6, i32 52, i32 62"   --->   Operation 688 'partselect' 'p_Result_4_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_50 : Operation 689 [1/1] (0.00ns)   --->   "%trunc_ln574_6 = trunc i64 %bitcast_ln709_6"   --->   Operation 689 'trunc' 'trunc_ln574_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_50 : Operation 690 [1/1] (2.78ns)   --->   "%icmp_ln580_6 = icmp_eq  i63 %trunc_ln566_6, i63 0"   --->   Operation 690 'icmp' 'icmp_ln580_6' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.23>
ST_51 : Operation 691 [1/1] (0.00ns)   --->   "%zext_ln494_6 = zext i11 %p_Result_4_6"   --->   Operation 691 'zext' 'zext_ln494_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00>
ST_51 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_6"   --->   Operation 692 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00>
ST_51 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln578_6 = zext i53 %tmp_17"   --->   Operation 693 'zext' 'zext_ln578_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00>
ST_51 : Operation 694 [1/1] (3.23ns)   --->   "%sub_ln494_6 = sub i54 0, i54 %zext_ln578_6"   --->   Operation 694 'sub' 'sub_ln494_6' <Predicate = (!icmp_ln59 & tmp_59 & !icmp_ln580_6)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 695 [1/1] (0.94ns)   --->   "%select_ln579_6 = select i1 %tmp_59, i54 %sub_ln494_6, i54 %zext_ln578_6"   --->   Operation 695 'select' 'select_ln579_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 696 [1/1] (1.54ns)   --->   "%sub_ln584_6 = sub i12 1075, i12 %zext_ln494_6"   --->   Operation 696 'sub' 'sub_ln584_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 697 [1/1] (1.99ns)   --->   "%icmp_ln590_6 = icmp_sgt  i12 %sub_ln584_6, i12 22"   --->   Operation 697 'icmp' 'icmp_ln590_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 698 [1/1] (1.54ns)   --->   "%add_ln590_6 = add i12 %sub_ln584_6, i12 4074"   --->   Operation 698 'add' 'add_ln590_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 699 [1/1] (1.54ns)   --->   "%sub_ln590_6 = sub i12 22, i12 %sub_ln584_6"   --->   Operation 699 'sub' 'sub_ln590_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 700 [1/1] (0.69ns)   --->   "%select_ln590_6 = select i1 %icmp_ln590_6, i12 %add_ln590_6, i12 %sub_ln590_6"   --->   Operation 700 'select' 'select_ln590_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 701 [1/1] (1.99ns)   --->   "%icmp_ln591_6 = icmp_eq  i12 %sub_ln584_6, i12 22"   --->   Operation 701 'icmp' 'icmp_ln591_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln592_6 = trunc i54 %select_ln579_6"   --->   Operation 702 'trunc' 'trunc_ln592_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00>

State 52 <SV = 51> <Delay = 6.35>
ST_52 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln591_6 = sext i12 %select_ln590_6"   --->   Operation 703 'sext' 'sext_ln591_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00>
ST_52 : Operation 704 [1/1] (1.99ns)   --->   "%icmp_ln594_6 = icmp_ult  i12 %select_ln590_6, i12 54"   --->   Operation 704 'icmp' 'icmp_ln594_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 705 [1/1] (1.99ns)   --->   "%icmp_ln612_6 = icmp_ult  i12 %select_ln590_6, i12 30"   --->   Operation 705 'icmp' 'icmp_ln612_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%sext_ln591_6cast = trunc i32 %sext_ln591_6"   --->   Operation 706 'trunc' 'sext_ln591_6cast' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00>
ST_52 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%shl_ln613_6 = shl i30 %trunc_ln592_6, i30 %sext_ln591_6cast"   --->   Operation 707 'shl' 'shl_ln613_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%select_ln612_6 = select i1 %icmp_ln612_6, i30 %shl_ln613_6, i30 0"   --->   Operation 708 'select' 'select_ln612_6' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%xor_ln580_5 = xor i1 %icmp_ln580_6, i1 1"   --->   Operation 709 'xor' 'xor_ln580_5' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_5)   --->   "%and_ln591_5 = and i1 %icmp_ln591_6, i1 %xor_ln580_5"   --->   Operation 710 'and' 'and_ln591_5' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 711 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591_5 = select i1 %and_ln591_5, i30 %trunc_ln592_6, i30 %select_ln612_6"   --->   Operation 711 'select' 'select_ln591_5' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_5)   --->   "%or_ln591_5 = or i1 %icmp_ln580_6, i1 %icmp_ln591_6"   --->   Operation 712 'or' 'or_ln591_5' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_5)   --->   "%xor_ln591_5 = xor i1 %or_ln591_5, i1 1"   --->   Operation 713 'xor' 'xor_ln591_5' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 714 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_5 = and i1 %icmp_ln590_6, i1 %xor_ln591_5"   --->   Operation 714 'and' 'and_ln590_5' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 715 [1/1] (0.00ns)   --->   "%or_ln1547_4 = or i6 %trunc_ln1547, i6 6"   --->   Operation 715 'or' 'or_ln1547_4' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_52 : Operation 716 [1/1] (3.20ns)   --->   "%tmp_18 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_4"   --->   Operation 716 'mux' 'tmp_18' <Predicate = (!icmp_ln59)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.07>
ST_53 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%zext_ln595_6 = zext i32 %sext_ln591_6"   --->   Operation 717 'zext' 'zext_ln595_6' <Predicate = (!icmp_ln59 & icmp_ln594_6 & and_ln590_5 & !icmp_ln580_6)> <Delay = 0.00>
ST_53 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%ashr_ln595_6 = ashr i54 %select_ln579_6, i54 %zext_ln595_6"   --->   Operation 718 'ashr' 'ashr_ln595_6' <Predicate = (!icmp_ln59 & icmp_ln594_6 & and_ln590_5 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%trunc_ln595_6 = trunc i54 %ashr_ln595_6"   --->   Operation 719 'trunc' 'trunc_ln595_6' <Predicate = (!icmp_ln59 & icmp_ln594_6 & and_ln590_5 & !icmp_ln580_6)> <Delay = 0.00>
ST_53 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_6, i32 31"   --->   Operation 720 'bitselect' 'tmp_60' <Predicate = (!icmp_ln59 & !icmp_ln594_6 & and_ln590_5 & !icmp_ln580_6)> <Delay = 0.00>
ST_53 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%select_ln597_6 = select i1 %tmp_60, i30 1073741823, i30 0"   --->   Operation 721 'select' 'select_ln597_6' <Predicate = (!icmp_ln59 & !icmp_ln594_6 & and_ln590_5 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_13)   --->   "%select_ln594_6 = select i1 %icmp_ln594_6, i30 %trunc_ln595_6, i30 %select_ln597_6"   --->   Operation 722 'select' 'select_ln594_6' <Predicate = (!icmp_ln59 & and_ln590_5 & !icmp_ln580_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 723 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_13 = select i1 %and_ln590_5, i30 %select_ln594_6, i30 %select_ln591_5"   --->   Operation 723 'select' 'select_ln590_13' <Predicate = (!icmp_ln59 & !icmp_ln580_6)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1547_6)   --->   "%select_ln580_5 = select i1 %icmp_ln580_6, i30 0, i30 %select_ln590_13"   --->   Operation 724 'select' 'select_ln580_5' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 725 [1/1] (2.46ns) (out node of the LUT)   --->   "%icmp_ln1547_6 = icmp_sgt  i30 %tmp_18, i30 %select_ln580_5"   --->   Operation 725 'icmp' 'icmp_ln1547_6' <Predicate = (!icmp_ln59)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 726 [1/1] (2.46ns)   --->   "%icmp_ln988_6 = icmp_eq  i30 %tmp_18, i30 0"   --->   Operation 726 'icmp' 'icmp_ln988_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_18, i32 29"   --->   Operation 727 'bitselect' 'tmp_61' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>
ST_53 : Operation 728 [1/1] (2.49ns)   --->   "%sub_ln992_6 = sub i30 0, i30 %tmp_18"   --->   Operation 728 'sub' 'sub_ln992_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 729 [1/1] (0.76ns)   --->   "%select_ln991_6 = select i1 %tmp_61, i30 %sub_ln992_6, i30 %tmp_18"   --->   Operation 729 'select' 'select_ln991_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 730 [1/1] (0.00ns)   --->   "%p_Result_8_6 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_6, i32 29, i32 0"   --->   Operation 730 'partselect' 'p_Result_8_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>
ST_53 : Operation 731 [1/1] (0.00ns)   --->   "%p_Result_24_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_6"   --->   Operation 731 'bitconcatenate' 'p_Result_24_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>
ST_53 : Operation 732 [1/1] (0.00ns)   --->   "%l_6 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_6, i1 1"   --->   Operation 732 'cttz' 'l_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>
ST_53 : Operation 733 [1/1] (2.55ns)   --->   "%sub_ln997_6 = sub i32 30, i32 %l_6"   --->   Operation 733 'sub' 'sub_ln997_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln997_6 = trunc i32 %sub_ln997_6"   --->   Operation 734 'trunc' 'trunc_ln997_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>
ST_53 : Operation 735 [1/1] (0.00ns)   --->   "%trunc_ln1000_6 = trunc i32 %sub_ln997_6"   --->   Operation 735 'trunc' 'trunc_ln1000_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>
ST_53 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln996_6 = trunc i32 %l_6"   --->   Operation 736 'trunc' 'trunc_ln996_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>

State 54 <SV = 53> <Delay = 6.00>
ST_54 : Operation 737 [1/1] (1.58ns)   --->   "%br_ln62 = br i1 %icmp_ln1547_6, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv, void %_ifconv154" [correlator.cpp:62]   --->   Operation 737 'br' 'br_ln62' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_54 : Operation 738 [1/1] (2.55ns)   --->   "%add_ln997_6 = add i32 %sub_ln997_6, i32 4294967272"   --->   Operation 738 'add' 'add_ln997_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_6, i32 1, i32 31"   --->   Operation 739 'partselect' 'tmp_62' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_54 : Operation 740 [1/1] (2.47ns)   --->   "%icmp_ln999_6 = icmp_sgt  i31 %tmp_62, i31 0"   --->   Operation 740 'icmp' 'icmp_ln999_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 741 [1/1] (1.78ns)   --->   "%sub_ln1000_6 = sub i5 23, i5 %trunc_ln1000_6"   --->   Operation 741 'sub' 'sub_ln1000_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_6)   --->   "%zext_ln1000_6 = zext i5 %sub_ln1000_6"   --->   Operation 742 'zext' 'zext_ln1000_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_54 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_6)   --->   "%lshr_ln1000_6 = lshr i30 1073741823, i30 %zext_ln1000_6"   --->   Operation 743 'lshr' 'lshr_ln1000_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_6)   --->   "%and_ln1000_6 = and i30 %select_ln991_6, i30 %lshr_ln1000_6"   --->   Operation 744 'and' 'and_ln1000_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 745 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000_6 = icmp_ne  i30 %and_ln1000_6, i30 0"   --->   Operation 745 'icmp' 'icmp_ln1000_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_6)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_6, i32 31"   --->   Operation 746 'bitselect' 'tmp_63' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_54 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_6)   --->   "%xor_ln1002_6 = xor i1 %tmp_63, i1 1"   --->   Operation 747 'xor' 'xor_ln1002_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_6)   --->   "%and_ln999_6 = and i1 %icmp_ln999_6, i1 %icmp_ln1000_6"   --->   Operation 748 'and' 'and_ln999_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 749 [1/1] (2.49ns)   --->   "%add_ln1002_6 = add i30 %trunc_ln997_6, i30 1073741800"   --->   Operation 749 'add' 'add_ln1002_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_6)   --->   "%p_Result_15_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_6, i30 %add_ln1002_6"   --->   Operation 750 'bitselect' 'p_Result_15_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_54 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_6)   --->   "%or_ln1002_6 = or i1 %p_Result_15_6, i1 %and_ln999_6"   --->   Operation 751 'or' 'or_ln1002_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 752 [1/1] (2.47ns)   --->   "%icmp_ln1011_6 = icmp_sgt  i32 %add_ln997_6, i32 0"   --->   Operation 752 'icmp' 'icmp_ln1011_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 753 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_6 = and i1 %or_ln1002_6, i1 %xor_ln1002_6"   --->   Operation 753 'and' 'tobool34_i_i283_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.97>
ST_55 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln1010_6 = zext i30 %select_ln991_6"   --->   Operation 754 'zext' 'zext_ln1010_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_55 : Operation 755 [1/1] (2.55ns)   --->   "%add_ln1011_6 = add i32 %sub_ln997_6, i32 4294967271"   --->   Operation 755 'add' 'add_ln1011_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & icmp_ln1011_6 & !icmp_ln988_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_6)   --->   "%zext_ln1011_6 = zext i32 %add_ln1011_6"   --->   Operation 756 'zext' 'zext_ln1011_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & icmp_ln1011_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_55 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_6)   --->   "%lshr_ln1011_6 = lshr i64 %zext_ln1010_6, i64 %zext_ln1011_6"   --->   Operation 757 'lshr' 'lshr_ln1011_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & icmp_ln1011_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 758 [1/1] (2.55ns)   --->   "%sub_ln1012_6 = sub i32 25, i32 %sub_ln997_6"   --->   Operation 758 'sub' 'sub_ln1012_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln1011_6 & !icmp_ln988_6)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_6)   --->   "%zext_ln1012_6 = zext i32 %sub_ln1012_6"   --->   Operation 759 'zext' 'zext_ln1012_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln1011_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_55 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_6)   --->   "%shl_ln1012_6 = shl i64 %zext_ln1010_6, i64 %zext_ln1012_6"   --->   Operation 760 'shl' 'shl_ln1012_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln1011_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_6)   --->   "%m_1_6 = select i1 %icmp_ln1011_6, i64 %lshr_ln1011_6, i64 %shl_ln1012_6"   --->   Operation 761 'select' 'm_1_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_6)   --->   "%zext_ln1014_6 = zext i1 %tobool34_i_i283_6"   --->   Operation 762 'zext' 'zext_ln1014_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_55 : Operation 763 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014_6 = add i64 %m_1_6, i64 %zext_ln1014_6"   --->   Operation 763 'add' 'add_ln1014_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 764 [1/1] (0.00ns)   --->   "%lshr_ln1015_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_6, i32 1, i32 63"   --->   Operation 764 'partselect' 'lshr_ln1015_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_55 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_6, i32 25"   --->   Operation 765 'bitselect' 'tmp_64' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>

State 56 <SV = 55> <Delay = 5.61>
ST_56 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln1015_6 = zext i63 %lshr_ln1015_6"   --->   Operation 766 'zext' 'zext_ln1015_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_56 : Operation 767 [1/1] (1.24ns)   --->   "%select_ln996_6 = select i1 %tmp_64, i8 127, i8 126"   --->   Operation 767 'select' 'select_ln996_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_6 = sub i8 8, i8 %trunc_ln996_6"   --->   Operation 768 'sub' 'sub_ln1017_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 769 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_6 = add i8 %sub_ln1017_6, i8 %select_ln996_6"   --->   Operation 769 'add' 'add_ln1017_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_56 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_61, i8 %add_ln1017_6"   --->   Operation 770 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_56 : Operation 771 [1/1] (0.00ns)   --->   "%p_Result_26_6 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_6, i9 %tmp_19, i32 23, i32 31"   --->   Operation 771 'partset' 'p_Result_26_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_56 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln750_6 = trunc i64 %p_Result_26_6"   --->   Operation 772 'trunc' 'trunc_ln750_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6 & !icmp_ln988_6)> <Delay = 0.00>
ST_56 : Operation 773 [1/1] (0.69ns)   --->   "%select_ln988_6 = select i1 %icmp_ln988_6, i32 0, i32 %trunc_ln750_6"   --->   Operation 773 'select' 'select_ln988_6' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 774 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_6" [correlator.cpp:63]   --->   Operation 774 'write' 'write_ln63' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 0.00>
ST_56 : Operation 775 [1/1] (1.58ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.6_ifconv" [correlator.cpp:65]   --->   Operation 775 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln1547_6)> <Delay = 1.58>
ST_56 : Operation 776 [1/1] (0.00ns)   --->   "%or_ln1547_5 = or i6 %trunc_ln1547, i6 7"   --->   Operation 776 'or' 'or_ln1547_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_56 : Operation 777 [1/1] (3.20ns)   --->   "%tmp_21 = mux i30 @_ssdm_op_Mux.ap_auto.33i30.i6, i30 %acc_V_0_3_reload_read, i30 %acc_V_1_3_reload_read, i30 %acc_V_2_3_reload_read, i30 %acc_V_3_3_reload_read, i30 %acc_V_4_3_reload_read, i30 %acc_V_5_3_reload_read, i30 %acc_V_6_3_reload_read, i30 %acc_V_7_3_reload_read, i30 %acc_V_8_3_reload_read, i30 %acc_V_9_3_reload_read, i30 %acc_V_10_3_reload_read, i30 %acc_V_11_3_reload_read, i30 %acc_V_12_3_reload_read, i30 %acc_V_13_3_reload_read, i30 %acc_V_14_3_reload_read, i30 %acc_V_15_3_reload_read, i30 %acc_V_16_3_reload_read, i30 %acc_V_17_3_reload_read, i30 %acc_V_18_3_reload_read, i30 %acc_V_19_3_reload_read, i30 %acc_V_20_3_reload_read, i30 %acc_V_21_3_reload_read, i30 %acc_V_22_3_reload_read, i30 %acc_V_23_3_reload_read, i30 %acc_V_24_3_reload_read, i30 %acc_V_25_3_reload_read, i30 %acc_V_26_3_reload_read, i30 %acc_V_27_3_reload_read, i30 %acc_V_28_3_reload_read, i30 %acc_V_29_3_reload_read, i30 %acc_V_30_3_reload_read, i30 %acc_V_31_3_reload_read, i30 %acc_V_32_3_reload_read, i6 %or_ln1547_5"   --->   Operation 777 'mux' 'tmp_21' <Predicate = (!icmp_ln59)> <Delay = 3.20> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 4.43>
ST_57 : Operation 778 [1/1] (0.00ns)   --->   "%output_signal_load_7 = phi i32 %select_ln988_6, void %_ifconv154, i32 %output_signal_load_6, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.5_ifconv"   --->   Operation 778 'phi' 'output_signal_load_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_57 : Operation 779 [1/1] (0.00ns)   --->   "%bitcast_ln62_7 = bitcast i32 %output_signal_load_7" [correlator.cpp:62]   --->   Operation 779 'bitcast' 'bitcast_ln62_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_57 : Operation 780 [2/2] (4.43ns)   --->   "%d_1_7 = fpext i32 %bitcast_ln62_7"   --->   Operation 780 'fpext' 'd_1_7' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.22>
ST_58 : Operation 781 [1/2] (4.43ns)   --->   "%d_1_7 = fpext i32 %bitcast_ln62_7"   --->   Operation 781 'fpext' 'd_1_7' <Predicate = (!icmp_ln59)> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln709_7 = bitcast i64 %d_1_7"   --->   Operation 782 'bitcast' 'bitcast_ln709_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 783 [1/1] (0.00ns)   --->   "%trunc_ln566_7 = trunc i64 %bitcast_ln709_7"   --->   Operation 783 'trunc' 'trunc_ln566_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 784 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln709_7, i32 63"   --->   Operation 784 'bitselect' 'tmp_65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 785 [1/1] (0.00ns)   --->   "%p_Result_4_7 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln709_7, i32 52, i32 62"   --->   Operation 785 'partselect' 'p_Result_4_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln574_7 = trunc i64 %bitcast_ln709_7"   --->   Operation 786 'trunc' 'trunc_ln574_7' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_58 : Operation 787 [1/1] (2.78ns)   --->   "%icmp_ln580_7 = icmp_eq  i63 %trunc_ln566_7, i63 0"   --->   Operation 787 'icmp' 'icmp_ln580_7' <Predicate = (!icmp_ln59)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 4.23>
ST_59 : Operation 788 [1/1] (0.00ns)   --->   "%zext_ln494_7 = zext i11 %p_Result_4_7"   --->   Operation 788 'zext' 'zext_ln494_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00>
ST_59 : Operation 789 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574_7"   --->   Operation 789 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00>
ST_59 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln578_7 = zext i53 %tmp_20"   --->   Operation 790 'zext' 'zext_ln578_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00>
ST_59 : Operation 791 [1/1] (3.23ns)   --->   "%sub_ln494_7 = sub i54 0, i54 %zext_ln578_7"   --->   Operation 791 'sub' 'sub_ln494_7' <Predicate = (!icmp_ln59 & tmp_65 & !icmp_ln580_7)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 792 [1/1] (0.94ns)   --->   "%select_ln579_7 = select i1 %tmp_65, i54 %sub_ln494_7, i54 %zext_ln578_7"   --->   Operation 792 'select' 'select_ln579_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 793 [1/1] (1.54ns)   --->   "%sub_ln584_7 = sub i12 1075, i12 %zext_ln494_7"   --->   Operation 793 'sub' 'sub_ln584_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 794 [1/1] (1.99ns)   --->   "%icmp_ln590_7 = icmp_sgt  i12 %sub_ln584_7, i12 22"   --->   Operation 794 'icmp' 'icmp_ln590_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 795 [1/1] (1.54ns)   --->   "%add_ln590_7 = add i12 %sub_ln584_7, i12 4074"   --->   Operation 795 'add' 'add_ln590_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 796 [1/1] (1.54ns)   --->   "%sub_ln590_7 = sub i12 22, i12 %sub_ln584_7"   --->   Operation 796 'sub' 'sub_ln590_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 797 [1/1] (0.69ns)   --->   "%select_ln590_7 = select i1 %icmp_ln590_7, i12 %add_ln590_7, i12 %sub_ln590_7"   --->   Operation 797 'select' 'select_ln590_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_59 : Operation 798 [1/1] (1.99ns)   --->   "%icmp_ln591_7 = icmp_eq  i12 %sub_ln584_7, i12 22"   --->   Operation 798 'icmp' 'icmp_ln591_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 799 [1/1] (0.00ns)   --->   "%trunc_ln592_7 = trunc i54 %select_ln579_7"   --->   Operation 799 'trunc' 'trunc_ln592_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00>

State 60 <SV = 59> <Delay = 6.35>
ST_60 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln591_7 = sext i12 %select_ln590_7"   --->   Operation 800 'sext' 'sext_ln591_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00>
ST_60 : Operation 801 [1/1] (1.99ns)   --->   "%icmp_ln594_7 = icmp_ult  i12 %select_ln590_7, i12 54"   --->   Operation 801 'icmp' 'icmp_ln594_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 802 [1/1] (1.99ns)   --->   "%icmp_ln612_7 = icmp_ult  i12 %select_ln590_7, i12 30"   --->   Operation 802 'icmp' 'icmp_ln612_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%sext_ln591_7cast = trunc i32 %sext_ln591_7"   --->   Operation 803 'trunc' 'sext_ln591_7cast' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00>
ST_60 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%shl_ln613_7 = shl i30 %trunc_ln592_7, i30 %sext_ln591_7cast"   --->   Operation 804 'shl' 'shl_ln613_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%select_ln612_7 = select i1 %icmp_ln612_7, i30 %shl_ln613_7, i30 0"   --->   Operation 805 'select' 'select_ln612_7' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%xor_ln580_6 = xor i1 %icmp_ln580_7, i1 1"   --->   Operation 806 'xor' 'xor_ln580_6' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln591_6)   --->   "%and_ln591_6 = and i1 %icmp_ln591_7, i1 %xor_ln580_6"   --->   Operation 807 'and' 'and_ln591_6' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 808 [1/1] (4.36ns) (out node of the LUT)   --->   "%select_ln591_6 = select i1 %and_ln591_6, i30 %trunc_ln592_7, i30 %select_ln612_7"   --->   Operation 808 'select' 'select_ln591_6' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 4.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_6)   --->   "%or_ln591_6 = or i1 %icmp_ln580_7, i1 %icmp_ln591_7"   --->   Operation 809 'or' 'or_ln591_6' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node and_ln590_6)   --->   "%xor_ln591_6 = xor i1 %or_ln591_6, i1 1"   --->   Operation 810 'xor' 'xor_ln591_6' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 811 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln590_6 = and i1 %icmp_ln590_7, i1 %xor_ln591_6"   --->   Operation 811 'and' 'and_ln590_6' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.07>
ST_61 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%zext_ln595_7 = zext i32 %sext_ln591_7"   --->   Operation 812 'zext' 'zext_ln595_7' <Predicate = (!icmp_ln59 & icmp_ln594_7 & and_ln590_6 & !icmp_ln580_7)> <Delay = 0.00>
ST_61 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%ashr_ln595_7 = ashr i54 %select_ln579_7, i54 %zext_ln595_7"   --->   Operation 813 'ashr' 'ashr_ln595_7' <Predicate = (!icmp_ln59 & icmp_ln594_7 & and_ln590_6 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%trunc_ln595_7 = trunc i54 %ashr_ln595_7"   --->   Operation 814 'trunc' 'trunc_ln595_7' <Predicate = (!icmp_ln59 & icmp_ln594_7 & and_ln590_6 & !icmp_ln580_7)> <Delay = 0.00>
ST_61 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %output_signal_load_7, i32 31"   --->   Operation 815 'bitselect' 'tmp_66' <Predicate = (!icmp_ln59 & !icmp_ln594_7 & and_ln590_6 & !icmp_ln580_7)> <Delay = 0.00>
ST_61 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%select_ln597_7 = select i1 %tmp_66, i30 1073741823, i30 0"   --->   Operation 816 'select' 'select_ln597_7' <Predicate = (!icmp_ln59 & !icmp_ln594_7 & and_ln590_6 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln590_14)   --->   "%select_ln594_7 = select i1 %icmp_ln594_7, i30 %trunc_ln595_7, i30 %select_ln597_7"   --->   Operation 817 'select' 'select_ln594_7' <Predicate = (!icmp_ln59 & and_ln590_6 & !icmp_ln580_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 818 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln590_14 = select i1 %and_ln590_6, i30 %select_ln594_7, i30 %select_ln591_6"   --->   Operation 818 'select' 'select_ln590_14' <Predicate = (!icmp_ln59 & !icmp_ln580_7)> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1547_7)   --->   "%select_ln580_6 = select i1 %icmp_ln580_7, i30 0, i30 %select_ln590_14"   --->   Operation 819 'select' 'select_ln580_6' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 820 [1/1] (2.46ns) (out node of the LUT)   --->   "%icmp_ln1547_7 = icmp_sgt  i30 %tmp_21, i30 %select_ln580_6"   --->   Operation 820 'icmp' 'icmp_ln1547_7' <Predicate = (!icmp_ln59)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 821 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln1547_7, void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7, void %_ifconv180" [correlator.cpp:62]   --->   Operation 821 'br' 'br_ln62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_61 : Operation 822 [1/1] (2.46ns)   --->   "%icmp_ln988_7 = icmp_eq  i30 %tmp_21, i30 0"   --->   Operation 822 'icmp' 'icmp_ln988_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 2.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %tmp_21, i32 29"   --->   Operation 823 'bitselect' 'tmp_67' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_61 : Operation 824 [1/1] (2.49ns)   --->   "%sub_ln992_7 = sub i30 0, i30 %tmp_21"   --->   Operation 824 'sub' 'sub_ln992_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 825 [1/1] (0.76ns)   --->   "%select_ln991_7 = select i1 %tmp_67, i30 %sub_ln992_7, i30 %tmp_21"   --->   Operation 825 'select' 'select_ln991_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.76> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 826 [1/1] (0.00ns)   --->   "%p_Result_8_7 = partselect i30 @llvm.part.select.i30, i30 %select_ln991_7, i32 29, i32 0"   --->   Operation 826 'partselect' 'p_Result_8_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_61 : Operation 827 [1/1] (0.00ns)   --->   "%p_Result_24_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 3, i30 %p_Result_8_7"   --->   Operation 827 'bitconcatenate' 'p_Result_24_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_61 : Operation 828 [1/1] (0.00ns)   --->   "%l_7 = cttz i32 @llvm.cttz.i32, i32 %p_Result_24_7, i1 1"   --->   Operation 828 'cttz' 'l_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_61 : Operation 829 [1/1] (2.55ns)   --->   "%sub_ln997_7 = sub i32 30, i32 %l_7"   --->   Operation 829 'sub' 'sub_ln997_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 830 [1/1] (0.00ns)   --->   "%trunc_ln997_7 = trunc i32 %sub_ln997_7"   --->   Operation 830 'trunc' 'trunc_ln997_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_61 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln1000_7 = trunc i32 %sub_ln997_7"   --->   Operation 831 'trunc' 'trunc_ln1000_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_61 : Operation 832 [1/1] (0.00ns)   --->   "%trunc_ln996_7 = trunc i32 %l_7"   --->   Operation 832 'trunc' 'trunc_ln996_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>

State 62 <SV = 61> <Delay = 6.00>
ST_62 : Operation 833 [1/1] (2.55ns)   --->   "%add_ln997_7 = add i32 %sub_ln997_7, i32 4294967272"   --->   Operation 833 'add' 'add_ln997_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln997_7, i32 1, i32 31"   --->   Operation 834 'partselect' 'tmp_68' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_62 : Operation 835 [1/1] (2.47ns)   --->   "%icmp_ln999_7 = icmp_sgt  i31 %tmp_68, i31 0"   --->   Operation 835 'icmp' 'icmp_ln999_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 836 [1/1] (1.78ns)   --->   "%sub_ln1000_7 = sub i5 23, i5 %trunc_ln1000_7"   --->   Operation 836 'sub' 'sub_ln1000_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_7)   --->   "%zext_ln1000_7 = zext i5 %sub_ln1000_7"   --->   Operation 837 'zext' 'zext_ln1000_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_62 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_7)   --->   "%lshr_ln1000_7 = lshr i30 1073741823, i30 %zext_ln1000_7"   --->   Operation 838 'lshr' 'lshr_ln1000_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1000_7)   --->   "%and_ln1000_7 = and i30 %select_ln991_7, i30 %lshr_ln1000_7"   --->   Operation 839 'and' 'and_ln1000_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 840 [1/1] (2.66ns) (out node of the LUT)   --->   "%icmp_ln1000_7 = icmp_ne  i30 %and_ln1000_7, i30 0"   --->   Operation 840 'icmp' 'icmp_ln1000_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 2.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_7)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln997_7, i32 31"   --->   Operation 841 'bitselect' 'tmp_69' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_62 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_7)   --->   "%xor_ln1002_7 = xor i1 %tmp_69, i1 1"   --->   Operation 842 'xor' 'xor_ln1002_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_7)   --->   "%and_ln999_7 = and i1 %icmp_ln999_7, i1 %icmp_ln1000_7"   --->   Operation 843 'and' 'and_ln999_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 844 [1/1] (2.49ns)   --->   "%add_ln1002_7 = add i30 %trunc_ln997_7, i30 1073741800"   --->   Operation 844 'add' 'add_ln1002_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 2.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_7)   --->   "%p_Result_15_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i30, i30 %select_ln991_7, i30 %add_ln1002_7"   --->   Operation 845 'bitselect' 'p_Result_15_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_62 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node tobool34_i_i283_7)   --->   "%or_ln1002_7 = or i1 %p_Result_15_7, i1 %and_ln999_7"   --->   Operation 846 'or' 'or_ln1002_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 847 [1/1] (2.47ns)   --->   "%icmp_ln1011_7 = icmp_sgt  i32 %add_ln997_7, i32 0"   --->   Operation 847 'icmp' 'icmp_ln1011_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 848 [1/1] (0.97ns) (out node of the LUT)   --->   "%tobool34_i_i283_7 = and i1 %or_ln1002_7, i1 %xor_ln1002_7"   --->   Operation 848 'and' 'tobool34_i_i283_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.97>
ST_63 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln1010_7 = zext i30 %select_ln991_7"   --->   Operation 849 'zext' 'zext_ln1010_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_63 : Operation 850 [1/1] (2.55ns)   --->   "%add_ln1011_7 = add i32 %sub_ln997_7, i32 4294967271"   --->   Operation 850 'add' 'add_ln1011_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & icmp_ln1011_7 & !icmp_ln988_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_7)   --->   "%zext_ln1011_7 = zext i32 %add_ln1011_7"   --->   Operation 851 'zext' 'zext_ln1011_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & icmp_ln1011_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_63 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_7)   --->   "%lshr_ln1011_7 = lshr i64 %zext_ln1010_7, i64 %zext_ln1011_7"   --->   Operation 852 'lshr' 'lshr_ln1011_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & icmp_ln1011_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 853 [1/1] (2.55ns)   --->   "%sub_ln1012_7 = sub i32 25, i32 %sub_ln997_7"   --->   Operation 853 'sub' 'sub_ln1012_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln1011_7 & !icmp_ln988_7)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_7)   --->   "%zext_ln1012_7 = zext i32 %sub_ln1012_7"   --->   Operation 854 'zext' 'zext_ln1012_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln1011_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_63 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_7)   --->   "%shl_ln1012_7 = shl i64 %zext_ln1010_7, i64 %zext_ln1012_7"   --->   Operation 855 'shl' 'shl_ln1012_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln1011_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_7)   --->   "%m_1_7 = select i1 %icmp_ln1011_7, i64 %lshr_ln1011_7, i64 %shl_ln1012_7"   --->   Operation 856 'select' 'm_1_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node add_ln1014_7)   --->   "%zext_ln1014_7 = zext i1 %tobool34_i_i283_7"   --->   Operation 857 'zext' 'zext_ln1014_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_63 : Operation 858 [1/1] (4.42ns) (out node of the LUT)   --->   "%add_ln1014_7 = add i64 %m_1_7, i64 %zext_ln1014_7"   --->   Operation 858 'add' 'add_ln1014_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 4.42> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 859 [1/1] (0.00ns)   --->   "%lshr_ln1015_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln1014_7, i32 1, i32 63"   --->   Operation 859 'partselect' 'lshr_ln1015_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_63 : Operation 860 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln1014_7, i32 25"   --->   Operation 860 'bitselect' 'tmp_70' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>

State 64 <SV = 63> <Delay = 5.61>
ST_64 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln1015_7 = zext i63 %lshr_ln1015_7"   --->   Operation 861 'zext' 'zext_ln1015_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_64 : Operation 862 [1/1] (1.24ns)   --->   "%select_ln996_7 = select i1 %tmp_70, i8 127, i8 126"   --->   Operation 862 'select' 'select_ln996_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 863 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017_7 = sub i8 8, i8 %trunc_ln996_7"   --->   Operation 863 'sub' 'sub_ln1017_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 864 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln1017_7 = add i8 %sub_ln1017_7, i8 %select_ln996_7"   --->   Operation 864 'add' 'add_ln1017_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %tmp_67, i8 %add_ln1017_7"   --->   Operation 865 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_64 : Operation 866 [1/1] (0.00ns)   --->   "%p_Result_26_7 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015_7, i9 %tmp_22, i32 23, i32 31"   --->   Operation 866 'partset' 'p_Result_26_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_64 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln750_7 = trunc i64 %p_Result_26_7"   --->   Operation 867 'trunc' 'trunc_ln750_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7 & !icmp_ln988_7)> <Delay = 0.00>
ST_64 : Operation 868 [1/1] (0.69ns)   --->   "%select_ln988_7 = select i1 %icmp_ln988_7, i32 0, i32 %trunc_ln750_7"   --->   Operation 868 'select' 'select_ln988_7' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 869 [1/1] (0.00ns)   --->   "%write_ln63 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_signal, i32 %select_ln988_7" [correlator.cpp:63]   --->   Operation 869 'write' 'write_ln63' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_64 : Operation 870 [1/1] (0.00ns)   --->   "%br_ln65 = br void %_ZN13ap_fixed_baseILi30ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ed.exit._crit_edge.7" [correlator.cpp:65]   --->   Operation 870 'br' 'br_ln65' <Predicate = (!icmp_ln59 & icmp_ln1547_7)> <Delay = 0.00>
ST_64 : Operation 871 [1/1] (0.00ns)   --->   "%i_1_0_load_2 = load i64 %i_1_0" [correlator.cpp:59]   --->   Operation 871 'load' 'i_1_0_load_2' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_64 : Operation 872 [1/1] (3.52ns)   --->   "%add_ln59 = add i64 %i_1_0_load_2, i64 8" [correlator.cpp:59]   --->   Operation 872 'add' 'add_ln59' <Predicate = (!icmp_ln59)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 873 [1/1] (1.58ns)   --->   "%store_ln59 = store i64 %add_ln59, i64 %i_1_0" [correlator.cpp:59]   --->   Operation 873 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 1.58>
ST_64 : Operation 874 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.0"   --->   Operation 874 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.44ns
The critical path consists of the following:
	wire read operation ('output_signal_read', correlator.cpp:62) on port 'output_signal' (correlator.cpp:62) [75]  (0 ns)
	'fpext' operation ('d_1') [77]  (4.44 ns)

 <State 2>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1') [77]  (4.44 ns)
	'icmp' operation ('icmp_ln580') [88]  (2.79 ns)

 <State 3>: 6.22ns
The critical path consists of the following:
	'sub' operation ('sub_ln584') [91]  (1.55 ns)
	'icmp' operation ('icmp_ln590') [92]  (1.99 ns)
	'select' operation ('select_ln590') [95]  (0.697 ns)
	'icmp' operation ('icmp_ln594') [109]  (1.99 ns)

 <State 4>: 4.61ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595') [111]  (0 ns)
	'select' operation ('select_ln594') [115]  (4.61 ns)

 <State 5>: 5.81ns
The critical path consists of the following:
	'sub' operation ('sub_ln992') [130]  (2.49 ns)
	'select' operation ('select_ln991') [131]  (0.768 ns)
	'cttz' operation ('l') [134]  (0 ns)
	'sub' operation ('sub_ln997') [135]  (2.55 ns)

 <State 6>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997') [137]  (2.55 ns)
	'icmp' operation ('icmp_ln999') [139]  (2.47 ns)
	'and' operation ('and_ln999') [148]  (0 ns)
	'or' operation ('or_ln1002') [151]  (0 ns)
	'and' operation ('tobool34_i_i283_0') [160]  (0.978 ns)

 <State 7>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011') [154]  (2.55 ns)
	'lshr' operation ('lshr_ln1011') [156]  (0 ns)
	'select' operation ('m_1_0') [161]  (0 ns)
	'add' operation ('add_ln1014') [163]  (4.42 ns)

 <State 8>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996') [167]  (1.25 ns)
	'add' operation ('add_ln1017') [170]  (3.67 ns)
	'select' operation ('select_ln988') [174]  (0.698 ns)

 <State 9>: 4.44ns
The critical path consists of the following:
	'phi' operation ('output_signal_load_1') with incoming values : ('output_signal_read', correlator.cpp:62) ('select_ln988') [178]  (0 ns)
	'fpext' operation ('d_1_1') [185]  (4.44 ns)

 <State 10>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1_1') [185]  (4.44 ns)
	'icmp' operation ('icmp_ln580_1') [196]  (2.79 ns)

 <State 11>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln584_1') [197]  (1.55 ns)
	'icmp' operation ('icmp_ln590_1') [198]  (1.99 ns)
	'select' operation ('select_ln590_1') [201]  (0.697 ns)

 <State 12>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612_1') [212]  (1.99 ns)
	'select' operation ('select_ln612_1') [215]  (0 ns)
	'select' operation ('select_ln591') [218]  (4.37 ns)

 <State 13>: 7.08ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_1') [207]  (0 ns)
	'select' operation ('select_ln594_1') [211]  (0 ns)
	'select' operation ('select_ln590_8') [222]  (4.61 ns)
	'select' operation ('select_ln580') [223]  (0 ns)
	'icmp' operation ('icmp_ln1547_1') [226]  (2.47 ns)

 <State 14>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997_1') [238]  (2.55 ns)
	'icmp' operation ('icmp_ln999_1') [240]  (2.47 ns)
	'and' operation ('and_ln999_1') [249]  (0 ns)
	'or' operation ('or_ln1002_1') [252]  (0 ns)
	'and' operation ('tobool34_i_i283_1') [261]  (0.978 ns)

 <State 15>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011_1') [255]  (2.55 ns)
	'lshr' operation ('lshr_ln1011_1') [257]  (0 ns)
	'select' operation ('m_1_1') [262]  (0 ns)
	'add' operation ('add_ln1014_1') [264]  (4.42 ns)

 <State 16>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996_1') [268]  (1.25 ns)
	'add' operation ('add_ln1017_1') [271]  (3.67 ns)
	'select' operation ('select_ln988_1') [275]  (0.698 ns)

 <State 17>: 4.44ns
The critical path consists of the following:
	'phi' operation ('output_signal_load_2') with incoming values : ('output_signal_read', correlator.cpp:62) ('select_ln988') ('select_ln988_1') [279]  (0 ns)
	'fpext' operation ('d_1_2') [281]  (4.44 ns)

 <State 18>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1_2') [281]  (4.44 ns)
	'icmp' operation ('icmp_ln580_2') [292]  (2.79 ns)

 <State 19>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln584_2') [293]  (1.55 ns)
	'icmp' operation ('icmp_ln590_2') [294]  (1.99 ns)
	'select' operation ('select_ln590_2') [297]  (0.697 ns)

 <State 20>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612_2') [308]  (1.99 ns)
	'select' operation ('select_ln612_2') [311]  (0 ns)
	'select' operation ('select_ln591_1') [314]  (4.37 ns)

 <State 21>: 7.08ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_2') [303]  (0 ns)
	'select' operation ('select_ln594_2') [307]  (0 ns)
	'select' operation ('select_ln590_9') [318]  (4.61 ns)
	'select' operation ('select_ln580_1') [319]  (0 ns)
	'icmp' operation ('icmp_ln1547_2') [322]  (2.47 ns)

 <State 22>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997_2') [334]  (2.55 ns)
	'icmp' operation ('icmp_ln999_2') [336]  (2.47 ns)
	'and' operation ('and_ln999_2') [345]  (0 ns)
	'or' operation ('or_ln1002_2') [348]  (0 ns)
	'and' operation ('tobool34_i_i283_2') [357]  (0.978 ns)

 <State 23>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011_2') [351]  (2.55 ns)
	'lshr' operation ('lshr_ln1011_2') [353]  (0 ns)
	'select' operation ('m_1_2') [358]  (0 ns)
	'add' operation ('add_ln1014_2') [360]  (4.42 ns)

 <State 24>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996_2') [364]  (1.25 ns)
	'add' operation ('add_ln1017_2') [367]  (3.67 ns)
	'select' operation ('select_ln988_2') [371]  (0.698 ns)

 <State 25>: 4.44ns
The critical path consists of the following:
	'phi' operation ('output_signal_load_3') with incoming values : ('output_signal_read', correlator.cpp:62) ('select_ln988') ('select_ln988_1') ('select_ln988_2') [375]  (0 ns)
	'fpext' operation ('d_1_3') [377]  (4.44 ns)

 <State 26>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1_3') [377]  (4.44 ns)
	'icmp' operation ('icmp_ln580_3') [388]  (2.79 ns)

 <State 27>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln584_3') [389]  (1.55 ns)
	'icmp' operation ('icmp_ln590_3') [390]  (1.99 ns)
	'select' operation ('select_ln590_3') [393]  (0.697 ns)

 <State 28>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612_3') [404]  (1.99 ns)
	'select' operation ('select_ln612_3') [407]  (0 ns)
	'select' operation ('select_ln591_2') [410]  (4.37 ns)

 <State 29>: 7.08ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_3') [399]  (0 ns)
	'select' operation ('select_ln594_3') [403]  (0 ns)
	'select' operation ('select_ln590_10') [414]  (4.61 ns)
	'select' operation ('select_ln580_2') [415]  (0 ns)
	'icmp' operation ('icmp_ln1547_3') [418]  (2.47 ns)

 <State 30>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997_3') [430]  (2.55 ns)
	'icmp' operation ('icmp_ln999_3') [432]  (2.47 ns)
	'and' operation ('and_ln999_3') [441]  (0 ns)
	'or' operation ('or_ln1002_3') [444]  (0 ns)
	'and' operation ('tobool34_i_i283_3') [453]  (0.978 ns)

 <State 31>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011_3') [447]  (2.55 ns)
	'lshr' operation ('lshr_ln1011_3') [449]  (0 ns)
	'select' operation ('m_1_3') [454]  (0 ns)
	'add' operation ('add_ln1014_3') [456]  (4.42 ns)

 <State 32>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996_3') [460]  (1.25 ns)
	'add' operation ('add_ln1017_3') [463]  (3.67 ns)
	'select' operation ('select_ln988_3') [467]  (0.698 ns)

 <State 33>: 4.44ns
The critical path consists of the following:
	'phi' operation ('output_signal_load_4') with incoming values : ('output_signal_read', correlator.cpp:62) ('select_ln988') ('select_ln988_1') ('select_ln988_2') ('select_ln988_3') [471]  (0 ns)
	'fpext' operation ('d_1_4') [473]  (4.44 ns)

 <State 34>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1_4') [473]  (4.44 ns)
	'icmp' operation ('icmp_ln580_4') [484]  (2.79 ns)

 <State 35>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln584_4') [485]  (1.55 ns)
	'icmp' operation ('icmp_ln590_4') [486]  (1.99 ns)
	'select' operation ('select_ln590_4') [489]  (0.697 ns)

 <State 36>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612_4') [500]  (1.99 ns)
	'select' operation ('select_ln612_4') [503]  (0 ns)
	'select' operation ('select_ln591_3') [506]  (4.37 ns)

 <State 37>: 7.08ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_4') [495]  (0 ns)
	'select' operation ('select_ln594_4') [499]  (0 ns)
	'select' operation ('select_ln590_11') [510]  (4.61 ns)
	'select' operation ('select_ln580_3') [511]  (0 ns)
	'icmp' operation ('icmp_ln1547_4') [514]  (2.47 ns)

 <State 38>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997_4') [526]  (2.55 ns)
	'icmp' operation ('icmp_ln999_4') [528]  (2.47 ns)
	'and' operation ('and_ln999_4') [537]  (0 ns)
	'or' operation ('or_ln1002_4') [540]  (0 ns)
	'and' operation ('tobool34_i_i283_4') [549]  (0.978 ns)

 <State 39>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011_4') [543]  (2.55 ns)
	'lshr' operation ('lshr_ln1011_4') [545]  (0 ns)
	'select' operation ('m_1_4') [550]  (0 ns)
	'add' operation ('add_ln1014_4') [552]  (4.42 ns)

 <State 40>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996_4') [556]  (1.25 ns)
	'add' operation ('add_ln1017_4') [559]  (3.67 ns)
	'select' operation ('select_ln988_4') [563]  (0.698 ns)

 <State 41>: 4.44ns
The critical path consists of the following:
	'phi' operation ('output_signal_load_5') with incoming values : ('output_signal_read', correlator.cpp:62) ('select_ln988') ('select_ln988_1') ('select_ln988_2') ('select_ln988_3') ('select_ln988_4') [567]  (0 ns)
	'fpext' operation ('d_1_5') [569]  (4.44 ns)

 <State 42>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1_5') [569]  (4.44 ns)
	'icmp' operation ('icmp_ln580_5') [580]  (2.79 ns)

 <State 43>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln584_5') [581]  (1.55 ns)
	'icmp' operation ('icmp_ln590_5') [582]  (1.99 ns)
	'select' operation ('select_ln590_5') [585]  (0.697 ns)

 <State 44>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612_5') [596]  (1.99 ns)
	'select' operation ('select_ln612_5') [599]  (0 ns)
	'select' operation ('select_ln591_4') [602]  (4.37 ns)

 <State 45>: 7.08ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_5') [591]  (0 ns)
	'select' operation ('select_ln594_5') [595]  (0 ns)
	'select' operation ('select_ln590_12') [606]  (4.61 ns)
	'select' operation ('select_ln580_4') [607]  (0 ns)
	'icmp' operation ('icmp_ln1547_5') [610]  (2.47 ns)

 <State 46>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997_5') [622]  (2.55 ns)
	'icmp' operation ('icmp_ln999_5') [624]  (2.47 ns)
	'and' operation ('and_ln999_5') [633]  (0 ns)
	'or' operation ('or_ln1002_5') [636]  (0 ns)
	'and' operation ('tobool34_i_i283_5') [645]  (0.978 ns)

 <State 47>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011_5') [639]  (2.55 ns)
	'lshr' operation ('lshr_ln1011_5') [641]  (0 ns)
	'select' operation ('m_1_5') [646]  (0 ns)
	'add' operation ('add_ln1014_5') [648]  (4.42 ns)

 <State 48>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996_5') [652]  (1.25 ns)
	'add' operation ('add_ln1017_5') [655]  (3.67 ns)
	'select' operation ('select_ln988_5') [659]  (0.698 ns)

 <State 49>: 4.44ns
The critical path consists of the following:
	'phi' operation ('output_signal_load_6') with incoming values : ('output_signal_read', correlator.cpp:62) ('select_ln988') ('select_ln988_1') ('select_ln988_2') ('select_ln988_3') ('select_ln988_4') ('select_ln988_5') [663]  (0 ns)
	'fpext' operation ('d_1_6') [665]  (4.44 ns)

 <State 50>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1_6') [665]  (4.44 ns)
	'icmp' operation ('icmp_ln580_6') [676]  (2.79 ns)

 <State 51>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln584_6') [677]  (1.55 ns)
	'icmp' operation ('icmp_ln590_6') [678]  (1.99 ns)
	'select' operation ('select_ln590_6') [681]  (0.697 ns)

 <State 52>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612_6') [692]  (1.99 ns)
	'select' operation ('select_ln612_6') [695]  (0 ns)
	'select' operation ('select_ln591_5') [698]  (4.37 ns)

 <State 53>: 7.08ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_6') [687]  (0 ns)
	'select' operation ('select_ln594_6') [691]  (0 ns)
	'select' operation ('select_ln590_13') [702]  (4.61 ns)
	'select' operation ('select_ln580_5') [703]  (0 ns)
	'icmp' operation ('icmp_ln1547_6') [706]  (2.47 ns)

 <State 54>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997_6') [718]  (2.55 ns)
	'icmp' operation ('icmp_ln999_6') [720]  (2.47 ns)
	'and' operation ('and_ln999_6') [729]  (0 ns)
	'or' operation ('or_ln1002_6') [732]  (0 ns)
	'and' operation ('tobool34_i_i283_6') [741]  (0.978 ns)

 <State 55>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011_6') [735]  (2.55 ns)
	'lshr' operation ('lshr_ln1011_6') [737]  (0 ns)
	'select' operation ('m_1_6') [742]  (0 ns)
	'add' operation ('add_ln1014_6') [744]  (4.42 ns)

 <State 56>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996_6') [748]  (1.25 ns)
	'add' operation ('add_ln1017_6') [751]  (3.67 ns)
	'select' operation ('select_ln988_6') [755]  (0.698 ns)

 <State 57>: 4.44ns
The critical path consists of the following:
	'phi' operation ('output_signal_load_7') with incoming values : ('output_signal_read', correlator.cpp:62) ('select_ln988') ('select_ln988_1') ('select_ln988_2') ('select_ln988_3') ('select_ln988_4') ('select_ln988_5') ('select_ln988_6') [759]  (0 ns)
	'fpext' operation ('d_1_7') [761]  (4.44 ns)

 <State 58>: 7.22ns
The critical path consists of the following:
	'fpext' operation ('d_1_7') [761]  (4.44 ns)
	'icmp' operation ('icmp_ln580_7') [772]  (2.79 ns)

 <State 59>: 4.23ns
The critical path consists of the following:
	'sub' operation ('sub_ln584_7') [773]  (1.55 ns)
	'icmp' operation ('icmp_ln590_7') [774]  (1.99 ns)
	'select' operation ('select_ln590_7') [777]  (0.697 ns)

 <State 60>: 6.36ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln612_7') [788]  (1.99 ns)
	'select' operation ('select_ln612_7') [791]  (0 ns)
	'select' operation ('select_ln591_6') [794]  (4.37 ns)

 <State 61>: 7.08ns
The critical path consists of the following:
	'ashr' operation ('ashr_ln595_7') [783]  (0 ns)
	'select' operation ('select_ln594_7') [787]  (0 ns)
	'select' operation ('select_ln590_14') [798]  (4.61 ns)
	'select' operation ('select_ln580_6') [799]  (0 ns)
	'icmp' operation ('icmp_ln1547_7') [802]  (2.47 ns)

 <State 62>: 6ns
The critical path consists of the following:
	'add' operation ('add_ln997_7') [814]  (2.55 ns)
	'icmp' operation ('icmp_ln999_7') [816]  (2.47 ns)
	'and' operation ('and_ln999_7') [825]  (0 ns)
	'or' operation ('or_ln1002_7') [828]  (0 ns)
	'and' operation ('tobool34_i_i283_7') [837]  (0.978 ns)

 <State 63>: 6.97ns
The critical path consists of the following:
	'add' operation ('add_ln1011_7') [831]  (2.55 ns)
	'lshr' operation ('lshr_ln1011_7') [833]  (0 ns)
	'select' operation ('m_1_7') [838]  (0 ns)
	'add' operation ('add_ln1014_7') [840]  (4.42 ns)

 <State 64>: 5.62ns
The critical path consists of the following:
	'select' operation ('select_ln996_7') [844]  (1.25 ns)
	'add' operation ('add_ln1017_7') [847]  (3.67 ns)
	'select' operation ('select_ln988_7') [851]  (0.698 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
