Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/work/Projects/FPGA_prj/test/cpld_test/simul1/main_isim_beh.exe" -prj "D:/work/Projects/FPGA_prj/test/cpld_test/simul1/main_beh.prj" "work.main" 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/work/Projects/FPGA_prj/test/cpld_test/simul1/main.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity main
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable D:/work/Projects/FPGA_prj/test/cpld_test/simul1/main_isim_beh.exe
Fuse Memory Usage: 30744 KB
Fuse CPU Usage: 373 ms
