#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 26 13:56:32 2023
# Process ID: 12811
# Current directory: /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new
# Command line: vivado
# Log file: /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/vivado.log
# Journal file: /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/vivado.jou
# Running On: acomputer, OS: Linux, CPU Frequency: 2746.199 MHz, CPU Physical cores: 8, Host memory: 16446 MB
#-----------------------------------------------------------
start_gui
open_project /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/lucas/Desktop/fpga/MatrixMultipy/project_1/project_1.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.xpr
update_compile_order -fileset sources_1
launch_simulation
source half_adder_tb.tcl
set_property top multi3_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source multi3_tb.tcl
export_ip_user_files -of_objects  [get_files /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/imports/new/fulladder_tb.sv] -no_script -reset -force -quiet
remove_files  /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/imports/new/fulladder_tb.sv
export_ip_user_files -of_objects  [get_files /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/half_adder_tb.sv] -no_script -reset -force -quiet
remove_files  /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.srcs/sources_1/new/half_adder_tb.sv
close_sim
launch_simulation
source multi3_tb.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
synth_design -top multi3_tb -part xc7k70tfbv676-1 -lint 
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property top multi3 [current_fileset]
synth_design -top multi3 -part xc7k70tfbv676-1 -lint 
update_compile_order -fileset sources_1
close_sim
launch_simulation
source multi3_tb.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
open_hw_manager
close_sim
close_sim
close_project
open_project /home/lucas/Desktop/fpga/FullAdder/FullAdder.xpr
update_compile_order -fileset sources_1
close_project
open_project /home/lucas/Desktop/fpga/3x3_mult/3x3_mult.xpr
update_compile_order -fileset sources_1
copy_run -name synth_1_copy_2 [get_runs synth_1] 
set_property part xc7a35tcpg236-1 [current_project]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.runs/impl_1/multi3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/lucas/Desktop/fpga/3x3_mult/3x3_mult.runs/impl_1/multi3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
launch_simulation
source multi3_tb.tcl
