#-----------------------------------------------------------
# Webtalk v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec  7 11:43:20 2018
# Process ID: 14752
# Current directory: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/xsim.dir/LockInAmplifierTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/xsim.dir/LockInAmplifierTestBench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/djb12169/RedPitaya/FPGA/release1/fpga/vivado2015_4/red_pitaya.sim/sim_1/behav/xsim/xsim.dir/LockInAmplifierTestBench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec  7 11:43:44 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 55.305 ; gain = 1.176
INFO: [Common 17-206] Exiting Webtalk at Fri Dec  7 11:43:44 2018...
