<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MSS_DEBUGSS" id="MSS_DEBUGSS">
  
  
  <register acronym="ONEMCU_APB_BASE" description="Start Address of ROM Table" id="ONEMCU_APB_BASE" offset="0x0" width="32">
    
  <bitfield begin="31" description="OneMCU APB Space : Start Address of ROM Table" end="0" id="ONEMCU_APB_BASE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_APB_BASE_END" description="End Address of ROM Table" id="ONEMCU_APB_BASE_END" offset="0xFFC" width="32">
    
  <bitfield begin="31" description="OneMCU APB Space : Endt Address of ROM Table" end="0" id="ONEMCU_APB_BASE_END" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_CONTROL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdjefbi.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdefejc.html" id="ONEMCU_CTI_CONTROL" offset="0x1000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" end="0" id="ONEMCU_CTI_CONTROL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INTACK" id="ONEMCU_CTI_INTACK" offset="0x1010" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INTACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_APPSET" id="ONEMCU_CTI_APPSET" offset="0x1014" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_APPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_APPCLEAR" id="ONEMCU_CTI_APPCLEAR" offset="0x1018" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_APPCLEAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_APPPULSE" id="ONEMCU_CTI_APPPULSE" offset="0x101C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_APPPULSE" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN0" id="ONEMCU_CTI_INEN0" offset="0x1020" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN1" id="ONEMCU_CTI_INEN1" offset="0x1024" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN2" id="ONEMCU_CTI_INEN2" offset="0x1028" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN3" id="ONEMCU_CTI_INEN3" offset="0x102C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN4" id="ONEMCU_CTI_INEN4" offset="0x1030" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN5" id="ONEMCU_CTI_INEN5" offset="0x1034" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN6" id="ONEMCU_CTI_INEN6" offset="0x1038" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_INEN7" id="ONEMCU_CTI_INEN7" offset="0x103C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_INEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN0" id="ONEMCU_CTI_OUTEN0" offset="0x10A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN1" id="ONEMCU_CTI_OUTEN1" offset="0x10A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN2" id="ONEMCU_CTI_OUTEN2" offset="0x10A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN3" id="ONEMCU_CTI_OUTEN3" offset="0x10AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN4" id="ONEMCU_CTI_OUTEN4" offset="0x10B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN5" id="ONEMCU_CTI_OUTEN5" offset="0x10B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN6" id="ONEMCU_CTI_OUTEN6" offset="0x10B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_OUTEN7" id="ONEMCU_CTI_OUTEN7" offset="0x10BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_OUTEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_TRIGINSTATUS" id="ONEMCU_CTI_TRIGINSTATUS" offset="0x1130" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_TRIGINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_TRIGOUTSTATUS" id="ONEMCU_CTI_TRIGOUTSTATUS" offset="0x1134" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_TRIGOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_CHINSTATUS" id="ONEMCU_CTI_CHINSTATUS" offset="0x1138" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_CHINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_CHOUTSTATUS" id="ONEMCU_CTI_CHOUTSTATUS" offset="0x113C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_CHOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_GATE" id="ONEMCU_CTI_GATE" offset="0x1140" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_GATE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ASICCTL" id="ONEMCU_CTI_ASICCTL" offset="0x1144" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ASICCTL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHINACK" id="ONEMCU_CTI_ITCHINACK" offset="0x1EDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGINACK" id="ONEMCU_CTI_ITTRIGINACK" offset="0x1EE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHOUT" id="ONEMCU_CTI_ITCHOUT" offset="0x1EE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGOUT" id="ONEMCU_CTI_ITTRIGOUT" offset="0x1EE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHOUTACK" id="ONEMCU_CTI_ITCHOUTACK" offset="0x1EEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGOUTACK" id="ONEMCU_CTI_ITTRIGOUTACK" offset="0x1EF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCHIN" id="ONEMCU_CTI_ITCHIN" offset="0x1EF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCHIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITTRIGIN" id="ONEMCU_CTI_ITTRIGIN" offset="0x1EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITTRIGIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_ITCTRL" id="ONEMCU_CTI_ITCTRL" offset="0x1F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Claim_Tag_Set" id="ONEMCU_CTI_Claim_Tag_Set" offset="0x1FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Claim_Tag_Set" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Claim_Tag_Clear" id="ONEMCU_CTI_Claim_Tag_Clear" offset="0x1FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Claim_Tag_Clear" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Lock_Access_Register" id="ONEMCU_CTI_Lock_Access_Register" offset="0x1FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Lock_Access_Register" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Lock_Status_Register" id="ONEMCU_CTI_Lock_Status_Register" offset="0x1FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Lock_Status_Register" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Authentication_Status" id="ONEMCU_CTI_Authentication_Status" offset="0x1FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Authentication_Status" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Device_ID" id="ONEMCU_CTI_Device_ID" offset="0x1FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Device_ID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Device_Type_Identifier" id="ONEMCU_CTI_Device_Type_Identifier" offset="0x1FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Device_Type_Identifier" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID4" id="ONEMCU_CTI_PeripheralID4" offset="0x1FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID5" id="ONEMCU_CTI_PeripheralID5" offset="0x1FD4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID6" id="ONEMCU_CTI_PeripheralID6" offset="0x1FD8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID7" id="ONEMCU_CTI_PeripheralID7" offset="0x1FDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID0" id="ONEMCU_CTI_PeripheralID0" offset="0x1FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID1" id="ONEMCU_CTI_PeripheralID1" offset="0x1FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID2" id="ONEMCU_CTI_PeripheralID2" offset="0x1FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_PeripheralID3" id="ONEMCU_CTI_PeripheralID3" offset="0x1FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_PeripheralID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID0" id="ONEMCU_CTI_Component_ID0" offset="0x1FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID1" id="ONEMCU_CTI_Component_ID1" offset="0x1FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID2" id="ONEMCU_CTI_Component_ID2" offset="0x1FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_CTI_Component_ID3" id="ONEMCU_CTI_Component_ID3" offset="0x1FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ONEMCU_CTI_Component_ID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_SPORTSZ" description="Supported port sizes" id="ONEMCU_TPIU_SPORTSZ" offset="0x2000" width="32">
    
  <bitfield begin="31" description="Supported port sizes" end="0" id="ONEMCU_TPIU_SPORTSZ" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CPORTSZ" description="Current port size" id="ONEMCU_TPIU_CPORTSZ" offset="0x2004" width="32">
    
  <bitfield begin="31" description="Current port size" end="0" id="ONEMCU_TPIU_CPORTSZ" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_STRIGM" description="Supported trigger modes" id="ONEMCU_TPIU_STRIGM" offset="0x2100" width="32">
    
  <bitfield begin="31" description="Supported trigger modes" end="0" id="ONEMCU_TPIU_STRIGM" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_TRIGCNT" description="Trigger counter value" id="ONEMCU_TPIU_TRIGCNT" offset="0x2104" width="32">
    
  <bitfield begin="31" description="Trigger counter value" end="0" id="ONEMCU_TPIU_TRIGCNT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_TRIGMUL" description="Trigger multiplier" id="ONEMCU_TPIU_TRIGMUL" offset="0x2108" width="32">
    
  <bitfield begin="31" description="Trigger multiplier" end="0" id="ONEMCU_TPIU_TRIGMUL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_STSTPTRN" description="Supported test pattern/modes" id="ONEMCU_TPIU_STSTPTRN" offset="0x2200" width="32">
    
  <bitfield begin="31" description="Supported test pattern/modes" end="0" id="ONEMCU_TPIU_STSTPTRN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CTSTPTRN" description="Current test pattern/mode" id="ONEMCU_TPIU_CTSTPTRN" offset="0x2204" width="32">
    
  <bitfield begin="31" description="Current test pattern/mode" end="0" id="ONEMCU_TPIU_CTSTPTRN" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_TPRCNTR" description="Test pattern repeat counter" id="ONEMCU_TPIU_TPRCNTR" offset="0x2208" width="32">
    
  <bitfield begin="31" description="Test pattern repeat counter" end="0" id="ONEMCU_TPIU_TPRCNTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_FFSTS" description="Formatter and flush status" id="ONEMCU_TPIU_FFSTS" offset="0x2300" width="32">
    
  <bitfield begin="31" description="Formatter and flush status" end="0" id="ONEMCU_TPIU_FFSTS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_FFCTRL" description="Formatter and flush control" id="ONEMCU_TPIU_FFCTRL" offset="0x2304" width="32">
    
  <bitfield begin="31" description="Formatter and flush control" end="0" id="ONEMCU_TPIU_FFCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_FSCNTR" description="Formatter synchronization counter" id="ONEMCU_TPIU_FSCNTR" offset="0x2308" width="32">
    
  <bitfield begin="31" description="Formatter synchronization counter" end="0" id="ONEMCU_TPIU_FSCNTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_EXCTLIN" description="EXTCTL In Port" id="ONEMCU_TPIU_EXCTLIN" offset="0x2400" width="32">
    
  <bitfield begin="31" description="EXTCTL In Port" end="0" id="ONEMCU_TPIU_EXCTLIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_EXCTLOUT" description="EXTCTL Out Port" id="ONEMCU_TPIU_EXCTLOUT" offset="0x2404" width="32">
    
  <bitfield begin="31" description="EXTCTL Out Port" end="0" id="ONEMCU_TPIU_EXCTLOUT" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITTRFLINACK" description="Integration Register, ITTRFLINACK" id="ONEMCU_TPIU_ITTRFLINACK" offset="0x2EE4" width="32">
    
  <bitfield begin="31" description="Integration Register, ITTRFLINACK" end="0" id="ONEMCU_TPIU_ITTRFLINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITTRFLIN" description="Integration Register, ITTRFLIN" id="ONEMCU_TPIU_ITTRFLIN" offset="0x2EE8" width="32">
    
  <bitfield begin="31" description="Integration Register, ITTRFLIN" end="0" id="ONEMCU_TPIU_ITTRFLIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBDATA0" description="Integration Register, ITATBDATA0" id="ONEMCU_TPIU_ITATBDATA0" offset="0x2EEC" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBDATA0" end="0" id="ONEMCU_TPIU_ITATBDATA0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBCTR2" description="Integration Register, ITATBCTR2" id="ONEMCU_TPIU_ITATBCTR2" offset="0x2EF0" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBCTR2" end="0" id="ONEMCU_TPIU_ITATBCTR2" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBCTR1" description="Integration Register, ITATBCTR1" id="ONEMCU_TPIU_ITATBCTR1" offset="0x2EF4" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBCTR1" end="0" id="ONEMCU_TPIU_ITATBCTR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITATBCTR0" description="Integration Register, ITATBCTR0" id="ONEMCU_TPIU_ITATBCTR0" offset="0x2EF8" width="32">
    
  <bitfield begin="31" description="Integration Register, ITATBCTR0" end="0" id="ONEMCU_TPIU_ITATBCTR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_ITCTRL" description="Integration Mode Control Register" id="ONEMCU_TPIU_ITCTRL" offset="0x2F00" width="32">
    
  <bitfield begin="31" description="Integration Mode Control Register" end="0" id="ONEMCU_TPIU_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CLAIMSET" description="Claim Tag Set" id="ONEMCU_TPIU_CLAIMSET" offset="0x2FA0" width="32">
    
  <bitfield begin="31" description="Claim Tag Set" end="0" id="ONEMCU_TPIU_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CLAIMCLR" description="Claim Tag Clear" id="ONEMCU_TPIU_CLAIMCLR" offset="0x2FA4" width="32">
    
  <bitfield begin="31" description="Claim Tag Clear" end="0" id="ONEMCU_TPIU_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_LAR" description="Lock status" id="ONEMCU_TPIU_LAR" offset="0x2FB0" width="32">
    
  <bitfield begin="31" description="Lock status" end="0" id="ONEMCU_TPIU_LAR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_LSR" description="Lock Access" id="ONEMCU_TPIU_LSR" offset="0x2FB4" width="32">
    
  <bitfield begin="31" description="Lock Access" end="0" id="ONEMCU_TPIU_LSR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_AUTHSTATUS" description="Authentication status" id="ONEMCU_TPIU_AUTHSTATUS" offset="0x2FB8" width="32">
    
  <bitfield begin="31" description="Authentication status" end="0" id="ONEMCU_TPIU_AUTHSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_DEVID" description="Device ID" id="ONEMCU_TPIU_DEVID" offset="0x2FC8" width="32">
    
  <bitfield begin="31" description="Device ID" end="0" id="ONEMCU_TPIU_DEVID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_DEVTYPE" description="Device type identifier" id="ONEMCU_TPIU_DEVTYPE" offset="0x2FCC" width="32">
    
  <bitfield begin="31" description="Device type identifier" end="0" id="ONEMCU_TPIU_DEVTYPE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR4" description="Peripheral ID4" id="ONEMCU_TPIU_PIDR4" offset="0x2FD0" width="32">
    
  <bitfield begin="31" description="Peripheral ID4" end="0" id="ONEMCU_TPIU_PIDR4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR5" description="Peripheral ID5" id="ONEMCU_TPIU_PIDR5" offset="0x2FD4" width="32">
    
  <bitfield begin="31" description="Peripheral ID5" end="0" id="ONEMCU_TPIU_PIDR5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR6" description="Peripheral ID6" id="ONEMCU_TPIU_PIDR6" offset="0x2FD8" width="32">
    
  <bitfield begin="31" description="Peripheral ID6" end="0" id="ONEMCU_TPIU_PIDR6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR7" description="Peripheral ID7" id="ONEMCU_TPIU_PIDR7" offset="0x2FDC" width="32">
    
  <bitfield begin="31" description="Peripheral ID7" end="0" id="ONEMCU_TPIU_PIDR7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR0" description="Peripheral ID0" id="ONEMCU_TPIU_PIDR0" offset="0x2FE0" width="32">
    
  <bitfield begin="31" description="Peripheral ID0" end="0" id="ONEMCU_TPIU_PIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR1" description="Peripheral ID1" id="ONEMCU_TPIU_PIDR1" offset="0x2FE4" width="32">
    
  <bitfield begin="31" description="Peripheral ID1" end="0" id="ONEMCU_TPIU_PIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR2" description="Peripheral ID2" id="ONEMCU_TPIU_PIDR2" offset="0x2FE8" width="32">
    
  <bitfield begin="31" description="Peripheral ID2" end="0" id="ONEMCU_TPIU_PIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_PIDR3" description="Peripheral ID3" id="ONEMCU_TPIU_PIDR3" offset="0x2FEC" width="32">
    
  <bitfield begin="31" description="Peripheral ID3" end="0" id="ONEMCU_TPIU_PIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR0" description="Component ID0" id="ONEMCU_TPIU_CIDR0" offset="0x2FF0" width="32">
    
  <bitfield begin="31" description="Component ID0" end="0" id="ONEMCU_TPIU_CIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR1" description="Component ID1" id="ONEMCU_TPIU_CIDR1" offset="0x2FF4" width="32">
    
  <bitfield begin="31" description="Component ID1" end="0" id="ONEMCU_TPIU_CIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR2" description="Component ID2" id="ONEMCU_TPIU_CIDR2" offset="0x2FF8" width="32">
    
  <bitfield begin="31" description="Component ID2" end="0" id="ONEMCU_TPIU_CIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ONEMCU_TPIU_CIDR3" description="Component ID3" id="ONEMCU_TPIU_CIDR3" offset="0x2FFC" width="32">
    
  <bitfield begin="31" description="Component ID3" end="0" id="ONEMCU_TPIU_CIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_IDFILTER0" description="ID filtering for ATB master port 0" id="MSS_ATB_IDFILTER0" offset="0x12000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDFGIED.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDBDCII.html" end="0" id="MSS_ATB_IDFILTER0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_IDFILTER1" description="ID filtering for ATB master port 1" id="MSS_ATB_IDFILTER1" offset="0x12004" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_IDFILTER1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_ITATBCTR1" description="Integration Mode ATB Control 1 Register" id="MSS_ATB_ITATBCTR1" offset="0x12EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_ITATBCTR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_ITATBCTR0" description="Integration Mode ATB Control 0 Register" id="MSS_ATB_ITATBCTR0" offset="0x12EFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_ITATBCTR0" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_ITCTRL" description="Integration Mode Control Register" id="MSS_ATB_ITCTRL" offset="0x12F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_CLAIMSET" description="Claim Tag Set Register" id="MSS_ATB_CLAIMSET" offset="0x12FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_CLAIMCLR" description="Claim Tag Clear Register" id="MSS_ATB_CLAIMCLR" offset="0x12FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_LAR" description="Lock Access Register" id="MSS_ATB_LAR" offset="0x12FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_LAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_LSR" description="Lock Status " id="MSS_ATB_LSR" offset="0x12FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_LSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_AUTHSTATUS" description="Authentication Status Register" id="MSS_ATB_AUTHSTATUS" offset="0x12FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_AUTHSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_DEVID" description="Device Configuration Register" id="MSS_ATB_DEVID" offset="0x12FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_DEVID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_DEVTYPE" description="Device Type Identifier Register" id="MSS_ATB_DEVTYPE" offset="0x12FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_DEVTYPE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_PIDR4" description="Peripheral ID4 Register" id="MSS_ATB_PIDR4" offset="0x12FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_PIDR4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_RESERVED1" description="Reserved" id="MSS_ATB_RESERVED1" offset="0x12FD4" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="MSS_ATB_RESERVED1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_RESERVED2" description="Reserved" id="MSS_ATB_RESERVED2" offset="0x12FD8" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="MSS_ATB_RESERVED2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_RESERVED3" description="Reserved" id="MSS_ATB_RESERVED3" offset="0x12FDC" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="MSS_ATB_RESERVED3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_PIDR0" description="Peripheral ID0 Register" id="MSS_ATB_PIDR0" offset="0x12FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_PIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_PIDR1" description="Peripheral ID1 Register" id="MSS_ATB_PIDR1" offset="0x12FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_PIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_PIDR2" description="Peripheral ID2 Register" id="MSS_ATB_PIDR2" offset="0x12FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_PIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_PIDR3" description="Peripheral ID3 Register" id="MSS_ATB_PIDR3" offset="0x12FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_PIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_CIDR0" description="Component ID0 Register" id="MSS_ATB_CIDR0" offset="0x12FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_CIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_CIDR1" description="Component ID1 Register" id="MSS_ATB_CIDR1" offset="0x12FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_CIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_CIDR2" description="Component ID2 Register" id="MSS_ATB_CIDR2" offset="0x12FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_CIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_ATB_CIDR3" description="Component ID3 Register" id="MSS_ATB_CIDR3" offset="0x12FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ATB_CIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RDP" description="ETBRAMDepthRegister" id="ETB_RDP" offset="0x13004" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDIEIAJ.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDDBEHG.html" end="0" id="ETB_RDP" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_STS" description="ETBStatusRegister" id="ETB_STS" offset="0x1300C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_STS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RRD" description="ETBRAMReadDataRegister" id="ETB_RRD" offset="0x13010" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_RRD" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RRP" description="ETBRAMReadPointerRegister" id="ETB_RRP" offset="0x13014" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_RRP" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RWP" description="ETBRAMWritePointerRegister" id="ETB_RWP" offset="0x13018" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_RWP" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_TRG" description="ETBTriggerCounterRegister" id="ETB_TRG" offset="0x1301C" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_TRG" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_CTL" description="ETBControlRegister" id="ETB_CTL" offset="0x13020" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_CTL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RWD" description="ETBRAMWriteDataRegister" id="ETB_RWD" offset="0x13024" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_RWD" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_FFSR" description="ETBFormatterandFlushStatusRegister" id="ETB_FFSR" offset="0x13300" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_FFSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_FFCR" description="ETBFormatterandFlushControlRegister" id="ETB_FFCR" offset="0x13304" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_FFCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITMISCOP0" description="IntegrationTestMiscellaneousOutputRegister0" id="ETB_ITMISCOP0" offset="0x13EE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITMISCOP0" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITTRFLINACK" description="IntegrationTestTriggerInandFlushInAcknowledgeRegister" id="ETB_ITTRFLINACK" offset="0x13EE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITTRFLINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITTRFLIN" description="IntegrationTestTriggerInandFlushInRegister" id="ETB_ITTRFLIN" offset="0x13EE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITTRFLIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITATBDATA0" description="IntegrationTestATBDataRegister0" id="ETB_ITATBDATA0" offset="0x13EEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITATBDATA0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITATBCTR2" description="IntegrationTestATBControlRegister2" id="ETB_ITATBCTR2" offset="0x13EF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITATBCTR2" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITATBCTR1" description="IntegrationTestATBControlRegister1" id="ETB_ITATBCTR1" offset="0x13EF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITATBCTR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITATBCTR0" description="IntegrationTestATBControlRegister0" id="ETB_ITATBCTR0" offset="0x13EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITATBCTR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_ITCTRL" description="IntegrationModeControlRegister" id="ETB_ITCTRL" offset="0x13F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_CLAIMSET" description="ClaimTagSetRegister" id="ETB_CLAIMSET" offset="0x13FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_CLAIMCLR" description="ClaimTagClearRegister" id="ETB_CLAIMCLR" offset="0x13FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_LAR" description="LockAccessRegister" id="ETB_LAR" offset="0x13FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_LAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_LSR" description="LockStatusRegister" id="ETB_LSR" offset="0x13FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_LSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_AUTHSTATUS" description="AuthenticationStatusRegister" id="ETB_AUTHSTATUS" offset="0x13FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_AUTHSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_DEVID" description="DeviceConfigurationRegister" id="ETB_DEVID" offset="0x13FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_DEVID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_DEVTYPE" description="DeviceTypeIdentifierRegister" id="ETB_DEVTYPE" offset="0x13FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_DEVTYPE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_PIDR4" description="PeripheralID4Register" id="ETB_PIDR4" offset="0x13FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_PIDR4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RESERVED4" description="Reserved" id="ETB_RESERVED4" offset="0x13FD4" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="ETB_RESERVED4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RESERVED5" description="Reserved" id="ETB_RESERVED5" offset="0x13FD8" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="ETB_RESERVED5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_RESERVED6" description="Reserved" id="ETB_RESERVED6" offset="0x13FDC" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="ETB_RESERVED6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_PIDR0" description="PeripheralID0Register" id="ETB_PIDR0" offset="0x13FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_PIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_PIDR1" description="PeripheralID1Register" id="ETB_PIDR1" offset="0x13FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_PIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_PIDR2" description="PeripheralID2Register" id="ETB_PIDR2" offset="0x13FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_PIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_PIDR3" description="PeripheralID3Register" id="ETB_PIDR3" offset="0x13FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_PIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_CIDR0" description="ComponentID0Register" id="ETB_CIDR0" offset="0x13FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_CIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_CIDR1" description="ComponentID1Register" id="ETB_CIDR1" offset="0x13FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_CIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_CIDR2" description="ComponentID2Register" id="ETB_CIDR2" offset="0x13FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_CIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="ETB_CIDR3" description="ComponentID3Register" id="ETB_CIDR3" offset="0x13FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="ETB_CIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_IDFILTER0" description="ID filtering for ATB master port 0" id="HSM_CM4_ATB_IDFILTER0" offset="0x15000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDFGIED.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDBDCII.html" end="0" id="HSM_CM4_ATB_IDFILTER0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_IDFILTER1" description="ID filtering for ATB master port 1" id="HSM_CM4_ATB_IDFILTER1" offset="0x15004" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_IDFILTER1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_ITATBCTR1" description="Integration Mode ATB Control 1 Register" id="HSM_CM4_ATB_ITATBCTR1" offset="0x15EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_ITATBCTR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_ITATBCTR0" description="Integration Mode ATB Control 0 Register" id="HSM_CM4_ATB_ITATBCTR0" offset="0x15EFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_ITATBCTR0" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_ITCTRL" description="Integration Mode Control Register" id="HSM_CM4_ATB_ITCTRL" offset="0x15F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_CLAIMSET" description="Claim Tag Set Register" id="HSM_CM4_ATB_CLAIMSET" offset="0x15FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_CLAIMCLR" description="Claim Tag Clear Register" id="HSM_CM4_ATB_CLAIMCLR" offset="0x15FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_LAR" description="Lock Access Register" id="HSM_CM4_ATB_LAR" offset="0x15FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_LAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_LSR" description="Lock Status " id="HSM_CM4_ATB_LSR" offset="0x15FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_LSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_AUTHSTATUS" description="Authentication Status Register" id="HSM_CM4_ATB_AUTHSTATUS" offset="0x15FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_AUTHSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_DEVID" description="Device Configuration Register" id="HSM_CM4_ATB_DEVID" offset="0x15FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_DEVID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_DEVTYPE" description="Device Type Identifier Register" id="HSM_CM4_ATB_DEVTYPE" offset="0x15FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_DEVTYPE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_PIDR4" description="Peripheral ID4 Register" id="HSM_CM4_ATB_PIDR4" offset="0x15FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_PIDR4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_RESERVED1" description="Reserved" id="HSM_CM4_ATB_RESERVED1" offset="0x15FD4" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="HSM_CM4_ATB_RESERVED1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_RESERVED2" description="Reserved" id="HSM_CM4_ATB_RESERVED2" offset="0x15FD8" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="HSM_CM4_ATB_RESERVED2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_RESERVED3" description="Reserved" id="HSM_CM4_ATB_RESERVED3" offset="0x15FDC" width="32">
    
  <bitfield begin="31" description="Reserved" end="0" id="HSM_CM4_ATB_RESERVED3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_PIDR0" description="Peripheral ID0 Register" id="HSM_CM4_ATB_PIDR0" offset="0x15FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_PIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_PIDR1" description="Peripheral ID1 Register" id="HSM_CM4_ATB_PIDR1" offset="0x15FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_PIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_PIDR2" description="Peripheral ID2 Register" id="HSM_CM4_ATB_PIDR2" offset="0x15FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_PIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_PIDR3" description="Peripheral ID3 Register" id="HSM_CM4_ATB_PIDR3" offset="0x15FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_PIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_CIDR0" description="Component ID0 Register" id="HSM_CM4_ATB_CIDR0" offset="0x15FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_CIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_CIDR1" description="Component ID1 Register" id="HSM_CM4_ATB_CIDR1" offset="0x15FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_CIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_CIDR2" description="Component ID2 Register" id="HSM_CM4_ATB_CIDR2" offset="0x15FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_CIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_ATB_CIDR3" description="Component ID3 Register" id="HSM_CM4_ATB_CIDR3" offset="0x15FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_ATB_CIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_CONTROL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdjefbi.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdefejc.html" id="HSM_CM4_CTI_CONTROL" offset="0x18000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" end="0" id="HSM_CM4_CTI_CONTROL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INTACK" id="HSM_CM4_CTI_INTACK" offset="0x18010" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INTACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_APPSET" id="HSM_CM4_CTI_APPSET" offset="0x18014" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_APPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_APPCLEAR" id="HSM_CM4_CTI_APPCLEAR" offset="0x18018" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_APPCLEAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_APPPULSE" id="HSM_CM4_CTI_APPPULSE" offset="0x1801C" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_APPPULSE" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN0" id="HSM_CM4_CTI_INEN0" offset="0x18020" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN1" id="HSM_CM4_CTI_INEN1" offset="0x18024" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN2" id="HSM_CM4_CTI_INEN2" offset="0x18028" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN3" id="HSM_CM4_CTI_INEN3" offset="0x1802C" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN4" id="HSM_CM4_CTI_INEN4" offset="0x18030" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN5" id="HSM_CM4_CTI_INEN5" offset="0x18034" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN6" id="HSM_CM4_CTI_INEN6" offset="0x18038" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_INEN7" id="HSM_CM4_CTI_INEN7" offset="0x1803C" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_INEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN0" id="HSM_CM4_CTI_OUTEN0" offset="0x180A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN1" id="HSM_CM4_CTI_OUTEN1" offset="0x180A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN2" id="HSM_CM4_CTI_OUTEN2" offset="0x180A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN3" id="HSM_CM4_CTI_OUTEN3" offset="0x180AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN4" id="HSM_CM4_CTI_OUTEN4" offset="0x180B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN5" id="HSM_CM4_CTI_OUTEN5" offset="0x180B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN6" id="HSM_CM4_CTI_OUTEN6" offset="0x180B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_OUTEN7" id="HSM_CM4_CTI_OUTEN7" offset="0x180BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_OUTEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_TRIGINSTATUS" id="HSM_CM4_CTI_TRIGINSTATUS" offset="0x18130" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_TRIGINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_TRIGOUTSTATUS" id="HSM_CM4_CTI_TRIGOUTSTATUS" offset="0x18134" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_TRIGOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_CHINSTATUS" id="HSM_CM4_CTI_CHINSTATUS" offset="0x18138" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_CHINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_CHOUTSTATUS" id="HSM_CM4_CTI_CHOUTSTATUS" offset="0x1813C" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_CHOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_GATE" id="HSM_CM4_CTI_GATE" offset="0x18140" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_GATE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ASICCTL" id="HSM_CM4_CTI_ASICCTL" offset="0x18144" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ASICCTL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITCHINACK" id="HSM_CM4_CTI_ITCHINACK" offset="0x18EDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITCHINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITTRIGINACK" id="HSM_CM4_CTI_ITTRIGINACK" offset="0x18EE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITTRIGINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITCHOUT" id="HSM_CM4_CTI_ITCHOUT" offset="0x18EE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITCHOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITTRIGOUT" id="HSM_CM4_CTI_ITTRIGOUT" offset="0x18EE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITTRIGOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITCHOUTACK" id="HSM_CM4_CTI_ITCHOUTACK" offset="0x18EEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITCHOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITTRIGOUTACK" id="HSM_CM4_CTI_ITTRIGOUTACK" offset="0x18EF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITTRIGOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITCHIN" id="HSM_CM4_CTI_ITCHIN" offset="0x18EF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITCHIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITTRIGIN" id="HSM_CM4_CTI_ITTRIGIN" offset="0x18EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITTRIGIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_ITCTRL" id="HSM_CM4_CTI_ITCTRL" offset="0x18F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Claim_Tag_Set" id="HSM_CM4_CTI_Claim_Tag_Set" offset="0x18FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Claim_Tag_Set" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Claim_Tag_Clear" id="HSM_CM4_CTI_Claim_Tag_Clear" offset="0x18FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Claim_Tag_Clear" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Lock_Access_Register" id="HSM_CM4_CTI_Lock_Access_Register" offset="0x18FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Lock_Access_Register" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Lock_Status_Register" id="HSM_CM4_CTI_Lock_Status_Register" offset="0x18FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Lock_Status_Register" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Authentication_Status" id="HSM_CM4_CTI_Authentication_Status" offset="0x18FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Authentication_Status" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Device_ID" id="HSM_CM4_CTI_Device_ID" offset="0x18FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Device_ID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Device_Type_Identifier" id="HSM_CM4_CTI_Device_Type_Identifier" offset="0x18FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Device_Type_Identifier" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID4" id="HSM_CM4_CTI_PeripheralID4" offset="0x18FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID5" id="HSM_CM4_CTI_PeripheralID5" offset="0x18FD4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID6" id="HSM_CM4_CTI_PeripheralID6" offset="0x18FD8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID7" id="HSM_CM4_CTI_PeripheralID7" offset="0x18FDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID0" id="HSM_CM4_CTI_PeripheralID0" offset="0x18FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID1" id="HSM_CM4_CTI_PeripheralID1" offset="0x18FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID2" id="HSM_CM4_CTI_PeripheralID2" offset="0x18FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_PeripheralID3" id="HSM_CM4_CTI_PeripheralID3" offset="0x18FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_PeripheralID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Component_ID0" id="HSM_CM4_CTI_Component_ID0" offset="0x18FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Component_ID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Component_ID1" id="HSM_CM4_CTI_Component_ID1" offset="0x18FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Component_ID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Component_ID2" id="HSM_CM4_CTI_Component_ID2" offset="0x18FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Component_ID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="HSM_CM4_CTI_Component_ID3" id="HSM_CM4_CTI_Component_ID3" offset="0x18FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="HSM_CM4_CTI_Component_ID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGDIDR" description="Debug Identification Register" id="RSS_APB_DBGDIDR" offset="0x1A000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0363e/Cegejeeb.html Debug Identification Register" end="0" id="RSS_APB_DBGDIDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWFAR" description="Watchpoint Fault Address Register" id="RSS_APB_DBGWFAR" offset="0x1A018" width="32">
    
  <bitfield begin="31" description="Watchpoint Fault Address Register" end="0" id="RSS_APB_DBGWFAR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGVCR" description="Vector Catch Register" id="RSS_APB_DBGVCR" offset="0x1A01C" width="32">
    
  <bitfield begin="31" description="Vector Catch Register" end="0" id="RSS_APB_DBGVCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGECR" description="Not Implemented" id="RSS_APB_DBGECR" offset="0x1A024" width="32">
    
  <bitfield begin="31" description="Not Implemented" end="0" id="RSS_APB_DBGECR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGDSCCR" description="Debug State Cache Control Register" id="RSS_APB_DBGDSCCR" offset="0x1A028" width="32">
    
  <bitfield begin="31" description="Debug State Cache Control Register" end="0" id="RSS_APB_DBGDSCCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGDTRRX" description="Host to Target Data Transfer Register" id="RSS_APB_DBGDTRRX" offset="0x1A080" width="32">
    
  <bitfield begin="31" description="Host to Target Data Transfer Register" end="0" id="RSS_APB_DBGDTRRX" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGITR" description="Instruction Transfer Register" id="RSS_APB_DBGITR" offset="0x1A084" width="32">
    
  <bitfield begin="31" description="Instruction Transfer Register" end="0" id="RSS_APB_DBGITR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGDSCR" description="Debug Status and Control Register" id="RSS_APB_DBGDSCR" offset="0x1A088" width="32">
    
  <bitfield begin="31" description="Debug Status and Control Register" end="0" id="RSS_APB_DBGDSCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGDTRTX" description="Target to Host Data Transfer Register" id="RSS_APB_DBGDTRTX" offset="0x1A08C" width="32">
    
  <bitfield begin="31" description="Target to Host Data Transfer Register" end="0" id="RSS_APB_DBGDTRTX" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGDRCR" description="Debug Run Control Register" id="RSS_APB_DBGDRCR" offset="0x1A090" width="32">
    
  <bitfield begin="31" description="Debug Run Control Register" end="0" id="RSS_APB_DBGDRCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR0" description="Break Point Value Register 0" id="RSS_APB_DBGBVR0" offset="0x1A100" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 0" end="0" id="RSS_APB_DBGBVR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR1" description="Break Point Value Register 1" id="RSS_APB_DBGBVR1" offset="0x1A104" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 1" end="0" id="RSS_APB_DBGBVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR2" description="Break Point Value Register 2" id="RSS_APB_DBGBVR2" offset="0x1A108" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 2" end="0" id="RSS_APB_DBGBVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR3" description="Break Point Value Register 3" id="RSS_APB_DBGBVR3" offset="0x1A10C" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 3" end="0" id="RSS_APB_DBGBVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR4" description="Break Point Value Register 4" id="RSS_APB_DBGBVR4" offset="0x1A110" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 4" end="0" id="RSS_APB_DBGBVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR5" description="Break Point Value Register 5" id="RSS_APB_DBGBVR5" offset="0x1A114" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 5" end="0" id="RSS_APB_DBGBVR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR6" description="Break Point Value Register 6" id="RSS_APB_DBGBVR6" offset="0x1A118" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 6" end="0" id="RSS_APB_DBGBVR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBVR7" description="Break Point Value Register 7" id="RSS_APB_DBGBVR7" offset="0x1A11C" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 7" end="0" id="RSS_APB_DBGBVR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR0" description="Break Point Control Register 0" id="RSS_APB_DBGBCR0" offset="0x1A140" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 0" end="0" id="RSS_APB_DBGBCR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR1" description="Break Point Control Register 1" id="RSS_APB_DBGBCR1" offset="0x1A144" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 1" end="0" id="RSS_APB_DBGBCR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR2" description="Break Point Control Register 2" id="RSS_APB_DBGBCR2" offset="0x1A148" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 2" end="0" id="RSS_APB_DBGBCR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR3" description="Break Point Control Register 3" id="RSS_APB_DBGBCR3" offset="0x1A14C" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 3" end="0" id="RSS_APB_DBGBCR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR4" description="Break Point Control Register 4" id="RSS_APB_DBGBCR4" offset="0x1A150" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 4" end="0" id="RSS_APB_DBGBCR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR5" description="Break Point Control Register 5" id="RSS_APB_DBGBCR5" offset="0x1A154" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 5" end="0" id="RSS_APB_DBGBCR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR6" description="Break Point Control Register 6" id="RSS_APB_DBGBCR6" offset="0x1A158" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 6" end="0" id="RSS_APB_DBGBCR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGBCR7" description="Break Point Control Register 7" id="RSS_APB_DBGBCR7" offset="0x1A15C" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 7" end="0" id="RSS_APB_DBGBCR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR0" description="Watch Point Value Register 0" id="RSS_APB_DBGWVR0" offset="0x1A180" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 0" end="0" id="RSS_APB_DBGWVR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR1" description="Watch Point Value Register 1" id="RSS_APB_DBGWVR1" offset="0x1A184" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 1" end="0" id="RSS_APB_DBGWVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR2" description="Watch Point Value Register 2" id="RSS_APB_DBGWVR2" offset="0x1A188" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 2" end="0" id="RSS_APB_DBGWVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR3" description="Watch Point Value Register 3" id="RSS_APB_DBGWVR3" offset="0x1A18C" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 3" end="0" id="RSS_APB_DBGWVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR4" description="Watch Point Value Register 4" id="RSS_APB_DBGWVR4" offset="0x1A190" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 4" end="0" id="RSS_APB_DBGWVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR5" description="Watch Point Value Register 5" id="RSS_APB_DBGWVR5" offset="0x1A194" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 5" end="0" id="RSS_APB_DBGWVR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR6" description="Watch Point Value Register 6" id="RSS_APB_DBGWVR6" offset="0x1A198" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 6" end="0" id="RSS_APB_DBGWVR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWVR7" description="Watch Point Value Register 7" id="RSS_APB_DBGWVR7" offset="0x1A19C" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 7" end="0" id="RSS_APB_DBGWVR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR0" description="Watch Point Control Register 0" id="RSS_APB_DBGWCR0" offset="0x1A1C0" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 0" end="0" id="RSS_APB_DBGWCR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR1" description="Watch Point Control Register 1" id="RSS_APB_DBGWCR1" offset="0x1A1C4" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 1" end="0" id="RSS_APB_DBGWCR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR2" description="Watch Point Control Register 2" id="RSS_APB_DBGWCR2" offset="0x1A1C8" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 2" end="0" id="RSS_APB_DBGWCR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR3" description="Watch Point Control Register 3" id="RSS_APB_DBGWCR3" offset="0x1A1CC" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 3" end="0" id="RSS_APB_DBGWCR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR4" description="Watch Point Control Register 4" id="RSS_APB_DBGWCR4" offset="0x1A1D0" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 4" end="0" id="RSS_APB_DBGWCR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR5" description="Watch Point Control Register 5" id="RSS_APB_DBGWCR5" offset="0x1A1D4" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 5" end="0" id="RSS_APB_DBGWCR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR6" description="Watch Point Control Register 6" id="RSS_APB_DBGWCR6" offset="0x1A1D8" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 6" end="0" id="RSS_APB_DBGWCR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGWCR7" description="Watch Point Control Register 7" id="RSS_APB_DBGWCR7" offset="0x1A1DC" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 7" end="0" id="RSS_APB_DBGWCR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGOSLAR" description="Not Implemented" id="RSS_APB_DBGOSLAR" offset="0x1A300" width="32">
    
  <bitfield begin="31" description="Not Implemented" end="0" id="RSS_APB_DBGOSLAR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGOSLSR" description="Operating System Lock Status Register" id="RSS_APB_DBGOSLSR" offset="0x1A304" width="32">
    
  <bitfield begin="31" description="Operating System Lock Status Register" end="0" id="RSS_APB_DBGOSLSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGOSSRR" description="Not Implemented" id="RSS_APB_DBGOSSRR" offset="0x1A308" width="32">
    
  <bitfield begin="31" description="Not Implemented" end="0" id="RSS_APB_DBGOSSRR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGPRCR" description="Device Power Down and Reset Control Regsiter" id="RSS_APB_DBGPRCR" offset="0x1A310" width="32">
    
  <bitfield begin="31" description="Device Power Down and Reset Control Regsiter" end="0" id="RSS_APB_DBGPRCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_DBGPRSR" description="Device Power Down and Reset Status Register" id="RSS_APB_DBGPRSR" offset="0x1A314" width="32">
    
  <bitfield begin="31" description="Device Power Down and Reset Status Register" end="0" id="RSS_APB_DBGPRSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_MIDR" description="Main ID Register" id="RSS_APB_PROCID_MIDR" offset="0x1AD00" width="32">
    
  <bitfield begin="31" description="Main ID Register" end="0" id="RSS_APB_PROCID_MIDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_CTR" description="Cache Type Register" id="RSS_APB_PROCID_CTR" offset="0x1AD04" width="32">
    
  <bitfield begin="31" description="Cache Type Register" end="0" id="RSS_APB_PROCID_CTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_TCMTR" description="TCM Type Register" id="RSS_APB_PROCID_TCMTR" offset="0x1AD08" width="32">
    
  <bitfield begin="31" description="TCM Type Register" end="0" id="RSS_APB_PROCID_TCMTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_MPUIR" description="MPU Type Register" id="RSS_APB_PROCID_MPUIR" offset="0x1AD10" width="32">
    
  <bitfield begin="31" description="MPU Type Register" end="0" id="RSS_APB_PROCID_MPUIR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_MPIDR" description="Multiprocessor Affinity Register" id="RSS_APB_PROCID_MPIDR" offset="0x1AD14" width="32">
    
  <bitfield begin="31" description="Multiprocessor Affinity Register" end="0" id="RSS_APB_PROCID_MPIDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_PFR0" description="Processor Feature Register 0" id="RSS_APB_PROCID_PFR0" offset="0x1AD20" width="32">
    
  <bitfield begin="31" description="Processor Feature Register 0" end="0" id="RSS_APB_PROCID_PFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_PFR1" description="Processor Feature Register 1" id="RSS_APB_PROCID_PFR1" offset="0x1AD24" width="32">
    
  <bitfield begin="31" description="Processor Feature Register 1" end="0" id="RSS_APB_PROCID_PFR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_DFR0" description="Debug Feature Register 0" id="RSS_APB_PROCID_DFR0" offset="0x1AD28" width="32">
    
  <bitfield begin="31" description="Debug Feature Register 0" end="0" id="RSS_APB_PROCID_DFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_AFR0" description="Auxiliary Feature Register 0" id="RSS_APB_PROCID_AFR0" offset="0x1AD2C" width="32">
    
  <bitfield begin="31" description="Auxiliary Feature Register 0" end="0" id="RSS_APB_PROCID_AFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_MMFR0" description="Processor Feature Register 0" id="RSS_APB_PROCID_MMFR0" offset="0x1AD30" width="32">
    
  <bitfield begin="31" description="Processor Feature Register 0" end="0" id="RSS_APB_PROCID_MMFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_MMFR1" description="Memory Model Feature Register 1" id="RSS_APB_PROCID_MMFR1" offset="0x1AD34" width="32">
    
  <bitfield begin="31" description="Memory Model Feature Register 1" end="0" id="RSS_APB_PROCID_MMFR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_MMFR2" description="Memory Model Feature Register 2" id="RSS_APB_PROCID_MMFR2" offset="0x1AD38" width="32">
    
  <bitfield begin="31" description="Memory Model Feature Register 2" end="0" id="RSS_APB_PROCID_MMFR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_MMFR3" description="Memory Model Feature Register 3" id="RSS_APB_PROCID_MMFR3" offset="0x1AD3C" width="32">
    
  <bitfield begin="31" description="Memory Model Feature Register 3" end="0" id="RSS_APB_PROCID_MMFR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_ISAR0" description="ISA Feature Register 0" id="RSS_APB_PROCID_ISAR0" offset="0x1AD40" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 0" end="0" id="RSS_APB_PROCID_ISAR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_ISAR1" description="ISA Feature Register 1" id="RSS_APB_PROCID_ISAR1" offset="0x1AD44" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 1" end="0" id="RSS_APB_PROCID_ISAR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_ISAR2" description="ISA Feature Register 2" id="RSS_APB_PROCID_ISAR2" offset="0x1AD48" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 2" end="0" id="RSS_APB_PROCID_ISAR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_ISAR3" description="ISA Feature Register 3" id="RSS_APB_PROCID_ISAR3" offset="0x1AD4C" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 3" end="0" id="RSS_APB_PROCID_ISAR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_ISAR4" description="ISA Feature Register 4" id="RSS_APB_PROCID_ISAR4" offset="0x1AD50" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 4" end="0" id="RSS_APB_PROCID_ISAR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PROCID_ISAR5" description="ISA Feature Register 5" id="RSS_APB_PROCID_ISAR5" offset="0x1AD54" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 5" end="0" id="RSS_APB_PROCID_ISAR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_ITCTRL" description="Integration Mode Control Registers" id="RSS_APB_MR_ITCTRL" offset="0x1AF00" width="32">
    
  <bitfield begin="31" description="Integration Mode Control Registers" end="0" id="RSS_APB_MR_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_CLAIMSET" description="Claim Tag Set Register" id="RSS_APB_MR_CLAIMSET" offset="0x1AFA0" width="32">
    
  <bitfield begin="31" description="Claim Tag Set Register" end="0" id="RSS_APB_MR_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_CLAIMCLR" description="Claim Tag Clear Register" id="RSS_APB_MR_CLAIMCLR" offset="0x1AFA4" width="32">
    
  <bitfield begin="31" description="Claim Tag Clear Register" end="0" id="RSS_APB_MR_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_LOCKACCESS" description="Lock Access Register" id="RSS_APB_MR_LOCKACCESS" offset="0x1AFB0" width="32">
    
  <bitfield begin="31" description="Lock Access Register" end="0" id="RSS_APB_MR_LOCKACCESS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_LOCKSTATUS" description="Lock Status Register" id="RSS_APB_MR_LOCKSTATUS" offset="0x1AFB4" width="32">
    
  <bitfield begin="31" description="Lock Status Register" end="0" id="RSS_APB_MR_LOCKSTATUS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_AUTHSTATUS" description="Authentication Status Register" id="RSS_APB_MR_AUTHSTATUS" offset="0x1AFB8" width="32">
    
  <bitfield begin="31" description="Authentication Status Register" end="0" id="RSS_APB_MR_AUTHSTATUS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_DEVID" description="Device Identifier" id="RSS_APB_MR_DEVID" offset="0x1AFC8" width="32">
    
  <bitfield begin="31" description="Device Identifier" end="0" id="RSS_APB_MR_DEVID" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_MR_DEVTYPE" description="Device Type Register" id="RSS_APB_MR_DEVTYPE" offset="0x1AFCC" width="32">
    
  <bitfield begin="31" description="Device Type Register" end="0" id="RSS_APB_MR_DEVTYPE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PERIP_ID4" id="RSS_APB_PERIP_ID4" offset="0x1AFD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_PERIP_ID4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PERIP_ID0" id="RSS_APB_PERIP_ID0" offset="0x1AFE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_PERIP_ID0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PERIP_ID1" id="RSS_APB_PERIP_ID1" offset="0x1AFE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_PERIP_ID1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PERIP_ID2" id="RSS_APB_PERIP_ID2" offset="0x1AFE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_PERIP_ID2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_PERIP_ID3" id="RSS_APB_PERIP_ID3" offset="0x1AFEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_PERIP_ID3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_COMP_ID0" id="RSS_APB_COMP_ID0" offset="0x1AFF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_COMP_ID0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_COMP_ID1" id="RSS_APB_COMP_ID1" offset="0x1AFF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_COMP_ID1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_COMP_ID2" id="RSS_APB_COMP_ID2" offset="0x1AFF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_COMP_ID2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RSS_APB_COMP_ID3" id="RSS_APB_COMP_ID3" offset="0x1AFFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="RSS_APB_COMP_ID3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGDIDR" description="Debug Identification Register" id="MSS_A_APB_DBGDIDR" offset="0x30000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0363e/Cegejeeb.html Debug Identification Register" end="0" id="MSS_APB_DBGDIDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWFAR" description="Watchpoint Fault Address Register" id="MSS_A_APB_DBGWFAR" offset="0x30018" width="32">
    
  <bitfield begin="31" description="Watchpoint Fault Address Register" end="0" id="MSS_APB_DBGWFAR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGVCR" description="Vector Catch Register" id="MSS_A_APB_DBGVCR" offset="0x3001C" width="32">
    
  <bitfield begin="31" description="Vector Catch Register" end="0" id="MSS_APB_DBGVCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGECR" description="Not Implemented" id="MSS_A_APB_DBGECR" offset="0x30024" width="32">
    
  <bitfield begin="31" description="Not Implemented" end="0" id="MSS_APB_DBGECR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGDSCCR" description="Debug State Cache Control Register" id="MSS_A_APB_DBGDSCCR" offset="0x30028" width="32">
    
  <bitfield begin="31" description="Debug State Cache Control Register" end="0" id="MSS_APB_DBGDSCCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGDTRRX" description="Host to Target Data Transfer Register" id="MSS_A_APB_DBGDTRRX" offset="0x30080" width="32">
    
  <bitfield begin="31" description="Host to Target Data Transfer Register" end="0" id="MSS_APB_DBGDTRRX" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGITR" description="Instruction Transfer Register" id="MSS_A_APB_DBGITR" offset="0x30084" width="32">
    
  <bitfield begin="31" description="Instruction Transfer Register" end="0" id="MSS_APB_DBGITR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGDSCR" description="Debug Status and Control Register" id="MSS_A_APB_DBGDSCR" offset="0x30088" width="32">
    
  <bitfield begin="31" description="Debug Status and Control Register" end="0" id="MSS_APB_DBGDSCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGDTRTX" description="Target to Host Data Transfer Register" id="MSS_A_APB_DBGDTRTX" offset="0x3008C" width="32">
    
  <bitfield begin="31" description="Target to Host Data Transfer Register" end="0" id="MSS_APB_DBGDTRTX" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGDRCR" description="Debug Run Control Register" id="MSS_A_APB_DBGDRCR" offset="0x30090" width="32">
    
  <bitfield begin="31" description="Debug Run Control Register" end="0" id="MSS_APB_DBGDRCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR0" description="Break Point Value Register 0" id="MSS_A_APB_DBGBVR0" offset="0x30100" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 0" end="0" id="MSS_APB_DBGBVR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR1" description="Break Point Value Register 1" id="MSS_A_APB_DBGBVR1" offset="0x30104" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 1" end="0" id="MSS_APB_DBGBVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR2" description="Break Point Value Register 2" id="MSS_A_APB_DBGBVR2" offset="0x30108" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 2" end="0" id="MSS_APB_DBGBVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR3" description="Break Point Value Register 3" id="MSS_A_APB_DBGBVR3" offset="0x3010C" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 3" end="0" id="MSS_APB_DBGBVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR4" description="Break Point Value Register 4" id="MSS_A_APB_DBGBVR4" offset="0x30110" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 4" end="0" id="MSS_APB_DBGBVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR5" description="Break Point Value Register 5" id="MSS_A_APB_DBGBVR5" offset="0x30114" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 5" end="0" id="MSS_APB_DBGBVR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR6" description="Break Point Value Register 6" id="MSS_A_APB_DBGBVR6" offset="0x30118" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 6" end="0" id="MSS_APB_DBGBVR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBVR7" description="Break Point Value Register 7" id="MSS_A_APB_DBGBVR7" offset="0x3011C" width="32">
    
  <bitfield begin="31" description="Break Point Value Register 7" end="0" id="MSS_APB_DBGBVR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR0" description="Break Point Control Register 0" id="MSS_A_APB_DBGBCR0" offset="0x30140" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 0" end="0" id="MSS_APB_DBGBCR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR1" description="Break Point Control Register 1" id="MSS_A_APB_DBGBCR1" offset="0x30144" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 1" end="0" id="MSS_APB_DBGBCR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR2" description="Break Point Control Register 2" id="MSS_A_APB_DBGBCR2" offset="0x30148" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 2" end="0" id="MSS_APB_DBGBCR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR3" description="Break Point Control Register 3" id="MSS_A_APB_DBGBCR3" offset="0x3014C" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 3" end="0" id="MSS_APB_DBGBCR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR4" description="Break Point Control Register 4" id="MSS_A_APB_DBGBCR4" offset="0x30150" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 4" end="0" id="MSS_APB_DBGBCR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR5" description="Break Point Control Register 5" id="MSS_A_APB_DBGBCR5" offset="0x30154" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 5" end="0" id="MSS_APB_DBGBCR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR6" description="Break Point Control Register 6" id="MSS_A_APB_DBGBCR6" offset="0x30158" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 6" end="0" id="MSS_APB_DBGBCR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGBCR7" description="Break Point Control Register 7" id="MSS_A_APB_DBGBCR7" offset="0x3015C" width="32">
    
  <bitfield begin="31" description="Break Point Control Register 7" end="0" id="MSS_APB_DBGBCR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR0" description="Watch Point Value Register 0" id="MSS_A_APB_DBGWVR0" offset="0x30180" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 0" end="0" id="MSS_APB_DBGWVR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR1" description="Watch Point Value Register 1" id="MSS_A_APB_DBGWVR1" offset="0x30184" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 1" end="0" id="MSS_APB_DBGWVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR2" description="Watch Point Value Register 2" id="MSS_A_APB_DBGWVR2" offset="0x30188" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 2" end="0" id="MSS_APB_DBGWVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR3" description="Watch Point Value Register 3" id="MSS_A_APB_DBGWVR3" offset="0x3018C" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 3" end="0" id="MSS_APB_DBGWVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR4" description="Watch Point Value Register 4" id="MSS_A_APB_DBGWVR4" offset="0x30190" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 4" end="0" id="MSS_APB_DBGWVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR5" description="Watch Point Value Register 5" id="MSS_A_APB_DBGWVR5" offset="0x30194" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 5" end="0" id="MSS_APB_DBGWVR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR6" description="Watch Point Value Register 6" id="MSS_A_APB_DBGWVR6" offset="0x30198" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 6" end="0" id="MSS_APB_DBGWVR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWVR7" description="Watch Point Value Register 7" id="MSS_A_APB_DBGWVR7" offset="0x3019C" width="32">
    
  <bitfield begin="31" description="Watch Point Value Register 7" end="0" id="MSS_APB_DBGWVR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR0" description="Watch Point Control Register 0" id="MSS_A_APB_DBGWCR0" offset="0x301C0" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 0" end="0" id="MSS_APB_DBGWCR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR1" description="Watch Point Control Register 1" id="MSS_A_APB_DBGWCR1" offset="0x301C4" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 1" end="0" id="MSS_APB_DBGWCR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR2" description="Watch Point Control Register 2" id="MSS_A_APB_DBGWCR2" offset="0x301C8" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 2" end="0" id="MSS_APB_DBGWCR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR3" description="Watch Point Control Register 3" id="MSS_A_APB_DBGWCR3" offset="0x301CC" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 3" end="0" id="MSS_APB_DBGWCR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR4" description="Watch Point Control Register 4" id="MSS_A_APB_DBGWCR4" offset="0x301D0" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 4" end="0" id="MSS_APB_DBGWCR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR5" description="Watch Point Control Register 5" id="MSS_A_APB_DBGWCR5" offset="0x301D4" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 5" end="0" id="MSS_APB_DBGWCR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR6" description="Watch Point Control Register 6" id="MSS_A_APB_DBGWCR6" offset="0x301D8" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 6" end="0" id="MSS_APB_DBGWCR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGWCR7" description="Watch Point Control Register 7" id="MSS_A_APB_DBGWCR7" offset="0x301DC" width="32">
    
  <bitfield begin="31" description="Watch Point Control Register 7" end="0" id="MSS_APB_DBGWCR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGOSLAR" description="Not Implemented" id="MSS_A_APB_DBGOSLAR" offset="0x30300" width="32">
    
  <bitfield begin="31" description="Not Implemented" end="0" id="MSS_APB_DBGOSLAR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGOSLSR" description="Operating System Lock Status Register" id="MSS_A_APB_DBGOSLSR" offset="0x30304" width="32">
    
  <bitfield begin="31" description="Operating System Lock Status Register" end="0" id="MSS_APB_DBGOSLSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGOSSRR" description="Not Implemented" id="MSS_A_APB_DBGOSSRR" offset="0x30308" width="32">
    
  <bitfield begin="31" description="Not Implemented" end="0" id="MSS_APB_DBGOSSRR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGPRCR" description="Device Power Down and Reset Control Regsiter" id="MSS_A_APB_DBGPRCR" offset="0x30310" width="32">
    
  <bitfield begin="31" description="Device Power Down and Reset Control Regsiter" end="0" id="MSS_APB_DBGPRCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_DBGPRSR" description="Device Power Down and Reset Status Register" id="MSS_A_APB_DBGPRSR" offset="0x30314" width="32">
    
  <bitfield begin="31" description="Device Power Down and Reset Status Register" end="0" id="MSS_APB_DBGPRSR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_MIDR" description="Main ID Register" id="MSS_A_APB_PROCID_MIDR" offset="0x30D00" width="32">
    
  <bitfield begin="31" description="Main ID Register" end="0" id="MSS_APB_PROCID_MIDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_CTR" description="Cache Type Register" id="MSS_A_APB_PROCID_CTR" offset="0x30D04" width="32">
    
  <bitfield begin="31" description="Cache Type Register" end="0" id="MSS_APB_PROCID_CTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_TCMTR" description="TCM Type Register" id="MSS_A_APB_PROCID_TCMTR" offset="0x30D08" width="32">
    
  <bitfield begin="31" description="TCM Type Register" end="0" id="MSS_APB_PROCID_TCMTR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_MPUIR" description="MPU Type Register" id="MSS_A_APB_PROCID_MPUIR" offset="0x30D10" width="32">
    
  <bitfield begin="31" description="MPU Type Register" end="0" id="MSS_APB_PROCID_MPUIR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_MPIDR" description="Multiprocessor Affinity Register" id="MSS_A_APB_PROCID_MPIDR" offset="0x30D14" width="32">
    
  <bitfield begin="31" description="Multiprocessor Affinity Register" end="0" id="MSS_APB_PROCID_MPIDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_PFR0" description="Processor Feature Register 0" id="MSS_A_APB_PROCID_PFR0" offset="0x30D20" width="32">
    
  <bitfield begin="31" description="Processor Feature Register 0" end="0" id="MSS_APB_PROCID_PFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_PFR1" description="Processor Feature Register 1" id="MSS_A_APB_PROCID_PFR1" offset="0x30D24" width="32">
    
  <bitfield begin="31" description="Processor Feature Register 1" end="0" id="MSS_APB_PROCID_PFR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_DFR0" description="Debug Feature Register 0" id="MSS_A_APB_PROCID_DFR0" offset="0x30D28" width="32">
    
  <bitfield begin="31" description="Debug Feature Register 0" end="0" id="MSS_APB_PROCID_DFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_AFR0" description="Auxiliary Feature Register 0" id="MSS_A_APB_PROCID_AFR0" offset="0x30D2C" width="32">
    
  <bitfield begin="31" description="Auxiliary Feature Register 0" end="0" id="MSS_APB_PROCID_AFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_MMFR0" description="Processor Feature Register 0" id="MSS_A_APB_PROCID_MMFR0" offset="0x30D30" width="32">
    
  <bitfield begin="31" description="Processor Feature Register 0" end="0" id="MSS_APB_PROCID_MMFR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_MMFR1" description="Memory Model Feature Register 1" id="MSS_A_APB_PROCID_MMFR1" offset="0x30D34" width="32">
    
  <bitfield begin="31" description="Memory Model Feature Register 1" end="0" id="MSS_APB_PROCID_MMFR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_MMFR2" description="Memory Model Feature Register 2" id="MSS_A_APB_PROCID_MMFR2" offset="0x30D38" width="32">
    
  <bitfield begin="31" description="Memory Model Feature Register 2" end="0" id="MSS_APB_PROCID_MMFR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_MMFR3" description="Memory Model Feature Register 3" id="MSS_A_APB_PROCID_MMFR3" offset="0x30D3C" width="32">
    
  <bitfield begin="31" description="Memory Model Feature Register 3" end="0" id="MSS_APB_PROCID_MMFR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_ISAR0" description="ISA Feature Register 0" id="MSS_A_APB_PROCID_ISAR0" offset="0x30D40" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 0" end="0" id="MSS_APB_PROCID_ISAR0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_ISAR1" description="ISA Feature Register 1" id="MSS_A_APB_PROCID_ISAR1" offset="0x30D44" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 1" end="0" id="MSS_APB_PROCID_ISAR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_ISAR2" description="ISA Feature Register 2" id="MSS_A_APB_PROCID_ISAR2" offset="0x30D48" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 2" end="0" id="MSS_APB_PROCID_ISAR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_ISAR3" description="ISA Feature Register 3" id="MSS_A_APB_PROCID_ISAR3" offset="0x30D4C" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 3" end="0" id="MSS_APB_PROCID_ISAR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_ISAR4" description="ISA Feature Register 4" id="MSS_A_APB_PROCID_ISAR4" offset="0x30D50" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 4" end="0" id="MSS_APB_PROCID_ISAR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PROCID_ISAR5" description="ISA Feature Register 5" id="MSS_A_APB_PROCID_ISAR5" offset="0x30D54" width="32">
    
  <bitfield begin="31" description="ISA Feature Register 5" end="0" id="MSS_APB_PROCID_ISAR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_ITCTRL" description="Integration Mode Control Registers" id="MSS_A_APB_MR_ITCTRL" offset="0x30F00" width="32">
    
  <bitfield begin="31" description="Integration Mode Control Registers" end="0" id="MSS_APB_MR_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_CLAIMSET" description="Claim Tag Set Register" id="MSS_A_APB_MR_CLAIMSET" offset="0x30FA0" width="32">
    
  <bitfield begin="31" description="Claim Tag Set Register" end="0" id="MSS_APB_MR_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_CLAIMCLR" description="Claim Tag Clear Register" id="MSS_A_APB_MR_CLAIMCLR" offset="0x30FA4" width="32">
    
  <bitfield begin="31" description="Claim Tag Clear Register" end="0" id="MSS_APB_MR_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_LOCKACCESS" description="Lock Access Register" id="MSS_A_APB_MR_LOCKACCESS" offset="0x30FB0" width="32">
    
  <bitfield begin="31" description="Lock Access Register" end="0" id="MSS_APB_MR_LOCKACCESS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_LOCKSTATUS" description="Lock Status Register" id="MSS_A_APB_MR_LOCKSTATUS" offset="0x30FB4" width="32">
    
  <bitfield begin="31" description="Lock Status Register" end="0" id="MSS_APB_MR_LOCKSTATUS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_AUTHSTATUS" description="Authentication Status Register" id="MSS_A_APB_MR_AUTHSTATUS" offset="0x30FB8" width="32">
    
  <bitfield begin="31" description="Authentication Status Register" end="0" id="MSS_APB_MR_AUTHSTATUS" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_DEVID" description="Device Identifier" id="MSS_A_APB_MR_DEVID" offset="0x30FC8" width="32">
    
  <bitfield begin="31" description="Device Identifier" end="0" id="MSS_APB_MR_DEVID" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_MR_DEVTYPE" description="Device Type Register" id="MSS_A_APB_MR_DEVTYPE" offset="0x30FCC" width="32">
    
  <bitfield begin="31" description="Device Type Register" end="0" id="MSS_APB_MR_DEVTYPE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PERIP_ID4" id="MSS_A_APB_PERIP_ID4" offset="0x30FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_PERIP_ID4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PERIP_ID0" id="MSS_A_APB_PERIP_ID0" offset="0x30FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_PERIP_ID0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PERIP_ID1" id="MSS_A_APB_PERIP_ID1" offset="0x30FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_PERIP_ID1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PERIP_ID2" id="MSS_A_APB_PERIP_ID2" offset="0x30FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_PERIP_ID2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_PERIP_ID3" id="MSS_A_APB_PERIP_ID3" offset="0x30FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_PERIP_ID3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_COMP_ID0" id="MSS_A_APB_COMP_ID0" offset="0x30FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_COMP_ID0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_COMP_ID1" id="MSS_A_APB_COMP_ID1" offset="0x30FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_COMP_ID1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_COMP_ID2" id="MSS_A_APB_COMP_ID2" offset="0x30FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_COMP_ID2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_APB_COMP_ID3" id="MSS_A_APB_COMP_ID3" offset="0x30FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_APB_COMP_ID3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_CONTROL" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdjefbi.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0314h/Chdefejc.html" id="MSS_A_CTI_CONTROL" offset="0x38000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDGDIHE.html http://infocenter.arm.com/help/topic/com.arm.doc.ddi0480e/CHDHBDIA.html" end="0" id="MSS_CTI_CONTROL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INTACK" id="MSS_A_CTI_INTACK" offset="0x38010" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INTACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_APPSET" id="MSS_A_CTI_APPSET" offset="0x38014" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_APPSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_APPCLEAR" id="MSS_A_CTI_APPCLEAR" offset="0x38018" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_APPCLEAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_APPPULSE" id="MSS_A_CTI_APPPULSE" offset="0x3801C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_APPPULSE" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN0" id="MSS_A_CTI_INEN0" offset="0x38020" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN1" id="MSS_A_CTI_INEN1" offset="0x38024" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN2" id="MSS_A_CTI_INEN2" offset="0x38028" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN3" id="MSS_A_CTI_INEN3" offset="0x3802C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN4" id="MSS_A_CTI_INEN4" offset="0x38030" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN5" id="MSS_A_CTI_INEN5" offset="0x38034" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN6" id="MSS_A_CTI_INEN6" offset="0x38038" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_INEN7" id="MSS_A_CTI_INEN7" offset="0x3803C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_INEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN0" id="MSS_A_CTI_OUTEN0" offset="0x380A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN1" id="MSS_A_CTI_OUTEN1" offset="0x380A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN2" id="MSS_A_CTI_OUTEN2" offset="0x380A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN3" id="MSS_A_CTI_OUTEN3" offset="0x380AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN4" id="MSS_A_CTI_OUTEN4" offset="0x380B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN5" id="MSS_A_CTI_OUTEN5" offset="0x380B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN6" id="MSS_A_CTI_OUTEN6" offset="0x380B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_OUTEN7" id="MSS_A_CTI_OUTEN7" offset="0x380BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_OUTEN7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_TRIGINSTATUS" id="MSS_A_CTI_TRIGINSTATUS" offset="0x38130" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_TRIGINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_TRIGOUTSTATUS" id="MSS_A_CTI_TRIGOUTSTATUS" offset="0x38134" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_TRIGOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_CHINSTATUS" id="MSS_A_CTI_CHINSTATUS" offset="0x38138" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_CHINSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_CHOUTSTATUS" id="MSS_A_CTI_CHOUTSTATUS" offset="0x3813C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_CHOUTSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_GATE" id="MSS_A_CTI_GATE" offset="0x38140" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_GATE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ASICCTL" id="MSS_A_CTI_ASICCTL" offset="0x38144" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ASICCTL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITCHINACK" id="MSS_A_CTI_ITCHINACK" offset="0x38EDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITCHINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITTRIGINACK" id="MSS_A_CTI_ITTRIGINACK" offset="0x38EE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITTRIGINACK" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITCHOUT" id="MSS_A_CTI_ITCHOUT" offset="0x38EE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITCHOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITTRIGOUT" id="MSS_A_CTI_ITTRIGOUT" offset="0x38EE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITTRIGOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITCHOUTACK" id="MSS_A_CTI_ITCHOUTACK" offset="0x38EEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITCHOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITTRIGOUTACK" id="MSS_A_CTI_ITTRIGOUTACK" offset="0x38EF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITTRIGOUTACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITCHIN" id="MSS_A_CTI_ITCHIN" offset="0x38EF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITCHIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITTRIGIN" id="MSS_A_CTI_ITTRIGIN" offset="0x38EF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITTRIGIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_ITCTRL" id="MSS_A_CTI_ITCTRL" offset="0x38F00" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Claim_Tag_Set" id="MSS_A_CTI_Claim_Tag_Set" offset="0x38FA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Claim_Tag_Set" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Claim_Tag_Clear" id="MSS_A_CTI_Claim_Tag_Clear" offset="0x38FA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Claim_Tag_Clear" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Lock_Access_Register" id="MSS_A_CTI_Lock_Access_Register" offset="0x38FB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Lock_Access_Register" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Lock_Status_Register" id="MSS_A_CTI_Lock_Status_Register" offset="0x38FB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Lock_Status_Register" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Authentication_Status" id="MSS_A_CTI_Authentication_Status" offset="0x38FB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Authentication_Status" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Device_ID" id="MSS_A_CTI_Device_ID" offset="0x38FC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Device_ID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Device_Type_Identifier" id="MSS_A_CTI_Device_Type_Identifier" offset="0x38FCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Device_Type_Identifier" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID4" id="MSS_A_CTI_PeripheralID4" offset="0x38FD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID5" id="MSS_A_CTI_PeripheralID5" offset="0x38FD4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID6" id="MSS_A_CTI_PeripheralID6" offset="0x38FD8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID7" id="MSS_A_CTI_PeripheralID7" offset="0x38FDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID0" id="MSS_A_CTI_PeripheralID0" offset="0x38FE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID1" id="MSS_A_CTI_PeripheralID1" offset="0x38FE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID2" id="MSS_A_CTI_PeripheralID2" offset="0x38FE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_PeripheralID3" id="MSS_A_CTI_PeripheralID3" offset="0x38FEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_PeripheralID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Component_ID0" id="MSS_A_CTI_Component_ID0" offset="0x38FF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Component_ID0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Component_ID1" id="MSS_A_CTI_Component_ID1" offset="0x38FF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Component_ID1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Component_ID2" id="MSS_A_CTI_Component_ID2" offset="0x38FF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Component_ID2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_CTI_Component_ID3" id="MSS_A_CTI_Component_ID3" offset="0x38FFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_CTI_Component_ID3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CR" id="MSS_A_ETM_CR" offset="0x3C000" width="32">
    
  <bitfield begin="31" description="http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ihi0014q/Chdfiagc.html http://infocenter.arm.com/help/topic/com.arm.doc.ihi0014q/I84249.html" end="0" id="MSS_ETM_CR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CCR" id="MSS_A_ETM_CCR" offset="0x3C004" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CCR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_TRIGGER" id="MSS_A_ETM_TRIGGER" offset="0x3C008" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_TRIGGER" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ASICCTLR" id="MSS_A_ETM_ASICCTLR" offset="0x3C00C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ASICCTLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SR" id="MSS_A_ETM_SR" offset="0x3C010" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SCR" id="MSS_A_ETM_SCR" offset="0x3C014" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SCR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_TSSCR" id="MSS_A_ETM_TSSCR" offset="0x3C018" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_TSSCR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_TECR2" id="MSS_A_ETM_TECR2" offset="0x3C01C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_TECR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_TEEVR" id="MSS_A_ETM_TEEVR" offset="0x3C020" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_TEEVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_TECR1" id="MSS_A_ETM_TECR1" offset="0x3C024" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_TECR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_FFRR" id="MSS_A_ETM_FFRR" offset="0x3C028" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_FFRR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_FFLR" id="MSS_A_ETM_FFLR" offset="0x3C02C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_FFLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_VDEVR" id="MSS_A_ETM_VDEVR" offset="0x3C030" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_VDEVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_VDCR1" id="MSS_A_ETM_VDCR1" offset="0x3C034" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_VDCR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_VDCR2" id="MSS_A_ETM_VDCR2" offset="0x3C038" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_VDCR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_VDCR3" id="MSS_A_ETM_VDCR3" offset="0x3C03C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_VDCR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR1" id="MSS_A_ETM_ACVR1" offset="0x3C040" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR2" id="MSS_A_ETM_ACVR2" offset="0x3C044" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR3" id="MSS_A_ETM_ACVR3" offset="0x3C048" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR4" id="MSS_A_ETM_ACVR4" offset="0x3C04C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR5" id="MSS_A_ETM_ACVR5" offset="0x3C050" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR6" id="MSS_A_ETM_ACVR6" offset="0x3C054" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR7" id="MSS_A_ETM_ACVR7" offset="0x3C058" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR8" id="MSS_A_ETM_ACVR8" offset="0x3C05C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR8" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR9" id="MSS_A_ETM_ACVR9" offset="0x3C060" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR9" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR10" id="MSS_A_ETM_ACVR10" offset="0x3C064" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR10" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR11" id="MSS_A_ETM_ACVR11" offset="0x3C068" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR11" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR12" id="MSS_A_ETM_ACVR12" offset="0x3C06C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR12" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR13" id="MSS_A_ETM_ACVR13" offset="0x3C070" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR13" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR14" id="MSS_A_ETM_ACVR14" offset="0x3C074" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR14" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR15" id="MSS_A_ETM_ACVR15" offset="0x3C078" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR15" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACVR16" id="MSS_A_ETM_ACVR16" offset="0x3C07C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACVR16" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR1" id="MSS_A_ETM_ACTR1" offset="0x3C080" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR2" id="MSS_A_ETM_ACTR2" offset="0x3C084" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR3" id="MSS_A_ETM_ACTR3" offset="0x3C088" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR4" id="MSS_A_ETM_ACTR4" offset="0x3C08C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR5" id="MSS_A_ETM_ACTR5" offset="0x3C090" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR6" id="MSS_A_ETM_ACTR6" offset="0x3C094" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR7" id="MSS_A_ETM_ACTR7" offset="0x3C098" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR8" id="MSS_A_ETM_ACTR8" offset="0x3C09C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR8" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR9" id="MSS_A_ETM_ACTR9" offset="0x3C0A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR9" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR10" id="MSS_A_ETM_ACTR10" offset="0x3C0A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR10" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR11" id="MSS_A_ETM_ACTR11" offset="0x3C0A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR11" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR12" id="MSS_A_ETM_ACTR12" offset="0x3C0AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR12" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR13" id="MSS_A_ETM_ACTR13" offset="0x3C0B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR13" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR14" id="MSS_A_ETM_ACTR14" offset="0x3C0B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR14" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR15" id="MSS_A_ETM_ACTR15" offset="0x3C0B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR15" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ACTR16" id="MSS_A_ETM_ACTR16" offset="0x3C0BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ACTR16" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR1" id="MSS_A_ETM_DCVR1" offset="0x3C0C0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR2" id="MSS_A_ETM_DCVR2" offset="0x3C0C8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR3" id="MSS_A_ETM_DCVR3" offset="0x3C0D0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR4" id="MSS_A_ETM_DCVR4" offset="0x3C0D8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR5" id="MSS_A_ETM_DCVR5" offset="0x3C0E0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR6" id="MSS_A_ETM_DCVR6" offset="0x3C0E8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR7" id="MSS_A_ETM_DCVR7" offset="0x3C0F0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCVR8" id="MSS_A_ETM_DCVR8" offset="0x3C0F8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCVR8" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR1" id="MSS_A_ETM_DCMR1" offset="0x3C100" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR2" id="MSS_A_ETM_DCMR2" offset="0x3C108" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR3" id="MSS_A_ETM_DCMR3" offset="0x3C110" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR4" id="MSS_A_ETM_DCMR4" offset="0x3C118" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR5" id="MSS_A_ETM_DCMR5" offset="0x3C120" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR5" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR6" id="MSS_A_ETM_DCMR6" offset="0x3C128" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR6" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR7" id="MSS_A_ETM_DCMR7" offset="0x3C130" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR7" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DCMR8" id="MSS_A_ETM_DCMR8" offset="0x3C138" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DCMR8" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDVR1" id="MSS_A_ETM_CNTRLDVR1" offset="0x3C140" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDVR2" id="MSS_A_ETM_CNTRLDVR2" offset="0x3C144" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDVR3" id="MSS_A_ETM_CNTRLDVR3" offset="0x3C148" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDVR4" id="MSS_A_ETM_CNTRLDVR4" offset="0x3C14C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTENR1" id="MSS_A_ETM_CNTENR1" offset="0x3C150" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTENR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTENR2" id="MSS_A_ETM_CNTENR2" offset="0x3C154" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTENR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTENR3" id="MSS_A_ETM_CNTENR3" offset="0x3C158" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTENR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTENR4" id="MSS_A_ETM_CNTENR4" offset="0x3C15C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTENR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDEVR1" id="MSS_A_ETM_CNTRLDEVR1" offset="0x3C160" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDEVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDEVR2" id="MSS_A_ETM_CNTRLDEVR2" offset="0x3C164" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDEVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDEVR3" id="MSS_A_ETM_CNTRLDEVR3" offset="0x3C168" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDEVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTRLDEVR4" id="MSS_A_ETM_CNTRLDEVR4" offset="0x3C16C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTRLDEVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTVR1" id="MSS_A_ETM_CNTVR1" offset="0x3C170" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTVR2" id="MSS_A_ETM_CNTVR2" offset="0x3C174" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTVR3" id="MSS_A_ETM_CNTVR3" offset="0x3C178" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CNTVR4" id="MSS_A_ETM_CNTVR4" offset="0x3C17C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CNTVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SQ12EVR" id="MSS_A_ETM_SQ12EVR" offset="0x3C180" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SQ12EVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SQ21EVR" id="MSS_A_ETM_SQ21EVR" offset="0x3C184" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SQ21EVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SQ23EVR" id="MSS_A_ETM_SQ23EVR" offset="0x3C188" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SQ23EVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SQ31EVR" id="MSS_A_ETM_SQ31EVR" offset="0x3C18C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SQ31EVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SQ32EVR" id="MSS_A_ETM_SQ32EVR" offset="0x3C190" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SQ32EVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SQ13EVR" id="MSS_A_ETM_SQ13EVR" offset="0x3C194" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SQ13EVR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SQR" id="MSS_A_ETM_SQR" offset="0x3C19C" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SQR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_EXTOUTEVR1" id="MSS_A_ETM_EXTOUTEVR1" offset="0x3C1A0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_EXTOUTEVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_EXTOUTEVR2" id="MSS_A_ETM_EXTOUTEVR2" offset="0x3C1A4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_EXTOUTEVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_EXTOUTEVR3" id="MSS_A_ETM_EXTOUTEVR3" offset="0x3C1A8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_EXTOUTEVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_EXTOUTEVR4" id="MSS_A_ETM_EXTOUTEVR4" offset="0x3C1AC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_EXTOUTEVR4" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDCVR1" id="MSS_A_ETM_CIDCVR1" offset="0x3C1B0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDCVR1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDCVR2" id="MSS_A_ETM_CIDCVR2" offset="0x3C1B4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDCVR2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDCVR3" id="MSS_A_ETM_CIDCVR3" offset="0x3C1B8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDCVR3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDCMR" id="MSS_A_ETM_CIDCMR" offset="0x3C1BC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDCMR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_SYNCFR" id="MSS_A_ETM_SYNCFR" offset="0x3C1E0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_SYNCFR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_IDR" id="MSS_A_ETM_IDR" offset="0x3C1E4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_IDR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CCER" id="MSS_A_ETM_CCER" offset="0x3C1E8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CCER" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_EXTINSELR" id="MSS_A_ETM_EXTINSELR" offset="0x3C1EC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_EXTINSELR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_TRACEIDR" id="MSS_A_ETM_TRACEIDR" offset="0x3C200" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_TRACEIDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PDSR" id="MSS_A_ETM_PDSR" offset="0x3C314" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PDSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITETMIF" id="MSS_A_ETM_ITETMIF" offset="0x3CED8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITETMIF" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITMISCOUT" id="MSS_A_ETM_ITMISCOUT" offset="0x3CEDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITMISCOUT" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITMISCIN" id="MSS_A_ETM_ITMISCIN" offset="0x3CEE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITMISCIN" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITTRIGGERACK" id="MSS_A_ETM_ITTRIGGERACK" offset="0x3CEE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITTRIGGERACK" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITTRIGGERREQ" id="MSS_A_ETM_ITTRIGGERREQ" offset="0x3CEE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITTRIGGERREQ" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITATBDATA0" id="MSS_A_ETM_ITATBDATA0" offset="0x3CEEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITATBDATA0" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITATBCTR2" id="MSS_A_ETM_ITATBCTR2" offset="0x3CEF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITATBCTR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITATBCTR1" id="MSS_A_ETM_ITATBCTR1" offset="0x3CEF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITATBCTR1" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITATBCTR0" id="MSS_A_ETM_ITATBCTR0" offset="0x3CEF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITATBCTR0" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_ITCTRL" id="MSS_A_ETM_ITCTRL" offset="0x3CF00" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_ITCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CLAIMSET" id="MSS_A_ETM_CLAIMSET" offset="0x3CFA0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CLAIMSET" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CLAIMCLR" id="MSS_A_ETM_CLAIMCLR" offset="0x3CFA4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CLAIMCLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_LAR" id="MSS_A_ETM_LAR" offset="0x3CFB0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_LAR" rwaccess="W" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_LSR" id="MSS_A_ETM_LSR" offset="0x3CFB4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_LSR" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_AUTHSTATUS" id="MSS_A_ETM_AUTHSTATUS" offset="0x3CFB8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_AUTHSTATUS" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DEVID" id="MSS_A_ETM_DEVID" offset="0x3CFC8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DEVID" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_DEVTYPE" id="MSS_A_ETM_DEVTYPE" offset="0x3CFCC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_DEVTYPE" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR4" id="MSS_A_ETM_PIDR4" offset="0x3CFD0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR4" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR5" id="MSS_A_ETM_PIDR5" offset="0x3CFD4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR5" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR6" id="MSS_A_ETM_PIDR6" offset="0x3CFD8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR6" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR7" id="MSS_A_ETM_PIDR7" offset="0x3CFDC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR7" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR0" id="MSS_A_ETM_PIDR0" offset="0x3CFE0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR1" id="MSS_A_ETM_PIDR1" offset="0x3CFE4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR2" id="MSS_A_ETM_PIDR2" offset="0x3CFE8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_PIDR3" id="MSS_A_ETM_PIDR3" offset="0x3CFEC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_PIDR3" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDR0" id="MSS_A_ETM_CIDR0" offset="0x3CFF0" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDR0" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDR1" id="MSS_A_ETM_CIDR1" offset="0x3CFF4" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDR1" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDR2" id="MSS_A_ETM_CIDR2" offset="0x3CFF8" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDR2" rwaccess="R" width="32"></bitfield>
  </register>
  
  
  <register acronym="MSS_A_ETM_CIDR3" id="MSS_A_ETM_CIDR3" offset="0x3CFFC" width="32">
    
  <bitfield begin="31" description="" end="0" id="MSS_ETM_CIDR3" rwaccess="R" width="32"></bitfield>
  </register>
</module>
