Content-Type: multipart/mixed; boundary="===============8271382857690298958=="
MIME-Version: 1.0
From: Gitolite <devnull@kernel.org>
Subject: post-receive: pub/scm/linux/kernel/git/at91/linux
Date: Wed, 14 Sep 2022 11:38:36 -0000
Message-Id: <166315551600.3091.14341090471030878986@gitolite.kernel.org>

--===============8271382857690298958==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit

---
service: git-receive-pack
repo: pub/scm/linux/kernel/git/at91/linux
user: claudiu.beznea
changes:
  - ref: refs/heads/at91-next
    old: 51d212f4c62665b8f86ff9eda958f2d42d4f0b1e
    new: 044822582c125945ae4a15a78c0685939c88df17
    log: revlist-51d212f4c626-044822582c12.txt

--===============8271382857690298958==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: attachment; filename=revlist-51d212f4c626-044822582c12.txt

5da39ac5d648cdbfdfa8bea0e0cde279ded5c7c2 clk: microchip: mpfs: fix clk_cfg array bounds violation
05d27090b6dc88bce71a608d1271536e582b73d1 clk: microchip: mpfs: make the rtc's ahb clock critical
89b16523d949b04c30b91e65bb6f91cac888e062 dt-bindings: clk: microchip: mpfs: add reset controller support
b56bae2dd6fda6baf3bb74af3812676eebdd52f2 clk: microchip: mpfs: add reset controller
05f9e36370c1517c8e03325f38910fd7ad30b177 reset: add polarfire soc reset support
356a5048e413241f9b4719254d7556f32cad845d MAINTAINERS: add polarfire soc reset controller
14016e4aafc5f157c10fb1a386fa3b3bd9c30e9a clk: microchip: mpfs: add MSS pll's set & round rate
52fe6b5293073be8a9c9c0b45424b596d11e4c6e clk: microchip: mpfs: move id & offset out of clock structs
5fa27b77a14041d709edcd4497d419b78aa00849 clk: microchip: mpfs: simplify control reg access
e7df7ba08c647d1d3aba1d33d12db64a25e0a5b4 clk: microchip: mpfs: delete 2 line mpfs_clk_register_foo()
4da2404bb003f248b161b00b308929f0509fb420 clk: microchip: mpfs: convert cfg_clk to clk_divider
d815569783e6546f55159a1c9dd9685a11888fad clk: microchip: mpfs: convert periph_clk to clk_gate
d325268b4f8c791cabf08b03d96a2cfc0e3c5d69 clk: microchip: mpfs: update module authorship & licencing
803307a452e787af92789db16a156c35e60f8aaf dt-bindings: clk: rename mpfs-clkcfg binding
3ffb5ad24d0064f923ed30ad37e33e56eee31f2b dt-bindings: clk: document PolarFire SoC fabric clocks
b4b025246c0fbb8611a26bab121596f47f0bf116 dt-bindings: clk: add PolarFire SoC fabric clock ids
d39fb172760e426e0628f16b785c85e16d17bd5e clk: microchip: add PolarFire SoC fabric clock support
6a2f2fe60d293cc06a930a8126d3a82a59214fd4 Merge branch 'clk-microchip-fixes' into at91-next
044822582c125945ae4a15a78c0685939c88df17 Merge branch 'clk-microchip' into at91-next

--===============8271382857690298958==--
