{"vcs1":{"timestamp_begin":1680048231.603750806, "rt":0.28, "ut":0.08, "st":0.06}}
{"vcselab":{"timestamp_begin":1680048231.905804841, "rt":0.25, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1680048232.175203800, "rt":0.13, "ut":0.03, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680048231.484019213}
{"VCS_COMP_START_TIME": 1680048231.484019213}
{"VCS_COMP_END_TIME": 1680048232.329341893}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -nc 00_library.sv"}
{"vcs1": {"peak_mem": 336920}}
{"stitch_vcselab": {"peak_mem": 222676}}
