
---------- Begin Simulation Statistics ----------
final_tick                                 2658288000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 788445                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720624                       # Number of bytes of host memory used
host_op_rate                                  1337396                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.76                       # Real time elapsed on the host
host_tick_rate                             1513415454                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1384799                       # Number of instructions simulated
sim_ops                                       2349088                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002658                       # Number of seconds simulated
sim_ticks                                  2658288000                       # Number of ticks simulated
system.cpu.Branches                            168007                       # Number of branches fetched
system.cpu.committedInsts                     1384799                       # Number of instructions committed
system.cpu.committedOps                       2349088                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      282207                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           167                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      145379                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            41                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1898619                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           207                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          5316576                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               5316575.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads              1042247                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              836997                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       137955                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 750253                       # Number of float alu accesses
system.cpu.num_fp_insts                        750253                       # number of float instructions
system.cpu.num_fp_register_reads              1061277                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              650735                       # number of times the floating registers were written
system.cpu.num_func_calls                       19085                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1832233                       # Number of integer alu accesses
system.cpu.num_int_insts                      1832233                       # number of integer instructions
system.cpu.num_int_register_reads             3592092                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1385318                       # number of times the integer registers were written
system.cpu.num_load_insts                      282181                       # Number of load instructions
system.cpu.num_mem_refs                        427547                       # number of memory refs
system.cpu.num_store_insts                     145366                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11557      0.49%      0.49% # Class of executed instruction
system.cpu.op_class::IntAlu                   1542716     65.67%     66.16% # Class of executed instruction
system.cpu.op_class::IntMult                     2283      0.10%     66.26% # Class of executed instruction
system.cpu.op_class::IntDiv                      7055      0.30%     66.56% # Class of executed instruction
system.cpu.op_class::FloatAdd                  118599      5.05%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.61% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.62% # Class of executed instruction
system.cpu.op_class::SimdAdd                     2008      0.09%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::SimdAlu                    28703      1.22%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCmp                       20      0.00%     72.92% # Class of executed instruction
system.cpu.op_class::SimdCvt                     3888      0.17%     73.09% # Class of executed instruction
system.cpu.op_class::SimdMisc                    6970      0.30%     73.39% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     73.39% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     73.39% # Class of executed instruction
system.cpu.op_class::SimdShift                    781      0.03%     73.42% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     73.42% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              106181      4.52%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     77.94% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                5943      0.25%     78.19% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                3106      0.13%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.32% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              81635      3.48%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.80% # Class of executed instruction
system.cpu.op_class::MemRead                   130856      5.57%     87.37% # Class of executed instruction
system.cpu.op_class::MemWrite                   55711      2.37%     89.74% # Class of executed instruction
system.cpu.op_class::FloatMemRead              151325      6.44%     96.18% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              89655      3.82%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    2349088                       # Class of executed instruction
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4172                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          204                       # Transaction distribution
system.membus.trans_dist::WritebackClean           42                       # Transaction distribution
system.membus.trans_dist::CleanEvict              310                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1472                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1472                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1678                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2494                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8446                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       110080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       110080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       266880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       266880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  376960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5644                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000709                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026615                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5640     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5644                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7190000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8924250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21069000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         107392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         253824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             361216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       107392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        107392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           13056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1678                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5644                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          204                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                204                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          40398933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          95484011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             135882944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     40398933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         40398933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4911432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4911432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4911432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         40398933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         95484011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140794376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1678.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002588136500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           13                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           13                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                207                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5644                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        246                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5644                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      246                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     12                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     43648750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               149248750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7750.13                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26500.13                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4401                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5644                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  246                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5632                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    293.976359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.536945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   299.293115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          407     32.07%     32.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          339     26.71%     58.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          184     14.50%     73.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          108      8.51%     81.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           46      3.62%     85.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           21      1.65%     87.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           30      2.36%     89.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      1.58%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114      8.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1269                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     422.538462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    310.575045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    368.964907                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            2     15.38%     15.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            3     23.08%     38.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3     23.08%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      7.69%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      7.69%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      7.69%     84.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      7.69%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      7.69%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.923077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.893858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.037749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                7     53.85%     53.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     46.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 360448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   14080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  361216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                15744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       135.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         5.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    135.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2658231000                       # Total gap between requests
system.mem_ctrls.avgGap                     451312.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       107392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       253056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        14080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40398933.448896430433                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 95195103.013668954372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5296642.049318959936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1678                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          246                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42578750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    106670000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  43908941750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25374.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26896.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 178491633.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4848060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2565420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19734960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             668160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        445386600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        645720480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1328515920                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.763728                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1674672000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     88660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    894956000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4255440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2250435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            20477520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             480240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        569668830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        541061760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1347786465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        507.012959                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1401263750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     88660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1168364250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON      2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1896941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1896941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1896941                       # number of overall hits
system.cpu.icache.overall_hits::total         1896941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1678                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1678                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1678                       # number of overall misses
system.cpu.icache.overall_misses::total          1678                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     96829000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96829000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     96829000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96829000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1898619                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1898619                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1898619                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1898619                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000884                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000884                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000884                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000884                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57705.005959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57705.005959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57705.005959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57705.005959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.icache.writebacks::total                42                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1678                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1678                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1678                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1678                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     95151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95151000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     95151000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95151000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000884                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000884                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000884                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000884                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56705.005959                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56705.005959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56705.005959                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56705.005959                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1896941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1896941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1678                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1678                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     96829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96829000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1898619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1898619                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000884                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57705.005959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57705.005959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1678                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     95151000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95151000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000884                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56705.005959                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56705.005959                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1129.398617                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1898619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1678                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1131.477354                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1129.398617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.275732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.275732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1636                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3         1295                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.399414                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3798916                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3798916                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       423620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           423620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       423620                       # number of overall hits
system.cpu.dcache.overall_hits::total          423620                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         3966                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3966                       # number of overall misses
system.cpu.dcache.overall_misses::total          3966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    234719000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    234719000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    234719000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    234719000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       427586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       427586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       427586                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       427586                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59182.803833                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59182.803833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59182.803833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59182.803833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          204                       # number of writebacks
system.cpu.dcache.writebacks::total               204                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         3966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    230753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    230753000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    230753000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    230753000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009275                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009275                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009275                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009275                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58182.803833                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58182.803833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58182.803833                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58182.803833                       # average overall mshr miss latency
system.cpu.dcache.replacements                    514                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       279713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          279713                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    145914000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    145914000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       282207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       282207                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58506.014435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58506.014435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    143420000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    143420000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57506.014435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57506.014435                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       143907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         143907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1472                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     88805000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     88805000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       145379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       145379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010125                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60329.483696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60329.483696                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1472                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     87333000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     87333000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010125                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59329.483696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59329.483696                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2658288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2883.405902                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              427586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3966                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            107.812910                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            147000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2883.405902                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.703957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.703957                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         3452                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3405                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            859138                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           859138                       # Number of data accesses

---------- End Simulation Statistics   ----------
