$comment
	File created using the following command:
		vcd file Relogio.msim.vcd -direction
$end
$date
	Sun Oct  4 16:27:07 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module cpu_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " decodificadorEnd [9] $end
$var wire 1 # decodificadorEnd [8] $end
$var wire 1 $ decodificadorEnd [7] $end
$var wire 1 % decodificadorEnd [6] $end
$var wire 1 & decodificadorEnd [5] $end
$var wire 1 ' decodificadorEnd [4] $end
$var wire 1 ( decodificadorEnd [3] $end
$var wire 1 ) decodificadorEnd [2] $end
$var wire 1 * decodificadorEnd [1] $end
$var wire 1 + decodificadorEnd [0] $end
$var wire 1 , entrada_dados [9] $end
$var wire 1 - entrada_dados [8] $end
$var wire 1 . entrada_dados [7] $end
$var wire 1 / entrada_dados [6] $end
$var wire 1 0 entrada_dados [5] $end
$var wire 1 1 entrada_dados [4] $end
$var wire 1 2 entrada_dados [3] $end
$var wire 1 3 entrada_dados [2] $end
$var wire 1 4 entrada_dados [1] $end
$var wire 1 5 entrada_dados [0] $end
$var wire 1 6 saida_dados [9] $end
$var wire 1 7 saida_dados [8] $end
$var wire 1 8 saida_dados [7] $end
$var wire 1 9 saida_dados [6] $end
$var wire 1 : saida_dados [5] $end
$var wire 1 ; saida_dados [4] $end
$var wire 1 < saida_dados [3] $end
$var wire 1 = saida_dados [2] $end
$var wire 1 > saida_dados [1] $end
$var wire 1 ? saida_dados [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var wire 1 C devoe $end
$var wire 1 D devclrn $end
$var wire 1 E devpor $end
$var wire 1 F ww_devoe $end
$var wire 1 G ww_devclrn $end
$var wire 1 H ww_devpor $end
$var wire 1 I ww_CLOCK_50 $end
$var wire 1 J ww_entrada_dados [9] $end
$var wire 1 K ww_entrada_dados [8] $end
$var wire 1 L ww_entrada_dados [7] $end
$var wire 1 M ww_entrada_dados [6] $end
$var wire 1 N ww_entrada_dados [5] $end
$var wire 1 O ww_entrada_dados [4] $end
$var wire 1 P ww_entrada_dados [3] $end
$var wire 1 Q ww_entrada_dados [2] $end
$var wire 1 R ww_entrada_dados [1] $end
$var wire 1 S ww_entrada_dados [0] $end
$var wire 1 T ww_decodificadorEnd [9] $end
$var wire 1 U ww_decodificadorEnd [8] $end
$var wire 1 V ww_decodificadorEnd [7] $end
$var wire 1 W ww_decodificadorEnd [6] $end
$var wire 1 X ww_decodificadorEnd [5] $end
$var wire 1 Y ww_decodificadorEnd [4] $end
$var wire 1 Z ww_decodificadorEnd [3] $end
$var wire 1 [ ww_decodificadorEnd [2] $end
$var wire 1 \ ww_decodificadorEnd [1] $end
$var wire 1 ] ww_decodificadorEnd [0] $end
$var wire 1 ^ ww_saida_dados [9] $end
$var wire 1 _ ww_saida_dados [8] $end
$var wire 1 ` ww_saida_dados [7] $end
$var wire 1 a ww_saida_dados [6] $end
$var wire 1 b ww_saida_dados [5] $end
$var wire 1 c ww_saida_dados [4] $end
$var wire 1 d ww_saida_dados [3] $end
$var wire 1 e ww_saida_dados [2] $end
$var wire 1 f ww_saida_dados [1] $end
$var wire 1 g ww_saida_dados [0] $end
$var wire 1 h \entrada_dados[0]~input_o\ $end
$var wire 1 i \entrada_dados[1]~input_o\ $end
$var wire 1 j \entrada_dados[2]~input_o\ $end
$var wire 1 k \entrada_dados[3]~input_o\ $end
$var wire 1 l \entrada_dados[4]~input_o\ $end
$var wire 1 m \entrada_dados[5]~input_o\ $end
$var wire 1 n \entrada_dados[6]~input_o\ $end
$var wire 1 o \entrada_dados[7]~input_o\ $end
$var wire 1 p \entrada_dados[8]~input_o\ $end
$var wire 1 q \entrada_dados[9]~input_o\ $end
$var wire 1 r \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 s \CLOCK_50~input_o\ $end
$var wire 1 t \CLOCK_50~inputCLKENA0_outclk\ $end
$var wire 1 u \FD|PC|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 v \FD|somaUm|Add0~10\ $end
$var wire 1 w \FD|somaUm|Add0~13_sumout\ $end
$var wire 1 x \FD|ROM|memROM~3_combout\ $end
$var wire 1 y \FD|ROM|memROM~8_combout\ $end
$var wire 1 z \FD|muxRAM_Imediato|saida_MUX[0]~0_combout\ $end
$var wire 1 { \FD|ROM|memROM~11_combout\ $end
$var wire 1 | \FD|ROM|memROM~12_combout\ $end
$var wire 1 } \FD|bancoReg|registrador~178_combout\ $end
$var wire 1 ~ \FD|bancoReg|registrador~15_q\ $end
$var wire 1 !! \FD|ROM|memROM~4_combout\ $end
$var wire 1 "! \FD|bancoReg|registrador~180_combout\ $end
$var wire 1 #! \FD|bancoReg|registrador~35_q\ $end
$var wire 1 $! \FD|bancoReg|registrador~179_combout\ $end
$var wire 1 %! \FD|bancoReg|registrador~25_q\ $end
$var wire 1 &! \FD|bancoReg|registrador~181_combout\ $end
$var wire 1 '! \FD|bancoReg|registrador~45_q\ $end
$var wire 1 (! \FD|ROM|memROM~10_combout\ $end
$var wire 1 )! \FD|muxRAM_Imediato|saida_MUX[2]~2_combout\ $end
$var wire 1 *! \FD|bancoReg|registrador~37_q\ $end
$var wire 1 +! \FD|bancoReg|registrador~17_q\ $end
$var wire 1 ,! \FD|bancoReg|registrador~27_q\ $end
$var wire 1 -! \FD|bancoReg|registrador~47_q\ $end
$var wire 1 .! \FD|ROM|memROM~6_combout\ $end
$var wire 1 /! \FD|bancoReg|registrador~177_combout\ $end
$var wire 1 0! \FD|MuxProxPC|saida_MUX[2]~1_combout\ $end
$var wire 1 1! \FD|PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 2! \FD|somaUm|Add0~26\ $end
$var wire 1 3! \FD|somaUm|Add0~21_sumout\ $end
$var wire 1 4! \FD|MuxProxPC|saida_MUX[6]~8_combout\ $end
$var wire 1 5! \FD|PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 6! \FD|somaUm|Add0~22\ $end
$var wire 1 7! \FD|somaUm|Add0~17_sumout\ $end
$var wire 1 8! \FD|MuxProxPC|saida_MUX[7]~7_combout\ $end
$var wire 1 9! \FD|ROM|memROM~13_combout\ $end
$var wire 1 :! \FD|ROM|memROM~5_combout\ $end
$var wire 1 ;! \FD|bancoReg|registrador~175_combout\ $end
$var wire 1 <! \FD|MuxProxPC|saida_MUX[3]~2_combout\ $end
$var wire 1 =! \FD|MuxProxPC|saida_MUX[3]~6_combout\ $end
$var wire 1 >! \FD|PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ?! \FD|somaUm|Add0~14\ $end
$var wire 1 @! \FD|somaUm|Add0~29_sumout\ $end
$var wire 1 A! \FD|MuxProxPC|saida_MUX[4]~10_combout\ $end
$var wire 1 B! \FD|PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 C! \FD|somaUm|Add0~30\ $end
$var wire 1 D! \FD|somaUm|Add0~25_sumout\ $end
$var wire 1 E! \FD|MuxProxPC|saida_MUX[5]~9_combout\ $end
$var wire 1 F! \FD|ROM|memROM~1_combout\ $end
$var wire 1 G! \FD|PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 H! \FD|somaUm|Add0~1_sumout\ $end
$var wire 1 I! \FD|MuxProxPC|saida_MUX[0]~3_combout\ $end
$var wire 1 J! \FD|ROM|memROM~7_combout\ $end
$var wire 1 K! \FD|ROM|memROM~9_combout\ $end
$var wire 1 L! \FD|muxRAM_Imediato|saida_MUX[1]~1_combout\ $end
$var wire 1 M! \FD|bancoReg|registrador~36_q\ $end
$var wire 1 N! \FD|bancoReg|registrador~16_q\ $end
$var wire 1 O! \FD|bancoReg|registrador~46_q\ $end
$var wire 1 P! \FD|bancoReg|registrador~26_q\ $end
$var wire 1 Q! \FD|bancoReg|registrador~176_combout\ $end
$var wire 1 R! \FD|MuxProxPC|saida_MUX[2]~0_combout\ $end
$var wire 1 S! \FD|somaUm|Add0~2\ $end
$var wire 1 T! \FD|somaUm|Add0~5_sumout\ $end
$var wire 1 U! \FD|MuxProxPC|saida_MUX[1]~4_combout\ $end
$var wire 1 V! \FD|PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 W! \FD|somaUm|Add0~6\ $end
$var wire 1 X! \FD|somaUm|Add0~9_sumout\ $end
$var wire 1 Y! \FD|MuxProxPC|saida_MUX[2]~5_combout\ $end
$var wire 1 Z! \FD|PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 [! \FD|ROM|memROM~0_combout\ $end
$var wire 1 \! \FD|ROM|memROM~2_combout\ $end
$var wire 1 ]! \FD|PC|DOUT\ [7] $end
$var wire 1 ^! \FD|PC|DOUT\ [6] $end
$var wire 1 _! \FD|PC|DOUT\ [5] $end
$var wire 1 `! \FD|PC|DOUT\ [4] $end
$var wire 1 a! \FD|PC|DOUT\ [3] $end
$var wire 1 b! \FD|PC|DOUT\ [2] $end
$var wire 1 c! \FD|PC|DOUT\ [1] $end
$var wire 1 d! \FD|PC|DOUT\ [0] $end
$var wire 1 e! \FD|PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 f! \FD|PC|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 g! \FD|PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 h! \FD|PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 i! \FD|PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 j! \FD|PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 k! \FD|PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 l! \FD|PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 m! \FD|ROM|ALT_INV_memROM~13_combout\ $end
$var wire 1 n! \FD|ROM|ALT_INV_memROM~12_combout\ $end
$var wire 1 o! \FD|ROM|ALT_INV_memROM~11_combout\ $end
$var wire 1 p! \FD|ROM|ALT_INV_memROM~10_combout\ $end
$var wire 1 q! \FD|ROM|ALT_INV_memROM~9_combout\ $end
$var wire 1 r! \FD|ROM|ALT_INV_memROM~8_combout\ $end
$var wire 1 s! \FD|MuxProxPC|ALT_INV_saida_MUX[3]~2_combout\ $end
$var wire 1 t! \FD|MuxProxPC|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 u! \FD|MuxProxPC|ALT_INV_saida_MUX[2]~0_combout\ $end
$var wire 1 v! \FD|ROM|ALT_INV_memROM~7_combout\ $end
$var wire 1 w! \FD|bancoReg|ALT_INV_registrador~177_combout\ $end
$var wire 1 x! \FD|bancoReg|ALT_INV_registrador~47_q\ $end
$var wire 1 y! \FD|bancoReg|ALT_INV_registrador~37_q\ $end
$var wire 1 z! \FD|bancoReg|ALT_INV_registrador~27_q\ $end
$var wire 1 {! \FD|bancoReg|ALT_INV_registrador~17_q\ $end
$var wire 1 |! \FD|bancoReg|ALT_INV_registrador~176_combout\ $end
$var wire 1 }! \FD|bancoReg|ALT_INV_registrador~46_q\ $end
$var wire 1 ~! \FD|bancoReg|ALT_INV_registrador~36_q\ $end
$var wire 1 !" \FD|bancoReg|ALT_INV_registrador~26_q\ $end
$var wire 1 "" \FD|bancoReg|ALT_INV_registrador~16_q\ $end
$var wire 1 #" \FD|bancoReg|ALT_INV_registrador~175_combout\ $end
$var wire 1 $" \FD|ROM|ALT_INV_memROM~6_combout\ $end
$var wire 1 %" \FD|ROM|ALT_INV_memROM~5_combout\ $end
$var wire 1 &" \FD|bancoReg|ALT_INV_registrador~45_q\ $end
$var wire 1 '" \FD|bancoReg|ALT_INV_registrador~35_q\ $end
$var wire 1 (" \FD|bancoReg|ALT_INV_registrador~25_q\ $end
$var wire 1 )" \FD|bancoReg|ALT_INV_registrador~15_q\ $end
$var wire 1 *" \FD|ROM|ALT_INV_memROM~4_combout\ $end
$var wire 1 +" \FD|ROM|ALT_INV_memROM~3_combout\ $end
$var wire 1 ," \FD|ROM|ALT_INV_memROM~2_combout\ $end
$var wire 1 -" \FD|ROM|ALT_INV_memROM~1_combout\ $end
$var wire 1 ." \FD|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 /" \FD|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 0" \FD|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 1" \FD|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 2" \FD|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 3" \FD|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 4" \FD|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 5" \FD|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 6" \FD|ROM|ALT_INV_memROM~0_combout\ $end
$var wire 1 7" \FD|somaUm|ALT_INV_Add0~29_sumout\ $end
$var wire 1 8" \FD|somaUm|ALT_INV_Add0~25_sumout\ $end
$var wire 1 9" \FD|somaUm|ALT_INV_Add0~21_sumout\ $end
$var wire 1 :" \FD|somaUm|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ;" \FD|somaUm|ALT_INV_Add0~13_sumout\ $end
$var wire 1 <" \FD|somaUm|ALT_INV_Add0~9_sumout\ $end
$var wire 1 =" \FD|somaUm|ALT_INV_Add0~5_sumout\ $end
$var wire 1 >" \FD|somaUm|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0@
1A
xB
1C
1D
1E
1F
1G
1H
0I
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
xr
0s
0t
0u
0v
0w
0x
0y
0z
1{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
0G!
1H!
1I!
0J!
1K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
1e!
1f!
1g!
1h!
1i!
1j!
1k!
1l!
1m!
1n!
0o!
1p!
0q!
1r!
1s!
1t!
1u!
1v!
1w!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
0-"
16"
17"
18"
19"
1:"
1;"
1<"
1="
0>"
0,
0-
0.
0/
00
01
02
03
04
05
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
06
07
08
09
0:
0;
0<
0=
0>
0?
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1."
1/"
10"
11"
12"
13"
14"
15"
$end
#20000
1!
1I
1s
1t
1G!
1d!
1P!
0!"
05"
0l!
0H!
1S!
0{
1|
0n!
1o!
1>"
1T!
0I!
1"!
0$!
0="
1U!
#40000
0!
0I
0s
0t
#60000
1!
1I
1s
1t
1c!
0G!
0d!
1M!
1V!
0k!
0~!
15"
1l!
04"
1H!
0S!
1y
1{
0K!
1(!
19!
0T!
1W!
1="
0m!
0p!
1q!
0o!
0r!
0>"
1X!
1T!
0W!
1z
1I!
0"!
1&!
0L!
1)!
0U!
0="
0<"
0X!
1Y!
1U!
1<"
0Y!
#80000
0!
0I
0s
0t
#100000
1!
1I
1s
1t
1'!
1-!
1G!
1d!
05"
0l!
0x!
0&"
0H!
1S!
1x
0{
0|
1:!
1J!
0v!
0%"
1n!
1o!
0+"
1>"
0T!
1W!
0I!
0z
1!!
0)!
1L!
0&!
1Q!
1R!
1="
1X!
0u!
0|!
0*"
0U!
0<"
1<!
0R!
1Y!
1u!
0s!
1f
1U
1I!
1>
1#
#120000
0!
0I
0s
0t
#140000
1!
1I
1s
1t
0c!
1b!
0V!
1Z!
0j!
1k!
03"
14"
0y
1.!
1T!
0W!
0X!
1v
0x
0(!
0J!
1[!
06"
1v!
1p!
1+"
1<"
0="
0$"
1r!
1w
1X!
0v
0I!
1/!
1;!
0Q!
0!!
0Y!
1R!
1\!
0<"
0;"
0w
0,"
0u!
1*"
1|!
0#"
0w!
1;"
1=!
1U!
1Y!
0<!
0R!
0=!
1u!
1s!
1V
0U
0f
1g
1e
1$
0#
1?
0>
1=
#160000
0!
0I
0s
0t
#180000
1!
1I
1s
1t
1c!
0G!
0d!
1V!
0k!
15"
1l!
04"
1H!
0S!
0.!
0:!
1x
09!
0T!
1W!
1="
1m!
0+"
1%"
1$"
0>"
0X!
1v
1T!
0W!
1I!
0/!
0;!
1!!
0U!
0="
1<"
1X!
0v
1w
0*"
1#"
1w!
0Y!
1U!
0;"
0<"
1<!
0w
1Y!
1=!
1;"
0s!
1U
0g
0e
0I!
0U!
0Y!
0=!
1#
0?
0=
#200000
0!
0I
0s
0t
#220000
1!
1I
1s
1t
0c!
0b!
0V!
0Z!
1j!
1k!
13"
14"
1{
1K!
0T!
0X!
0x
0[!
16"
1+"
1<"
1="
0q!
0o!
1U!
0!!
1$!
0\!
1,"
1*"
0<!
1s!
0V
0U
1I!
0U!
0$
0#
#240000
0!
0I
0s
0t
#260000
1!
1I
1s
1t
1G!
1d!
05"
0l!
0H!
1S!
0{
1|
0n!
1o!
1>"
1T!
0I!
1"!
0$!
0="
1U!
#280000
0!
0I
0s
0t
#300000
1!
1I
1s
1t
1c!
0G!
0d!
1V!
0k!
15"
1l!
04"
1H!
0S!
1y
1{
0K!
1(!
19!
0T!
1W!
1="
0m!
0p!
1q!
0o!
0r!
0>"
1X!
1T!
0W!
1z
1I!
0"!
1&!
0L!
1)!
0U!
0="
0<"
0X!
1Y!
1U!
1<"
0Y!
#320000
0!
0I
0s
0t
#340000
1!
1I
1s
1t
1G!
1d!
05"
0l!
0H!
1S!
1x
0{
0|
1:!
1J!
0v!
0%"
1n!
1o!
0+"
1>"
0T!
1W!
0I!
0z
1!!
0)!
1L!
0&!
1Q!
1R!
1="
1X!
0u!
0|!
0*"
0U!
0<"
1<!
0R!
1Y!
1u!
0s!
1f
1U
1I!
1>
1#
#360000
0!
0I
0s
0t
#380000
1!
1I
1s
1t
0c!
1b!
0V!
1Z!
0j!
1k!
03"
14"
0y
1.!
1T!
0W!
0X!
1v
0x
0(!
0J!
1[!
06"
1v!
1p!
1+"
1<"
0="
0$"
1r!
1w
1X!
0v
0I!
1/!
1;!
0Q!
0!!
0Y!
1R!
1\!
0<"
0;"
0w
0,"
0u!
1*"
1|!
0#"
0w!
1;"
1=!
1U!
1Y!
0<!
0R!
0=!
1u!
1s!
1V
0U
0f
1g
1e
1$
0#
1?
0>
1=
#400000
0!
0I
0s
0t
#420000
1!
1I
1s
1t
1c!
0G!
0d!
1V!
0k!
15"
1l!
04"
1H!
0S!
0.!
0:!
1x
09!
0T!
1W!
1="
1m!
0+"
1%"
1$"
0>"
0X!
1v
1T!
0W!
1I!
0/!
0;!
1!!
0U!
0="
1<"
1X!
0v
1w
0*"
1#"
1w!
0Y!
1U!
0;"
0<"
1<!
0w
1Y!
1=!
1;"
0s!
1U
0g
0e
0I!
0U!
0Y!
0=!
1#
0?
0=
#440000
0!
0I
0s
0t
#460000
1!
1I
1s
1t
0c!
0b!
0V!
0Z!
1j!
1k!
13"
14"
1{
1K!
0T!
0X!
0x
0[!
16"
1+"
1<"
1="
0q!
0o!
1U!
0!!
1$!
0\!
1,"
1*"
0<!
1s!
0V
0U
1I!
0U!
0$
0#
#480000
0!
0I
0s
0t
#500000
1!
1I
1s
1t
1G!
1d!
05"
0l!
0H!
1S!
0{
1|
0n!
1o!
1>"
1T!
0I!
1"!
0$!
0="
1U!
#520000
0!
0I
0s
0t
#540000
1!
1I
1s
1t
1c!
0G!
0d!
1V!
0k!
15"
1l!
04"
1H!
0S!
1y
1{
0K!
1(!
19!
0T!
1W!
1="
0m!
0p!
1q!
0o!
0r!
0>"
1X!
1T!
0W!
1z
1I!
0"!
1&!
0L!
1)!
0U!
0="
0<"
0X!
1Y!
1U!
1<"
0Y!
#560000
0!
0I
0s
0t
#580000
1!
1I
1s
1t
1G!
1d!
05"
0l!
0H!
1S!
1x
0{
0|
1:!
1J!
0v!
0%"
1n!
1o!
0+"
1>"
0T!
1W!
0I!
0z
1!!
0)!
1L!
0&!
1Q!
1R!
1="
1X!
0u!
0|!
0*"
0U!
0<"
1<!
0R!
1Y!
1u!
0s!
1f
1U
1I!
1>
1#
#600000
0!
0I
0s
0t
#620000
1!
1I
1s
1t
0c!
1b!
0V!
1Z!
0j!
1k!
03"
14"
0y
1.!
1T!
0W!
0X!
1v
0x
0(!
0J!
1[!
06"
1v!
1p!
1+"
1<"
0="
0$"
1r!
1w
1X!
0v
0I!
1/!
1;!
0Q!
0!!
0Y!
1R!
1\!
0<"
0;"
0w
0,"
0u!
1*"
1|!
0#"
0w!
1;"
1=!
1U!
1Y!
0<!
0R!
0=!
1u!
1s!
1V
0U
0f
1g
1e
1$
0#
1?
0>
1=
#640000
0!
0I
0s
0t
#660000
1!
1I
1s
1t
1c!
0G!
0d!
1V!
0k!
15"
1l!
04"
1H!
0S!
0.!
0:!
1x
09!
0T!
1W!
1="
1m!
0+"
1%"
1$"
0>"
0X!
1v
1T!
0W!
1I!
0/!
0;!
1!!
0U!
0="
1<"
1X!
0v
1w
0*"
1#"
1w!
0Y!
1U!
0;"
0<"
1<!
0w
1Y!
1=!
1;"
0s!
1U
0g
0e
0I!
0U!
0Y!
0=!
1#
0?
0=
#680000
0!
0I
0s
0t
#700000
1!
1I
1s
1t
0c!
0b!
0V!
0Z!
1j!
1k!
13"
14"
1{
1K!
0T!
0X!
0x
0[!
16"
1+"
1<"
1="
0q!
0o!
1U!
0!!
1$!
0\!
1,"
1*"
0<!
1s!
0V
0U
1I!
0U!
0$
0#
#720000
0!
0I
0s
0t
#740000
1!
1I
1s
1t
1G!
1d!
05"
0l!
0H!
1S!
0{
1|
0n!
1o!
1>"
1T!
0I!
1"!
0$!
0="
1U!
#760000
0!
0I
0s
0t
#780000
1!
1I
1s
1t
1c!
0G!
0d!
1V!
0k!
15"
1l!
04"
1H!
0S!
1y
1{
0K!
1(!
19!
0T!
1W!
1="
0m!
0p!
1q!
0o!
0r!
0>"
1X!
1T!
0W!
1z
1I!
0"!
1&!
0L!
1)!
0U!
0="
0<"
0X!
1Y!
1U!
1<"
0Y!
#800000
0!
0I
0s
0t
#820000
1!
1I
1s
1t
1G!
1d!
05"
0l!
0H!
1S!
1x
0{
0|
1:!
1J!
0v!
0%"
1n!
1o!
0+"
1>"
0T!
1W!
0I!
0z
1!!
0)!
1L!
0&!
1Q!
1R!
1="
1X!
0u!
0|!
0*"
0U!
0<"
1<!
0R!
1Y!
1u!
0s!
1f
1U
1I!
1>
1#
#840000
0!
0I
0s
0t
#860000
1!
1I
1s
1t
0c!
1b!
0V!
1Z!
0j!
1k!
03"
14"
0y
1.!
1T!
0W!
0X!
1v
0x
0(!
0J!
1[!
06"
1v!
1p!
1+"
1<"
0="
0$"
1r!
1w
1X!
0v
0I!
1/!
1;!
0Q!
0!!
0Y!
1R!
1\!
0<"
0;"
0w
0,"
0u!
1*"
1|!
0#"
0w!
1;"
1=!
1U!
1Y!
0<!
0R!
0=!
1u!
1s!
1V
0U
0f
1g
1e
1$
0#
1?
0>
1=
#880000
0!
0I
0s
0t
#900000
1!
1I
1s
1t
1c!
0G!
0d!
1V!
0k!
15"
1l!
04"
1H!
0S!
0.!
0:!
1x
09!
0T!
1W!
1="
1m!
0+"
1%"
1$"
0>"
0X!
1v
1T!
0W!
1I!
0/!
0;!
1!!
0U!
0="
1<"
1X!
0v
1w
0*"
1#"
1w!
0Y!
1U!
0;"
0<"
1<!
0w
1Y!
1=!
1;"
0s!
1U
0g
0e
0I!
0U!
0Y!
0=!
1#
0?
0=
#920000
0!
0I
0s
0t
#940000
1!
1I
1s
1t
0c!
0b!
0V!
0Z!
1j!
1k!
13"
14"
1{
1K!
0T!
0X!
0x
0[!
16"
1+"
1<"
1="
0q!
0o!
1U!
0!!
1$!
0\!
1,"
1*"
0<!
1s!
0V
0U
1I!
0U!
0$
0#
#960000
0!
0I
0s
0t
#980000
1!
1I
1s
1t
1G!
1d!
05"
0l!
0H!
1S!
0{
1|
0n!
1o!
1>"
1T!
0I!
1"!
0$!
0="
1U!
#1000000
