Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /raptor/tools/Xilinx/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 0d4d51252af940a6b1990733286443ef --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_pk_decode_behav xil_defaultlib.tb_pk_decode xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/mlatif/Athestia/pkdecode1/pkdecode1.srcs/sources_1/new/SimpleBitUnpack.sv" Line 1. Module simpleBitUnpack(b=1023) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.simpleBitUnpack(b=1023)
Compiling module xil_defaultlib.pkDecode_default
Compiling module xil_defaultlib.tb_pk_decode
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_pk_decode_behav
