
../repos/dvidelabs-flatcc-3b39ef7/test/flatc_compat/flatc_compat:     file format elf32-littlearm


Disassembly of section .init:

00010e34 <.init>:
   10e34:	push	{r3, lr}
   10e38:	bl	10f98 <_start@@Base+0x3c>
   10e3c:	pop	{r3, pc}

Disassembly of section .plt:

00010e40 <strcmp@plt-0x14>:
   10e40:	push	{lr}		; (str lr, [sp, #-4]!)
   10e44:	ldr	lr, [pc, #4]	; 10e50 <strcmp@plt-0x4>
   10e48:	add	lr, pc, lr
   10e4c:	ldr	pc, [lr, #8]!
   10e50:			; <UNDEFINED> instruction: 0x000151b0

00010e54 <strcmp@plt>:
   10e54:	add	ip, pc, #0, 12
   10e58:	add	ip, ip, #86016	; 0x15000
   10e5c:	ldr	pc, [ip, #432]!	; 0x1b0

00010e60 <printf@plt>:
   10e60:	add	ip, pc, #0, 12
   10e64:	add	ip, ip, #86016	; 0x15000
   10e68:	ldr	pc, [ip, #424]!	; 0x1a8

00010e6c <fopen@plt>:
   10e6c:	add	ip, pc, #0, 12
   10e70:	add	ip, ip, #86016	; 0x15000
   10e74:	ldr	pc, [ip, #416]!	; 0x1a0

00010e78 <free@plt>:
   10e78:	add	ip, pc, #0, 12
   10e7c:	add	ip, ip, #86016	; 0x15000
   10e80:	ldr	pc, [ip, #408]!	; 0x198

00010e84 <memcpy@plt>:
   10e84:	add	ip, pc, #0, 12
   10e88:	add	ip, ip, #86016	; 0x15000
   10e8c:	ldr	pc, [ip, #400]!	; 0x190

00010e90 <ftell@plt>:
   10e90:	add	ip, pc, #0, 12
   10e94:	add	ip, ip, #86016	; 0x15000
   10e98:	ldr	pc, [ip, #392]!	; 0x188

00010e9c <rewind@plt>:
   10e9c:	add	ip, pc, #0, 12
   10ea0:	add	ip, ip, #86016	; 0x15000
   10ea4:	ldr	pc, [ip, #384]!	; 0x180

00010ea8 <fwrite@plt>:
   10ea8:	add	ip, pc, #0, 12
   10eac:	add	ip, ip, #86016	; 0x15000
   10eb0:	ldr	pc, [ip, #376]!	; 0x178

00010eb4 <puts@plt>:
   10eb4:	add	ip, pc, #0, 12
   10eb8:	add	ip, ip, #86016	; 0x15000
   10ebc:	ldr	pc, [ip, #368]!	; 0x170

00010ec0 <malloc@plt>:
   10ec0:	add	ip, pc, #0, 12
   10ec4:	add	ip, ip, #86016	; 0x15000
   10ec8:	ldr	pc, [ip, #360]!	; 0x168

00010ecc <__libc_start_main@plt>:
   10ecc:	add	ip, pc, #0, 12
   10ed0:	add	ip, ip, #86016	; 0x15000
   10ed4:	ldr	pc, [ip, #352]!	; 0x160

00010ed8 <__gmon_start__@plt>:
   10ed8:	add	ip, pc, #0, 12
   10edc:	add	ip, ip, #86016	; 0x15000
   10ee0:	ldr	pc, [ip, #344]!	; 0x158

00010ee4 <exit@plt>:
   10ee4:	add	ip, pc, #0, 12
   10ee8:	add	ip, ip, #86016	; 0x15000
   10eec:	ldr	pc, [ip, #336]!	; 0x150

00010ef0 <fprintf@plt>:
   10ef0:	add	ip, pc, #0, 12
   10ef4:	add	ip, ip, #86016	; 0x15000
   10ef8:	ldr	pc, [ip, #328]!	; 0x148

00010efc <posix_memalign@plt>:
   10efc:	add	ip, pc, #0, 12
   10f00:	add	ip, ip, #86016	; 0x15000
   10f04:	ldr	pc, [ip, #320]!	; 0x140

00010f08 <strncpy@plt>:
   10f08:	add	ip, pc, #0, 12
   10f0c:	add	ip, ip, #86016	; 0x15000
   10f10:	ldr	pc, [ip, #312]!	; 0x138

00010f14 <fclose@plt>:
   10f14:	add	ip, pc, #0, 12
   10f18:	add	ip, ip, #86016	; 0x15000
   10f1c:	ldr	pc, [ip, #304]!	; 0x130

00010f20 <fputc@plt>:
   10f20:	add	ip, pc, #0, 12
   10f24:	add	ip, ip, #86016	; 0x15000
   10f28:	ldr	pc, [ip, #296]!	; 0x128

00010f2c <fread_unlocked@plt>:
   10f2c:	add	ip, pc, #0, 12
   10f30:	add	ip, ip, #86016	; 0x15000
   10f34:	ldr	pc, [ip, #288]!	; 0x120

00010f38 <fseek@plt>:
   10f38:	add	ip, pc, #0, 12
   10f3c:	add	ip, ip, #86016	; 0x15000
   10f40:	ldr	pc, [ip, #280]!	; 0x118

00010f44 <abort@plt>:
   10f44:	add	ip, pc, #0, 12
   10f48:	add	ip, ip, #86016	; 0x15000
   10f4c:	ldr	pc, [ip, #272]!	; 0x110

00010f50 <__assert_fail@plt>:
   10f50:	add	ip, pc, #0, 12
   10f54:	add	ip, ip, #86016	; 0x15000
   10f58:	ldr	pc, [ip, #264]!	; 0x108

Disassembly of section .text:

00010f5c <_start@@Base>:
   10f5c:	mov	fp, #0
   10f60:	mov	lr, #0
   10f64:	pop	{r1}		; (ldr r1, [sp], #4)
   10f68:	mov	r2, sp
   10f6c:	push	{r2}		; (str r2, [sp, #-4]!)
   10f70:	push	{r0}		; (str r0, [sp, #-4]!)
   10f74:	ldr	ip, [pc, #16]	; 10f8c <_start@@Base+0x30>
   10f78:	push	{ip}		; (str ip, [sp, #-4]!)
   10f7c:	ldr	r0, [pc, #12]	; 10f90 <_start@@Base+0x34>
   10f80:	ldr	r3, [pc, #12]	; 10f94 <_start@@Base+0x38>
   10f84:	bl	10ecc <__libc_start_main@plt>
   10f88:	bl	10f44 <abort@plt>
   10f8c:	andeq	r3, r1, r8, asr #28
   10f90:	strdeq	r1, [r1], -r8
   10f94:	andeq	r3, r1, r8, ror #27
   10f98:	ldr	r3, [pc, #20]	; 10fb4 <_start@@Base+0x58>
   10f9c:	ldr	r2, [pc, #20]	; 10fb8 <_start@@Base+0x5c>
   10fa0:	add	r3, pc, r3
   10fa4:	ldr	r2, [r3, r2]
   10fa8:	cmp	r2, #0
   10fac:	bxeq	lr
   10fb0:	b	10ed8 <__gmon_start__@plt>
   10fb4:	andeq	r5, r1, r8, asr r0
   10fb8:	andeq	r0, r0, r4, rrx
   10fbc:	ldr	r0, [pc, #24]	; 10fdc <_start@@Base+0x80>
   10fc0:	ldr	r3, [pc, #24]	; 10fe0 <_start@@Base+0x84>
   10fc4:	cmp	r3, r0
   10fc8:	bxeq	lr
   10fcc:	ldr	r3, [pc, #16]	; 10fe4 <_start@@Base+0x88>
   10fd0:	cmp	r3, #0
   10fd4:	bxeq	lr
   10fd8:	bx	r3
   10fdc:	andeq	r6, r2, r4, ror r0
   10fe0:	andeq	r6, r2, r4, ror r0
   10fe4:	andeq	r0, r0, r0
   10fe8:	ldr	r0, [pc, #36]	; 11014 <_start@@Base+0xb8>
   10fec:	ldr	r1, [pc, #36]	; 11018 <_start@@Base+0xbc>
   10ff0:	sub	r1, r1, r0
   10ff4:	asr	r1, r1, #2
   10ff8:	add	r1, r1, r1, lsr #31
   10ffc:	asrs	r1, r1, #1
   11000:	bxeq	lr
   11004:	ldr	r3, [pc, #16]	; 1101c <_start@@Base+0xc0>
   11008:	cmp	r3, #0
   1100c:	bxeq	lr
   11010:	bx	r3
   11014:	andeq	r6, r2, r4, ror r0
   11018:	andeq	r6, r2, r4, ror r0
   1101c:	andeq	r0, r0, r0
   11020:	push	{r4, lr}
   11024:	ldr	r4, [pc, #24]	; 11044 <_start@@Base+0xe8>
   11028:	ldrb	r3, [r4]
   1102c:	cmp	r3, #0
   11030:	popne	{r4, pc}
   11034:	bl	10fbc <_start@@Base+0x60>
   11038:	mov	r3, #1
   1103c:	strb	r3, [r4]
   11040:	pop	{r4, pc}
   11044:	andeq	r6, r2, ip, ror r0
   11048:	b	10fe8 <_start@@Base+0x8c>

0001104c <verify_monster@@Base>:
   1104c:	push	{r4, r5, r6, sl, fp, lr}
   11050:	add	fp, sp, #16
   11054:	mov	r6, r0
   11058:	bl	115c0 <verify_monster@@Base+0x574>
   1105c:	cmp	r0, #0
   11060:	beq	110a0 <verify_monster@@Base+0x54>
   11064:	mov	r4, r0
   11068:	bl	115f8 <verify_monster@@Base+0x5ac>
   1106c:	cmp	r0, #80	; 0x50
   11070:	bne	110ac <verify_monster@@Base+0x60>
   11074:	mov	r0, r4
   11078:	bl	11668 <verify_monster@@Base+0x61c>
   1107c:	cmp	r0, #0
   11080:	beq	110b8 <verify_monster@@Base+0x6c>
   11084:	mov	r5, r0
   11088:	sub	r0, r0, r6
   1108c:	tst	r0, #15
   11090:	beq	110c4 <verify_monster@@Base+0x78>
   11094:	movw	r0, #19600	; 0x4c90
   11098:	movt	r0, #1
   1109c:	b	111dc <verify_monster@@Base+0x190>
   110a0:	movw	r0, #18784	; 0x4960
   110a4:	movt	r0, #1
   110a8:	b	111dc <verify_monster@@Base+0x190>
   110ac:	movw	r0, #19648	; 0x4cc0
   110b0:	movt	r0, #1
   110b4:	b	111dc <verify_monster@@Base+0x190>
   110b8:	movw	r0, #18816	; 0x4980
   110bc:	movt	r0, #1
   110c0:	b	111dc <verify_monster@@Base+0x190>
   110c4:	mov	r0, r5
   110c8:	bl	116d0 <verify_monster@@Base+0x684>
   110cc:	vmov.f32	s2, #112	; 0x3f800000  1.0
   110d0:	vcmp.f32	s0, s2
   110d4:	vmrs	APSR_nzcv, fpscr
   110d8:	beq	110e8 <verify_monster@@Base+0x9c>
   110dc:	movw	r0, #19552	; 0x4c60
   110e0:	movt	r0, #1
   110e4:	b	111dc <verify_monster@@Base+0x190>
   110e8:	mov	r0, r5
   110ec:	bl	116e4 <verify_monster@@Base+0x698>
   110f0:	vmov.f32	s2, #0	; 0x40000000  2.0
   110f4:	vcmp.f32	s0, s2
   110f8:	vmrs	APSR_nzcv, fpscr
   110fc:	beq	1110c <verify_monster@@Base+0xc0>
   11100:	movw	r0, #19504	; 0x4c30
   11104:	movt	r0, #1
   11108:	b	111dc <verify_monster@@Base+0x190>
   1110c:	mov	r0, r5
   11110:	bl	116fc <verify_monster@@Base+0x6b0>
   11114:	vmov.f32	s2, #8	; 0x40400000  3.0
   11118:	vcmp.f32	s0, s2
   1111c:	vmrs	APSR_nzcv, fpscr
   11120:	beq	11130 <verify_monster@@Base+0xe4>
   11124:	movw	r0, #19456	; 0x4c00
   11128:	movt	r0, #1
   1112c:	b	111dc <verify_monster@@Base+0x190>
   11130:	mov	r0, r5
   11134:	bl	11714 <verify_monster@@Base+0x6c8>
   11138:	vmov.f64	d16, #8	; 0x40400000  3.0
   1113c:	vcmp.f64	d0, d16
   11140:	vmrs	APSR_nzcv, fpscr
   11144:	beq	11154 <verify_monster@@Base+0x108>
   11148:	movw	r0, #19424	; 0x4be0
   1114c:	movt	r0, #1
   11150:	b	111dc <verify_monster@@Base+0x190>
   11154:	mov	r0, r5
   11158:	bl	1172c <verify_monster@@Base+0x6e0>
   1115c:	cmp	r0, #2
   11160:	bne	111c8 <verify_monster@@Base+0x17c>
   11164:	mov	r0, r5
   11168:	bl	11740 <verify_monster@@Base+0x6f4>
   1116c:	mov	r5, r0
   11170:	bl	1174c <verify_monster@@Base+0x700>
   11174:	cmp	r0, #5
   11178:	bne	111d4 <verify_monster@@Base+0x188>
   1117c:	mov	r0, r5
   11180:	bl	1175c <verify_monster@@Base+0x710>
   11184:	cmp	r0, #6
   11188:	bne	111d4 <verify_monster@@Base+0x188>
   1118c:	mov	r0, r4
   11190:	bl	11770 <verify_monster@@Base+0x724>
   11194:	mov	r5, r0
   11198:	bl	117f0 <verify_monster@@Base+0x7a4>
   1119c:	cmp	r0, #9
   111a0:	bne	111e8 <verify_monster@@Base+0x19c>
   111a4:	movw	r1, #15993	; 0x3e79
   111a8:	movt	r1, #1
   111ac:	mov	r0, r5
   111b0:	bl	10e54 <strcmp@plt>
   111b4:	cmp	r0, #0
   111b8:	beq	111f4 <verify_monster@@Base+0x1a8>
   111bc:	movw	r0, #18848	; 0x49a0
   111c0:	movt	r0, #1
   111c4:	b	111dc <verify_monster@@Base+0x190>
   111c8:	movw	r0, #19392	; 0x4bc0
   111cc:	movt	r0, #1
   111d0:	b	111dc <verify_monster@@Base+0x190>
   111d4:	movw	r0, #19360	; 0x4ba0
   111d8:	movt	r0, #1
   111dc:	bl	10eb4 <puts@plt>
   111e0:	mvn	r0, #0
   111e4:	pop	{r4, r5, r6, sl, fp, pc}
   111e8:	movw	r0, #19328	; 0x4b80
   111ec:	movt	r0, #1
   111f0:	b	111dc <verify_monster@@Base+0x190>
   111f4:	mov	r0, r4
   111f8:	bl	11804 <verify_monster@@Base+0x7b8>
   111fc:	mov	r5, r0
   11200:	bl	11880 <verify_monster@@Base+0x834>
   11204:	cmp	r0, #5
   11208:	bne	1127c <verify_monster@@Base+0x230>
   1120c:	mov	r6, #0
   11210:	mov	r0, r5
   11214:	mov	r1, r6
   11218:	bl	11884 <verify_monster@@Base+0x838>
   1121c:	cmp	r6, r0
   11220:	bne	11288 <verify_monster@@Base+0x23c>
   11224:	add	r6, r6, #1
   11228:	cmp	r6, #5
   1122c:	bcc	11210 <verify_monster@@Base+0x1c4>
   11230:	mov	r0, r4
   11234:	bl	118cc <verify_monster@@Base+0x880>
   11238:	cmp	r0, #0
   1123c:	beq	112a0 <verify_monster@@Base+0x254>
   11240:	mov	r5, r0
   11244:	bl	11948 <verify_monster@@Base+0x8fc>
   11248:	cmp	r0, #2
   1124c:	bne	112ac <verify_monster@@Base+0x260>
   11250:	mov	r0, r5
   11254:	mov	r1, #0
   11258:	bl	1195c <verify_monster@@Base+0x910>
   1125c:	movw	r1, #16032	; 0x3ea0
   11260:	movt	r1, #1
   11264:	bl	10e54 <strcmp@plt>
   11268:	cmp	r0, #0
   1126c:	beq	112b8 <verify_monster@@Base+0x26c>
   11270:	movw	r0, #19200	; 0x4b00
   11274:	movt	r0, #1
   11278:	b	111dc <verify_monster@@Base+0x190>
   1127c:	movw	r0, #19296	; 0x4b60
   11280:	movt	r0, #1
   11284:	b	111dc <verify_monster@@Base+0x190>
   11288:	movw	r0, #16003	; 0x3e83
   1128c:	movt	r0, #1
   11290:	mov	r1, r6
   11294:	bl	10e60 <printf@plt>
   11298:	mvn	r0, #0
   1129c:	pop	{r4, r5, r6, sl, fp, pc}
   112a0:	movw	r0, #18880	; 0x49c0
   112a4:	movt	r0, #1
   112a8:	b	111dc <verify_monster@@Base+0x190>
   112ac:	movw	r0, #19248	; 0x4b30
   112b0:	movt	r0, #1
   112b4:	b	111dc <verify_monster@@Base+0x190>
   112b8:	mov	r0, r5
   112bc:	mov	r1, #1
   112c0:	bl	1195c <verify_monster@@Base+0x910>
   112c4:	movw	r1, #16038	; 0x3ea6
   112c8:	movt	r1, #1
   112cc:	bl	10e54 <strcmp@plt>
   112d0:	cmp	r0, #0
   112d4:	beq	112e4 <verify_monster@@Base+0x298>
   112d8:	movw	r0, #19152	; 0x4ad0
   112dc:	movt	r0, #1
   112e0:	b	111dc <verify_monster@@Base+0x190>
   112e4:	mov	r0, r4
   112e8:	bl	119b0 <verify_monster@@Base+0x964>
   112ec:	cmp	r0, #1
   112f0:	bne	11328 <verify_monster@@Base+0x2dc>
   112f4:	mov	r0, r4
   112f8:	bl	11a20 <verify_monster@@Base+0x9d4>
   112fc:	cmp	r0, #0
   11300:	beq	11334 <verify_monster@@Base+0x2e8>
   11304:	bl	11770 <verify_monster@@Base+0x724>
   11308:	movw	r1, #16044	; 0x3eac
   1130c:	movt	r1, #1
   11310:	bl	10e54 <strcmp@plt>
   11314:	cmp	r0, #0
   11318:	beq	11340 <verify_monster@@Base+0x2f4>
   1131c:	movw	r0, #19120	; 0x4ab0
   11320:	movt	r0, #1
   11324:	b	111dc <verify_monster@@Base+0x190>
   11328:	movw	r0, #18768	; 0x4950
   1132c:	movt	r0, #1
   11330:	b	111dc <verify_monster@@Base+0x190>
   11334:	movw	r0, #18912	; 0x49e0
   11338:	movt	r0, #1
   1133c:	b	111dc <verify_monster@@Base+0x190>
   11340:	mov	r0, r4
   11344:	bl	11a98 <verify_monster@@Base+0xa4c>
   11348:	mov	r5, r0
   1134c:	bl	11b14 <verify_monster@@Base+0xac8>
   11350:	cmp	r0, #2
   11354:	bne	114a4 <verify_monster@@Base+0x458>
   11358:	mov	r0, r5
   1135c:	mov	r1, #0
   11360:	bl	11b28 <verify_monster@@Base+0xadc>
   11364:	mov	r6, r0
   11368:	bl	1174c <verify_monster@@Base+0x700>
   1136c:	cmp	r0, #10
   11370:	bne	114b0 <verify_monster@@Base+0x464>
   11374:	mov	r0, r6
   11378:	bl	1175c <verify_monster@@Base+0x710>
   1137c:	cmp	r0, #20
   11380:	bne	114bc <verify_monster@@Base+0x470>
   11384:	mov	r0, r5
   11388:	mov	r1, #1
   1138c:	bl	11b28 <verify_monster@@Base+0xadc>
   11390:	mov	r5, r0
   11394:	bl	1174c <verify_monster@@Base+0x700>
   11398:	cmp	r0, #30
   1139c:	bne	114c8 <verify_monster@@Base+0x47c>
   113a0:	mov	r0, r5
   113a4:	bl	1175c <verify_monster@@Base+0x710>
   113a8:	cmp	r0, #40	; 0x28
   113ac:	bne	114d4 <verify_monster@@Base+0x488>
   113b0:	mov	r0, r4
   113b4:	bl	11b68 <verify_monster@@Base+0xb1c>
   113b8:	movw	r5, #51521	; 0xc941
   113bc:	movt	r5, #56697	; 0xdd79
   113c0:	cmp	r0, r5
   113c4:	bne	114e0 <verify_monster@@Base+0x494>
   113c8:	mov	r0, r4
   113cc:	bl	11bd8 <verify_monster@@Base+0xb8c>
   113d0:	cmp	r0, r5
   113d4:	bne	11500 <verify_monster@@Base+0x4b4>
   113d8:	mov	r0, r4
   113dc:	bl	11c48 <verify_monster@@Base+0xbfc>
   113e0:	movw	r5, #32973	; 0x80cd
   113e4:	movt	r5, #28175	; 0x6e0f
   113e8:	eor	r1, r1, r5
   113ec:	movw	r6, #37249	; 0x9181
   113f0:	movt	r6, #62075	; 0xf27b
   113f4:	eor	r0, r0, r6
   113f8:	orrs	r0, r0, r1
   113fc:	bne	11520 <verify_monster@@Base+0x4d4>
   11400:	mov	r0, r4
   11404:	bl	11cbc <verify_monster@@Base+0xc70>
   11408:	eor	r1, r1, r5
   1140c:	eor	r0, r0, r6
   11410:	orrs	r0, r0, r1
   11414:	bne	11540 <verify_monster@@Base+0x4f4>
   11418:	mov	r0, r4
   1141c:	bl	11d30 <verify_monster@@Base+0xce4>
   11420:	movw	r5, #42097	; 0xa471
   11424:	movt	r5, #36481	; 0x8e81
   11428:	cmp	r0, r5
   1142c:	bne	11560 <verify_monster@@Base+0x514>
   11430:	mov	r0, r4
   11434:	bl	11da0 <verify_monster@@Base+0xd54>
   11438:	cmp	r0, r5
   1143c:	bne	11580 <verify_monster@@Base+0x534>
   11440:	mov	r0, r4
   11444:	bl	11e10 <verify_monster@@Base+0xdc4>
   11448:	movw	r5, #18652	; 0x48dc
   1144c:	movt	r5, #17401	; 0x43f9
   11450:	eor	r1, r1, r5
   11454:	movw	r6, #56817	; 0xddf1
   11458:	movt	r6, #51047	; 0xc767
   1145c:	eor	r0, r0, r6
   11460:	orrs	r0, r0, r1
   11464:	bne	115a0 <verify_monster@@Base+0x554>
   11468:	mov	r0, r4
   1146c:	bl	11e84 <verify_monster@@Base+0xe38>
   11470:	eor	r1, r1, r5
   11474:	eor	r0, r0, r6
   11478:	orrs	r0, r0, r1
   1147c:	mov	r0, #0
   11480:	popeq	{r4, r5, r6, sl, fp, pc}
   11484:	movw	r0, #16562	; 0x40b2
   11488:	movt	r0, #1
   1148c:	movw	r1, #16102	; 0x3ee6
   11490:	movt	r1, #1
   11494:	movw	r3, #16183	; 0x3f37
   11498:	movt	r3, #1
   1149c:	mov	r2, #155	; 0x9b
   114a0:	bl	10f50 <__assert_fail@plt>
   114a4:	movw	r0, #19072	; 0x4a80
   114a8:	movt	r0, #1
   114ac:	b	111dc <verify_monster@@Base+0x190>
   114b0:	movw	r0, #19040	; 0x4a60
   114b4:	movt	r0, #1
   114b8:	b	111dc <verify_monster@@Base+0x190>
   114bc:	movw	r0, #19008	; 0x4a40
   114c0:	movt	r0, #1
   114c4:	b	111dc <verify_monster@@Base+0x190>
   114c8:	movw	r0, #18976	; 0x4a20
   114cc:	movt	r0, #1
   114d0:	b	111dc <verify_monster@@Base+0x190>
   114d4:	movw	r0, #18944	; 0x4a00
   114d8:	movt	r0, #1
   114dc:	b	111dc <verify_monster@@Base+0x190>
   114e0:	movw	r0, #16049	; 0x3eb1
   114e4:	movt	r0, #1
   114e8:	movw	r1, #16102	; 0x3ee6
   114ec:	movt	r1, #1
   114f0:	movw	r3, #16183	; 0x3f37
   114f4:	movt	r3, #1
   114f8:	mov	r2, #148	; 0x94
   114fc:	bl	10f50 <__assert_fail@plt>
   11500:	movw	r0, #16210	; 0x3f52
   11504:	movt	r0, #1
   11508:	movw	r1, #16102	; 0x3ee6
   1150c:	movt	r1, #1
   11510:	movw	r3, #16183	; 0x3f37
   11514:	movt	r3, #1
   11518:	mov	r2, #149	; 0x95
   1151c:	bl	10f50 <__assert_fail@plt>
   11520:	movw	r0, #16263	; 0x3f87
   11524:	movt	r0, #1
   11528:	movw	r1, #16102	; 0x3ee6
   1152c:	movt	r1, #1
   11530:	movw	r3, #16183	; 0x3f37
   11534:	movt	r3, #1
   11538:	mov	r2, #150	; 0x96
   1153c:	bl	10f50 <__assert_fail@plt>
   11540:	movw	r0, #16326	; 0x3fc6
   11544:	movt	r0, #1
   11548:	movw	r1, #16102	; 0x3ee6
   1154c:	movt	r1, #1
   11550:	movw	r3, #16183	; 0x3f37
   11554:	movt	r3, #1
   11558:	mov	r2, #151	; 0x97
   1155c:	bl	10f50 <__assert_fail@plt>
   11560:	movw	r0, #16389	; 0x4005
   11564:	movt	r0, #1
   11568:	movw	r1, #16102	; 0x3ee6
   1156c:	movt	r1, #1
   11570:	movw	r3, #16183	; 0x3f37
   11574:	movt	r3, #1
   11578:	mov	r2, #152	; 0x98
   1157c:	bl	10f50 <__assert_fail@plt>
   11580:	movw	r0, #16444	; 0x403c
   11584:	movt	r0, #1
   11588:	movw	r1, #16102	; 0x3ee6
   1158c:	movt	r1, #1
   11590:	movw	r3, #16183	; 0x3f37
   11594:	movt	r3, #1
   11598:	mov	r2, #153	; 0x99
   1159c:	bl	10f50 <__assert_fail@plt>
   115a0:	movw	r0, #16498	; 0x4072
   115a4:	movt	r0, #1
   115a8:	movw	r1, #16102	; 0x3ee6
   115ac:	movt	r1, #1
   115b0:	movw	r3, #16183	; 0x3f37
   115b4:	movt	r3, #1
   115b8:	mov	r2, #154	; 0x9a
   115bc:	bl	10f50 <__assert_fail@plt>
   115c0:	push	{r4, r5, fp, lr}
   115c4:	add	fp, sp, #8
   115c8:	mov	r5, #0
   115cc:	cmp	r0, #0
   115d0:	beq	115f0 <verify_monster@@Base+0x5a4>
   115d4:	mov	r4, r0
   115d8:	bl	122e4 <main@@Base+0x3ec>
   115dc:	cmp	r0, #0
   115e0:	beq	115f0 <verify_monster@@Base+0x5a4>
   115e4:	mov	r0, r4
   115e8:	bl	1230c <main@@Base+0x414>
   115ec:	add	r5, r4, r0
   115f0:	mov	r0, r5
   115f4:	pop	{r4, r5, fp, pc}
   115f8:	push	{r4, r5, fp, lr}
   115fc:	add	fp, sp, #8
   11600:	cmp	r0, #0
   11604:	beq	11648 <verify_monster@@Base+0x5fc>
   11608:	mov	r4, r0
   1160c:	bl	12324 <main@@Base+0x42c>
   11610:	sub	r5, r4, r0
   11614:	mov	r0, r5
   11618:	bl	1232c <main@@Base+0x434>
   1161c:	cmp	r0, #10
   11620:	bcc	11640 <verify_monster@@Base+0x5f4>
   11624:	add	r0, r5, #8
   11628:	bl	1232c <main@@Base+0x434>
   1162c:	cmp	r0, #0
   11630:	beq	11640 <verify_monster@@Base+0x5f4>
   11634:	add	r0, r4, r0
   11638:	pop	{r4, r5, fp, lr}
   1163c:	b	12334 <main@@Base+0x43c>
   11640:	mov	r0, #100	; 0x64
   11644:	pop	{r4, r5, fp, pc}
   11648:	movw	r0, #16834	; 0x41c2
   1164c:	movt	r0, #1
   11650:	movw	r1, #16872	; 0x41e8
   11654:	movt	r1, #1
   11658:	movw	r3, #16970	; 0x424a
   1165c:	movt	r3, #1
   11660:	movw	r2, #697	; 0x2b9
   11664:	bl	10f50 <__assert_fail@plt>
   11668:	push	{r4, r5, fp, lr}
   1166c:	add	fp, sp, #8
   11670:	cmp	r0, #0
   11674:	beq	116b0 <verify_monster@@Base+0x664>
   11678:	mov	r4, r0
   1167c:	bl	12324 <main@@Base+0x42c>
   11680:	sub	r5, r4, r0
   11684:	mov	r0, r5
   11688:	bl	1232c <main@@Base+0x434>
   1168c:	cmp	r0, #6
   11690:	bcc	116a8 <verify_monster@@Base+0x65c>
   11694:	add	r0, r5, #4
   11698:	bl	1232c <main@@Base+0x434>
   1169c:	cmp	r0, #0
   116a0:	addne	r0, r4, r0
   116a4:	popne	{r4, r5, fp, pc}
   116a8:	mov	r0, #0
   116ac:	pop	{r4, r5, fp, pc}
   116b0:	movw	r0, #16834	; 0x41c2
   116b4:	movt	r0, #1
   116b8:	movw	r1, #16872	; 0x41e8
   116bc:	movt	r1, #1
   116c0:	movw	r3, #17036	; 0x428c
   116c4:	movt	r3, #1
   116c8:	mov	r2, #696	; 0x2b8
   116cc:	bl	10f50 <__assert_fail@plt>
   116d0:	cmp	r0, #0
   116d4:	vldreq	s0, [pc, #4]	; 116e0 <verify_monster@@Base+0x694>
   116d8:	bxeq	lr
   116dc:	b	12348 <main@@Base+0x450>
   116e0:	andeq	r0, r0, r0
   116e4:	cmp	r0, #0
   116e8:	vldreq	s0, [pc, #8]	; 116f8 <verify_monster@@Base+0x6ac>
   116ec:	bxeq	lr
   116f0:	add	r0, r0, #4
   116f4:	b	12348 <main@@Base+0x450>
   116f8:	andeq	r0, r0, r0
   116fc:	cmp	r0, #0
   11700:	vldreq	s0, [pc, #8]	; 11710 <verify_monster@@Base+0x6c4>
   11704:	bxeq	lr
   11708:	add	r0, r0, #8
   1170c:	b	12348 <main@@Base+0x450>
   11710:	andeq	r0, r0, r0
   11714:	cmp	r0, #0
   11718:	beq	11724 <verify_monster@@Base+0x6d8>
   1171c:	add	r0, r0, #16
   11720:	b	12354 <main@@Base+0x45c>
   11724:	vmov.i32	d0, #0	; 0x00000000
   11728:	bx	lr
   1172c:	cmp	r0, #0
   11730:	moveq	r0, #0
   11734:	bxeq	lr
   11738:	add	r0, r0, #24
   1173c:	b	12360 <main@@Base+0x468>
   11740:	cmp	r0, #0
   11744:	addne	r0, r0, #26
   11748:	bx	lr
   1174c:	cmp	r0, #0
   11750:	moveq	r0, #0
   11754:	bxeq	lr
   11758:	b	12334 <main@@Base+0x43c>
   1175c:	cmp	r0, #0
   11760:	moveq	r0, #0
   11764:	bxeq	lr
   11768:	add	r0, r0, #2
   1176c:	b	1236c <main@@Base+0x474>
   11770:	push	{r4, r5, fp, lr}
   11774:	add	fp, sp, #8
   11778:	cmp	r0, #0
   1177c:	beq	117d0 <verify_monster@@Base+0x784>
   11780:	mov	r4, r0
   11784:	bl	12324 <main@@Base+0x42c>
   11788:	sub	r5, r4, r0
   1178c:	mov	r0, r5
   11790:	bl	1232c <main@@Base+0x434>
   11794:	cmp	r0, #12
   11798:	bcc	117c4 <verify_monster@@Base+0x778>
   1179c:	add	r0, r5, #10
   117a0:	bl	1232c <main@@Base+0x434>
   117a4:	cmp	r0, #0
   117a8:	beq	117c4 <verify_monster@@Base+0x778>
   117ac:	add	r4, r4, r0
   117b0:	mov	r0, r4
   117b4:	bl	1230c <main@@Base+0x414>
   117b8:	add	r0, r4, r0
   117bc:	add	r0, r0, #4
   117c0:	pop	{r4, r5, fp, pc}
   117c4:	movw	r0, #17205	; 0x4335
   117c8:	movt	r0, #1
   117cc:	b	117d8 <verify_monster@@Base+0x78c>
   117d0:	movw	r0, #16834	; 0x41c2
   117d4:	movt	r0, #1
   117d8:	movw	r1, #16872	; 0x41e8
   117dc:	movt	r1, #1
   117e0:	movw	r3, #17124	; 0x42e4
   117e4:	movt	r3, #1
   117e8:	movw	r2, #699	; 0x2bb
   117ec:	bl	10f50 <__assert_fail@plt>
   117f0:	cmp	r0, #0
   117f4:	moveq	r0, #0
   117f8:	bxeq	lr
   117fc:	sub	r0, r0, #4
   11800:	b	1230c <main@@Base+0x414>
   11804:	push	{r4, r5, r6, sl, fp, lr}
   11808:	add	fp, sp, #16
   1180c:	cmp	r0, #0
   11810:	beq	11860 <verify_monster@@Base+0x814>
   11814:	mov	r4, r0
   11818:	bl	12324 <main@@Base+0x42c>
   1181c:	sub	r6, r4, r0
   11820:	mov	r0, r6
   11824:	bl	1232c <main@@Base+0x434>
   11828:	mov	r5, #0
   1182c:	cmp	r0, #16
   11830:	bcc	11858 <verify_monster@@Base+0x80c>
   11834:	add	r0, r6, #14
   11838:	bl	1232c <main@@Base+0x434>
   1183c:	cmp	r0, #0
   11840:	beq	11858 <verify_monster@@Base+0x80c>
   11844:	add	r4, r4, r0
   11848:	mov	r0, r4
   1184c:	bl	1230c <main@@Base+0x414>
   11850:	add	r0, r4, r0
   11854:	add	r5, r0, #4
   11858:	mov	r0, r5
   1185c:	pop	{r4, r5, r6, sl, fp, pc}
   11860:	movw	r0, #16834	; 0x41c2
   11864:	movt	r0, #1
   11868:	movw	r1, #16872	; 0x41e8
   1186c:	movt	r1, #1
   11870:	movw	r3, #17238	; 0x4356
   11874:	movt	r3, #1
   11878:	movw	r2, #706	; 0x2c2
   1187c:	bl	10f50 <__assert_fail@plt>
   11880:	b	12378 <main@@Base+0x480>
   11884:	push	{r4, r5, fp, lr}
   11888:	add	fp, sp, #8
   1188c:	mov	r4, r1
   11890:	mov	r5, r0
   11894:	bl	12378 <main@@Base+0x480>
   11898:	cmp	r0, r4
   1189c:	bls	118ac <verify_monster@@Base+0x860>
   118a0:	add	r0, r5, r4
   118a4:	pop	{r4, r5, fp, lr}
   118a8:	b	1238c <main@@Base+0x494>
   118ac:	movw	r0, #17327	; 0x43af
   118b0:	movt	r0, #1
   118b4:	movw	r1, #17382	; 0x43e6
   118b8:	movt	r1, #1
   118bc:	movw	r3, #17486	; 0x444e
   118c0:	movt	r3, #1
   118c4:	movw	r2, #395	; 0x18b
   118c8:	bl	10f50 <__assert_fail@plt>
   118cc:	push	{r4, r5, r6, sl, fp, lr}
   118d0:	add	fp, sp, #16
   118d4:	cmp	r0, #0
   118d8:	beq	11928 <verify_monster@@Base+0x8dc>
   118dc:	mov	r4, r0
   118e0:	bl	12324 <main@@Base+0x42c>
   118e4:	sub	r6, r4, r0
   118e8:	mov	r0, r6
   118ec:	bl	1232c <main@@Base+0x434>
   118f0:	mov	r5, #0
   118f4:	cmp	r0, #26
   118f8:	bcc	11920 <verify_monster@@Base+0x8d4>
   118fc:	add	r0, r6, #24
   11900:	bl	1232c <main@@Base+0x434>
   11904:	cmp	r0, #0
   11908:	beq	11920 <verify_monster@@Base+0x8d4>
   1190c:	add	r4, r4, r0
   11910:	mov	r0, r4
   11914:	bl	1230c <main@@Base+0x414>
   11918:	add	r0, r4, r0
   1191c:	add	r5, r0, #4
   11920:	mov	r0, r5
   11924:	pop	{r4, r5, r6, sl, fp, pc}
   11928:	movw	r0, #16834	; 0x41c2
   1192c:	movt	r0, #1
   11930:	movw	r1, #16872	; 0x41e8
   11934:	movt	r1, #1
   11938:	movw	r3, #17552	; 0x4490
   1193c:	movt	r3, #1
   11940:	mov	r2, #712	; 0x2c8
   11944:	bl	10f50 <__assert_fail@plt>
   11948:	cmp	r0, #0
   1194c:	moveq	r0, #0
   11950:	bxeq	lr
   11954:	sub	r0, r0, #4
   11958:	b	1230c <main@@Base+0x414>
   1195c:	push	{r4, r5, fp, lr}
   11960:	add	fp, sp, #8
   11964:	mov	r4, r1
   11968:	mov	r5, r0
   1196c:	bl	12378 <main@@Base+0x480>
   11970:	cmp	r0, r4
   11974:	bls	11990 <verify_monster@@Base+0x944>
   11978:	add	r4, r5, r4, lsl #2
   1197c:	mov	r0, r4
   11980:	bl	1230c <main@@Base+0x414>
   11984:	add	r0, r4, r0
   11988:	add	r0, r0, #4
   1198c:	pop	{r4, r5, fp, pc}
   11990:	movw	r0, #17327	; 0x43af
   11994:	movt	r0, #1
   11998:	movw	r1, #17382	; 0x43e6
   1199c:	movt	r1, #1
   119a0:	movw	r3, #17650	; 0x44f2
   119a4:	movt	r3, #1
   119a8:	mov	r2, #108	; 0x6c
   119ac:	bl	10f50 <__assert_fail@plt>
   119b0:	push	{r4, r5, fp, lr}
   119b4:	add	fp, sp, #8
   119b8:	cmp	r0, #0
   119bc:	beq	11a00 <verify_monster@@Base+0x9b4>
   119c0:	mov	r4, r0
   119c4:	bl	12324 <main@@Base+0x42c>
   119c8:	sub	r5, r4, r0
   119cc:	mov	r0, r5
   119d0:	bl	1232c <main@@Base+0x434>
   119d4:	cmp	r0, #20
   119d8:	bcc	119f8 <verify_monster@@Base+0x9ac>
   119dc:	add	r0, r5, #18
   119e0:	bl	1232c <main@@Base+0x434>
   119e4:	cmp	r0, #0
   119e8:	beq	119f8 <verify_monster@@Base+0x9ac>
   119ec:	add	r0, r4, r0
   119f0:	pop	{r4, r5, fp, lr}
   119f4:	b	12398 <main@@Base+0x4a0>
   119f8:	mov	r0, #0
   119fc:	pop	{r4, r5, fp, pc}
   11a00:	movw	r0, #16834	; 0x41c2
   11a04:	movt	r0, #1
   11a08:	movw	r1, #16872	; 0x41e8
   11a0c:	movt	r1, #1
   11a10:	movw	r3, #17731	; 0x4543
   11a14:	movt	r3, #1
   11a18:	movw	r2, #717	; 0x2cd
   11a1c:	bl	10f50 <__assert_fail@plt>
   11a20:	push	{r4, r5, r6, sl, fp, lr}
   11a24:	add	fp, sp, #16
   11a28:	cmp	r0, #0
   11a2c:	beq	11a78 <verify_monster@@Base+0xa2c>
   11a30:	mov	r4, r0
   11a34:	bl	12324 <main@@Base+0x42c>
   11a38:	sub	r6, r4, r0
   11a3c:	mov	r0, r6
   11a40:	bl	1232c <main@@Base+0x434>
   11a44:	mov	r5, #0
   11a48:	cmp	r0, #22
   11a4c:	bcc	11a70 <verify_monster@@Base+0xa24>
   11a50:	add	r0, r6, #20
   11a54:	bl	1232c <main@@Base+0x434>
   11a58:	cmp	r0, #0
   11a5c:	beq	11a70 <verify_monster@@Base+0xa24>
   11a60:	add	r4, r4, r0
   11a64:	mov	r0, r4
   11a68:	bl	1230c <main@@Base+0x414>
   11a6c:	add	r5, r4, r0
   11a70:	mov	r0, r5
   11a74:	pop	{r4, r5, r6, sl, fp, pc}
   11a78:	movw	r0, #16834	; 0x41c2
   11a7c:	movt	r0, #1
   11a80:	movw	r1, #16872	; 0x41e8
   11a84:	movt	r1, #1
   11a88:	movw	r3, #17828	; 0x45a4
   11a8c:	movt	r3, #1
   11a90:	movw	r2, #717	; 0x2cd
   11a94:	bl	10f50 <__assert_fail@plt>
   11a98:	push	{r4, r5, r6, sl, fp, lr}
   11a9c:	add	fp, sp, #16
   11aa0:	cmp	r0, #0
   11aa4:	beq	11af4 <verify_monster@@Base+0xaa8>
   11aa8:	mov	r4, r0
   11aac:	bl	12324 <main@@Base+0x42c>
   11ab0:	sub	r6, r4, r0
   11ab4:	mov	r0, r6
   11ab8:	bl	1232c <main@@Base+0x434>
   11abc:	mov	r5, #0
   11ac0:	cmp	r0, #24
   11ac4:	bcc	11aec <verify_monster@@Base+0xaa0>
   11ac8:	add	r0, r6, #22
   11acc:	bl	1232c <main@@Base+0x434>
   11ad0:	cmp	r0, #0
   11ad4:	beq	11aec <verify_monster@@Base+0xaa0>
   11ad8:	add	r4, r4, r0
   11adc:	mov	r0, r4
   11ae0:	bl	1230c <main@@Base+0x414>
   11ae4:	add	r0, r4, r0
   11ae8:	add	r5, r0, #4
   11aec:	mov	r0, r5
   11af0:	pop	{r4, r5, r6, sl, fp, pc}
   11af4:	movw	r0, #16834	; 0x41c2
   11af8:	movt	r0, #1
   11afc:	movw	r1, #16872	; 0x41e8
   11b00:	movt	r1, #1
   11b04:	movw	r3, #17910	; 0x45f6
   11b08:	movt	r3, #1
   11b0c:	movw	r2, #718	; 0x2ce
   11b10:	bl	10f50 <__assert_fail@plt>
   11b14:	cmp	r0, #0
   11b18:	moveq	r0, #0
   11b1c:	bxeq	lr
   11b20:	sub	r0, r0, #4
   11b24:	b	1230c <main@@Base+0x414>
   11b28:	push	{r4, r5, fp, lr}
   11b2c:	add	fp, sp, #8
   11b30:	mov	r4, r1
   11b34:	mov	r5, r0
   11b38:	bl	12378 <main@@Base+0x480>
   11b3c:	cmp	r0, r4
   11b40:	addhi	r0, r5, r4, lsl #2
   11b44:	pophi	{r4, r5, fp, pc}
   11b48:	movw	r0, #17327	; 0x43af
   11b4c:	movt	r0, #1
   11b50:	movw	r1, #16872	; 0x41e8
   11b54:	movt	r1, #1
   11b58:	movw	r3, #17997	; 0x464d
   11b5c:	movt	r3, #1
   11b60:	mov	r2, #380	; 0x17c
   11b64:	bl	10f50 <__assert_fail@plt>
   11b68:	push	{r4, r5, fp, lr}
   11b6c:	add	fp, sp, #8
   11b70:	cmp	r0, #0
   11b74:	beq	11bb8 <verify_monster@@Base+0xb6c>
   11b78:	mov	r4, r0
   11b7c:	bl	12324 <main@@Base+0x42c>
   11b80:	sub	r5, r4, r0
   11b84:	mov	r0, r5
   11b88:	bl	1232c <main@@Base+0x434>
   11b8c:	cmp	r0, #38	; 0x26
   11b90:	bcc	11bb0 <verify_monster@@Base+0xb64>
   11b94:	add	r0, r5, #36	; 0x24
   11b98:	bl	1232c <main@@Base+0x434>
   11b9c:	cmp	r0, #0
   11ba0:	beq	11bb0 <verify_monster@@Base+0xb64>
   11ba4:	add	r0, r4, r0
   11ba8:	pop	{r4, r5, fp, lr}
   11bac:	b	123a4 <main@@Base+0x4ac>
   11bb0:	mov	r0, #0
   11bb4:	pop	{r4, r5, fp, pc}
   11bb8:	movw	r0, #16834	; 0x41c2
   11bbc:	movt	r0, #1
   11bc0:	movw	r1, #16872	; 0x41e8
   11bc4:	movt	r1, #1
   11bc8:	movw	r3, #18088	; 0x46a8
   11bcc:	movt	r3, #1
   11bd0:	mov	r2, #724	; 0x2d4
   11bd4:	bl	10f50 <__assert_fail@plt>
   11bd8:	push	{r4, r5, fp, lr}
   11bdc:	add	fp, sp, #8
   11be0:	cmp	r0, #0
   11be4:	beq	11c28 <verify_monster@@Base+0xbdc>
   11be8:	mov	r4, r0
   11bec:	bl	12324 <main@@Base+0x42c>
   11bf0:	sub	r5, r4, r0
   11bf4:	mov	r0, r5
   11bf8:	bl	1232c <main@@Base+0x434>
   11bfc:	cmp	r0, #40	; 0x28
   11c00:	bcc	11c20 <verify_monster@@Base+0xbd4>
   11c04:	add	r0, r5, #38	; 0x26
   11c08:	bl	1232c <main@@Base+0x434>
   11c0c:	cmp	r0, #0
   11c10:	beq	11c20 <verify_monster@@Base+0xbd4>
   11c14:	add	r0, r4, r0
   11c18:	pop	{r4, r5, fp, lr}
   11c1c:	b	123b0 <main@@Base+0x4b8>
   11c20:	mov	r0, #0
   11c24:	pop	{r4, r5, fp, pc}
   11c28:	movw	r0, #16834	; 0x41c2
   11c2c:	movt	r0, #1
   11c30:	movw	r1, #16872	; 0x41e8
   11c34:	movt	r1, #1
   11c38:	movw	r3, #18168	; 0x46f8
   11c3c:	movt	r3, #1
   11c40:	movw	r2, #725	; 0x2d5
   11c44:	bl	10f50 <__assert_fail@plt>
   11c48:	push	{r4, r5, fp, lr}
   11c4c:	add	fp, sp, #8
   11c50:	cmp	r0, #0
   11c54:	beq	11c9c <verify_monster@@Base+0xc50>
   11c58:	mov	r4, r0
   11c5c:	bl	12324 <main@@Base+0x42c>
   11c60:	sub	r5, r4, r0
   11c64:	mov	r0, r5
   11c68:	bl	1232c <main@@Base+0x434>
   11c6c:	cmp	r0, #42	; 0x2a
   11c70:	bcc	11c90 <verify_monster@@Base+0xc44>
   11c74:	add	r0, r5, #40	; 0x28
   11c78:	bl	1232c <main@@Base+0x434>
   11c7c:	cmp	r0, #0
   11c80:	beq	11c90 <verify_monster@@Base+0xc44>
   11c84:	add	r0, r4, r0
   11c88:	pop	{r4, r5, fp, lr}
   11c8c:	b	123bc <main@@Base+0x4c4>
   11c90:	mov	r0, #0
   11c94:	mov	r1, #0
   11c98:	pop	{r4, r5, fp, pc}
   11c9c:	movw	r0, #16834	; 0x41c2
   11ca0:	movt	r0, #1
   11ca4:	movw	r1, #16872	; 0x41e8
   11ca8:	movt	r1, #1
   11cac:	movw	r3, #18249	; 0x4749
   11cb0:	movt	r3, #1
   11cb4:	movw	r2, #726	; 0x2d6
   11cb8:	bl	10f50 <__assert_fail@plt>
   11cbc:	push	{r4, r5, fp, lr}
   11cc0:	add	fp, sp, #8
   11cc4:	cmp	r0, #0
   11cc8:	beq	11d10 <verify_monster@@Base+0xcc4>
   11ccc:	mov	r4, r0
   11cd0:	bl	12324 <main@@Base+0x42c>
   11cd4:	sub	r5, r4, r0
   11cd8:	mov	r0, r5
   11cdc:	bl	1232c <main@@Base+0x434>
   11ce0:	cmp	r0, #44	; 0x2c
   11ce4:	bcc	11d04 <verify_monster@@Base+0xcb8>
   11ce8:	add	r0, r5, #42	; 0x2a
   11cec:	bl	1232c <main@@Base+0x434>
   11cf0:	cmp	r0, #0
   11cf4:	beq	11d04 <verify_monster@@Base+0xcb8>
   11cf8:	add	r0, r4, r0
   11cfc:	pop	{r4, r5, fp, lr}
   11d00:	b	123c8 <main@@Base+0x4d0>
   11d04:	mov	r0, #0
   11d08:	mov	r1, #0
   11d0c:	pop	{r4, r5, fp, pc}
   11d10:	movw	r0, #16834	; 0x41c2
   11d14:	movt	r0, #1
   11d18:	movw	r1, #16872	; 0x41e8
   11d1c:	movt	r1, #1
   11d20:	movw	r3, #18329	; 0x4799
   11d24:	movt	r3, #1
   11d28:	movw	r2, #727	; 0x2d7
   11d2c:	bl	10f50 <__assert_fail@plt>
   11d30:	push	{r4, r5, fp, lr}
   11d34:	add	fp, sp, #8
   11d38:	cmp	r0, #0
   11d3c:	beq	11d80 <verify_monster@@Base+0xd34>
   11d40:	mov	r4, r0
   11d44:	bl	12324 <main@@Base+0x42c>
   11d48:	sub	r5, r4, r0
   11d4c:	mov	r0, r5
   11d50:	bl	1232c <main@@Base+0x434>
   11d54:	cmp	r0, #46	; 0x2e
   11d58:	bcc	11d78 <verify_monster@@Base+0xd2c>
   11d5c:	add	r0, r5, #44	; 0x2c
   11d60:	bl	1232c <main@@Base+0x434>
   11d64:	cmp	r0, #0
   11d68:	beq	11d78 <verify_monster@@Base+0xd2c>
   11d6c:	add	r0, r4, r0
   11d70:	pop	{r4, r5, fp, lr}
   11d74:	b	123a4 <main@@Base+0x4ac>
   11d78:	mov	r0, #0
   11d7c:	pop	{r4, r5, fp, pc}
   11d80:	movw	r0, #16834	; 0x41c2
   11d84:	movt	r0, #1
   11d88:	movw	r1, #16872	; 0x41e8
   11d8c:	movt	r1, #1
   11d90:	movw	r3, #18410	; 0x47ea
   11d94:	movt	r3, #1
   11d98:	mov	r2, #728	; 0x2d8
   11d9c:	bl	10f50 <__assert_fail@plt>
   11da0:	push	{r4, r5, fp, lr}
   11da4:	add	fp, sp, #8
   11da8:	cmp	r0, #0
   11dac:	beq	11df0 <verify_monster@@Base+0xda4>
   11db0:	mov	r4, r0
   11db4:	bl	12324 <main@@Base+0x42c>
   11db8:	sub	r5, r4, r0
   11dbc:	mov	r0, r5
   11dc0:	bl	1232c <main@@Base+0x434>
   11dc4:	cmp	r0, #48	; 0x30
   11dc8:	bcc	11de8 <verify_monster@@Base+0xd9c>
   11dcc:	add	r0, r5, #46	; 0x2e
   11dd0:	bl	1232c <main@@Base+0x434>
   11dd4:	cmp	r0, #0
   11dd8:	beq	11de8 <verify_monster@@Base+0xd9c>
   11ddc:	add	r0, r4, r0
   11de0:	pop	{r4, r5, fp, lr}
   11de4:	b	123b0 <main@@Base+0x4b8>
   11de8:	mov	r0, #0
   11dec:	pop	{r4, r5, fp, pc}
   11df0:	movw	r0, #16834	; 0x41c2
   11df4:	movt	r0, #1
   11df8:	movw	r1, #16872	; 0x41e8
   11dfc:	movt	r1, #1
   11e00:	movw	r3, #18491	; 0x483b
   11e04:	movt	r3, #1
   11e08:	movw	r2, #729	; 0x2d9
   11e0c:	bl	10f50 <__assert_fail@plt>
   11e10:	push	{r4, r5, fp, lr}
   11e14:	add	fp, sp, #8
   11e18:	cmp	r0, #0
   11e1c:	beq	11e64 <verify_monster@@Base+0xe18>
   11e20:	mov	r4, r0
   11e24:	bl	12324 <main@@Base+0x42c>
   11e28:	sub	r5, r4, r0
   11e2c:	mov	r0, r5
   11e30:	bl	1232c <main@@Base+0x434>
   11e34:	cmp	r0, #50	; 0x32
   11e38:	bcc	11e58 <verify_monster@@Base+0xe0c>
   11e3c:	add	r0, r5, #48	; 0x30
   11e40:	bl	1232c <main@@Base+0x434>
   11e44:	cmp	r0, #0
   11e48:	beq	11e58 <verify_monster@@Base+0xe0c>
   11e4c:	add	r0, r4, r0
   11e50:	pop	{r4, r5, fp, lr}
   11e54:	b	123bc <main@@Base+0x4c4>
   11e58:	mov	r0, #0
   11e5c:	mov	r1, #0
   11e60:	pop	{r4, r5, fp, pc}
   11e64:	movw	r0, #16834	; 0x41c2
   11e68:	movt	r0, #1
   11e6c:	movw	r1, #16872	; 0x41e8
   11e70:	movt	r1, #1
   11e74:	movw	r3, #18573	; 0x488d
   11e78:	movt	r3, #1
   11e7c:	movw	r2, #730	; 0x2da
   11e80:	bl	10f50 <__assert_fail@plt>
   11e84:	push	{r4, r5, fp, lr}
   11e88:	add	fp, sp, #8
   11e8c:	cmp	r0, #0
   11e90:	beq	11ed8 <verify_monster@@Base+0xe8c>
   11e94:	mov	r4, r0
   11e98:	bl	12324 <main@@Base+0x42c>
   11e9c:	sub	r5, r4, r0
   11ea0:	mov	r0, r5
   11ea4:	bl	1232c <main@@Base+0x434>
   11ea8:	cmp	r0, #52	; 0x34
   11eac:	bcc	11ecc <verify_monster@@Base+0xe80>
   11eb0:	add	r0, r5, #50	; 0x32
   11eb4:	bl	1232c <main@@Base+0x434>
   11eb8:	cmp	r0, #0
   11ebc:	beq	11ecc <verify_monster@@Base+0xe80>
   11ec0:	add	r0, r4, r0
   11ec4:	pop	{r4, r5, fp, lr}
   11ec8:	b	123c8 <main@@Base+0x4d0>
   11ecc:	mov	r0, #0
   11ed0:	mov	r1, #0
   11ed4:	pop	{r4, r5, fp, pc}
   11ed8:	movw	r0, #16834	; 0x41c2
   11edc:	movt	r0, #1
   11ee0:	movw	r1, #16872	; 0x41e8
   11ee4:	movt	r1, #1
   11ee8:	movw	r3, #18654	; 0x48de
   11eec:	movt	r3, #1
   11ef0:	movw	r2, #731	; 0x2db
   11ef4:	bl	10f50 <__assert_fail@plt>

00011ef8 <main@@Base>:
   11ef8:	push	{r4, r5, r6, sl, fp, lr}
   11efc:	add	fp, sp, #16
   11f00:	sub	sp, sp, #8
   11f04:	sub	r2, r0, #1
   11f08:	cmp	r2, #2
   11f0c:	bcs	12024 <main@@Base+0x12c>
   11f10:	cmp	r0, #2
   11f14:	ldreq	r0, [r1, #4]
   11f18:	movweq	r1, #24688	; 0x6070
   11f1c:	movteq	r1, #2
   11f20:	streq	r0, [r1]
   11f24:	movw	r6, #24688	; 0x6070
   11f28:	movt	r6, #2
   11f2c:	ldr	r0, [r6]
   11f30:	add	r1, sp, #4
   11f34:	bl	1204c <main@@Base+0x154>
   11f38:	mov	r5, r0
   11f3c:	ldr	r0, [sp, #4]
   11f40:	add	r0, r0, #255	; 0xff
   11f44:	bic	r0, r0, #255	; 0xff
   11f48:	bl	12144 <main@@Base+0x24c>
   11f4c:	mov	r4, r0
   11f50:	ldr	r2, [sp, #4]
   11f54:	mov	r1, r5
   11f58:	bl	10e84 <memcpy@plt>
   11f5c:	mov	r0, r5
   11f60:	bl	10e78 <free@plt>
   11f64:	cmp	r4, #0
   11f68:	beq	11fcc <main@@Base+0xd4>
   11f6c:	movw	r5, #24696	; 0x6078
   11f70:	movt	r5, #2
   11f74:	ldr	r2, [r5]
   11f78:	ldr	r1, [sp, #4]
   11f7c:	mov	r0, r4
   11f80:	bl	12190 <main@@Base+0x298>
   11f84:	ldr	r1, [sp, #4]
   11f88:	mov	r0, r4
   11f8c:	bl	122bc <main@@Base+0x3c4>
   11f90:	cmp	r0, #0
   11f94:	bne	11ff0 <main@@Base+0xf8>
   11f98:	ldr	r1, [sp, #4]
   11f9c:	mov	r0, r4
   11fa0:	bl	122d0 <main@@Base+0x3d8>
   11fa4:	cmp	r0, #0
   11fa8:	bne	12004 <main@@Base+0x10c>
   11fac:	mov	r0, r4
   11fb0:	bl	1104c <verify_monster@@Base>
   11fb4:	mov	r5, r0
   11fb8:	mov	r0, r4
   11fbc:	bl	10e78 <free@plt>
   11fc0:	mov	r0, r5
   11fc4:	sub	sp, fp, #16
   11fc8:	pop	{r4, r5, r6, sl, fp, pc}
   11fcc:	ldr	r2, [r6]
   11fd0:	movw	r0, #24696	; 0x6078
   11fd4:	movt	r0, #2
   11fd8:	ldr	r0, [r0]
   11fdc:	movw	r1, #16690	; 0x4132
   11fe0:	movt	r1, #1
   11fe4:	bl	10ef0 <fprintf@plt>
   11fe8:	mvn	r5, #0
   11fec:	b	11fc0 <main@@Base+0xc8>
   11ff0:	ldr	r3, [r5]
   11ff4:	movw	r0, #16732	; 0x415c
   11ff8:	movt	r0, #1
   11ffc:	mov	r1, #38	; 0x26
   12000:	b	12014 <main@@Base+0x11c>
   12004:	ldr	r3, [r5]
   12008:	movw	r0, #16771	; 0x4183
   1200c:	movt	r0, #1
   12010:	mov	r1, #62	; 0x3e
   12014:	mov	r2, #1
   12018:	bl	10ea8 <fwrite@plt>
   1201c:	mvn	r5, #0
   12020:	b	11fb8 <main@@Base+0xc0>
   12024:	movw	r0, #24696	; 0x6078
   12028:	movt	r0, #2
   1202c:	ldr	r3, [r0]
   12030:	movw	r0, #16626	; 0x40f2
   12034:	movt	r0, #1
   12038:	mov	r1, #63	; 0x3f
   1203c:	mov	r2, #1
   12040:	bl	10ea8 <fwrite@plt>
   12044:	mov	r0, #1
   12048:	bl	10ee4 <exit@plt>
   1204c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12050:	add	fp, sp, #24
   12054:	sub	sp, sp, #8
   12058:	add	r9, sp, #4
   1205c:	cmp	r1, #0
   12060:	movne	r9, r1
   12064:	movw	r1, #18736	; 0x4930
   12068:	movt	r1, #1
   1206c:	bl	10e6c <fopen@plt>
   12070:	cmp	r0, #0
   12074:	beq	12108 <main@@Base+0x210>
   12078:	mov	r6, r0
   1207c:	mov	r8, #0
   12080:	mov	r1, #0
   12084:	mov	r2, #2
   12088:	bl	10f38 <fseek@plt>
   1208c:	mov	r0, r6
   12090:	bl	10e90 <ftell@plt>
   12094:	mov	r5, r0
   12098:	str	r0, [r9]
   1209c:	cmp	r0, #1024	; 0x400
   120a0:	bhi	12118 <main@@Base+0x220>
   120a4:	mov	r0, r6
   120a8:	bl	10e9c <rewind@plt>
   120ac:	cmp	r5, #0
   120b0:	mov	r0, r5
   120b4:	movweq	r0, #1
   120b8:	bl	10ec0 <malloc@plt>
   120bc:	cmp	r0, #0
   120c0:	beq	12118 <main@@Base+0x220>
   120c4:	mov	r7, r0
   120c8:	mov	r8, r0
   120cc:	mov	r1, #0
   120d0:	mov	r4, r1
   120d4:	add	r0, r7, r1
   120d8:	sub	r2, r5, r1
   120dc:	mov	r1, #1
   120e0:	mov	r3, r6
   120e4:	bl	10f2c <fread_unlocked@plt>
   120e8:	add	r1, r0, r4
   120ec:	cmp	r0, #0
   120f0:	bne	120d0 <main@@Base+0x1d8>
   120f4:	cmp	r5, r4
   120f8:	bne	12110 <main@@Base+0x218>
   120fc:	mov	r0, r6
   12100:	bl	10f14 <fclose@plt>
   12104:	b	12134 <main@@Base+0x23c>
   12108:	mov	r5, #0
   1210c:	b	12130 <main@@Base+0x238>
   12110:	cmp	r6, #0
   12114:	beq	12120 <main@@Base+0x228>
   12118:	mov	r0, r6
   1211c:	bl	10f14 <fclose@plt>
   12120:	cmp	r8, #0
   12124:	beq	12130 <main@@Base+0x238>
   12128:	mov	r0, r8
   1212c:	bl	10e78 <free@plt>
   12130:	mov	r8, #0
   12134:	str	r5, [r9]
   12138:	mov	r0, r8
   1213c:	sub	sp, fp, #24
   12140:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12144:	push	{fp, lr}
   12148:	mov	fp, sp
   1214c:	sub	sp, sp, #8
   12150:	mov	r2, r0
   12154:	mov	r0, #0
   12158:	str	r0, [sp, #4]
   1215c:	add	r0, sp, #4
   12160:	mov	r1, #256	; 0x100
   12164:	bl	10efc <posix_memalign@plt>
   12168:	cmp	r0, #0
   1216c:	ldrne	r0, [sp, #4]
   12170:	cmpne	r0, #0
   12174:	beq	12184 <main@@Base+0x28c>
   12178:	bl	10e78 <free@plt>
   1217c:	mov	r0, #0
   12180:	str	r0, [sp, #4]
   12184:	ldr	r0, [sp, #4]
   12188:	mov	sp, fp
   1218c:	pop	{fp, pc}
   12190:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12194:	add	fp, sp, #28
   12198:	sub	sp, sp, #20
   1219c:	mov	r4, r2
   121a0:	mov	r5, r1
   121a4:	mov	r6, r0
   121a8:	movw	r1, #18739	; 0x4933
   121ac:	movt	r1, #1
   121b0:	movw	r2, #15972	; 0x3e64
   121b4:	movt	r2, #1
   121b8:	mov	r0, r4
   121bc:	bl	10ef0 <fprintf@plt>
   121c0:	cmp	r5, #0
   121c4:	beq	122a0 <main@@Base+0x3a8>
   121c8:	add	r7, sp, #3
   121cc:	movw	sl, #18758	; 0x4946
   121d0:	movt	sl, #1
   121d4:	mov	r8, #0
   121d8:	ands	r9, r8, #15
   121dc:	beq	121f8 <main@@Base+0x300>
   121e0:	tst	r8, #7
   121e4:	bne	12228 <main@@Base+0x330>
   121e8:	mov	r0, #32
   121ec:	mov	r1, r4
   121f0:	bl	10f20 <fputc@plt>
   121f4:	b	12228 <main@@Base+0x330>
   121f8:	cmp	r8, #0
   121fc:	beq	12214 <main@@Base+0x31c>
   12200:	mov	r0, r4
   12204:	movw	r1, #18744	; 0x4938
   12208:	movt	r1, #1
   1220c:	mov	r2, r7
   12210:	bl	10ef0 <fprintf@plt>
   12214:	mov	r0, r4
   12218:	movw	r1, #18750	; 0x493e
   1221c:	movt	r1, #1
   12220:	mov	r2, r8
   12224:	bl	10ef0 <fprintf@plt>
   12228:	ldrb	r2, [r6, r8]
   1222c:	mov	r0, r4
   12230:	mov	r1, sl
   12234:	bl	10ef0 <fprintf@plt>
   12238:	ldrb	r0, [r6, r8]
   1223c:	sub	r1, r0, #32
   12240:	uxtb	r1, r1
   12244:	cmp	r1, #94	; 0x5e
   12248:	movwhi	r0, #46	; 0x2e
   1224c:	strb	r0, [r7, r9]
   12250:	add	r0, r7, r9
   12254:	mov	r1, #0
   12258:	strb	r1, [r0, #1]
   1225c:	add	r8, r8, #1
   12260:	cmp	r5, r8
   12264:	bne	121d8 <main@@Base+0x2e0>
   12268:	tst	r5, #15
   1226c:	beq	122a0 <main@@Base+0x3a8>
   12270:	add	r6, r5, #1
   12274:	movw	r5, #18764	; 0x494c
   12278:	movt	r5, #1
   1227c:	mov	r0, r5
   12280:	mov	r1, #3
   12284:	mov	r2, #1
   12288:	mov	r3, r4
   1228c:	bl	10ea8 <fwrite@plt>
   12290:	add	r0, r6, #1
   12294:	tst	r6, #15
   12298:	mov	r6, r0
   1229c:	bne	1227c <main@@Base+0x384>
   122a0:	movw	r1, #18744	; 0x4938
   122a4:	movt	r1, #1
   122a8:	add	r2, sp, #3
   122ac:	mov	r0, r4
   122b0:	bl	10ef0 <fprintf@plt>
   122b4:	sub	sp, fp, #28
   122b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   122bc:	movw	r2, #16727	; 0x4157
   122c0:	movt	r2, #1
   122c4:	movw	r3, #9172	; 0x23d4
   122c8:	movt	r3, #1
   122cc:	b	13684 <flatcc_verify_table_as_root@@Base>
   122d0:	movw	r2, #16727	; 0x4157
   122d4:	movt	r2, #1
   122d8:	movw	r3, #9172	; 0x23d4
   122dc:	movt	r3, #1
   122e0:	b	13684 <flatcc_verify_table_as_root@@Base>
   122e4:	push	{fp, lr}
   122e8:	mov	fp, sp
   122ec:	add	r0, r0, #4
   122f0:	bl	12314 <main@@Base+0x41c>
   122f4:	movw	r1, #45235	; 0xb0b3
   122f8:	movt	r1, #44209	; 0xacb1
   122fc:	add	r0, r0, r1
   12300:	clz	r0, r0
   12304:	lsr	r0, r0, #5
   12308:	pop	{fp, pc}
   1230c:	ldr	r0, [r0]
   12310:	b	12320 <main@@Base+0x428>
   12314:	ldr	r0, [r0]
   12318:	b	1231c <main@@Base+0x424>
   1231c:	bx	lr
   12320:	bx	lr
   12324:	ldr	r0, [r0]
   12328:	b	1233c <main@@Base+0x444>
   1232c:	ldrh	r0, [r0]
   12330:	b	12340 <main@@Base+0x448>
   12334:	ldrsh	r0, [r0]
   12338:	b	12344 <main@@Base+0x44c>
   1233c:	bx	lr
   12340:	bx	lr
   12344:	bx	lr
   12348:	vldr	s0, [r0]
   1234c:	b	12350 <main@@Base+0x458>
   12350:	bx	lr
   12354:	vldr	d0, [r0]
   12358:	b	1235c <main@@Base+0x464>
   1235c:	bx	lr
   12360:	ldrsb	r0, [r0]
   12364:	b	12368 <main@@Base+0x470>
   12368:	bx	lr
   1236c:	ldrsb	r0, [r0]
   12370:	b	12374 <main@@Base+0x47c>
   12374:	bx	lr
   12378:	cmp	r0, #0
   1237c:	moveq	r0, #0
   12380:	bxeq	lr
   12384:	sub	r0, r0, #4
   12388:	b	1230c <main@@Base+0x414>
   1238c:	ldrb	r0, [r0]
   12390:	b	12394 <main@@Base+0x49c>
   12394:	bx	lr
   12398:	ldrb	r0, [r0]
   1239c:	b	123a0 <main@@Base+0x4a8>
   123a0:	bx	lr
   123a4:	ldr	r0, [r0]
   123a8:	b	123ac <main@@Base+0x4b4>
   123ac:	bx	lr
   123b0:	ldr	r0, [r0]
   123b4:	b	123b8 <main@@Base+0x4c0>
   123b8:	bx	lr
   123bc:	ldrd	r0, [r0]
   123c0:	b	123c4 <main@@Base+0x4cc>
   123c4:	bx	lr
   123c8:	ldrd	r0, [r0]
   123cc:	b	123d0 <main@@Base+0x4d8>
   123d0:	bx	lr
   123d4:	push	{r4, r5, r6, r7, fp, lr}
   123d8:	add	fp, sp, #16
   123dc:	sub	sp, sp, #8
   123e0:	mov	r4, r0
   123e4:	mov	r1, #0
   123e8:	mov	r2, #32
   123ec:	mov	r3, #16
   123f0:	bl	12d58 <flatcc_verify_field@@Base>
   123f4:	cmp	r0, #0
   123f8:	bne	12800 <main@@Base+0x908>
   123fc:	mov	r0, r4
   12400:	mov	r1, #2
   12404:	mov	r2, #2
   12408:	mov	r3, #2
   1240c:	bl	12d58 <flatcc_verify_field@@Base>
   12410:	cmp	r0, #0
   12414:	bne	12800 <main@@Base+0x908>
   12418:	mov	r0, r4
   1241c:	mov	r1, #1
   12420:	mov	r2, #2
   12424:	mov	r3, #2
   12428:	bl	12d58 <flatcc_verify_field@@Base>
   1242c:	cmp	r0, #0
   12430:	bne	12800 <main@@Base+0x908>
   12434:	mov	r0, r4
   12438:	mov	r1, #3
   1243c:	mov	r2, #1
   12440:	bl	12dc4 <flatcc_verify_string_field@@Base>
   12444:	cmp	r0, #0
   12448:	bne	12800 <main@@Base+0x908>
   1244c:	mov	r5, #1
   12450:	mov	r0, r4
   12454:	mov	r1, #6
   12458:	mov	r2, #1
   1245c:	mov	r3, #1
   12460:	bl	12d58 <flatcc_verify_field@@Base>
   12464:	cmp	r0, #0
   12468:	bne	12800 <main@@Base+0x908>
   1246c:	mvn	r0, #0
   12470:	str	r5, [sp]
   12474:	str	r0, [sp, #4]
   12478:	mov	r0, r4
   1247c:	mov	r1, #5
   12480:	mov	r2, #0
   12484:	mov	r3, #1
   12488:	bl	12f18 <flatcc_verify_vector_field@@Base>
   1248c:	cmp	r0, #0
   12490:	bne	12800 <main@@Base+0x908>
   12494:	movw	r3, #9172	; 0x23d4
   12498:	movt	r3, #1
   1249c:	mov	r0, r4
   124a0:	mov	r1, #11
   124a4:	mov	r2, #0
   124a8:	bl	13280 <flatcc_verify_table_vector_field@@Base>
   124ac:	cmp	r0, #0
   124b0:	bne	12800 <main@@Base+0x908>
   124b4:	mov	r0, r4
   124b8:	mov	r1, #10
   124bc:	mov	r2, #0
   124c0:	bl	13004 <flatcc_verify_string_vector_field@@Base>
   124c4:	cmp	r0, #0
   124c8:	bne	12800 <main@@Base+0x908>
   124cc:	mov	r0, r4
   124d0:	mov	r1, #28
   124d4:	mov	r2, #0
   124d8:	bl	13004 <flatcc_verify_string_vector_field@@Base>
   124dc:	cmp	r0, #0
   124e0:	bne	12800 <main@@Base+0x908>
   124e4:	mvn	r0, #0
   124e8:	mov	r1, #1
   124ec:	str	r1, [sp]
   124f0:	str	r0, [sp, #4]
   124f4:	mov	r0, r4
   124f8:	mov	r1, #24
   124fc:	mov	r2, #0
   12500:	mov	r3, #1
   12504:	bl	12f18 <flatcc_verify_vector_field@@Base>
   12508:	cmp	r0, #0
   1250c:	bne	12800 <main@@Base+0x908>
   12510:	mvn	r0, #-536870912	; 0xe0000000
   12514:	mov	r1, #4
   12518:	str	r1, [sp]
   1251c:	str	r0, [sp, #4]
   12520:	mov	r0, r4
   12524:	mov	r1, #29
   12528:	mov	r2, #0
   1252c:	mov	r3, #8
   12530:	bl	12f18 <flatcc_verify_vector_field@@Base>
   12534:	cmp	r0, #0
   12538:	bne	12800 <main@@Base+0x908>
   1253c:	movw	r5, #9172	; 0x23d4
   12540:	movt	r5, #1
   12544:	mov	r0, r4
   12548:	mov	r1, #12
   1254c:	mov	r2, #0
   12550:	mov	r3, r5
   12554:	bl	13114 <flatcc_verify_table_field@@Base>
   12558:	cmp	r0, #0
   1255c:	bne	12800 <main@@Base+0x908>
   12560:	movw	r3, #10280	; 0x2828
   12564:	movt	r3, #1
   12568:	mov	r0, r4
   1256c:	mov	r1, #8
   12570:	mov	r2, #0
   12574:	bl	13944 <flatcc_verify_union_field@@Base>
   12578:	cmp	r0, #0
   1257c:	bne	12800 <main@@Base+0x908>
   12580:	mvn	r6, #-1073741824	; 0xc0000000
   12584:	mov	r7, #2
   12588:	str	r7, [sp]
   1258c:	str	r6, [sp, #4]
   12590:	mov	r0, r4
   12594:	mov	r1, #9
   12598:	mov	r2, #0
   1259c:	mov	r3, #4
   125a0:	bl	12f18 <flatcc_verify_vector_field@@Base>
   125a4:	cmp	r0, #0
   125a8:	bne	12800 <main@@Base+0x908>
   125ac:	str	r7, [sp]
   125b0:	str	r6, [sp, #4]
   125b4:	mov	r0, r4
   125b8:	mov	r1, #31
   125bc:	mov	r2, #0
   125c0:	mov	r3, #4
   125c4:	bl	12f18 <flatcc_verify_vector_field@@Base>
   125c8:	cmp	r0, #0
   125cc:	bne	12800 <main@@Base+0x908>
   125d0:	mov	r0, #1
   125d4:	stm	sp, {r0, r5}
   125d8:	mov	r0, r4
   125dc:	mov	r1, #13
   125e0:	mov	r2, #0
   125e4:	mov	r3, #0
   125e8:	bl	1383c <flatcc_verify_table_as_nested_root@@Base>
   125ec:	cmp	r0, #0
   125f0:	bne	12800 <main@@Base+0x908>
   125f4:	movw	r3, #10324	; 0x2854
   125f8:	movt	r3, #1
   125fc:	mov	r0, r4
   12600:	mov	r1, #14
   12604:	mov	r2, #0
   12608:	bl	13114 <flatcc_verify_table_field@@Base>
   1260c:	cmp	r0, #0
   12610:	bne	12800 <main@@Base+0x908>
   12614:	mov	r0, r4
   12618:	mov	r1, #15
   1261c:	mov	r2, #1
   12620:	mov	r3, #1
   12624:	bl	12d58 <flatcc_verify_field@@Base>
   12628:	cmp	r0, #0
   1262c:	bne	12800 <main@@Base+0x908>
   12630:	mov	r0, r4
   12634:	mov	r1, #16
   12638:	mov	r2, #4
   1263c:	mov	r3, #4
   12640:	bl	12d58 <flatcc_verify_field@@Base>
   12644:	cmp	r0, #0
   12648:	bne	12800 <main@@Base+0x908>
   1264c:	mov	r0, r4
   12650:	mov	r1, #17
   12654:	mov	r2, #4
   12658:	mov	r3, #4
   1265c:	bl	12d58 <flatcc_verify_field@@Base>
   12660:	cmp	r0, #0
   12664:	bne	12800 <main@@Base+0x908>
   12668:	mov	r0, r4
   1266c:	mov	r1, #18
   12670:	mov	r2, #8
   12674:	mov	r3, #8
   12678:	bl	12d58 <flatcc_verify_field@@Base>
   1267c:	cmp	r0, #0
   12680:	bne	12800 <main@@Base+0x908>
   12684:	mov	r0, r4
   12688:	mov	r1, #19
   1268c:	mov	r2, #8
   12690:	mov	r3, #8
   12694:	bl	12d58 <flatcc_verify_field@@Base>
   12698:	cmp	r0, #0
   1269c:	bne	12800 <main@@Base+0x908>
   126a0:	mov	r0, r4
   126a4:	mov	r1, #20
   126a8:	mov	r2, #4
   126ac:	mov	r3, #4
   126b0:	bl	12d58 <flatcc_verify_field@@Base>
   126b4:	cmp	r0, #0
   126b8:	bne	12800 <main@@Base+0x908>
   126bc:	mov	r0, r4
   126c0:	mov	r1, #21
   126c4:	mov	r2, #4
   126c8:	mov	r3, #4
   126cc:	bl	12d58 <flatcc_verify_field@@Base>
   126d0:	cmp	r0, #0
   126d4:	bne	12800 <main@@Base+0x908>
   126d8:	mov	r0, r4
   126dc:	mov	r1, #22
   126e0:	mov	r2, #8
   126e4:	mov	r3, #8
   126e8:	bl	12d58 <flatcc_verify_field@@Base>
   126ec:	cmp	r0, #0
   126f0:	bne	12800 <main@@Base+0x908>
   126f4:	mov	r0, r4
   126f8:	mov	r1, #23
   126fc:	mov	r2, #8
   12700:	mov	r3, #8
   12704:	bl	12d58 <flatcc_verify_field@@Base>
   12708:	cmp	r0, #0
   1270c:	bne	12800 <main@@Base+0x908>
   12710:	mov	r0, r4
   12714:	mov	r1, #25
   12718:	mov	r2, #4
   1271c:	mov	r3, #4
   12720:	bl	12d58 <flatcc_verify_field@@Base>
   12724:	cmp	r0, #0
   12728:	bne	12800 <main@@Base+0x908>
   1272c:	mov	r0, r4
   12730:	mov	r1, #26
   12734:	mov	r2, #4
   12738:	mov	r3, #4
   1273c:	bl	12d58 <flatcc_verify_field@@Base>
   12740:	cmp	r0, #0
   12744:	bne	12800 <main@@Base+0x908>
   12748:	mov	r0, r4
   1274c:	mov	r1, #27
   12750:	mov	r2, #4
   12754:	mov	r3, #4
   12758:	bl	12d58 <flatcc_verify_field@@Base>
   1275c:	cmp	r0, #0
   12760:	bne	12800 <main@@Base+0x908>
   12764:	mvn	r0, #0
   12768:	mov	r1, #1
   1276c:	str	r1, [sp]
   12770:	str	r0, [sp, #4]
   12774:	mov	r0, r4
   12778:	mov	r1, #30
   1277c:	mov	r2, #0
   12780:	mov	r3, #1
   12784:	bl	12f18 <flatcc_verify_vector_field@@Base>
   12788:	cmp	r0, #0
   1278c:	bne	12800 <main@@Base+0x908>
   12790:	mvn	r5, #-536870912	; 0xe0000000
   12794:	mov	r6, #8
   12798:	str	r6, [sp]
   1279c:	str	r5, [sp, #4]
   127a0:	mov	r0, r4
   127a4:	mov	r1, #32
   127a8:	mov	r2, #0
   127ac:	mov	r3, #8
   127b0:	bl	12f18 <flatcc_verify_vector_field@@Base>
   127b4:	cmp	r0, #0
   127b8:	bne	12800 <main@@Base+0x908>
   127bc:	str	r6, [sp]
   127c0:	str	r5, [sp, #4]
   127c4:	mov	r0, r4
   127c8:	mov	r1, #33	; 0x21
   127cc:	mov	r2, #0
   127d0:	mov	r3, #8
   127d4:	bl	12f18 <flatcc_verify_vector_field@@Base>
   127d8:	cmp	r0, #0
   127dc:	bne	12800 <main@@Base+0x908>
   127e0:	movw	r3, #10412	; 0x28ac
   127e4:	movt	r3, #1
   127e8:	mov	r0, r4
   127ec:	mov	r1, #34	; 0x22
   127f0:	mov	r2, #0
   127f4:	bl	13114 <flatcc_verify_table_field@@Base>
   127f8:	cmp	r0, #0
   127fc:	beq	12808 <main@@Base+0x910>
   12800:	sub	sp, fp, #16
   12804:	pop	{r4, r5, r6, r7, fp, pc}
   12808:	movw	r3, #10420	; 0x28b4
   1280c:	movt	r3, #1
   12810:	mov	r0, r4
   12814:	mov	r1, #35	; 0x23
   12818:	mov	r2, #0
   1281c:	sub	sp, fp, #16
   12820:	pop	{r4, r5, r6, r7, fp, lr}
   12824:	b	13114 <flatcc_verify_table_field@@Base>
   12828:	ldrb	r1, [r0, #12]
   1282c:	sub	r1, r1, #1
   12830:	uxtb	r2, r1
   12834:	cmp	r2, #3
   12838:	movhi	r0, #0
   1283c:	bxhi	lr
   12840:	sxtb	r1, r1
   12844:	movw	r2, #19696	; 0x4cf0
   12848:	movt	r2, #1
   1284c:	ldr	r1, [r2, r1, lsl #2]
   12850:	b	133e8 <flatcc_verify_union_table@@Base>
   12854:	push	{r4, sl, fp, lr}
   12858:	add	fp, sp, #8
   1285c:	mov	r4, r0
   12860:	mov	r1, #0
   12864:	mov	r2, #0
   12868:	bl	12dc4 <flatcc_verify_string_field@@Base>
   1286c:	cmp	r0, #0
   12870:	popne	{r4, sl, fp, pc}
   12874:	mov	r0, r4
   12878:	mov	r1, #1
   1287c:	mov	r2, #8
   12880:	mov	r3, #8
   12884:	bl	12d58 <flatcc_verify_field@@Base>
   12888:	cmp	r0, #0
   1288c:	beq	12894 <main@@Base+0x99c>
   12890:	pop	{r4, sl, fp, pc}
   12894:	mov	r0, r4
   12898:	mov	r1, #2
   1289c:	mov	r2, #2
   128a0:	mov	r3, #2
   128a4:	pop	{r4, sl, fp, lr}
   128a8:	b	12d58 <flatcc_verify_field@@Base>
   128ac:	mov	r0, #0
   128b0:	bx	lr
   128b4:	push	{r4, r5, r6, sl, fp, lr}
   128b8:	add	fp, sp, #16
   128bc:	sub	sp, sp, #8
   128c0:	mov	r4, r0
   128c4:	mvn	r5, #0
   128c8:	mov	r6, #1
   128cc:	str	r6, [sp]
   128d0:	str	r5, [sp, #4]
   128d4:	mov	r1, #0
   128d8:	mov	r2, #0
   128dc:	mov	r3, #1
   128e0:	bl	12f18 <flatcc_verify_vector_field@@Base>
   128e4:	cmp	r0, #0
   128e8:	bne	12910 <main@@Base+0xa18>
   128ec:	str	r6, [sp]
   128f0:	str	r5, [sp, #4]
   128f4:	mov	r0, r4
   128f8:	mov	r1, #1
   128fc:	mov	r2, #0
   12900:	mov	r3, #1
   12904:	bl	12f18 <flatcc_verify_vector_field@@Base>
   12908:	cmp	r0, #0
   1290c:	beq	12918 <main@@Base+0xa20>
   12910:	sub	sp, fp, #16
   12914:	pop	{r4, r5, r6, sl, fp, pc}
   12918:	movw	r0, #9172	; 0x23d4
   1291c:	movt	r0, #1
   12920:	mov	r1, #1
   12924:	str	r1, [sp]
   12928:	str	r0, [sp, #4]
   1292c:	mov	r0, r4
   12930:	mov	r1, #2
   12934:	mov	r2, #0
   12938:	mov	r3, #0
   1293c:	bl	1383c <flatcc_verify_table_as_nested_root@@Base>
   12940:	sub	sp, fp, #16
   12944:	pop	{r4, r5, r6, sl, fp, pc}
   12948:	push	{r4, sl, fp, lr}
   1294c:	add	fp, sp, #8
   12950:	mov	r4, r0
   12954:	mov	r1, #0
   12958:	mov	r2, #1
   1295c:	mov	r3, #1
   12960:	bl	12d58 <flatcc_verify_field@@Base>
   12964:	cmp	r0, #0
   12968:	bne	129a4 <main@@Base+0xaac>
   1296c:	mov	r0, r4
   12970:	mov	r1, #1
   12974:	mov	r2, #1
   12978:	mov	r3, #1
   1297c:	bl	12d58 <flatcc_verify_field@@Base>
   12980:	cmp	r0, #0
   12984:	popne	{r4, sl, fp, pc}
   12988:	mov	r0, r4
   1298c:	mov	r1, #2
   12990:	mov	r2, #1
   12994:	mov	r3, #1
   12998:	bl	12d58 <flatcc_verify_field@@Base>
   1299c:	cmp	r0, #0
   129a0:	beq	129a8 <main@@Base+0xab0>
   129a4:	pop	{r4, sl, fp, pc}
   129a8:	mov	r0, r4
   129ac:	mov	r1, #3
   129b0:	mov	r2, #1
   129b4:	mov	r3, #1
   129b8:	pop	{r4, sl, fp, lr}
   129bc:	b	12d58 <flatcc_verify_field@@Base>
   129c0:	mov	r0, #0
   129c4:	bx	lr
   129c8:	push	{r4, sl, fp, lr}
   129cc:	add	fp, sp, #8
   129d0:	mov	r4, r0
   129d4:	movw	r3, #10800	; 0x2a30
   129d8:	movt	r3, #1
   129dc:	mov	r1, #0
   129e0:	mov	r2, #0
   129e4:	bl	13114 <flatcc_verify_table_field@@Base>
   129e8:	cmp	r0, #0
   129ec:	popne	{r4, sl, fp, pc}
   129f0:	movw	r3, #10904	; 0x2a98
   129f4:	movt	r3, #1
   129f8:	mov	r0, r4
   129fc:	mov	r1, #1
   12a00:	mov	r2, #0
   12a04:	bl	13114 <flatcc_verify_table_field@@Base>
   12a08:	cmp	r0, #0
   12a0c:	beq	12a14 <main@@Base+0xb1c>
   12a10:	pop	{r4, sl, fp, pc}
   12a14:	movw	r3, #10280	; 0x2828
   12a18:	movt	r3, #1
   12a1c:	mov	r0, r4
   12a20:	mov	r1, #3
   12a24:	mov	r2, #0
   12a28:	pop	{r4, sl, fp, lr}
   12a2c:	b	13ab0 <flatcc_verify_union_vector_field@@Base>
   12a30:	push	{r4, sl, fp, lr}
   12a34:	add	fp, sp, #8
   12a38:	mov	r4, r0
   12a3c:	movw	r3, #11072	; 0x2b40
   12a40:	movt	r3, #1
   12a44:	mov	r1, #0
   12a48:	mov	r2, #0
   12a4c:	bl	13114 <flatcc_verify_table_field@@Base>
   12a50:	cmp	r0, #0
   12a54:	popne	{r4, sl, fp, pc}
   12a58:	movw	r3, #11320	; 0x2c38
   12a5c:	movt	r3, #1
   12a60:	mov	r0, r4
   12a64:	mov	r1, #1
   12a68:	mov	r2, #0
   12a6c:	bl	13114 <flatcc_verify_table_field@@Base>
   12a70:	cmp	r0, #0
   12a74:	beq	12a7c <main@@Base+0xb84>
   12a78:	pop	{r4, sl, fp, pc}
   12a7c:	movw	r3, #11380	; 0x2c74
   12a80:	movt	r3, #1
   12a84:	mov	r0, r4
   12a88:	mov	r1, #2
   12a8c:	mov	r2, #0
   12a90:	pop	{r4, sl, fp, lr}
   12a94:	b	13114 <flatcc_verify_table_field@@Base>
   12a98:	push	{r4, sl, fp, lr}
   12a9c:	add	fp, sp, #8
   12aa0:	mov	r4, r0
   12aa4:	movw	r3, #11440	; 0x2cb0
   12aa8:	movt	r3, #1
   12aac:	mov	r1, #1
   12ab0:	mov	r2, #0
   12ab4:	bl	13944 <flatcc_verify_union_field@@Base>
   12ab8:	cmp	r0, #0
   12abc:	bne	12b20 <main@@Base+0xc28>
   12ac0:	movw	r3, #11440	; 0x2cb0
   12ac4:	movt	r3, #1
   12ac8:	mov	r0, r4
   12acc:	mov	r1, #3
   12ad0:	mov	r2, #0
   12ad4:	bl	13944 <flatcc_verify_union_field@@Base>
   12ad8:	cmp	r0, #0
   12adc:	bne	12b20 <main@@Base+0xc28>
   12ae0:	movw	r3, #11440	; 0x2cb0
   12ae4:	movt	r3, #1
   12ae8:	mov	r0, r4
   12aec:	mov	r1, #5
   12af0:	mov	r2, #0
   12af4:	bl	13944 <flatcc_verify_union_field@@Base>
   12af8:	cmp	r0, #0
   12afc:	popne	{r4, sl, fp, pc}
   12b00:	movw	r3, #11440	; 0x2cb0
   12b04:	movt	r3, #1
   12b08:	mov	r0, r4
   12b0c:	mov	r1, #7
   12b10:	mov	r2, #0
   12b14:	bl	13944 <flatcc_verify_union_field@@Base>
   12b18:	cmp	r0, #0
   12b1c:	beq	12b24 <main@@Base+0xc2c>
   12b20:	pop	{r4, sl, fp, pc}
   12b24:	movw	r3, #11440	; 0x2cb0
   12b28:	movt	r3, #1
   12b2c:	mov	r0, r4
   12b30:	mov	r1, #9
   12b34:	mov	r2, #0
   12b38:	pop	{r4, sl, fp, lr}
   12b3c:	b	13ab0 <flatcc_verify_union_vector_field@@Base>
   12b40:	push	{r4, sl, fp, lr}
   12b44:	add	fp, sp, #8
   12b48:	mov	r4, r0
   12b4c:	mov	r1, #0
   12b50:	mov	r2, #0
   12b54:	bl	12dc4 <flatcc_verify_string_field@@Base>
   12b58:	cmp	r0, #0
   12b5c:	bne	12c1c <main@@Base+0xd24>
   12b60:	mov	r0, r4
   12b64:	mov	r1, #1
   12b68:	mov	r2, #4
   12b6c:	mov	r3, #4
   12b70:	bl	12d58 <flatcc_verify_field@@Base>
   12b74:	cmp	r0, #0
   12b78:	bne	12c1c <main@@Base+0xd24>
   12b7c:	mov	r0, r4
   12b80:	mov	r1, #2
   12b84:	mov	r2, #0
   12b88:	bl	12dc4 <flatcc_verify_string_field@@Base>
   12b8c:	cmp	r0, #0
   12b90:	bne	12c1c <main@@Base+0xd24>
   12b94:	mov	r0, r4
   12b98:	mov	r1, #3
   12b9c:	mov	r2, #8
   12ba0:	mov	r3, #8
   12ba4:	bl	12d58 <flatcc_verify_field@@Base>
   12ba8:	cmp	r0, #0
   12bac:	bne	12c1c <main@@Base+0xd24>
   12bb0:	mov	r0, r4
   12bb4:	mov	r1, #4
   12bb8:	mov	r2, #0
   12bbc:	bl	12dc4 <flatcc_verify_string_field@@Base>
   12bc0:	cmp	r0, #0
   12bc4:	bne	12c1c <main@@Base+0xd24>
   12bc8:	mov	r0, r4
   12bcc:	mov	r1, #5
   12bd0:	mov	r2, #8
   12bd4:	mov	r3, #8
   12bd8:	bl	12d58 <flatcc_verify_field@@Base>
   12bdc:	cmp	r0, #0
   12be0:	bne	12c1c <main@@Base+0xd24>
   12be4:	mov	r0, r4
   12be8:	mov	r1, #6
   12bec:	mov	r2, #4
   12bf0:	mov	r3, #4
   12bf4:	bl	12d58 <flatcc_verify_field@@Base>
   12bf8:	cmp	r0, #0
   12bfc:	popne	{r4, sl, fp, pc}
   12c00:	mov	r0, r4
   12c04:	mov	r1, #7
   12c08:	mov	r2, #8
   12c0c:	mov	r3, #8
   12c10:	bl	12d58 <flatcc_verify_field@@Base>
   12c14:	cmp	r0, #0
   12c18:	beq	12c20 <main@@Base+0xd28>
   12c1c:	pop	{r4, sl, fp, pc}
   12c20:	mov	r0, r4
   12c24:	mov	r1, #8
   12c28:	mov	r2, #4
   12c2c:	mov	r3, #4
   12c30:	pop	{r4, sl, fp, lr}
   12c34:	b	12d58 <flatcc_verify_field@@Base>
   12c38:	push	{r4, sl, fp, lr}
   12c3c:	add	fp, sp, #8
   12c40:	mov	r4, r0
   12c44:	mov	r1, #0
   12c48:	mov	r2, #8
   12c4c:	mov	r3, #8
   12c50:	bl	12d58 <flatcc_verify_field@@Base>
   12c54:	cmp	r0, #0
   12c58:	popne	{r4, sl, fp, pc}
   12c5c:	mov	r0, r4
   12c60:	mov	r1, #1
   12c64:	mov	r2, #4
   12c68:	mov	r3, #4
   12c6c:	pop	{r4, sl, fp, lr}
   12c70:	b	12d58 <flatcc_verify_field@@Base>
   12c74:	push	{r4, sl, fp, lr}
   12c78:	add	fp, sp, #8
   12c7c:	mov	r4, r0
   12c80:	mov	r1, #0
   12c84:	mov	r2, #8
   12c88:	mov	r3, #8
   12c8c:	bl	12d58 <flatcc_verify_field@@Base>
   12c90:	cmp	r0, #0
   12c94:	popne	{r4, sl, fp, pc}
   12c98:	mov	r0, r4
   12c9c:	mov	r1, #1
   12ca0:	mov	r2, #4
   12ca4:	mov	r3, #4
   12ca8:	pop	{r4, sl, fp, lr}
   12cac:	b	12d58 <flatcc_verify_field@@Base>
   12cb0:	ldrb	r2, [r0, #12]
   12cb4:	sub	r1, r2, #2
   12cb8:	cmp	r1, #9
   12cbc:	bhi	12cfc <main@@Base+0xe04>
   12cc0:	add	r2, pc, #0
   12cc4:	ldr	pc, [r2, r1, lsl #2]
   12cc8:	andeq	r2, r1, r0, lsl sp
   12ccc:	andeq	r2, r1, r8, lsl #26
   12cd0:	andeq	r2, r1, r8, lsl #26
   12cd4:	andeq	r2, r1, r8, lsl #26
   12cd8:	andeq	r2, r1, r8, lsl #26
   12cdc:	andeq	r2, r1, r8, lsl #26
   12ce0:	andeq	r2, r1, ip, lsl sp
   12ce4:	strdeq	r2, [r1], -r0
   12ce8:	strdeq	r2, [r1], -r0
   12cec:	andeq	r2, r1, r4, lsl #26
   12cf0:	mov	r1, #4
   12cf4:	mov	r2, #4
   12cf8:	b	1341c <flatcc_verify_union_struct@@Base>
   12cfc:	cmp	r2, #255	; 0xff
   12d00:	bne	12d08 <main@@Base+0xe10>
   12d04:	b	1349c <flatcc_verify_union_string@@Base>
   12d08:	mov	r0, #0
   12d0c:	bx	lr
   12d10:	movw	r1, #11560	; 0x2d28
   12d14:	movt	r1, #1
   12d18:	b	133e8 <flatcc_verify_union_table@@Base>
   12d1c:	mov	r1, #2
   12d20:	mov	r2, #2
   12d24:	b	1341c <flatcc_verify_union_struct@@Base>
   12d28:	mov	r1, #0
   12d2c:	mov	r2, #4
   12d30:	mov	r3, #4
   12d34:	b	12d58 <flatcc_verify_field@@Base>

00012d38 <flatcc_verify_error_string@@Base>:
   12d38:	cmp	r0, #36	; 0x24
   12d3c:	movwhi	r0, #20779	; 0x512b
   12d40:	movthi	r0, #1
   12d44:	bxhi	lr
   12d48:	movw	r1, #20800	; 0x5140
   12d4c:	movt	r1, #1
   12d50:	ldr	r0, [r1, r0, lsl #2]
   12d54:	bx	lr

00012d58 <flatcc_verify_field@@Base>:
   12d58:	b	12d5c <flatcc_verify_field@@Base+0x4>
   12d5c:	push	{r4, r5, r6, r7, fp, lr}
   12d60:	add	fp, sp, #16
   12d64:	mov	r4, r3
   12d68:	mov	r6, r2
   12d6c:	mov	r5, r0
   12d70:	ldr	r7, [r0]
   12d74:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   12d78:	movw	r1, #65535	; 0xffff
   12d7c:	tst	r0, r1
   12d80:	beq	12db8 <flatcc_verify_field@@Base+0x60>
   12d84:	uxtah	r2, r6, r0
   12d88:	ldrh	r3, [r5, #20]
   12d8c:	mov	r1, #13
   12d90:	cmp	r2, r3
   12d94:	bhi	12dbc <flatcc_verify_field@@Base+0x64>
   12d98:	uxth	r0, r0
   12d9c:	add	r0, r0, r7
   12da0:	ldr	r1, [r5, #16]
   12da4:	add	r0, r0, r1
   12da8:	sub	r1, r4, #1
   12dac:	ands	r0, r0, r1
   12db0:	movwne	r0, #12
   12db4:	pop	{r4, r5, r6, r7, fp, pc}
   12db8:	mov	r1, #0
   12dbc:	mov	r0, r1
   12dc0:	pop	{r4, r5, r6, r7, fp, pc}

00012dc4 <flatcc_verify_string_field@@Base>:
   12dc4:	push	{r4, r5, r6, sl, fp, lr}
   12dc8:	add	fp, sp, #16
   12dcc:	sub	sp, sp, #8
   12dd0:	mov	r4, r0
   12dd4:	add	r3, sp, #4
   12dd8:	bl	12e20 <flatcc_verify_string_field@@Base+0x5c>
   12ddc:	cmp	r0, #0
   12de0:	bne	12e18 <flatcc_verify_string_field@@Base+0x54>
   12de4:	ldr	r5, [sp, #4]
   12de8:	cmp	r5, #0
   12dec:	beq	12e18 <flatcc_verify_string_field@@Base+0x54>
   12df0:	ldr	r6, [r4]
   12df4:	ldr	r4, [r4, #4]
   12df8:	mov	r0, r6
   12dfc:	mov	r1, r5
   12e00:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   12e04:	mov	r3, r0
   12e08:	mov	r0, r6
   12e0c:	mov	r1, r4
   12e10:	mov	r2, r5
   12e14:	bl	12e98 <flatcc_verify_string_field@@Base+0xd4>
   12e18:	sub	sp, fp, #16
   12e1c:	pop	{r4, r5, r6, sl, fp, pc}
   12e20:	push	{r4, r5, r6, sl, fp, lr}
   12e24:	add	fp, sp, #16
   12e28:	mov	r4, r3
   12e2c:	mov	r5, r2
   12e30:	mov	r6, r0
   12e34:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   12e38:	movw	r1, #65535	; 0xffff
   12e3c:	tst	r0, r1
   12e40:	beq	12e80 <flatcc_verify_string_field@@Base+0xbc>
   12e44:	mov	r1, #4
   12e48:	uxtah	r1, r1, r0
   12e4c:	ldrh	r2, [r6, #20]
   12e50:	mov	r5, #13
   12e54:	cmp	r1, r2
   12e58:	bhi	12e78 <flatcc_verify_string_field@@Base+0xb4>
   12e5c:	uxth	r0, r0
   12e60:	ldr	r1, [r6, #16]
   12e64:	add	r0, r1, r0
   12e68:	mov	r5, #12
   12e6c:	tst	r0, #3
   12e70:	streq	r0, [r4]
   12e74:	moveq	r5, #0
   12e78:	mov	r0, r5
   12e7c:	pop	{r4, r5, r6, sl, fp, pc}
   12e80:	mov	r0, #0
   12e84:	str	r0, [r4]
   12e88:	cmp	r5, #0
   12e8c:	movwne	r5, #4
   12e90:	mov	r0, r5
   12e94:	pop	{r4, r5, r6, sl, fp, pc}
   12e98:	push	{r4, r5, r6, r7, fp, lr}
   12e9c:	add	fp, sp, #16
   12ea0:	mov	r6, r3
   12ea4:	mov	r7, r2
   12ea8:	mov	r5, r1
   12eac:	mov	r4, r0
   12eb0:	mov	r0, r1
   12eb4:	mov	r1, r2
   12eb8:	mov	r2, r3
   12ebc:	bl	13d40 <flatcc_verify_union_vector_field@@Base+0x290>
   12ec0:	cmp	r0, #0
   12ec4:	beq	12f04 <flatcc_verify_string_field@@Base+0x140>
   12ec8:	add	r6, r6, r7
   12ecc:	mov	r0, r4
   12ed0:	mov	r1, r6
   12ed4:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   12ed8:	add	r2, r6, #4
   12edc:	sub	r3, r5, r2
   12ee0:	add	r7, r0, #1
   12ee4:	mov	r1, #8
   12ee8:	cmp	r3, r7
   12eec:	bcc	12f08 <flatcc_verify_string_field@@Base+0x144>
   12ef0:	add	r1, r4, r2
   12ef4:	ldrb	r0, [r1, r0]
   12ef8:	cmp	r0, #0
   12efc:	movwne	r0, #7
   12f00:	pop	{r4, r5, r6, r7, fp, pc}
   12f04:	mov	r1, #17
   12f08:	mov	r0, r1
   12f0c:	pop	{r4, r5, r6, r7, fp, pc}
   12f10:	add	r0, r0, r1
   12f14:	b	13d78 <flatcc_verify_union_vector_field@@Base+0x2c8>

00012f18 <flatcc_verify_vector_field@@Base>:
   12f18:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   12f1c:	add	fp, sp, #24
   12f20:	sub	sp, sp, #16
   12f24:	mov	r4, r3
   12f28:	mov	r6, r0
   12f2c:	add	r3, sp, #12
   12f30:	bl	12e20 <flatcc_verify_string_field@@Base+0x5c>
   12f34:	cmp	r0, #0
   12f38:	bne	12f80 <flatcc_verify_vector_field@@Base+0x68>
   12f3c:	ldr	r5, [sp, #12]
   12f40:	cmp	r5, #0
   12f44:	beq	12f80 <flatcc_verify_vector_field@@Base+0x68>
   12f48:	ldr	r8, [fp, #12]
   12f4c:	ldr	r9, [fp, #8]
   12f50:	ldr	r7, [r6]
   12f54:	ldr	r6, [r6, #4]
   12f58:	mov	r0, r7
   12f5c:	mov	r1, r5
   12f60:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   12f64:	mov	r3, r0
   12f68:	stm	sp, {r4, r9}
   12f6c:	str	r8, [sp, #8]
   12f70:	mov	r0, r7
   12f74:	mov	r1, r6
   12f78:	mov	r2, r5
   12f7c:	bl	12f88 <flatcc_verify_vector_field@@Base+0x70>
   12f80:	sub	sp, fp, #24
   12f84:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12f88:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   12f8c:	add	fp, sp, #24
   12f90:	mov	r5, r3
   12f94:	mov	r7, r2
   12f98:	mov	r4, r1
   12f9c:	mov	r6, r0
   12fa0:	ldr	r3, [fp, #12]
   12fa4:	mov	r0, r1
   12fa8:	mov	r1, r2
   12fac:	mov	r2, r5
   12fb0:	bl	13d84 <flatcc_verify_union_vector_field@@Base+0x2d4>
   12fb4:	cmp	r0, #0
   12fb8:	moveq	r0, #16
   12fbc:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   12fc0:	ldr	r8, [fp, #16]
   12fc4:	add	r5, r5, r7
   12fc8:	mov	r0, r6
   12fcc:	mov	r1, r5
   12fd0:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   12fd4:	mov	r1, r0
   12fd8:	mov	r0, #25
   12fdc:	cmp	r1, r8
   12fe0:	pophi	{r4, r5, r6, r7, r8, sl, fp, pc}
   12fe4:	ldr	r0, [fp, #8]
   12fe8:	mul	r1, r1, r0
   12fec:	sub	r0, r4, #4
   12ff0:	sub	r2, r0, r5
   12ff4:	mov	r0, #0
   12ff8:	cmp	r2, r1
   12ffc:	movwcc	r0, #26
   13000:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013004 <flatcc_verify_string_vector_field@@Base>:
   13004:	push	{r4, r5, r6, sl, fp, lr}
   13008:	add	fp, sp, #16
   1300c:	sub	sp, sp, #8
   13010:	mov	r4, r0
   13014:	add	r3, sp, #4
   13018:	bl	12e20 <flatcc_verify_string_field@@Base+0x5c>
   1301c:	cmp	r0, #0
   13020:	bne	13058 <flatcc_verify_string_vector_field@@Base+0x54>
   13024:	ldr	r5, [sp, #4]
   13028:	cmp	r5, #0
   1302c:	beq	13058 <flatcc_verify_string_vector_field@@Base+0x54>
   13030:	ldr	r6, [r4]
   13034:	ldr	r4, [r4, #4]
   13038:	mov	r0, r6
   1303c:	mov	r1, r5
   13040:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13044:	mov	r3, r0
   13048:	mov	r0, r6
   1304c:	mov	r1, r4
   13050:	mov	r2, r5
   13054:	bl	13060 <flatcc_verify_string_vector_field@@Base+0x5c>
   13058:	sub	sp, fp, #16
   1305c:	pop	{r4, r5, r6, sl, fp, pc}
   13060:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13064:	add	fp, sp, #24
   13068:	sub	sp, sp, #16
   1306c:	mov	r6, r3
   13070:	mov	r7, r2
   13074:	mov	r8, r1
   13078:	mov	r5, r0
   1307c:	mvn	r0, #-1073741824	; 0xc0000000
   13080:	mov	r1, #4
   13084:	str	r1, [sp]
   13088:	str	r1, [sp, #4]
   1308c:	str	r0, [sp, #8]
   13090:	mov	r0, r5
   13094:	mov	r1, r8
   13098:	bl	12f88 <flatcc_verify_vector_field@@Base+0x70>
   1309c:	cmp	r0, #0
   130a0:	beq	130ac <flatcc_verify_string_vector_field@@Base+0xa8>
   130a4:	sub	sp, fp, #24
   130a8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   130ac:	add	r7, r6, r7
   130b0:	mov	r0, r5
   130b4:	mov	r1, r7
   130b8:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   130bc:	cmp	r0, #0
   130c0:	beq	13108 <flatcc_verify_string_vector_field@@Base+0x104>
   130c4:	mov	r6, r0
   130c8:	add	r7, r7, #4
   130cc:	mov	r4, #0
   130d0:	mov	r0, r5
   130d4:	mov	r1, r7
   130d8:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   130dc:	mov	r3, r0
   130e0:	mov	r0, r5
   130e4:	mov	r1, r8
   130e8:	mov	r2, r7
   130ec:	bl	12e98 <flatcc_verify_string_field@@Base+0xd4>
   130f0:	cmp	r0, #0
   130f4:	bne	130a4 <flatcc_verify_string_vector_field@@Base+0xa0>
   130f8:	add	r4, r4, #1
   130fc:	add	r7, r7, #4
   13100:	cmp	r4, r6
   13104:	bcc	130d0 <flatcc_verify_string_vector_field@@Base+0xcc>
   13108:	mov	r0, #0
   1310c:	sub	sp, fp, #24
   13110:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013114 <flatcc_verify_table_field@@Base>:
   13114:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13118:	add	fp, sp, #24
   1311c:	sub	sp, sp, #16
   13120:	mov	r8, r3
   13124:	mov	r5, r0
   13128:	add	r3, sp, #12
   1312c:	bl	12e20 <flatcc_verify_string_field@@Base+0x5c>
   13130:	cmp	r0, #0
   13134:	bne	13174 <flatcc_verify_table_field@@Base+0x60>
   13138:	ldr	r6, [sp, #12]
   1313c:	cmp	r6, #0
   13140:	beq	13174 <flatcc_verify_table_field@@Base+0x60>
   13144:	ldr	r7, [r5]
   13148:	ldr	r4, [r5, #4]
   1314c:	mov	r0, r7
   13150:	mov	r1, r6
   13154:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13158:	mov	r3, r0
   1315c:	ldr	r0, [r5, #8]
   13160:	stm	sp, {r0, r8}
   13164:	mov	r0, r7
   13168:	mov	r1, r4
   1316c:	mov	r2, r6
   13170:	bl	1317c <flatcc_verify_table_field@@Base+0x68>
   13174:	sub	sp, fp, #24
   13178:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1317c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13180:	add	fp, sp, #24
   13184:	sub	sp, sp, #24
   13188:	mov	r4, r0
   1318c:	ldr	r0, [fp, #8]
   13190:	subs	r0, r0, #1
   13194:	str	r0, [sp, #8]
   13198:	moveq	r0, #3
   1319c:	subeq	sp, fp, #24
   131a0:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   131a4:	mov	r6, r3
   131a8:	mov	r7, r2
   131ac:	mov	r5, r1
   131b0:	mov	r0, r1
   131b4:	mov	r1, r2
   131b8:	mov	r2, r3
   131bc:	bl	13d40 <flatcc_verify_union_vector_field@@Base+0x290>
   131c0:	cmp	r0, #0
   131c4:	moveq	r0, #15
   131c8:	subeq	sp, fp, #24
   131cc:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   131d0:	add	r7, r6, r7
   131d4:	str	r7, [sp, #16]
   131d8:	mov	r0, r4
   131dc:	mov	r1, r7
   131e0:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   131e4:	sub	r6, r7, r0
   131e8:	mov	r0, #29
   131ec:	tst	r6, #-2147483647	; 0x80000001
   131f0:	bne	13278 <flatcc_verify_table_field@@Base+0x164>
   131f4:	add	r8, r6, #2
   131f8:	mov	r0, #27
   131fc:	cmp	r8, r5
   13200:	bhi	13278 <flatcc_verify_table_field@@Base+0x164>
   13204:	mov	r0, r4
   13208:	mov	r1, r6
   1320c:	bl	13dc4 <flatcc_verify_union_vector_field@@Base+0x314>
   13210:	mov	r1, r0
   13214:	strh	r0, [sp, #22]
   13218:	mov	r0, #30
   1321c:	tst	r1, #1
   13220:	bne	13278 <flatcc_verify_table_field@@Base+0x164>
   13224:	add	r2, r6, r1
   13228:	cmp	r2, r5
   1322c:	bhi	13278 <flatcc_verify_table_field@@Base+0x164>
   13230:	mov	r0, #28
   13234:	cmp	r1, #4
   13238:	bcc	13278 <flatcc_verify_table_field@@Base+0x164>
   1323c:	mov	r0, r4
   13240:	mov	r1, r8
   13244:	bl	13dc4 <flatcc_verify_union_vector_field@@Base+0x314>
   13248:	mov	r1, r0
   1324c:	strh	r0, [sp, #20]
   13250:	sub	r2, r5, r7
   13254:	mov	r0, #20
   13258:	cmp	r2, r1
   1325c:	bcc	13278 <flatcc_verify_table_field@@Base+0x164>
   13260:	ldr	r1, [fp, #12]
   13264:	stm	sp, {r4, r5}
   13268:	add	r0, r4, r6
   1326c:	str	r0, [sp, #12]
   13270:	mov	r0, sp
   13274:	blx	r1
   13278:	sub	sp, fp, #24
   1327c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}

00013280 <flatcc_verify_table_vector_field@@Base>:
   13280:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   13284:	add	fp, sp, #24
   13288:	sub	sp, sp, #16
   1328c:	mov	r8, r3
   13290:	mov	r5, r0
   13294:	add	r3, sp, #12
   13298:	bl	12e20 <flatcc_verify_string_field@@Base+0x5c>
   1329c:	cmp	r0, #0
   132a0:	bne	132e0 <flatcc_verify_table_vector_field@@Base+0x60>
   132a4:	ldr	r6, [sp, #12]
   132a8:	cmp	r6, #0
   132ac:	beq	132e0 <flatcc_verify_table_vector_field@@Base+0x60>
   132b0:	ldr	r7, [r5]
   132b4:	ldr	r4, [r5, #4]
   132b8:	mov	r0, r7
   132bc:	mov	r1, r6
   132c0:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   132c4:	mov	r3, r0
   132c8:	ldr	r0, [r5, #8]
   132cc:	stm	sp, {r0, r8}
   132d0:	mov	r0, r7
   132d4:	mov	r1, r4
   132d8:	mov	r2, r6
   132dc:	bl	132e8 <flatcc_verify_table_vector_field@@Base+0x68>
   132e0:	sub	sp, fp, #24
   132e4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   132e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   132ec:	add	fp, sp, #28
   132f0:	sub	sp, sp, #12
   132f4:	ldr	r8, [fp, #8]
   132f8:	cmp	r8, #1
   132fc:	movlt	r0, #3
   13300:	sublt	sp, fp, #28
   13304:	poplt	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13308:	mov	r6, r3
   1330c:	mov	r7, r2
   13310:	mov	sl, r1
   13314:	mov	r5, r0
   13318:	mvn	r0, #-1073741824	; 0xc0000000
   1331c:	mov	r1, #4
   13320:	str	r1, [sp]
   13324:	str	r1, [sp, #4]
   13328:	str	r0, [sp, #8]
   1332c:	mov	r0, r5
   13330:	mov	r1, sl
   13334:	bl	12f88 <flatcc_verify_vector_field@@Base+0x70>
   13338:	cmp	r0, #0
   1333c:	beq	13348 <flatcc_verify_table_vector_field@@Base+0xc8>
   13340:	sub	sp, fp, #28
   13344:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13348:	add	r6, r6, r7
   1334c:	mov	r0, r5
   13350:	mov	r1, r6
   13354:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13358:	cmp	r0, #0
   1335c:	beq	133b0 <flatcc_verify_table_vector_field@@Base+0x130>
   13360:	mov	r7, r0
   13364:	sub	r8, r8, #1
   13368:	ldr	r9, [fp, #12]
   1336c:	add	r6, r6, #4
   13370:	mov	r4, #0
   13374:	mov	r0, r5
   13378:	mov	r1, r6
   1337c:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13380:	mov	r3, r0
   13384:	stm	sp, {r8, r9}
   13388:	mov	r0, r5
   1338c:	mov	r1, sl
   13390:	mov	r2, r6
   13394:	bl	1317c <flatcc_verify_table_field@@Base+0x68>
   13398:	cmp	r0, #0
   1339c:	bne	133bc <flatcc_verify_table_vector_field@@Base+0x13c>
   133a0:	add	r4, r4, #1
   133a4:	add	r6, r6, #4
   133a8:	cmp	r4, r7
   133ac:	bcc	13374 <flatcc_verify_table_vector_field@@Base+0xf4>
   133b0:	mov	r0, #0
   133b4:	sub	sp, fp, #28
   133b8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   133bc:	mov	r0, r5
   133c0:	mov	r1, r6
   133c4:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   133c8:	mov	r3, r0
   133cc:	stm	sp, {r8, r9}
   133d0:	mov	r0, r5
   133d4:	mov	r1, sl
   133d8:	mov	r2, r6
   133dc:	bl	1317c <flatcc_verify_table_field@@Base+0x68>
   133e0:	sub	sp, fp, #28
   133e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

000133e8 <flatcc_verify_union_table@@Base>:
   133e8:	push	{fp, lr}
   133ec:	mov	fp, sp
   133f0:	sub	sp, sp, #8
   133f4:	ldr	r2, [r0, #16]
   133f8:	ldr	r3, [r0, #20]
   133fc:	ldm	r0, {ip, lr}
   13400:	ldr	r0, [r0, #8]
   13404:	stm	sp, {r0, r1}
   13408:	mov	r0, ip
   1340c:	mov	r1, lr
   13410:	bl	1317c <flatcc_verify_table_field@@Base+0x68>
   13414:	mov	sp, fp
   13418:	pop	{fp, pc}

0001341c <flatcc_verify_union_struct@@Base>:
   1341c:	push	{fp, lr}
   13420:	mov	fp, sp
   13424:	sub	sp, sp, #8
   13428:	mov	ip, r1
   1342c:	ldr	r3, [r0, #4]
   13430:	ldr	r1, [r0, #16]
   13434:	ldr	lr, [r0, #20]
   13438:	str	r2, [sp]
   1343c:	mov	r0, r3
   13440:	mov	r2, lr
   13444:	mov	r3, ip
   13448:	bl	13454 <flatcc_verify_union_struct@@Base+0x38>
   1344c:	mov	sp, fp
   13450:	pop	{fp, pc}
   13454:	mov	ip, r0
   13458:	mov	r0, #18
   1345c:	cmp	r2, #0
   13460:	beq	13498 <flatcc_verify_union_struct@@Base+0x7c>
   13464:	add	r1, r2, r1
   13468:	cmp	r1, ip
   1346c:	bhi	13498 <flatcc_verify_union_struct@@Base+0x7c>
   13470:	adds	r2, r1, r3
   13474:	mov	r0, #10
   13478:	bcs	13498 <flatcc_verify_union_struct@@Base+0x7c>
   1347c:	mov	r0, #9
   13480:	cmp	r2, ip
   13484:	bxhi	lr
   13488:	ldr	r0, [sp]
   1348c:	sub	r0, r0, #1
   13490:	ands	r0, r0, r1
   13494:	movwne	r0, #11
   13498:	bx	lr

0001349c <flatcc_verify_union_string@@Base>:
   1349c:	ldr	ip, [r0]
   134a0:	ldr	r1, [r0, #4]
   134a4:	ldr	r2, [r0, #16]
   134a8:	ldr	r3, [r0, #20]
   134ac:	mov	r0, ip
   134b0:	b	12e98 <flatcc_verify_string_field@@Base+0xd4>

000134b4 <flatcc_verify_buffer_header@@Base>:
   134b4:	push	{r4, r5, fp, lr}
   134b8:	add	fp, sp, #8
   134bc:	mov	r4, r0
   134c0:	mov	r0, #5
   134c4:	tst	r4, #3
   134c8:	bne	13514 <flatcc_verify_buffer_header@@Base+0x60>
   134cc:	mov	r0, #6
   134d0:	cmn	r1, #9
   134d4:	bhi	13514 <flatcc_verify_buffer_header@@Base+0x60>
   134d8:	mov	r0, #1
   134dc:	cmp	r1, #8
   134e0:	popcc	{r4, r5, fp, pc}
   134e4:	cmp	r2, #0
   134e8:	beq	13518 <flatcc_verify_buffer_header@@Base+0x64>
   134ec:	mov	r0, r2
   134f0:	bl	13520 <flatcc_verify_buffer_header@@Base+0x6c>
   134f4:	mov	r5, r0
   134f8:	mov	r0, r4
   134fc:	bl	13554 <flatcc_verify_buffer_header@@Base+0xa0>
   13500:	cmp	r5, #0
   13504:	movne	r1, r0
   13508:	movne	r0, #2
   1350c:	cmpne	r1, r5
   13510:	moveq	r0, #0
   13514:	pop	{r4, r5, fp, pc}
   13518:	mov	r0, #0
   1351c:	pop	{r4, r5, fp, pc}
   13520:	push	{fp, lr}
   13524:	mov	fp, sp
   13528:	sub	sp, sp, #8
   1352c:	mov	r1, r0
   13530:	mov	r0, #0
   13534:	str	r0, [sp, #4]
   13538:	add	r0, sp, #4
   1353c:	mov	r2, #4
   13540:	bl	10f08 <strncpy@plt>
   13544:	ldr	r0, [sp, #4]
   13548:	bl	13dd8 <flatcc_verify_union_vector_field@@Base+0x328>
   1354c:	mov	sp, fp
   13550:	pop	{fp, pc}
   13554:	add	r0, r0, #4
   13558:	b	13ddc <flatcc_verify_union_vector_field@@Base+0x32c>

0001355c <flatcc_verify_typed_buffer_header@@Base>:
   1355c:	push	{r4, sl, fp, lr}
   13560:	add	fp, sp, #8
   13564:	mov	r4, r2
   13568:	mov	r2, #5
   1356c:	tst	r0, #3
   13570:	bne	135a4 <flatcc_verify_typed_buffer_header@@Base+0x48>
   13574:	mov	r2, #6
   13578:	cmn	r1, #9
   1357c:	bhi	135a4 <flatcc_verify_typed_buffer_header@@Base+0x48>
   13580:	mov	r2, #1
   13584:	cmp	r1, #8
   13588:	bcc	135a4 <flatcc_verify_typed_buffer_header@@Base+0x48>
   1358c:	cmp	r4, #0
   13590:	beq	135ac <flatcc_verify_typed_buffer_header@@Base+0x50>
   13594:	bl	13554 <flatcc_verify_buffer_header@@Base+0xa0>
   13598:	mov	r2, #2
   1359c:	cmp	r0, r4
   135a0:	moveq	r2, #0
   135a4:	mov	r0, r2
   135a8:	pop	{r4, sl, fp, pc}
   135ac:	mov	r2, #0
   135b0:	mov	r0, r2
   135b4:	pop	{r4, sl, fp, pc}

000135b8 <flatcc_verify_struct_as_root@@Base>:
   135b8:	push	{r4, r5, r6, r7, fp, lr}
   135bc:	add	fp, sp, #16
   135c0:	sub	sp, sp, #8
   135c4:	mov	r4, r3
   135c8:	mov	r7, r2
   135cc:	mov	r5, r1
   135d0:	mov	r6, r0
   135d4:	bl	134b4 <flatcc_verify_buffer_header@@Base>
   135d8:	cmp	r0, #0
   135dc:	beq	135f8 <flatcc_verify_struct_as_root@@Base+0x40>
   135e0:	mov	r0, r6
   135e4:	mov	r1, r5
   135e8:	mov	r2, r7
   135ec:	sub	sp, fp, #16
   135f0:	pop	{r4, r5, r6, r7, fp, lr}
   135f4:	b	134b4 <flatcc_verify_buffer_header@@Base>
   135f8:	ldr	r7, [fp, #8]
   135fc:	mov	r0, r6
   13600:	mov	r1, #0
   13604:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13608:	mov	r2, r0
   1360c:	str	r7, [sp]
   13610:	mov	r0, r5
   13614:	mov	r1, #0
   13618:	mov	r3, r4
   1361c:	bl	13454 <flatcc_verify_union_struct@@Base+0x38>
   13620:	sub	sp, fp, #16
   13624:	pop	{r4, r5, r6, r7, fp, pc}

00013628 <flatcc_verify_struct_as_typed_root@@Base>:
   13628:	push	{r4, r5, r6, r7, fp, lr}
   1362c:	add	fp, sp, #16
   13630:	sub	sp, sp, #8
   13634:	mov	r4, r3
   13638:	mov	r5, r1
   1363c:	mov	r6, r0
   13640:	bl	1355c <flatcc_verify_typed_buffer_header@@Base>
   13644:	cmp	r0, #0
   13648:	beq	13654 <flatcc_verify_struct_as_typed_root@@Base+0x2c>
   1364c:	sub	sp, fp, #16
   13650:	pop	{r4, r5, r6, r7, fp, pc}
   13654:	ldr	r7, [fp, #8]
   13658:	mov	r0, r6
   1365c:	mov	r1, #0
   13660:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13664:	mov	r2, r0
   13668:	str	r7, [sp]
   1366c:	mov	r0, r5
   13670:	mov	r1, #0
   13674:	mov	r3, r4
   13678:	bl	13454 <flatcc_verify_union_struct@@Base+0x38>
   1367c:	sub	sp, fp, #16
   13680:	pop	{r4, r5, r6, r7, fp, pc}

00013684 <flatcc_verify_table_as_root@@Base>:
   13684:	push	{r4, r5, r6, r7, fp, lr}
   13688:	add	fp, sp, #16
   1368c:	sub	sp, sp, #8
   13690:	mov	r5, r3
   13694:	mov	r7, r2
   13698:	mov	r4, r1
   1369c:	mov	r6, r0
   136a0:	bl	134b4 <flatcc_verify_buffer_header@@Base>
   136a4:	cmp	r0, #0
   136a8:	beq	136c4 <flatcc_verify_table_as_root@@Base+0x40>
   136ac:	mov	r0, r6
   136b0:	mov	r1, r4
   136b4:	mov	r2, r7
   136b8:	sub	sp, fp, #16
   136bc:	pop	{r4, r5, r6, r7, fp, lr}
   136c0:	b	134b4 <flatcc_verify_buffer_header@@Base>
   136c4:	mov	r0, r6
   136c8:	mov	r1, #0
   136cc:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   136d0:	mov	r3, r0
   136d4:	mov	r0, #100	; 0x64
   136d8:	stm	sp, {r0, r5}
   136dc:	mov	r0, r6
   136e0:	mov	r1, r4
   136e4:	mov	r2, #0
   136e8:	bl	1317c <flatcc_verify_table_field@@Base+0x68>
   136ec:	sub	sp, fp, #16
   136f0:	pop	{r4, r5, r6, r7, fp, pc}

000136f4 <flatcc_verify_table_as_typed_root@@Base>:
   136f4:	push	{r4, r5, r6, sl, fp, lr}
   136f8:	add	fp, sp, #16
   136fc:	sub	sp, sp, #8
   13700:	mov	r5, r3
   13704:	mov	r4, r1
   13708:	mov	r6, r0
   1370c:	bl	1355c <flatcc_verify_typed_buffer_header@@Base>
   13710:	cmp	r0, #0
   13714:	beq	13720 <flatcc_verify_table_as_typed_root@@Base+0x2c>
   13718:	sub	sp, fp, #16
   1371c:	pop	{r4, r5, r6, sl, fp, pc}
   13720:	mov	r0, r6
   13724:	mov	r1, #0
   13728:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   1372c:	mov	r3, r0
   13730:	mov	r0, #100	; 0x64
   13734:	stm	sp, {r0, r5}
   13738:	mov	r0, r6
   1373c:	mov	r1, r4
   13740:	mov	r2, #0
   13744:	bl	1317c <flatcc_verify_table_field@@Base+0x68>
   13748:	sub	sp, fp, #16
   1374c:	pop	{r4, r5, r6, sl, fp, pc}

00013750 <flatcc_verify_struct_as_nested_root@@Base>:
   13750:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13754:	add	fp, sp, #28
   13758:	sub	sp, sp, #12
   1375c:	mov	r8, r3
   13760:	mov	r7, r2
   13764:	mov	r6, r1
   13768:	mov	r4, r0
   1376c:	mvn	sl, #0
   13770:	mov	r5, #1
   13774:	stm	sp, {r5, sl}
   13778:	ldr	r9, [fp, #12]
   1377c:	mov	r3, r9
   13780:	bl	12f18 <flatcc_verify_vector_field@@Base>
   13784:	cmp	r0, #0
   13788:	beq	137ac <flatcc_verify_struct_as_nested_root@@Base+0x5c>
   1378c:	stm	sp, {r5, sl}
   13790:	mov	r0, r4
   13794:	mov	r1, r6
   13798:	mov	r2, r7
   1379c:	mov	r3, r9
   137a0:	bl	12f18 <flatcc_verify_vector_field@@Base>
   137a4:	sub	sp, fp, #28
   137a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137ac:	mov	r0, r4
   137b0:	mov	r1, r6
   137b4:	bl	13808 <flatcc_verify_struct_as_nested_root@@Base+0xb8>
   137b8:	cmp	r0, #0
   137bc:	moveq	r0, #0
   137c0:	subeq	sp, fp, #28
   137c4:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   137c8:	mov	r4, r0
   137cc:	ldr	r6, [fp, #8]
   137d0:	mov	r1, #0
   137d4:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   137d8:	add	r4, r0, r4
   137dc:	mov	r0, r4
   137e0:	mov	r1, #0
   137e4:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   137e8:	mov	r1, r0
   137ec:	str	r9, [sp]
   137f0:	add	r0, r4, #4
   137f4:	mov	r2, r8
   137f8:	mov	r3, r6
   137fc:	bl	135b8 <flatcc_verify_struct_as_root@@Base>
   13800:	sub	sp, fp, #28
   13804:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13808:	push	{r4, sl, fp, lr}
   1380c:	add	fp, sp, #8
   13810:	mov	r4, r0
   13814:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   13818:	uxth	r0, r0
   1381c:	cmp	r0, #0
   13820:	ldrne	r1, [r4]
   13824:	ldrne	r2, [r4, #16]
   13828:	addne	r1, r1, r2
   1382c:	addne	r0, r1, r0
   13830:	popne	{r4, sl, fp, pc}
   13834:	mov	r0, #0
   13838:	pop	{r4, sl, fp, pc}

0001383c <flatcc_verify_table_as_nested_root@@Base>:
   1383c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13840:	add	fp, sp, #28
   13844:	sub	sp, sp, #12
   13848:	mov	r8, r3
   1384c:	mov	r7, r2
   13850:	mov	r6, r1
   13854:	mov	r4, r0
   13858:	mvn	r9, #0
   1385c:	mov	sl, #1
   13860:	str	sl, [sp]
   13864:	str	r9, [sp, #4]
   13868:	ldr	r5, [fp, #8]
   1386c:	mov	r3, r5
   13870:	bl	12f18 <flatcc_verify_vector_field@@Base>
   13874:	cmp	r0, #0
   13878:	beq	138a0 <flatcc_verify_table_as_nested_root@@Base+0x64>
   1387c:	str	sl, [sp]
   13880:	str	r9, [sp, #4]
   13884:	mov	r0, r4
   13888:	mov	r1, r6
   1388c:	mov	r2, r7
   13890:	mov	r3, r5
   13894:	bl	12f18 <flatcc_verify_vector_field@@Base>
   13898:	sub	sp, fp, #28
   1389c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   138a0:	ldr	r9, [fp, #12]
   138a4:	mov	r0, r4
   138a8:	mov	r1, r6
   138ac:	bl	13808 <flatcc_verify_struct_as_nested_root@@Base+0xb8>
   138b0:	cmp	r0, #0
   138b4:	moveq	r0, #0
   138b8:	subeq	sp, fp, #28
   138bc:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   138c0:	mov	r5, r0
   138c4:	mov	r1, #0
   138c8:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   138cc:	add	r5, r0, r5
   138d0:	mov	r0, r5
   138d4:	mov	r1, #0
   138d8:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   138dc:	mov	r6, r0
   138e0:	add	r7, r5, #4
   138e4:	mov	r0, r7
   138e8:	mov	r1, r6
   138ec:	mov	r2, r8
   138f0:	bl	134b4 <flatcc_verify_buffer_header@@Base>
   138f4:	cmp	r0, #0
   138f8:	beq	13914 <flatcc_verify_table_as_nested_root@@Base+0xd8>
   138fc:	mov	r0, r7
   13900:	mov	r1, r6
   13904:	mov	r2, r8
   13908:	sub	sp, fp, #28
   1390c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13910:	b	134b4 <flatcc_verify_buffer_header@@Base>
   13914:	mov	r0, r7
   13918:	mov	r1, #0
   1391c:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13920:	mov	r3, r0
   13924:	ldr	r0, [r4, #8]
   13928:	stm	sp, {r0, r9}
   1392c:	mov	r0, r7
   13930:	mov	r1, r6
   13934:	mov	r2, #0
   13938:	bl	1317c <flatcc_verify_table_field@@Base+0x68>
   1393c:	sub	sp, fp, #28
   13940:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

00013944 <flatcc_verify_union_field@@Base>:
   13944:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13948:	add	fp, sp, #24
   1394c:	sub	sp, sp, #32
   13950:	mov	r8, r3
   13954:	mov	r9, r2
   13958:	mov	r7, r1
   1395c:	mov	r5, r0
   13960:	sub	r0, r1, #1
   13964:	uxth	r4, r0
   13968:	mov	r0, r5
   1396c:	mov	r1, r4
   13970:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   13974:	uxth	r6, r0
   13978:	cmp	r6, #0
   1397c:	beq	13a38 <flatcc_verify_union_field@@Base+0xf4>
   13980:	mov	r0, r5
   13984:	mov	r1, r4
   13988:	mov	r2, #1
   1398c:	mov	r3, #1
   13990:	bl	12d5c <flatcc_verify_field@@Base+0x4>
   13994:	cmp	r0, #0
   13998:	bne	13a58 <flatcc_verify_union_field@@Base+0x114>
   1399c:	mov	r0, r5
   139a0:	mov	r1, r7
   139a4:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   139a8:	ldr	r1, [r5]
   139ac:	ldr	r2, [r5, #16]
   139b0:	add	r4, r1, r2
   139b4:	ldrb	r1, [r4, r6]
   139b8:	movw	r2, #65535	; 0xffff
   139bc:	tst	r0, r2
   139c0:	beq	139d0 <flatcc_verify_union_field@@Base+0x8c>
   139c4:	mov	r0, #24
   139c8:	cmp	r1, #0
   139cc:	beq	13a58 <flatcc_verify_union_field@@Base+0x114>
   139d0:	cmp	r1, #0
   139d4:	moveq	r0, #0
   139d8:	subeq	sp, fp, #24
   139dc:	popeq	{r4, r5, r6, r7, r8, r9, fp, pc}
   139e0:	add	r3, sp, #28
   139e4:	mov	r0, r5
   139e8:	mov	r1, r7
   139ec:	mov	r2, r9
   139f0:	bl	12e20 <flatcc_verify_string_field@@Base+0x5c>
   139f4:	cmp	r0, #0
   139f8:	bne	13a58 <flatcc_verify_union_field@@Base+0x114>
   139fc:	ldr	r1, [sp, #28]
   13a00:	cmp	r1, #0
   13a04:	beq	13a58 <flatcc_verify_union_field@@Base+0x114>
   13a08:	ldm	r5, {r0, r2, r3}
   13a0c:	str	r1, [sp, #20]
   13a10:	stmib	sp, {r0, r2, r3}
   13a14:	ldr	r0, [r5]
   13a18:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13a1c:	str	r0, [sp, #24]
   13a20:	ldrb	r0, [r4, r6]
   13a24:	strb	r0, [sp, #16]
   13a28:	add	r0, sp, #4
   13a2c:	blx	r8
   13a30:	sub	sp, fp, #24
   13a34:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13a38:	mov	r0, r5
   13a3c:	mov	r1, r7
   13a40:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   13a44:	mov	r1, r0
   13a48:	mov	r0, #23
   13a4c:	movw	r2, #65535	; 0xffff
   13a50:	tst	r1, r2
   13a54:	beq	13a60 <flatcc_verify_union_field@@Base+0x11c>
   13a58:	sub	sp, fp, #24
   13a5c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13a60:	cmp	r9, #0
   13a64:	movwne	r9, #21
   13a68:	mov	r0, r9
   13a6c:	sub	sp, fp, #24
   13a70:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13a74:	mov	r2, #4
   13a78:	add	r1, r2, r1, lsl #1
   13a7c:	uxth	r1, r1
   13a80:	ldrh	r3, [r0, #22]
   13a84:	mov	r2, #0
   13a88:	cmp	r1, r3
   13a8c:	bcs	13aa8 <flatcc_verify_union_field@@Base+0x164>
   13a90:	push	{fp, lr}
   13a94:	mov	fp, sp
   13a98:	ldr	r0, [r0, #12]
   13a9c:	bl	13dc4 <flatcc_verify_union_vector_field@@Base+0x314>
   13aa0:	mov	r2, r0
   13aa4:	pop	{fp, lr}
   13aa8:	mov	r0, r2
   13aac:	bx	lr

00013ab0 <flatcc_verify_union_vector_field@@Base>:
   13ab0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ab4:	add	fp, sp, #28
   13ab8:	sub	sp, sp, #20
   13abc:	mov	r8, r3
   13ac0:	mov	r6, r2
   13ac4:	mov	sl, r1
   13ac8:	mov	r5, r0
   13acc:	sub	r0, r1, #1
   13ad0:	uxth	r4, r0
   13ad4:	mov	r0, r5
   13ad8:	mov	r1, r4
   13adc:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   13ae0:	movw	r1, #65535	; 0xffff
   13ae4:	tst	r0, r1
   13ae8:	beq	13b34 <flatcc_verify_union_vector_field@@Base+0x84>
   13aec:	mvn	r9, #0
   13af0:	mov	r7, #1
   13af4:	stm	sp, {r7, r9}
   13af8:	mov	r0, r5
   13afc:	mov	r1, r4
   13b00:	mov	r2, r6
   13b04:	mov	r3, #1
   13b08:	bl	12f18 <flatcc_verify_vector_field@@Base>
   13b0c:	cmp	r0, #0
   13b10:	beq	13b5c <flatcc_verify_union_vector_field@@Base+0xac>
   13b14:	stm	sp, {r7, r9}
   13b18:	mov	r0, r5
   13b1c:	mov	r1, r4
   13b20:	mov	r2, r6
   13b24:	mov	r3, #1
   13b28:	bl	12f18 <flatcc_verify_vector_field@@Base>
   13b2c:	sub	sp, fp, #28
   13b30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b34:	mov	r0, r5
   13b38:	mov	r1, sl
   13b3c:	bl	13a74 <flatcc_verify_union_field@@Base+0x130>
   13b40:	cmp	r6, #0
   13b44:	beq	13aec <flatcc_verify_union_vector_field@@Base+0x3c>
   13b48:	uxth	r1, r0
   13b4c:	mov	r0, #22
   13b50:	cmp	r1, #0
   13b54:	beq	13bfc <flatcc_verify_union_vector_field@@Base+0x14c>
   13b58:	b	13aec <flatcc_verify_union_vector_field@@Base+0x3c>
   13b5c:	mov	r0, r5
   13b60:	mov	r1, r4
   13b64:	bl	13808 <flatcc_verify_struct_as_nested_root@@Base+0xb8>
   13b68:	cmp	r0, #0
   13b6c:	moveq	r0, #0
   13b70:	subeq	sp, fp, #28
   13b74:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13b78:	mov	r4, r0
   13b7c:	mov	r1, #0
   13b80:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13b84:	add	r4, r0, r4
   13b88:	mov	r0, r4
   13b8c:	mov	r1, #0
   13b90:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13b94:	mov	r9, r0
   13b98:	add	r3, sp, #16
   13b9c:	mov	r0, r5
   13ba0:	mov	r1, sl
   13ba4:	mov	r2, r6
   13ba8:	bl	12e20 <flatcc_verify_string_field@@Base+0x5c>
   13bac:	cmp	r0, #0
   13bb0:	bne	13bfc <flatcc_verify_union_vector_field@@Base+0x14c>
   13bb4:	ldr	r6, [sp, #16]
   13bb8:	cmp	r6, #0
   13bbc:	beq	13bfc <flatcc_verify_union_vector_field@@Base+0x14c>
   13bc0:	ldm	r5, {r7, sl}
   13bc4:	mov	r0, r7
   13bc8:	mov	r1, r6
   13bcc:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13bd0:	mov	r3, r0
   13bd4:	ldr	r0, [r5, #8]
   13bd8:	add	r1, r4, #4
   13bdc:	str	r9, [sp]
   13be0:	str	r1, [sp, #4]
   13be4:	str	r0, [sp, #8]
   13be8:	str	r8, [sp, #12]
   13bec:	mov	r0, r7
   13bf0:	mov	r1, sl
   13bf4:	mov	r2, r6
   13bf8:	bl	13c04 <flatcc_verify_union_vector_field@@Base+0x154>
   13bfc:	sub	sp, fp, #28
   13c00:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13c08:	add	fp, sp, #28
   13c0c:	sub	sp, sp, #36	; 0x24
   13c10:	ldr	r8, [fp, #16]
   13c14:	cmp	r8, #1
   13c18:	movlt	r0, #3
   13c1c:	sublt	sp, fp, #28
   13c20:	poplt	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13c24:	mov	r5, r3
   13c28:	mov	r7, r2
   13c2c:	mov	r6, r1
   13c30:	mov	r4, r0
   13c34:	mvn	r0, #-1073741824	; 0xc0000000
   13c38:	mov	r1, #4
   13c3c:	str	r1, [sp]
   13c40:	str	r1, [sp, #4]
   13c44:	str	r0, [sp, #8]
   13c48:	mov	r0, r4
   13c4c:	mov	r1, r6
   13c50:	bl	12f88 <flatcc_verify_vector_field@@Base+0x70>
   13c54:	cmp	r0, #0
   13c58:	bne	13d10 <flatcc_verify_union_vector_field@@Base+0x260>
   13c5c:	ldr	r9, [fp, #8]
   13c60:	add	r7, r5, r7
   13c64:	mov	r0, r4
   13c68:	mov	r1, r7
   13c6c:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13c70:	mov	r5, r0
   13c74:	mov	r0, #34	; 0x22
   13c78:	cmp	r5, r9
   13c7c:	bne	13d10 <flatcc_verify_union_vector_field@@Base+0x260>
   13c80:	sub	r0, r8, #1
   13c84:	str	r6, [sp, #16]
   13c88:	str	r4, [sp, #12]
   13c8c:	str	r0, [sp, #20]
   13c90:	cmp	r5, #0
   13c94:	moveq	r0, #0
   13c98:	subeq	sp, fp, #28
   13c9c:	popeq	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ca0:	ldr	r8, [fp, #20]
   13ca4:	ldr	r9, [fp, #12]
   13ca8:	add	r6, r7, #4
   13cac:	mov	r7, #0
   13cb0:	add	sl, sp, #12
   13cb4:	mov	r0, r4
   13cb8:	mov	r1, r6
   13cbc:	bl	12f10 <flatcc_verify_string_field@@Base+0x14c>
   13cc0:	ldrb	r1, [r9, r7]
   13cc4:	cmp	r0, #0
   13cc8:	beq	13cf4 <flatcc_verify_union_vector_field@@Base+0x244>
   13ccc:	cmp	r1, #0
   13cd0:	beq	13d18 <flatcc_verify_union_vector_field@@Base+0x268>
   13cd4:	str	r6, [sp, #28]
   13cd8:	strb	r1, [sp, #24]
   13cdc:	str	r0, [sp, #32]
   13ce0:	mov	r0, sl
   13ce4:	blx	r8
   13ce8:	cmp	r0, #0
   13cec:	beq	13cfc <flatcc_verify_union_vector_field@@Base+0x24c>
   13cf0:	b	13d24 <flatcc_verify_union_vector_field@@Base+0x274>
   13cf4:	cmp	r1, #0
   13cf8:	bne	13d34 <flatcc_verify_union_vector_field@@Base+0x284>
   13cfc:	add	r6, r6, #4
   13d00:	add	r7, r7, #1
   13d04:	mov	r0, #0
   13d08:	cmp	r7, r5
   13d0c:	bcc	13cb4 <flatcc_verify_union_vector_field@@Base+0x204>
   13d10:	sub	sp, fp, #28
   13d14:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d18:	mov	r0, #33	; 0x21
   13d1c:	sub	sp, fp, #28
   13d20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d24:	add	r0, sp, #12
   13d28:	blx	r8
   13d2c:	sub	sp, fp, #28
   13d30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d34:	mov	r0, #32
   13d38:	sub	sp, fp, #28
   13d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13d40:	add	ip, r2, r1
   13d44:	mov	r3, #0
   13d48:	cmp	ip, r1
   13d4c:	mov	r1, #0
   13d50:	movwhi	r1, #1
   13d54:	add	r2, ip, #4
   13d58:	cmp	r2, r0
   13d5c:	movwls	r3, #1
   13d60:	and	r0, r1, r3
   13d64:	and	r1, ip, #3
   13d68:	clz	r1, r1
   13d6c:	lsr	r1, r1, #5
   13d70:	and	r0, r1, r0
   13d74:	bx	lr
   13d78:	ldr	r0, [r0]
   13d7c:	b	13d80 <flatcc_verify_union_vector_field@@Base+0x2d0>
   13d80:	bx	lr
   13d84:	mov	ip, r0
   13d88:	cmp	r3, #4
   13d8c:	movls	r3, #4
   13d90:	add	r2, r2, r1
   13d94:	mov	r0, #0
   13d98:	cmp	r2, r1
   13d9c:	bls	13dc0 <flatcc_verify_union_vector_field@@Base+0x310>
   13da0:	add	r1, r2, #4
   13da4:	cmp	r1, ip
   13da8:	bxhi	lr
   13dac:	sub	r0, r3, #1
   13db0:	orr	r0, r0, #3
   13db4:	and	r0, r0, r1
   13db8:	clz	r0, r0
   13dbc:	lsr	r0, r0, #5
   13dc0:	bx	lr
   13dc4:	add	r0, r0, r1
   13dc8:	b	13dcc <flatcc_verify_union_vector_field@@Base+0x31c>
   13dcc:	ldrh	r0, [r0]
   13dd0:	b	13dd4 <flatcc_verify_union_vector_field@@Base+0x324>
   13dd4:	bx	lr
   13dd8:	bx	lr
   13ddc:	ldr	r0, [r0]
   13de0:	b	13de4 <flatcc_verify_union_vector_field@@Base+0x334>
   13de4:	bx	lr

00013de8 <__libc_csu_init@@Base>:
   13de8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13dec:	mov	r7, r0
   13df0:	ldr	r6, [pc, #72]	; 13e40 <__libc_csu_init@@Base+0x58>
   13df4:	ldr	r5, [pc, #72]	; 13e44 <__libc_csu_init@@Base+0x5c>
   13df8:	add	r6, pc, r6
   13dfc:	add	r5, pc, r5
   13e00:	sub	r6, r6, r5
   13e04:	mov	r8, r1
   13e08:	mov	r9, r2
   13e0c:	bl	10e34 <strcmp@plt-0x20>
   13e10:	asrs	r6, r6, #2
   13e14:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   13e18:	mov	r4, #0
   13e1c:	add	r4, r4, #1
   13e20:	ldr	r3, [r5], #4
   13e24:	mov	r2, r9
   13e28:	mov	r1, r8
   13e2c:	mov	r0, r7
   13e30:	blx	r3
   13e34:	cmp	r6, r4
   13e38:	bne	13e1c <__libc_csu_init@@Base+0x34>
   13e3c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13e40:	andeq	r2, r1, ip, lsl #2
   13e44:	andeq	r2, r1, r4, lsl #2

00013e48 <__libc_csu_fini@@Base>:
   13e48:	bx	lr

Disassembly of section .fini:

00013e4c <.fini>:
   13e4c:	push	{r3, lr}
   13e50:	pop	{r3, pc}
