<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="scrod-A4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SRAMiface2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SerialDataRoutDemux.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="TrigDecisionLogic.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="WaveformDemuxCalcPedsBRAM.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="WaveformDemuxPedsubDSPBRAM.vhi"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="WaveformPedsubDSP.vhi"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/FIFO_INP_0.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/FIFO_INP_0.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/FIFO_INP_0.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/FIFO_INP_0.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/FIFO_INP_0.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/FIFO_OUT_0.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/FIFO_OUT_0.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/FIFO_OUT_0.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/FIFO_OUT_0.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/FIFO_OUT_0.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/FIFO_OUT_1.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/FIFO_OUT_1.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/FIFO_OUT_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/FIFO_OUT_1.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/FIFO_OUT_1.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/clockgen.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clockgen.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/clockgen.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/clockgen/clockgen.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clockgen/example_design/clockgen_exdes.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/clockgen_asic_A.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clockgen_asic_A.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/clockgen_asic_A.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="ipcore_dir/clockgen_asic_A/clockgen_asic_A.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/clockgen_asic_A/example_design/clockgen_asic_A_exdes.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/daq_fifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/daq_fifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/daq_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/daq_fifo.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/daq_fifo.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/ethercon.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/ethercon.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/ethercon.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/ethercon.vhd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/ethercon.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/fifo_generator_v8_2_readme.txt" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/fifo_wr16_rd32.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/fifo_wr16_rd32.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/fifo_wr16_rd32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/fifo_wr16_rd32.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/fifo_wr16_rd32.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/fifo_wr32_rd16.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/fifo_wr32_rd16.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/fifo_wr32_rd16.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/fifo_wr32_rd16.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/fifo_wr32_rd16.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/runctrl_fifo_wr16_rd32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/s6_icon.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/s6_icon.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/s6_icon.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/s6_icon.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/s6_icon.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/s6_vio.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/s6_vio.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/s6_vio.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/s6_vio.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/s6_vio.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/trig_fifo.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/trig_fifo.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/trig_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/trig_fifo.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/trig_fifo.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.asy" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.ngc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.vhd" xil_pn:origination="imported">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="scrod_top2_A4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="scrod_top_A4.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="scrod_top_A4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="scrod_top_A4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scrod_top_A4.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="scrod_top_A4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="scrod_top_A4.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="scrod_top_A4.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="scrod_top_A4.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="scrod_top_A4.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="scrod_top_A4.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="scrod_top_A4.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="scrod_top_A4.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="scrod_top_A4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="scrod_top_A4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="scrod_top_A4.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="scrod_top_A4.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="scrod_top_A4.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scrod_top_A4.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="scrod_top_A4.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="scrod_top_A4.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="scrod_top_A4_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scrod_top_A4_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="scrod_top_A4_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="scrod_top_A4_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="scrod_top_A4_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_PSR" xil_pn:name="scrod_top_A4_map.psr"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrod_top_A4_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrod_top_A4_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="scrod_top_A4_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="scrod_top_A4_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrod_top_A4_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="scrod_top_A4_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="scrod_top_A4_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="scrod_top_A4_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="scrod_top_a4.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="scrod_top_a4.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="scrod_top_a4.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_readoutControl01_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_readoutControl02_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_readoutControl02_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_readoutControl02_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_trigdecisionlogic01_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1420842015" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1420842015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420853056" xil_pn:in_ck="-6012535809763916092" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1420853056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../src/DigSRPedDSP.vhd"/>
      <outfile xil_pn:name="../src/DigitizingLgc.vhd"/>
      <outfile xil_pn:name="../src/DigitizingLgcTX.vhd"/>
      <outfile xil_pn:name="../src/GreyCodeRepair.vhd"/>
      <outfile xil_pn:name="../src/KLMRunControl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/KLM_SCROD/source/daq_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_8b10b.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_clk_s6.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_ddr_s6.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_decode.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_encode.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_fifo_s6.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_iscan.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_payload.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_symbols.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/conc_intfc/source/conc_intfc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/conc_intfc/source/conc_intfc_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/conc_intfc/source/trig_chan_calc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/aurora_lane.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/aurora_tile.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/channel_err_detect.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/channel_init_sm.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/chbond_count_dec.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/err_detect.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/global_logic.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/idle_and_ver_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/klm_aurora.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/klm_aurora_intfc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/lane_init_sm.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/rx_ll.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/rx_ll_pdu_datapath.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/standard_cc_module.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/sym_dec.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/sym_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/transceiver_wrapper.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll_control.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll_datapath.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/frame_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/klm_scrod.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/klm_scrod_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/run_ctrl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/sfp_stat_ctrl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/timing_ctrl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/timing_ctrl_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc_channel.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc_fifo.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/time_order.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/time_order_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_10_to_1.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_2_to_1.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_3_to_1.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_4_to_1.vhd"/>
      <outfile xil_pn:name="../src/OutputBufferControl.vhd"/>
      <outfile xil_pn:name="../src/ReadoutContro2l.vhd"/>
      <outfile xil_pn:name="../src/ReadoutControl.vhd"/>
      <outfile xil_pn:name="../src/SRAMiface1.vhd"/>
      <outfile xil_pn:name="../src/SamplingLgc.vhd"/>
      <outfile xil_pn:name="../src/SerialDataRout.vhd"/>
      <outfile xil_pn:name="../src/SerialDataRoutDemux.vhd"/>
      <outfile xil_pn:name="../src/SerialDataRoutProcess.vhd"/>
      <outfile xil_pn:name="../src/TARGET6_DAC_CONTROL.vhd"/>
      <outfile xil_pn:name="../src/TARGETX_DAC_CONTROL.vhd"/>
      <outfile xil_pn:name="../src/TDC_MPPC_DAC.vhd"/>
      <outfile xil_pn:name="../src/TrigDecisionLogic.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxCalcPeds.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxCalcPedsBRAM.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxPedsubDSP.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxPedsubDSPBRAM.vhd"/>
      <outfile xil_pn:name="../src/WaveformPedsubDSP.vhd"/>
      <outfile xil_pn:name="../src/WaveformRAMmultiPort.vhd"/>
      <outfile xil_pn:name="../src/asic_interfaces/asic_definitions_irs2_carrier_revA.vhd"/>
      <outfile xil_pn:name="../src/asic_interfaces/event_builder.vhd"/>
      <outfile xil_pn:name="../src/asic_interfaces/trigger_scalers.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/aurora_interface_0.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_aurora_lane_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_aurora_pkg.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_axi_to_ll.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_channel_err_detect.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_channel_init_sm.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_chbond_count_dec_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_err_detect_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_global_logic.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_idle_and_ver_gen.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_lane_init_sm_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_ll_to_axi.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_rx_stream.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_sym_dec_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_sym_gen_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_tx_stream.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/cc_manager/aurora_interface_0_standard_cc_module.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/clock_module/aurora_interface_0_clock_module.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/gt/aurora_interface_0_tile.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/gt/aurora_interface_0_transceiver_wrapper.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/two_lane_aurora_interface.vhd"/>
      <outfile xil_pn:name="../src/clocking/clock_gen_A4wDCM.vhd"/>
      <outfile xil_pn:name="../src/clocking/clock_generation.vhd"/>
      <outfile xil_pn:name="../src/daq_fifo_layer.vhd"/>
      <outfile xil_pn:name="../src/detect_usb.vhd"/>
      <outfile xil_pn:name="../src/edge_detect.vhd"/>
      <outfile xil_pn:name="../src/mppc_dacs.vhd"/>
      <outfile xil_pn:name="../src/peripherals/Module_ADC_MCP3221_I2C_new.vhd"/>
      <outfile xil_pn:name="../src/peripherals/SRAMiface2.vhd"/>
      <outfile xil_pn:name="../src/picoblaze/command_interpreter/command_interpreter.vhd"/>
      <outfile xil_pn:name="../src/picoblaze/kcpsm6.vhd"/>
      <outfile xil_pn:name="../src/pulse_transition.vhd"/>
      <outfile xil_pn:name="../src/readout_definitions.vhd"/>
      <outfile xil_pn:name="../src/readout_interface.vhd"/>
      <outfile xil_pn:name="../src/scrod_top_A4.vhd"/>
      <outfile xil_pn:name="../src/tb_ReadoutCtrl_DigSRPedDSP_01.vhd"/>
      <outfile xil_pn:name="../src/tb_clock_enable_generator.vhd"/>
      <outfile xil_pn:name="../src/tb_klm_runctrl_01.vhd"/>
      <outfile xil_pn:name="../src/tb_sram01.vhd"/>
      <outfile xil_pn:name="../src/tb_trigdecisionlogic01.vhd"/>
      <outfile xil_pn:name="../src/update_status_regs.vhd"/>
      <outfile xil_pn:name="../src/usb_interfaces/USB_IFCLK_XC3S400.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_init.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_slave_fifo_interface.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_slave_fifo_interface_io.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_top.v"/>
      <outfile xil_pn:name="../src/utilities/clock_enable_generator.vhd"/>
      <outfile xil_pn:name="../src/utilities/edge_to_pulse_converter.vhd"/>
      <outfile xil_pn:name="../src/utilities/utilities.vhd"/>
      <outfile xil_pn:name="PedRAMaccess.vhd"/>
      <outfile xil_pn:name="SRAMscheduler.vhd"/>
      <outfile xil_pn:name="SampligLogic-TX.vhd"/>
      <outfile xil_pn:name="TestPatternGen01.vhd"/>
      <outfile xil_pn:name="tb_T6DACctrl01.vhd"/>
      <outfile xil_pn:name="tb_digitizinglogic01.vhd"/>
      <outfile xil_pn:name="tb_readoutControl01.vhd"/>
      <outfile xil_pn:name="tb_readoutControl02.vhd"/>
      <outfile xil_pn:name="tb_samplinglogic_new01.vhd"/>
      <outfile xil_pn:name="tb_samplinglogic_new2.vhd"/>
      <outfile xil_pn:name="tb_serialrout01.vhd"/>
      <outfile xil_pn:name="tb_sramsched02.vhd"/>
      <outfile xil_pn:name="tb_testpatgen01.vhd"/>
      <outfile xil_pn:name="tb_trigger_scaler_single_channel_w_timing_gen02.vhd"/>
      <outfile xil_pn:name="tb_triggerscalers02.vhd"/>
      <outfile xil_pn:name="tb_u_Target6_DAC_CONTROL.vhd"/>
      <outfile xil_pn:name="tb_update_status_reg01.vhd"/>
      <outfile xil_pn:name="tb_wavepeddemux01.vhd"/>
      <outfile xil_pn:name="ub_trigger_scaler_single_channel01.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420852419" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1443054433464520798" xil_pn:start_ts="1420852419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420852419" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7535103416677681184" xil_pn:start_ts="1420852419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420842017" xil_pn:in_ck="-1019794999280993902" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4263668664012563349" xil_pn:start_ts="1420842015">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_INP_0.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_INP_0.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_0.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_0.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/asic_fpga_clock_gen_core.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blkmem_pedcalc_tmp.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blkmem_pedcalc_tmp.vhd"/>
      <outfile xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/daq_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/daq_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr16_rd32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr16_rd32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr32_rd16.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr32_rd16.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/s6_icon.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_vio.ngc"/>
      <outfile xil_pn:name="ipcore_dir/s6_vio.vhd"/>
      <outfile xil_pn:name="ipcore_dir/trig_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/trig_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/txtrig_bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/txtrig_bram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420853056" xil_pn:in_ck="9114573631514367256" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1420853056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../src/DigSRPedDSP.vhd"/>
      <outfile xil_pn:name="../src/DigitizingLgc.vhd"/>
      <outfile xil_pn:name="../src/DigitizingLgcTX.vhd"/>
      <outfile xil_pn:name="../src/GreyCodeRepair.vhd"/>
      <outfile xil_pn:name="../src/KLMRunControl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/KLM_SCROD/source/daq_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_8b10b.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_clk_s6.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_ddr_s6.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_decode.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_encode.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_fifo_s6.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_iscan.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_payload.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/b2tt/b2tt/b2tt_symbols.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/conc_intfc/source/conc_intfc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/conc_intfc/source/conc_intfc_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/conc_intfc/source/trig_chan_calc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/aurora_lane.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/aurora_tile.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/channel_err_detect.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/channel_init_sm.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/chbond_count_dec.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/err_detect.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/global_logic.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/idle_and_ver_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/klm_aurora.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/klm_aurora_intfc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/lane_init_sm.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/rx_ll.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/rx_ll_pdu_datapath.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/standard_cc_module.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/sym_dec.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/sym_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/transceiver_wrapper.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll_control.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_aurora/source/tx_ll_datapath.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/frame_gen.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/klm_scrod.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/klm_scrod_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/run_ctrl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/sfp_stat_ctrl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/timing_ctrl.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/klm_scrod/source/timing_ctrl_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc_channel.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc_fifo.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/tdc/source/tdc_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/time_order.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/time_order_pkg.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_10_to_1.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_2_to_1.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_3_to_1.vhd"/>
      <outfile xil_pn:name="../src/KLM_SCROD_baseline/time_order/source/tom_4_to_1.vhd"/>
      <outfile xil_pn:name="../src/OutputBufferControl.vhd"/>
      <outfile xil_pn:name="../src/ReadoutContro2l.vhd"/>
      <outfile xil_pn:name="../src/ReadoutControl.vhd"/>
      <outfile xil_pn:name="../src/SRAMiface1.vhd"/>
      <outfile xil_pn:name="../src/SamplingLgc.vhd"/>
      <outfile xil_pn:name="../src/SerialDataRout.vhd"/>
      <outfile xil_pn:name="../src/SerialDataRoutDemux.vhd"/>
      <outfile xil_pn:name="../src/SerialDataRoutProcess.vhd"/>
      <outfile xil_pn:name="../src/TARGET6_DAC_CONTROL.vhd"/>
      <outfile xil_pn:name="../src/TARGETX_DAC_CONTROL.vhd"/>
      <outfile xil_pn:name="../src/TDC_MPPC_DAC.vhd"/>
      <outfile xil_pn:name="../src/TrigDecisionLogic.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxCalcPeds.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxCalcPedsBRAM.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxPedsubDSP.vhd"/>
      <outfile xil_pn:name="../src/WaveformDemuxPedsubDSPBRAM.vhd"/>
      <outfile xil_pn:name="../src/WaveformPedsubDSP.vhd"/>
      <outfile xil_pn:name="../src/WaveformRAMmultiPort.vhd"/>
      <outfile xil_pn:name="../src/asic_interfaces/asic_definitions_irs2_carrier_revA.vhd"/>
      <outfile xil_pn:name="../src/asic_interfaces/event_builder.vhd"/>
      <outfile xil_pn:name="../src/asic_interfaces/trigger_scalers.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/aurora_interface_0.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_aurora_lane_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_aurora_pkg.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_axi_to_ll.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_channel_err_detect.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_channel_init_sm.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_chbond_count_dec_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_err_detect_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_global_logic.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_idle_and_ver_gen.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_lane_init_sm_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_ll_to_axi.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_rx_stream.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_sym_dec_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_sym_gen_4byte.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/base_resources/aurora_interface_0_tx_stream.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/cc_manager/aurora_interface_0_standard_cc_module.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/clock_module/aurora_interface_0_clock_module.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/gt/aurora_interface_0_tile.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/gt/aurora_interface_0_transceiver_wrapper.vhd"/>
      <outfile xil_pn:name="../src/aurora_interfaces/two_lane_aurora_interface.vhd"/>
      <outfile xil_pn:name="../src/clocking/clock_gen_A4wDCM.vhd"/>
      <outfile xil_pn:name="../src/clocking/clock_generation.vhd"/>
      <outfile xil_pn:name="../src/daq_fifo_layer.vhd"/>
      <outfile xil_pn:name="../src/detect_usb.vhd"/>
      <outfile xil_pn:name="../src/edge_detect.vhd"/>
      <outfile xil_pn:name="../src/mppc_dacs.vhd"/>
      <outfile xil_pn:name="../src/peripherals/Module_ADC_MCP3221_I2C_new.vhd"/>
      <outfile xil_pn:name="../src/peripherals/SRAMiface2.vhd"/>
      <outfile xil_pn:name="../src/picoblaze/command_interpreter/command_interpreter.vhd"/>
      <outfile xil_pn:name="../src/picoblaze/kcpsm6.vhd"/>
      <outfile xil_pn:name="../src/pulse_transition.vhd"/>
      <outfile xil_pn:name="../src/readout_definitions.vhd"/>
      <outfile xil_pn:name="../src/readout_interface.vhd"/>
      <outfile xil_pn:name="../src/scrod_top_A4.vhd"/>
      <outfile xil_pn:name="../src/tb_ReadoutCtrl_DigSRPedDSP_01.vhd"/>
      <outfile xil_pn:name="../src/tb_clock_enable_generator.vhd"/>
      <outfile xil_pn:name="../src/tb_klm_runctrl_01.vhd"/>
      <outfile xil_pn:name="../src/tb_sram01.vhd"/>
      <outfile xil_pn:name="../src/tb_trigdecisionlogic01.vhd"/>
      <outfile xil_pn:name="../src/update_status_regs.vhd"/>
      <outfile xil_pn:name="../src/usb_interfaces/USB_IFCLK_XC3S400.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_init.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_slave_fifo_interface.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_slave_fifo_interface_io.v"/>
      <outfile xil_pn:name="../src/usb_interfaces/usb_top.v"/>
      <outfile xil_pn:name="../src/utilities/clock_enable_generator.vhd"/>
      <outfile xil_pn:name="../src/utilities/edge_to_pulse_converter.vhd"/>
      <outfile xil_pn:name="../src/utilities/utilities.vhd"/>
      <outfile xil_pn:name="PedRAMaccess.vhd"/>
      <outfile xil_pn:name="SRAMscheduler.vhd"/>
      <outfile xil_pn:name="SampligLogic-TX.vhd"/>
      <outfile xil_pn:name="TestPatternGen01.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_INP_0.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_0.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/asic_fpga_clock_gen_core.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blkmem_pedcalc_tmp.vhd"/>
      <outfile xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/daq_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr16_rd32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr32_rd16.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_icon.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_vio.vhd"/>
      <outfile xil_pn:name="ipcore_dir/trig_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/txtrig_bram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.vhd"/>
      <outfile xil_pn:name="tb_T6DACctrl01.vhd"/>
      <outfile xil_pn:name="tb_digitizinglogic01.vhd"/>
      <outfile xil_pn:name="tb_readoutControl01.vhd"/>
      <outfile xil_pn:name="tb_readoutControl02.vhd"/>
      <outfile xil_pn:name="tb_samplinglogic_new01.vhd"/>
      <outfile xil_pn:name="tb_samplinglogic_new2.vhd"/>
      <outfile xil_pn:name="tb_serialrout01.vhd"/>
      <outfile xil_pn:name="tb_sramsched02.vhd"/>
      <outfile xil_pn:name="tb_testpatgen01.vhd"/>
      <outfile xil_pn:name="tb_trigger_scaler_single_channel_w_timing_gen02.vhd"/>
      <outfile xil_pn:name="tb_triggerscalers02.vhd"/>
      <outfile xil_pn:name="tb_u_Target6_DAC_CONTROL.vhd"/>
      <outfile xil_pn:name="tb_update_status_reg01.vhd"/>
      <outfile xil_pn:name="tb_wavepeddemux01.vhd"/>
      <outfile xil_pn:name="ub_trigger_scaler_single_channel01.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420853102" xil_pn:in_ck="85375336927738806" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5058296700184894044" xil_pn:start_ts="1420853092">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_readoutControl02_beh.prj"/>
      <outfile xil_pn:name="tb_readoutControl02_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1420853103" xil_pn:in_ck="-7338118919789773940" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2612990855969252633" xil_pn:start_ts="1420853102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_readoutControl02_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1420234313" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1420234313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420234313" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8852832505330991838" xil_pn:start_ts="1420234313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420234320" xil_pn:in_ck="-1019794999280993902" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4263668664012563349" xil_pn:start_ts="1420234313">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_INP_0.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_INP_0.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_0.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_0.vhd"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_1.ngc"/>
      <outfile xil_pn:name="ipcore_dir/FIFO_OUT_1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/asic_fpga_clock_gen_core.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
      <outfile xil_pn:name="ipcore_dir/blkmem_pedcalc_tmp.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blkmem_pedcalc_tmp.vhd"/>
      <outfile xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/buffer_fifo_wr32_rd32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/daq_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/daq_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr16_rd32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr16_rd32.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr32_rd16.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_wr32_rd16.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_icon.ngc"/>
      <outfile xil_pn:name="ipcore_dir/s6_icon.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_vio.ngc"/>
      <outfile xil_pn:name="ipcore_dir/s6_vio.vhd"/>
      <outfile xil_pn:name="ipcore_dir/trig_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/trig_fifo.vhd"/>
      <outfile xil_pn:name="ipcore_dir/txtrig_bram.ngc"/>
      <outfile xil_pn:name="ipcore_dir/txtrig_bram.vhd"/>
      <outfile xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/waveform_fifo_wr32_rd32.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420234320" xil_pn:in_ck="6798453278389620497" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1420234320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420234320" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2425688921759886244" xil_pn:start_ts="1420234320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420234320" xil_pn:in_ck="6798453278389620497" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-563469029221826088" xil_pn:start_ts="1420234320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420234320" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-317707453618501217" xil_pn:start_ts="1420234320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420855395" xil_pn:in_ck="1145457101997379918" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2510173652573058251" xil_pn:start_ts="1420855198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="scrod_top_A4.lso"/>
      <outfile xil_pn:name="scrod_top_A4.ngc"/>
      <outfile xil_pn:name="scrod_top_A4.ngr"/>
      <outfile xil_pn:name="scrod_top_A4.prj"/>
      <outfile xil_pn:name="scrod_top_A4.stx"/>
      <outfile xil_pn:name="scrod_top_A4.syr"/>
      <outfile xil_pn:name="scrod_top_A4.xst"/>
      <outfile xil_pn:name="scrod_top_A4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1420234530" xil_pn:in_ck="-6064185898163619815" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="856956198464310105" xil_pn:start_ts="1420234530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420855484" xil_pn:in_ck="9207663003640307142" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8254913265329399424" xil_pn:start_ts="1420855458">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="scrod_top_A4.bld"/>
      <outfile xil_pn:name="scrod_top_A4.ngd"/>
      <outfile xil_pn:name="scrod_top_A4_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1420855986" xil_pn:in_ck="-6231431461971853955" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-5795131216323753106" xil_pn:start_ts="1420855484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="scrod_top_A4.pcf"/>
      <outfile xil_pn:name="scrod_top_A4_map.map"/>
      <outfile xil_pn:name="scrod_top_A4_map.mrp"/>
      <outfile xil_pn:name="scrod_top_A4_map.ncd"/>
      <outfile xil_pn:name="scrod_top_A4_map.ngm"/>
      <outfile xil_pn:name="scrod_top_A4_map.psr"/>
      <outfile xil_pn:name="scrod_top_A4_map.xrpt"/>
      <outfile xil_pn:name="scrod_top_A4_summary.xml"/>
      <outfile xil_pn:name="scrod_top_A4_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1420856179" xil_pn:in_ck="1606045894671254294" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3699445669326699954" xil_pn:start_ts="1420855986">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="scrod_top_A4.ncd"/>
      <outfile xil_pn:name="scrod_top_A4.pad"/>
      <outfile xil_pn:name="scrod_top_A4.par"/>
      <outfile xil_pn:name="scrod_top_A4.ptwx"/>
      <outfile xil_pn:name="scrod_top_A4.unroutes"/>
      <outfile xil_pn:name="scrod_top_A4.xpi"/>
      <outfile xil_pn:name="scrod_top_A4_pad.csv"/>
      <outfile xil_pn:name="scrod_top_A4_pad.txt"/>
      <outfile xil_pn:name="scrod_top_A4_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1420856249" xil_pn:in_ck="8877277636122235236" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-2885544484837330564" xil_pn:start_ts="1420856179">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="scrod_top_A4.ut"/>
      <outfile xil_pn:name="scrod_top_a4.bgn"/>
      <outfile xil_pn:name="scrod_top_a4.bit"/>
      <outfile xil_pn:name="scrod_top_a4.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1420856179" xil_pn:in_ck="-6231431461971854087" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-6810706373052324207" xil_pn:start_ts="1420856151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="scrod_top_A4.twr"/>
      <outfile xil_pn:name="scrod_top_A4.twx"/>
    </transform>
  </transforms>

</generated_project>
