Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 10:26:08 2024
| Host         : Manue7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alien_top_st_timing_summary_routed.rpt -pb alien_top_st_timing_summary_routed.pb -rpx alien_top_st_timing_summary_routed.rpx -warn_on_violation
| Design       : alien_top_st
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.480        0.000                      0                  643        0.169        0.000                      0                  643        4.500        0.000                       0                   361  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.480        0.000                      0                  643        0.169        0.000                      0                  643        4.500        0.000                       0                   361  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.480ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.526ns  (logic 1.492ns (17.499%)  route 7.034ns (82.501%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    vga_sync_unit/CLK
    SLICE_X2Y73          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDCE (Prop_fdce_C_Q)         0.518     5.828 r  vga_sync_unit/h_cnt_reg_reg[0]/Q
                         net (fo=127, routed)         1.536     7.364    vga_sync_unit/O60[0]
    SLICE_X12Y64         LUT2 (Prop_lut2_I0_O)        0.150     7.514 r  vga_sync_unit/rgb_reg[2]_i_417/O
                         net (fo=2, routed)           1.276     8.789    vga_sync_unit/rgb_reg[2]_i_417_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I1_O)        0.328     9.117 f  vga_sync_unit/rgb_reg[2]_i_168/O
                         net (fo=1, routed)           0.689     9.807    vga_sync_unit/rgb_reg[2]_i_168_n_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124     9.931 f  vga_sync_unit/rgb_reg[2]_i_65/O
                         net (fo=2, routed)           1.332    11.263    vga_sync_unit/smallRockOne_y_reg_reg[0]
    SLICE_X12Y69         LUT6 (Prop_lut6_I0_O)        0.124    11.387 f  vga_sync_unit/rgb_reg[0]_i_8/O
                         net (fo=1, routed)           1.082    12.469    alien_graph_st_unit/rgb_reg_reg[0]
    SLICE_X10Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.593 f  alien_graph_st_unit/rgb_reg[0]_i_3/O
                         net (fo=1, routed)           1.119    13.712    vga_sync_unit/rgb_reg_reg[0]_1
    SLICE_X6Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.836 r  vga_sync_unit/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.836    rgb_next[0]
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)        0.077    15.315    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             2.175ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 1.847ns (23.732%)  route 5.936ns (76.268%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    vga_sync_unit/CLK
    SLICE_X1Y73          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.419     5.729 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=60, routed)          2.096     7.825    alien_graph_st_unit/rgb_reg_reg[2]_i_153_0[8]
    SLICE_X11Y61         LUT4 (Prop_lut4_I1_O)        0.327     8.152 r  alien_graph_st_unit/rgb_reg[2]_i_515/O
                         net (fo=1, routed)           0.000     8.152    alien_graph_st_unit/rgb_reg[2]_i_515_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.508 f  alien_graph_st_unit/rgb_reg_reg[2]_i_242/CO[0]
                         net (fo=1, routed)           1.008     9.516    alien_graph_st_unit/graph_rgb5
    SLICE_X13Y54         LUT4 (Prop_lut4_I0_O)        0.373     9.889 r  alien_graph_st_unit/rgb_reg[2]_i_95/O
                         net (fo=1, routed)           0.545    10.434    alien_graph_st_unit/rgb_reg[2]_i_95_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  alien_graph_st_unit/rgb_reg[2]_i_24/O
                         net (fo=2, routed)           1.044    11.603    alien_graph_st_unit/rgb_reg[2]_i_24_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    11.727 f  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=2, routed)           1.242    12.968    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X5Y70          LUT6 (Prop_lut6_I3_O)        0.124    13.092 r  vga_sync_unit/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    13.092    vga_sync_unit_n_163
    SLICE_X5Y70          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y70          FDRE (Setup_fdre_C_D)        0.029    15.267    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                  2.175    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_cnt_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 1.847ns (23.647%)  route 5.964ns (76.353%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.707     5.310    vga_sync_unit/CLK
    SLICE_X1Y73          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.419     5.729 f  vga_sync_unit/h_cnt_reg_reg[8]/Q
                         net (fo=60, routed)          2.096     7.825    alien_graph_st_unit/rgb_reg_reg[2]_i_153_0[8]
    SLICE_X11Y61         LUT4 (Prop_lut4_I1_O)        0.327     8.152 r  alien_graph_st_unit/rgb_reg[2]_i_515/O
                         net (fo=1, routed)           0.000     8.152    alien_graph_st_unit/rgb_reg[2]_i_515_n_0
    SLICE_X11Y61         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.508 f  alien_graph_st_unit/rgb_reg_reg[2]_i_242/CO[0]
                         net (fo=1, routed)           1.008     9.516    alien_graph_st_unit/graph_rgb5
    SLICE_X13Y54         LUT4 (Prop_lut4_I0_O)        0.373     9.889 r  alien_graph_st_unit/rgb_reg[2]_i_95/O
                         net (fo=1, routed)           0.545    10.434    alien_graph_st_unit/rgb_reg[2]_i_95_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.558 r  alien_graph_st_unit/rgb_reg[2]_i_24/O
                         net (fo=2, routed)           1.044    11.603    alien_graph_st_unit/rgb_reg[2]_i_24_n_0
    SLICE_X9Y54          LUT6 (Prop_lut6_I5_O)        0.124    11.727 f  alien_graph_st_unit/rgb_reg[2]_i_5/O
                         net (fo=2, routed)           1.270    12.996    vga_sync_unit/rgb_reg_reg[1]
    SLICE_X6Y70          LUT6 (Prop_lut6_I2_O)        0.124    13.120 r  vga_sync_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.120    vga_sync_unit_n_164
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.592    15.015    clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X6Y70          FDRE (Setup_fdre_C_D)        0.081    15.319    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallFour_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.829ns (25.370%)  route 5.380ns (74.630%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.712     5.315    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  alien_graph_st_unit/ship_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.255     8.026    alien_graph_st_unit/ship_x_reg_reg[9]_1[5]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.150 r  alien_graph_st_unit/x_small_delta_reg[8]_i_59/O
                         net (fo=24, routed)          1.750     9.900    alien_graph_st_unit/ship_x_reg_reg[5]_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.024 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_53/O
                         net (fo=1, routed)           0.000    10.024    alien_graph_st_unit/x_smallFour_delta_reg[8]_i_53_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.404 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.404    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.658 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.856    11.514    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.367    11.881 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.519    12.400    alien_graph_st_unit/x_smallFour_delta_next
    SLICE_X10Y75         LUT5 (Prop_lut5_I3_O)        0.124    12.524 r  alien_graph_st_unit/x_smallFour_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.524    alien_graph_st_unit/x_smallFour_delta_reg[0]_i_1_n_0
    SLICE_X10Y75         FDCE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.510    14.933    alien_graph_st_unit/CLK
    SLICE_X10Y75         FDCE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDCE (Setup_fdce_C_D)        0.077    15.233    alien_graph_st_unit/x_smallFour_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -12.524    
  -------------------------------------------------------------------
                         slack                                  2.709    

Slack (MET) :             2.716ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallFour_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 1.829ns (25.381%)  route 5.377ns (74.619%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.712     5.315    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  alien_graph_st_unit/ship_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.255     8.026    alien_graph_st_unit/ship_x_reg_reg[9]_1[5]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.150 r  alien_graph_st_unit/x_small_delta_reg[8]_i_59/O
                         net (fo=24, routed)          1.750     9.900    alien_graph_st_unit/ship_x_reg_reg[5]_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.024 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_53/O
                         net (fo=1, routed)           0.000    10.024    alien_graph_st_unit/x_smallFour_delta_reg[8]_i_53_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.404 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.404    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.658 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.856    11.514    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.367    11.881 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.516    12.397    alien_graph_st_unit/x_smallFour_delta_next
    SLICE_X10Y75         LUT5 (Prop_lut5_I3_O)        0.124    12.521 r  alien_graph_st_unit/x_smallFour_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.521    alien_graph_st_unit/x_smallFour_delta_reg[2]_i_1_n_0
    SLICE_X10Y75         FDPE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.510    14.933    alien_graph_st_unit/CLK
    SLICE_X10Y75         FDPE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDPE (Setup_fdpe_C_D)        0.081    15.237    alien_graph_st_unit/x_smallFour_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.237    
                         arrival time                         -12.521    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_smallFour_delta_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 1.829ns (26.187%)  route 5.155ns (73.813%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.712     5.315    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  alien_graph_st_unit/ship_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.255     8.026    alien_graph_st_unit/ship_x_reg_reg[9]_1[5]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.150 r  alien_graph_st_unit/x_small_delta_reg[8]_i_59/O
                         net (fo=24, routed)          1.750     9.900    alien_graph_st_unit/ship_x_reg_reg[5]_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I3_O)        0.124    10.024 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_53/O
                         net (fo=1, routed)           0.000    10.024    alien_graph_st_unit/x_smallFour_delta_reg[8]_i_53_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.404 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_35/CO[3]
                         net (fo=1, routed)           0.000    10.404    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_35_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.658 r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.856    11.514    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]_i_14_n_3
    SLICE_X10Y75         LUT6 (Prop_lut6_I3_O)        0.367    11.881 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.294    12.175    alien_graph_st_unit/x_smallFour_delta_next
    SLICE_X10Y75         LUT5 (Prop_lut5_I3_O)        0.124    12.299 r  alien_graph_st_unit/x_smallFour_delta_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    12.299    alien_graph_st_unit/x_smallFour_delta_reg[8]_i_1_n_0
    SLICE_X10Y75         FDCE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.510    14.933    alien_graph_st_unit/CLK
    SLICE_X10Y75         FDCE                                         r  alien_graph_st_unit/x_smallFour_delta_reg_reg[8]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDCE (Setup_fdce_C_D)        0.079    15.235    alien_graph_st_unit/x_smallFour_delta_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             3.020ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_small_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.870ns (26.730%)  route 5.126ns (73.270%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.712     5.315    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  alien_graph_st_unit/ship_x_reg_reg[5]/Q
                         net (fo=40, routed)          2.255     8.026    alien_graph_st_unit/ship_x_reg_reg[9]_1[5]
    SLICE_X12Y64         LUT6 (Prop_lut6_I0_O)        0.124     8.150 r  alien_graph_st_unit/x_small_delta_reg[8]_i_59/O
                         net (fo=24, routed)          1.368     9.518    alien_graph_st_unit/ship_x_reg_reg[5]_0
    SLICE_X3Y58          LUT5 (Prop_lut5_I3_O)        0.124     9.642 r  alien_graph_st_unit/x_small_delta_reg[8]_i_54/O
                         net (fo=1, routed)           0.000     9.642    alien_graph_st_unit/x_small_delta_reg[8]_i_54_n_0
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.040 r  alien_graph_st_unit/x_small_delta_reg_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.040    alien_graph_st_unit/x_small_delta_reg_reg[8]_i_36_n_0
    SLICE_X3Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.311 r  alien_graph_st_unit/x_small_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.893    11.204    alien_graph_st_unit/x_small_delta_reg_reg[8]_i_14_n_3
    SLICE_X6Y56          LUT6 (Prop_lut6_I3_O)        0.373    11.577 r  alien_graph_st_unit/x_small_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.610    12.187    alien_graph_st_unit/x_small_delta_next
    SLICE_X6Y55          LUT5 (Prop_lut5_I3_O)        0.124    12.311 r  alien_graph_st_unit/x_small_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.311    alien_graph_st_unit/x_small_delta_reg[2]_i_1_n_0
    SLICE_X6Y55          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.603    15.026    alien_graph_st_unit/CLK
    SLICE_X6Y55          FDPE                                         r  alien_graph_st_unit/x_small_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y55          FDPE (Setup_fdpe_C_D)        0.081    15.330    alien_graph_st_unit/x_small_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.330    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  3.020    

Slack (MET) :             3.022ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_bigFour_delta_reg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 1.707ns (24.872%)  route 5.156ns (75.128%))
  Logic Levels:           6  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.711     5.314    alien_graph_st_unit/CLK
    SLICE_X3Y78          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 f  alien_graph_st_unit/ship_x_reg_reg[4]/Q
                         net (fo=42, routed)          1.036     6.805    alien_graph_st_unit/ship_x_reg_reg[9]_1[4]
    SLICE_X3Y77          LUT4 (Prop_lut4_I0_O)        0.124     6.929 r  alien_graph_st_unit/ship_x_reg[9]_i_13/O
                         net (fo=1, routed)           0.303     7.233    alien_graph_st_unit/ship_x_reg[9]_i_13_n_0
    SLICE_X4Y77          LUT6 (Prop_lut6_I5_O)        0.124     7.357 r  alien_graph_st_unit/ship_x_reg[9]_i_7/O
                         net (fo=25, routed)          2.614     9.971    alien_graph_st_unit/ship_x_reg_reg[8]_0
    SLICE_X13Y60         LUT4 (Prop_lut4_I0_O)        0.150    10.121 r  alien_graph_st_unit/x_bigFour_delta_reg[8]_i_37/O
                         net (fo=1, routed)           0.000    10.121    alien_graph_st_unit/x_bigFour_delta_reg[8]_i_37_n_0
    SLICE_X13Y60         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356    10.477 r  alien_graph_st_unit/x_bigFour_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.617    11.094    alien_graph_st_unit/x_bigFour_delta_reg_reg[8]_i_14_n_3
    SLICE_X11Y57         LUT6 (Prop_lut6_I4_O)        0.373    11.467 r  alien_graph_st_unit/x_bigFour_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.586    12.053    alien_graph_st_unit/x_bigFour_delta_next
    SLICE_X9Y55          LUT5 (Prop_lut5_I3_O)        0.124    12.177 r  alien_graph_st_unit/x_bigFour_delta_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    12.177    alien_graph_st_unit/x_bigFour_delta_reg[6]_i_1_n_0
    SLICE_X9Y55          FDPE                                         r  alien_graph_st_unit/x_bigFour_delta_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.524    14.947    alien_graph_st_unit/CLK
    SLICE_X9Y55          FDPE                                         r  alien_graph_st_unit/x_bigFour_delta_reg_reg[6]/C
                         clock pessimism              0.259    15.206    
                         clock uncertainty           -0.035    15.170    
    SLICE_X9Y55          FDPE (Setup_fdpe_C_D)        0.029    15.199    alien_graph_st_unit/x_bigFour_delta_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -12.177    
  -------------------------------------------------------------------
                         slack                                  3.022    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 2.195ns (31.971%)  route 4.671ns (68.029%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.711     5.314    alien_graph_st_unit/CLK
    SLICE_X3Y78          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 f  alien_graph_st_unit/ship_x_reg_reg[2]/Q
                         net (fo=67, routed)          1.125     6.895    alien_graph_st_unit/ship_x_reg_reg[9]_1[2]
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.146     7.041 r  alien_graph_st_unit/ship_x_reg[9]_i_9/O
                         net (fo=2, routed)           0.468     7.509    alien_graph_st_unit/ship_x_reg[9]_i_9_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.328     7.837 r  alien_graph_st_unit/ship_x_reg[9]_i_8/O
                         net (fo=25, routed)          1.673     9.510    alien_graph_st_unit/ship_x_reg_reg[7]_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.634 r  alien_graph_st_unit/x_big_delta_reg[8]_i_49/O
                         net (fo=1, routed)           0.401    10.035    alien_graph_st_unit/x_big_delta_reg[8]_i_49_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.431 r  alien_graph_st_unit/x_big_delta_reg_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.431    alien_graph_st_unit/x_big_delta_reg_reg[8]_i_36_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.685 r  alien_graph_st_unit/x_big_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.578    11.263    alien_graph_st_unit/x_big_delta_reg_reg[8]_i_14_n_3
    SLICE_X11Y56         LUT6 (Prop_lut6_I4_O)        0.367    11.630 r  alien_graph_st_unit/x_big_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.425    12.055    alien_graph_st_unit/x_big_delta_next
    SLICE_X11Y56         LUT5 (Prop_lut5_I3_O)        0.124    12.179 r  alien_graph_st_unit/x_big_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.179    alien_graph_st_unit/x_big_delta_reg[2]_i_1_n_0
    SLICE_X11Y56         FDPE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.527    14.950    alien_graph_st_unit/CLK
    SLICE_X11Y56         FDPE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[2]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y56         FDPE (Setup_fdpe_C_D)        0.031    15.204    alien_graph_st_unit/x_big_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                         -12.179    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 alien_graph_st_unit/ship_x_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/x_big_delta_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 2.195ns (31.990%)  route 4.667ns (68.010%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.711     5.314    alien_graph_st_unit/CLK
    SLICE_X3Y78          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 f  alien_graph_st_unit/ship_x_reg_reg[2]/Q
                         net (fo=67, routed)          1.125     6.895    alien_graph_st_unit/ship_x_reg_reg[9]_1[2]
    SLICE_X2Y73          LUT3 (Prop_lut3_I0_O)        0.146     7.041 r  alien_graph_st_unit/ship_x_reg[9]_i_9/O
                         net (fo=2, routed)           0.468     7.509    alien_graph_st_unit/ship_x_reg[9]_i_9_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I5_O)        0.328     7.837 r  alien_graph_st_unit/ship_x_reg[9]_i_8/O
                         net (fo=25, routed)          1.673     9.510    alien_graph_st_unit/ship_x_reg_reg[7]_0
    SLICE_X11Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.634 r  alien_graph_st_unit/x_big_delta_reg[8]_i_49/O
                         net (fo=1, routed)           0.401    10.035    alien_graph_st_unit/x_big_delta_reg[8]_i_49_n_0
    SLICE_X10Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.431 r  alien_graph_st_unit/x_big_delta_reg_reg[8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.431    alien_graph_st_unit/x_big_delta_reg_reg[8]_i_36_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.685 r  alien_graph_st_unit/x_big_delta_reg_reg[8]_i_14/CO[0]
                         net (fo=1, routed)           0.578    11.263    alien_graph_st_unit/x_big_delta_reg_reg[8]_i_14_n_3
    SLICE_X11Y56         LUT6 (Prop_lut6_I4_O)        0.367    11.630 r  alien_graph_st_unit/x_big_delta_reg[8]_i_5/O
                         net (fo=3, routed)           0.421    12.051    alien_graph_st_unit/x_big_delta_next
    SLICE_X11Y56         LUT5 (Prop_lut5_I3_O)        0.124    12.175 r  alien_graph_st_unit/x_big_delta_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.175    alien_graph_st_unit/x_big_delta_reg[0]_i_1_n_0
    SLICE_X11Y56         FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.527    14.950    alien_graph_st_unit/CLK
    SLICE_X11Y56         FDCE                                         r  alien_graph_st_unit/x_big_delta_reg_reg[0]/C
                         clock pessimism              0.259    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X11Y56         FDCE (Setup_fdce_C_D)        0.029    15.202    alien_graph_st_unit/x_big_delta_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  3.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_sync_delay1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_sync_delay2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.594     1.513    vga_sync_unit/CLK
    SLICE_X1Y77          FDCE                                         r  vga_sync_unit/v_sync_delay1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  vga_sync_unit/v_sync_delay1_reg_reg/Q
                         net (fo=1, routed)           0.112     1.766    vga_sync_unit/v_sync_delay1_reg
    SLICE_X1Y78          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.865     2.030    vga_sync_unit/CLK
    SLICE_X1Y78          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDCE (Hold_fdce_C_D)         0.070     1.597    vga_sync_unit/v_sync_delay2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallFive_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockFive_y_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.378%)  route 0.065ns (20.622%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.569     1.488    alien_graph_st_unit/CLK
    SLICE_X15Y67         FDPE                                         r  alien_graph_st_unit/y_smallFive_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  alien_graph_st_unit/y_smallFive_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.695    alien_graph_st_unit/y_smallFive_delta_reg[2]
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.740 r  alien_graph_st_unit/smallRockFive_y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.740    alien_graph_st_unit/smallRockFive_y_reg[3]_i_3_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.805 r  alien_graph_st_unit/smallRockFive_y_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.805    alien_graph_st_unit/smallRockFive_y_reg0[2]
    SLICE_X14Y67         FDCE                                         r  alien_graph_st_unit/smallRockFive_y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.838     2.003    alien_graph_st_unit/CLK
    SLICE_X14Y67         FDCE                                         r  alien_graph_st_unit/smallRockFive_y_reg_reg[2]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X14Y67         FDCE (Hold_fdce_C_D)         0.134     1.635    alien_graph_st_unit/smallRockFive_y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_sync_delay1_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_sync_delay2_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.592     1.511    vga_sync_unit/CLK
    SLICE_X0Y76          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  vga_sync_unit/h_sync_delay1_reg_reg/Q
                         net (fo=1, routed)           0.121     1.774    vga_sync_unit/h_sync_delay1_reg
    SLICE_X0Y77          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.864     2.029    vga_sync_unit/CLK
    SLICE_X0Y77          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
                         clock pessimism             -0.502     1.526    
    SLICE_X0Y77          FDCE (Hold_fdce_C_D)         0.070     1.596    vga_sync_unit/h_sync_delay2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_sync_delay1_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.592     1.511    vga_sync_unit/CLK
    SLICE_X1Y76          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.133     1.785    vga_sync_unit/h_sync_reg
    SLICE_X0Y76          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.862     2.027    vga_sync_unit/CLK
    SLICE_X0Y76          FDCE                                         r  vga_sync_unit/h_sync_delay1_reg_reg/C
                         clock pessimism             -0.502     1.524    
    SLICE_X0Y76          FDCE (Hold_fdce_C_D)         0.070     1.594    vga_sync_unit/h_sync_delay1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.233%)  route 0.151ns (44.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X7Y52          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=125, routed)         0.151     1.815    vga_sync_unit/out[2]
    SLICE_X6Y52          LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  vga_sync_unit/v_cnt_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vga_sync_unit/v_cnt_reg[4]_i_1_n_0
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    vga_sync_unit/CLK
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[4]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.121     1.657    vga_sync_unit/v_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_cnt_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_cnt_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.907%)  route 0.153ns (45.093%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X7Y52          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/v_cnt_reg_reg[2]/Q
                         net (fo=125, routed)         0.153     1.817    vga_sync_unit/out[2]
    SLICE_X6Y52          LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  vga_sync_unit/v_cnt_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    vga_sync_unit/v_cnt_reg[5]_i_1_n_0
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.875     2.040    vga_sync_unit/CLK
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/C
                         clock pessimism             -0.503     1.536    
    SLICE_X6Y52          FDCE (Hold_fdce_C_D)         0.121     1.657    vga_sync_unit/v_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallFive_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockFive_y_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.486%)  route 0.065ns (18.514%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.569     1.488    alien_graph_st_unit/CLK
    SLICE_X15Y67         FDPE                                         r  alien_graph_st_unit/y_smallFive_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDPE (Prop_fdpe_C_Q)         0.141     1.629 r  alien_graph_st_unit/y_smallFive_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.065     1.695    alien_graph_st_unit/y_smallFive_delta_reg[2]
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.740 r  alien_graph_st_unit/smallRockFive_y_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.740    alien_graph_st_unit/smallRockFive_y_reg[3]_i_3_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.841 r  alien_graph_st_unit/smallRockFive_y_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    alien_graph_st_unit/smallRockFive_y_reg0[3]
    SLICE_X14Y67         FDCE                                         r  alien_graph_st_unit/smallRockFive_y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.838     2.003    alien_graph_st_unit/CLK
    SLICE_X14Y67         FDCE                                         r  alien_graph_st_unit/smallRockFive_y_reg_reg[3]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X14Y67         FDCE (Hold_fdce_C_D)         0.134     1.635    alien_graph_st_unit/smallRockFive_y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_bigThree_delta_reg_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/bigRockThree_y_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.252ns (77.261%)  route 0.074ns (22.739%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.605     1.524    alien_graph_st_unit/CLK
    SLICE_X0Y52          FDPE                                         r  alien_graph_st_unit/y_bigThree_delta_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  alien_graph_st_unit/y_bigThree_delta_reg_reg[6]/Q
                         net (fo=3, routed)           0.074     1.739    alien_graph_st_unit/y_bigThree_delta_reg[6]
    SLICE_X1Y52          LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  alien_graph_st_unit/bigRockThree_y_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     1.784    alien_graph_st_unit/bigRockThree_y_reg[7]_i_3_n_0
    SLICE_X1Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.850 r  alien_graph_st_unit/bigRockThree_y_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    alien_graph_st_unit/bigRockThree_y_reg0[6]
    SLICE_X1Y52          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.878     2.043    alien_graph_st_unit/CLK
    SLICE_X1Y52          FDCE                                         r  alien_graph_st_unit/bigRockThree_y_reg_reg[6]/C
                         clock pessimism             -0.505     1.537    
    SLICE_X1Y52          FDCE (Hold_fdce_C_D)         0.105     1.642    alien_graph_st_unit/bigRockThree_y_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallFive_delta_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/smallRockFive_y_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.256ns (72.064%)  route 0.099ns (27.936%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.569     1.488    alien_graph_st_unit/CLK
    SLICE_X15Y67         FDCE                                         r  alien_graph_st_unit/y_smallFive_delta_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y67         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  alien_graph_st_unit/y_smallFive_delta_reg_reg[0]/Q
                         net (fo=2, routed)           0.099     1.729    alien_graph_st_unit/y_smallFive_delta_reg[0]
    SLICE_X14Y67         LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  alien_graph_st_unit/smallRockFive_y_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     1.774    alien_graph_st_unit/smallRockFive_y_reg[3]_i_5_n_0
    SLICE_X14Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.844 r  alien_graph_st_unit/smallRockFive_y_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.844    alien_graph_st_unit/smallRockFive_y_reg0[0]
    SLICE_X14Y67         FDCE                                         r  alien_graph_st_unit/smallRockFive_y_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.838     2.003    alien_graph_st_unit/CLK
    SLICE_X14Y67         FDCE                                         r  alien_graph_st_unit/smallRockFive_y_reg_reg[0]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X14Y67         FDCE (Hold_fdce_C_D)         0.134     1.635    alien_graph_st_unit/smallRockFive_y_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 alien_graph_st_unit/y_smallFour_delta_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alien_graph_st_unit/y_smallFour_delta_reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.592     1.511    alien_graph_st_unit/CLK
    SLICE_X3Y73          FDPE                                         r  alien_graph_st_unit/y_smallFour_delta_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDPE (Prop_fdpe_C_Q)         0.141     1.652 r  alien_graph_st_unit/y_smallFour_delta_reg_reg[2]/Q
                         net (fo=2, routed)           0.123     1.775    alien_graph_st_unit/y_smallFour_delta_reg[2]
    SLICE_X3Y73          LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  alien_graph_st_unit/y_smallFour_delta_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    alien_graph_st_unit/y_smallFour_delta_reg[2]_i_1_n_0
    SLICE_X3Y73          FDPE                                         r  alien_graph_st_unit/y_smallFour_delta_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.862     2.027    alien_graph_st_unit/CLK
    SLICE_X3Y73          FDPE                                         r  alien_graph_st_unit/y_smallFour_delta_reg_reg[2]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y73          FDPE (Hold_fdpe_C_D)         0.092     1.603    alien_graph_st_unit/y_smallFour_delta_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y70     rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y70     rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y70     rgb_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y57    alien_graph_st_unit/bigRockFour_x_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y57    alien_graph_st_unit/bigRockFour_x_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     rgb_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y70     rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y70     rgb_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y56    alien_graph_st_unit/bigRockFour_x_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.188ns  (logic 4.064ns (39.893%)  route 6.124ns (60.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           6.124    11.956    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    15.502 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.502    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.180ns  (logic 4.070ns (39.976%)  route 6.110ns (60.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           6.110    11.942    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    15.494 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.494    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.906ns  (logic 4.008ns (40.454%)  route 5.899ns (59.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.711     5.314    clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           5.899    11.668    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         3.552    15.220 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.220    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.975ns  (logic 4.320ns (48.135%)  route 4.655ns (51.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    vga_sync_unit/CLK
    SLICE_X6Y52          FDCE                                         r  vga_sync_unit/v_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDCE (Prop_fdce_C_Q)         0.518     5.846 f  vga_sync_unit/v_cnt_reg_reg[5]/Q
                         net (fo=60, routed)          1.923     7.769    vga_sync_unit/out[5]
    SLICE_X3Y72          LUT4 (Prop_lut4_I1_O)        0.124     7.893 f  vga_sync_unit/blank_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.297     8.190    vga_sync_unit/blank_OBUF_inst_i_2_n_0
    SLICE_X1Y72          LUT5 (Prop_lut5_I3_O)        0.124     8.314 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           2.435    10.749    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.554    14.303 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000    14.303    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.202ns  (logic 4.149ns (57.604%)  route 3.054ns (42.396%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.708     5.311    vga_sync_unit/CLK
    SLICE_X1Y72          FDCE                                         r  vga_sync_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  vga_sync_unit/v_sync_reg_reg/Q
                         net (fo=2, routed)           0.743     6.509    vga_sync_unit/v_sync_reg
    SLICE_X0Y76          LUT2 (Prop_lut2_I0_O)        0.124     6.633 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.311     8.944    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    12.513 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000    12.513    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 4.021ns (56.203%)  route 3.134ns (43.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.711     5.314    vga_sync_unit/CLK
    SLICE_X1Y78          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.456     5.770 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           3.134     8.903    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    12.469 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.469    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 4.021ns (56.170%)  route 3.137ns (43.830%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.708     5.311    vga_sync_unit/CLK
    SLICE_X0Y77          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.456     5.767 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           3.137     8.904    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    12.468 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    12.468    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.916ns  (logic 4.288ns (62.009%)  route 2.627ns (37.991%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.725     5.328    vga_sync_unit/CLK
    SLICE_X0Y53          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.419     5.747 r  vga_sync_unit/clk_div_reg_reg[1]/Q
                         net (fo=3, routed)           0.863     6.609    vga_sync_unit/clk_div_reg[1]
    SLICE_X0Y53          LUT2 (Prop_lut2_I1_O)        0.299     6.908 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          1.765     8.673    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570    12.243 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000    12.243    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/clk_div_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_pixel_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.457ns (71.582%)  route 0.578ns (28.418%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.604     1.523    vga_sync_unit/CLK
    SLICE_X0Y53          FDCE                                         r  vga_sync_unit/clk_div_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y53          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  vga_sync_unit/clk_div_reg_reg[0]/Q
                         net (fo=4, routed)           0.174     1.838    vga_sync_unit/clk_div_reg[0]
    SLICE_X0Y53          LUT2 (Prop_lut2_I0_O)        0.045     1.883 r  vga_sync_unit/vga_pixel_tick_OBUF_inst_i_1/O
                         net (fo=14, routed)          0.405     2.288    vga_pixel_tick_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.559 r  vga_pixel_tick_OBUF_inst/O
                         net (fo=0)                   0.000     3.559    vga_pixel_tick
    V12                                                               r  vga_pixel_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.295ns  (logic 1.407ns (61.287%)  route 0.889ns (38.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.594     1.513    vga_sync_unit/CLK
    SLICE_X1Y78          FDCE                                         r  vga_sync_unit/v_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  vga_sync_unit/v_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           0.889     2.543    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.809 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.809    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_sync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.300ns  (logic 1.455ns (63.277%)  route 0.845ns (36.723%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.592     1.511    vga_sync_unit/CLK
    SLICE_X1Y76          FDCE                                         r  vga_sync_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDCE (Prop_fdce_C_Q)         0.141     1.652 r  vga_sync_unit/h_sync_reg_reg/Q
                         net (fo=2, routed)           0.237     1.889    vga_sync_unit/h_sync_reg
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.045     1.934 r  vga_sync_unit/comp_sync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.608     2.542    comp_sync_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     3.811 r  comp_sync_OBUF_inst/O
                         net (fo=0)                   0.000     3.811    comp_sync
    V11                                                               r  comp_sync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_sync_delay2_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.406ns (61.180%)  route 0.892ns (38.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.594     1.513    vga_sync_unit/CLK
    SLICE_X0Y77          FDCE                                         r  vga_sync_unit/h_sync_delay2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  vga_sync_unit/h_sync_delay2_reg_reg/Q
                         net (fo=1, routed)           0.892     2.547    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.812 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.812    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_cnt_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blank
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.381ns  (logic 1.441ns (60.504%)  route 0.941ns (39.496%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.592     1.511    vga_sync_unit/CLK
    SLICE_X1Y73          FDCE                                         r  vga_sync_unit/h_cnt_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDCE (Prop_fdce_C_Q)         0.141     1.652 f  vga_sync_unit/h_cnt_reg_reg[9]/Q
                         net (fo=59, routed)          0.282     1.934    vga_sync_unit/O60[9]
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.045     1.979 r  vga_sync_unit/blank_OBUF_inst_i_1/O
                         net (fo=4, routed)           0.659     2.638    blank_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.893 r  blank_OBUF_inst/O
                         net (fo=0)                   0.000     3.893    blank
    V14                                                               r  blank (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.810ns  (logic 1.393ns (36.567%)  route 2.417ns (63.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X5Y70          FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.417     4.071    rgb_top_OBUF[2]
    A4                   OBUF (Prop_obuf_I_O)         1.252     5.323 r  rgb_top_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.323    rgb_top[2]
    A4                                                                r  rgb_top[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.926ns  (logic 1.416ns (36.077%)  route 2.509ns (63.923%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.509     4.187    rgb_top_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     5.439 r  rgb_top_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.439    rgb_top[0]
    D8                                                                r  rgb_top[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_top[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.934ns  (logic 1.411ns (35.870%)  route 2.523ns (64.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.594     1.513    clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.523     4.200    rgb_top_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         1.247     5.448 r  rgb_top_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.448    rgb_top[1]
    A6                                                                r  rgb_top[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           425 Endpoints
Min Delay           425 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/missile_ball_x_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X2Y79          FDPE                                         f  alien_graph_st_unit/missile_ball_x_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X2Y79          FDPE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/missile_ball_x_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X2Y79          FDPE                                         f  alien_graph_st_unit/missile_ball_x_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X2Y79          FDPE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/missile_ball_x_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X2Y79          FDCE                                         f  alien_graph_st_unit/missile_ball_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X2Y79          FDCE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/missile_ball_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X2Y79          FDCE                                         f  alien_graph_st_unit/missile_ball_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X2Y79          FDCE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/ship_x_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X3Y79          FDCE                                         f  alien_graph_st_unit/ship_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/ship_x_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X3Y79          FDCE                                         f  alien_graph_st_unit/ship_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/ship_x_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X3Y79          FDCE                                         f  alien_graph_st_unit/ship_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/ship_x_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.999ns  (logic 1.524ns (16.937%)  route 7.474ns (83.063%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.474     8.999    alien_graph_st_unit/AR[0]
    SLICE_X3Y79          FDCE                                         f  alien_graph_st_unit/ship_x_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X3Y79          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/ship_x_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.849ns  (logic 1.524ns (17.223%)  route 7.325ns (82.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.325     8.849    alien_graph_st_unit/AR[0]
    SLICE_X3Y80          FDCE                                         f  alien_graph_st_unit/ship_x_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.594     5.017    alien_graph_st_unit/CLK
    SLICE_X3Y80          FDCE                                         r  alien_graph_st_unit/ship_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/missile_ball_x_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.799ns  (logic 1.524ns (17.321%)  route 7.275ns (82.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=357, routed)         7.275     8.799    alien_graph_st_unit/AR[0]
    SLICE_X4Y77          FDPE                                         f  alien_graph_st_unit/missile_ball_x_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         1.589     5.012    alien_graph_st_unit/CLK
    SLICE_X4Y77          FDPE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            alien_graph_st_unit/missile_ball_x_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.725ns  (logic 0.289ns (39.943%)  route 0.435ns (60.057%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[4]_inst/O
                         net (fo=12, routed)          0.435     0.680    alien_graph_st_unit/btn_IBUF[4]
    SLICE_X4Y78          LUT6 (Prop_lut6_I3_O)        0.045     0.725 r  alien_graph_st_unit/missile_ball_x_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     0.725    alien_graph_st_unit/p_0_in[9]
    SLICE_X4Y78          FDCE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.862     2.027    alien_graph_st_unit/CLK
    SLICE_X4Y78          FDCE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.292ns (38.986%)  route 0.456ns (61.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.456     0.748    alien_graph_st_unit/AR[0]
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.292ns (38.986%)  route 0.456ns (61.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.456     0.748    alien_graph_st_unit/AR[0]
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.292ns (38.986%)  route 0.456ns (61.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.456     0.748    alien_graph_st_unit/AR[0]
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.292ns (38.986%)  route 0.456ns (61.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.456     0.748    alien_graph_st_unit/AR[0]
    SLICE_X0Y57          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.876     2.041    alien_graph_st_unit/CLK
    SLICE_X0Y57          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.292ns (38.398%)  route 0.468ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.468     0.759    alien_graph_st_unit/AR[0]
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.292ns (38.398%)  route 0.468ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.468     0.759    alien_graph_st_unit/AR[0]
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.292ns (38.398%)  route 0.468ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.468     0.759    alien_graph_st_unit/AR[0]
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            alien_graph_st_unit/smallRockOne_x_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.292ns (38.398%)  route 0.468ns (61.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=357, routed)         0.468     0.759    alien_graph_st_unit/AR[0]
    SLICE_X0Y56          FDCE                                         f  alien_graph_st_unit/smallRockOne_x_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.877     2.042    alien_graph_st_unit/CLK
    SLICE_X0Y56          FDCE                                         r  alien_graph_st_unit/smallRockOne_x_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            alien_graph_st_unit/missile_ball_x_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.289ns (36.612%)  route 0.501ns (63.388%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[4]_inst/O
                         net (fo=12, routed)          0.501     0.746    alien_graph_st_unit/btn_IBUF[4]
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.045     0.791 r  alien_graph_st_unit/missile_ball_x_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.791    alien_graph_st_unit/p_0_in[7]
    SLICE_X0Y79          FDCE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=360, routed)         0.866     2.031    alien_graph_st_unit/CLK
    SLICE_X0Y79          FDCE                                         r  alien_graph_st_unit/missile_ball_x_reg_reg[7]/C





