
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//b2sum_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004015d8 <.init>:
  4015d8:	stp	x29, x30, [sp, #-16]!
  4015dc:	mov	x29, sp
  4015e0:	bl	4029d4 <ferror@plt+0xff4>
  4015e4:	ldp	x29, x30, [sp], #16
  4015e8:	ret

Disassembly of section .plt:

00000000004015f0 <mbrtowc@plt-0x20>:
  4015f0:	stp	x16, x30, [sp, #-16]!
  4015f4:	adrp	x16, 41a000 <ferror@plt+0x18620>
  4015f8:	ldr	x17, [x16, #4088]
  4015fc:	add	x16, x16, #0xff8
  401600:	br	x17
  401604:	nop
  401608:	nop
  40160c:	nop

0000000000401610 <mbrtowc@plt>:
  401610:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401614:	ldr	x17, [x16]
  401618:	add	x16, x16, #0x0
  40161c:	br	x17

0000000000401620 <memcpy@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401624:	ldr	x17, [x16, #8]
  401628:	add	x16, x16, #0x8
  40162c:	br	x17

0000000000401630 <_exit@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401634:	ldr	x17, [x16, #16]
  401638:	add	x16, x16, #0x10
  40163c:	br	x17

0000000000401640 <strtoul@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401644:	ldr	x17, [x16, #24]
  401648:	add	x16, x16, #0x18
  40164c:	br	x17

0000000000401650 <strlen@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401654:	ldr	x17, [x16, #32]
  401658:	add	x16, x16, #0x20
  40165c:	br	x17

0000000000401660 <fputs@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401664:	ldr	x17, [x16, #40]
  401668:	add	x16, x16, #0x28
  40166c:	br	x17

0000000000401670 <exit@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401674:	ldr	x17, [x16, #48]
  401678:	add	x16, x16, #0x30
  40167c:	br	x17

0000000000401680 <error@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401684:	ldr	x17, [x16, #56]
  401688:	add	x16, x16, #0x38
  40168c:	br	x17

0000000000401690 <ferror_unlocked@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401694:	ldr	x17, [x16, #64]
  401698:	add	x16, x16, #0x40
  40169c:	br	x17

00000000004016a0 <__cxa_atexit@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4016a4:	ldr	x17, [x16, #72]
  4016a8:	add	x16, x16, #0x48
  4016ac:	br	x17

00000000004016b0 <setvbuf@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4016b4:	ldr	x17, [x16, #80]
  4016b8:	add	x16, x16, #0x50
  4016bc:	br	x17

00000000004016c0 <lseek@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4016c4:	ldr	x17, [x16, #88]
  4016c8:	add	x16, x16, #0x58
  4016cc:	br	x17

00000000004016d0 <__fpending@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4016d4:	ldr	x17, [x16, #96]
  4016d8:	add	x16, x16, #0x60
  4016dc:	br	x17

00000000004016e0 <__ctype_tolower_loc@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4016e4:	ldr	x17, [x16, #104]
  4016e8:	add	x16, x16, #0x68
  4016ec:	br	x17

00000000004016f0 <fileno@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4016f4:	ldr	x17, [x16, #112]
  4016f8:	add	x16, x16, #0x70
  4016fc:	br	x17

0000000000401700 <putc_unlocked@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401704:	ldr	x17, [x16, #120]
  401708:	add	x16, x16, #0x78
  40170c:	br	x17

0000000000401710 <__memcpy_chk@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401714:	ldr	x17, [x16, #128]
  401718:	add	x16, x16, #0x80
  40171c:	br	x17

0000000000401720 <fclose@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401724:	ldr	x17, [x16, #136]
  401728:	add	x16, x16, #0x88
  40172c:	br	x17

0000000000401730 <nl_langinfo@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401734:	ldr	x17, [x16, #144]
  401738:	add	x16, x16, #0x90
  40173c:	br	x17

0000000000401740 <fopen@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401744:	ldr	x17, [x16, #152]
  401748:	add	x16, x16, #0x98
  40174c:	br	x17

0000000000401750 <malloc@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401754:	ldr	x17, [x16, #160]
  401758:	add	x16, x16, #0xa0
  40175c:	br	x17

0000000000401760 <strncmp@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401764:	ldr	x17, [x16, #168]
  401768:	add	x16, x16, #0xa8
  40176c:	br	x17

0000000000401770 <bindtextdomain@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401774:	ldr	x17, [x16, #176]
  401778:	add	x16, x16, #0xb0
  40177c:	br	x17

0000000000401780 <__libc_start_main@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401784:	ldr	x17, [x16, #184]
  401788:	add	x16, x16, #0xb8
  40178c:	br	x17

0000000000401790 <__printf_chk@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401794:	ldr	x17, [x16, #192]
  401798:	add	x16, x16, #0xc0
  40179c:	br	x17

00000000004017a0 <memset@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4017a4:	ldr	x17, [x16, #200]
  4017a8:	add	x16, x16, #0xc8
  4017ac:	br	x17

00000000004017b0 <fdopen@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4017b4:	ldr	x17, [x16, #208]
  4017b8:	add	x16, x16, #0xd0
  4017bc:	br	x17

00000000004017c0 <putchar_unlocked@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4017c4:	ldr	x17, [x16, #216]
  4017c8:	add	x16, x16, #0xd8
  4017cc:	br	x17

00000000004017d0 <calloc@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4017d4:	ldr	x17, [x16, #224]
  4017d8:	add	x16, x16, #0xe0
  4017dc:	br	x17

00000000004017e0 <realloc@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4017e4:	ldr	x17, [x16, #232]
  4017e8:	add	x16, x16, #0xe8
  4017ec:	br	x17

00000000004017f0 <close@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4017f4:	ldr	x17, [x16, #240]
  4017f8:	add	x16, x16, #0xf0
  4017fc:	br	x17

0000000000401800 <strrchr@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401804:	ldr	x17, [x16, #248]
  401808:	add	x16, x16, #0xf8
  40180c:	br	x17

0000000000401810 <__gmon_start__@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401814:	ldr	x17, [x16, #256]
  401818:	add	x16, x16, #0x100
  40181c:	br	x17

0000000000401820 <strtoumax@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401824:	ldr	x17, [x16, #264]
  401828:	add	x16, x16, #0x108
  40182c:	br	x17

0000000000401830 <abort@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401834:	ldr	x17, [x16, #272]
  401838:	add	x16, x16, #0x110
  40183c:	br	x17

0000000000401840 <posix_fadvise@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401844:	ldr	x17, [x16, #280]
  401848:	add	x16, x16, #0x118
  40184c:	br	x17

0000000000401850 <mbsinit@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401854:	ldr	x17, [x16, #288]
  401858:	add	x16, x16, #0x120
  40185c:	br	x17

0000000000401860 <feof@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401864:	ldr	x17, [x16, #296]
  401868:	add	x16, x16, #0x128
  40186c:	br	x17

0000000000401870 <memcmp@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401874:	ldr	x17, [x16, #304]
  401878:	add	x16, x16, #0x130
  40187c:	br	x17

0000000000401880 <textdomain@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401884:	ldr	x17, [x16, #312]
  401888:	add	x16, x16, #0x138
  40188c:	br	x17

0000000000401890 <getopt_long@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401894:	ldr	x17, [x16, #320]
  401898:	add	x16, x16, #0x140
  40189c:	br	x17

00000000004018a0 <__fprintf_chk@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4018a4:	ldr	x17, [x16, #328]
  4018a8:	add	x16, x16, #0x148
  4018ac:	br	x17

00000000004018b0 <strcmp@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4018b4:	ldr	x17, [x16, #336]
  4018b8:	add	x16, x16, #0x150
  4018bc:	br	x17

00000000004018c0 <__ctype_b_loc@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4018c4:	ldr	x17, [x16, #344]
  4018c8:	add	x16, x16, #0x158
  4018cc:	br	x17

00000000004018d0 <fseeko@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4018d4:	ldr	x17, [x16, #352]
  4018d8:	add	x16, x16, #0x160
  4018dc:	br	x17

00000000004018e0 <fread@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4018e4:	ldr	x17, [x16, #360]
  4018e8:	add	x16, x16, #0x168
  4018ec:	br	x17

00000000004018f0 <getline@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4018f4:	ldr	x17, [x16, #368]
  4018f8:	add	x16, x16, #0x170
  4018fc:	br	x17

0000000000401900 <free@plt>:
  401900:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401904:	ldr	x17, [x16, #376]
  401908:	add	x16, x16, #0x178
  40190c:	br	x17

0000000000401910 <__ctype_get_mb_cur_max@plt>:
  401910:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401914:	ldr	x17, [x16, #384]
  401918:	add	x16, x16, #0x180
  40191c:	br	x17

0000000000401920 <strchr@plt>:
  401920:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401924:	ldr	x17, [x16, #392]
  401928:	add	x16, x16, #0x188
  40192c:	br	x17

0000000000401930 <feof_unlocked@plt>:
  401930:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401934:	ldr	x17, [x16, #400]
  401938:	add	x16, x16, #0x190
  40193c:	br	x17

0000000000401940 <fcntl@plt>:
  401940:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401944:	ldr	x17, [x16, #408]
  401948:	add	x16, x16, #0x198
  40194c:	br	x17

0000000000401950 <dcngettext@plt>:
  401950:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401954:	ldr	x17, [x16, #416]
  401958:	add	x16, x16, #0x1a0
  40195c:	br	x17

0000000000401960 <fflush@plt>:
  401960:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401964:	ldr	x17, [x16, #424]
  401968:	add	x16, x16, #0x1a8
  40196c:	br	x17

0000000000401970 <dcgettext@plt>:
  401970:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401974:	ldr	x17, [x16, #432]
  401978:	add	x16, x16, #0x1b0
  40197c:	br	x17

0000000000401980 <fputs_unlocked@plt>:
  401980:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401984:	ldr	x17, [x16, #440]
  401988:	add	x16, x16, #0x1b8
  40198c:	br	x17

0000000000401990 <__freading@plt>:
  401990:	adrp	x16, 41b000 <ferror@plt+0x19620>
  401994:	ldr	x17, [x16, #448]
  401998:	add	x16, x16, #0x1c0
  40199c:	br	x17

00000000004019a0 <iswprint@plt>:
  4019a0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4019a4:	ldr	x17, [x16, #456]
  4019a8:	add	x16, x16, #0x1c8
  4019ac:	br	x17

00000000004019b0 <__assert_fail@plt>:
  4019b0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4019b4:	ldr	x17, [x16, #464]
  4019b8:	add	x16, x16, #0x1d0
  4019bc:	br	x17

00000000004019c0 <__errno_location@plt>:
  4019c0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4019c4:	ldr	x17, [x16, #472]
  4019c8:	add	x16, x16, #0x1d8
  4019cc:	br	x17

00000000004019d0 <setlocale@plt>:
  4019d0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4019d4:	ldr	x17, [x16, #480]
  4019d8:	add	x16, x16, #0x1e0
  4019dc:	br	x17

00000000004019e0 <ferror@plt>:
  4019e0:	adrp	x16, 41b000 <ferror@plt+0x19620>
  4019e4:	ldr	x17, [x16, #488]
  4019e8:	add	x16, x16, #0x1e8
  4019ec:	br	x17

Disassembly of section .text:

00000000004019f0 <.text>:
  4019f0:	stp	x29, x30, [sp, #-416]!
  4019f4:	mov	x29, sp
  4019f8:	stp	x19, x20, [sp, #16]
  4019fc:	mov	w20, w0
  401a00:	adrp	x19, 408000 <ferror@plt+0x6620>
  401a04:	ldr	x0, [x1]
  401a08:	add	x19, x19, #0xf7a
  401a0c:	stp	x21, x22, [sp, #32]
  401a10:	adrp	x21, 408000 <ferror@plt+0x6620>
  401a14:	add	x21, x21, #0x3ec
  401a18:	stp	x23, x24, [sp, #48]
  401a1c:	adrp	x23, 41b000 <ferror@plt+0x19620>
  401a20:	mov	w22, #0x0                   	// #0
  401a24:	stp	x25, x26, [sp, #64]
  401a28:	mov	x26, x1
  401a2c:	adrp	x25, 41b000 <ferror@plt+0x19620>
  401a30:	stp	x27, x28, [sp, #80]
  401a34:	bl	405320 <ferror@plt+0x3940>
  401a38:	mov	x1, x19
  401a3c:	mov	w0, #0x6                   	// #6
  401a40:	bl	4019d0 <setlocale@plt>
  401a44:	adrp	x1, 408000 <ferror@plt+0x6620>
  401a48:	add	x1, x1, #0x48f
  401a4c:	mov	x0, x21
  401a50:	bl	401770 <bindtextdomain@plt>
  401a54:	mov	x0, x21
  401a58:	add	x25, x25, #0x2c0
  401a5c:	bl	401880 <textdomain@plt>
  401a60:	mov	x21, x19
  401a64:	adrp	x0, 405000 <ferror@plt+0x3620>
  401a68:	add	x0, x0, #0x170
  401a6c:	bl	407d28 <ferror@plt+0x6348>
  401a70:	mov	w27, #0xffffffff            	// #-1
  401a74:	ldr	x0, [x23, #672]
  401a78:	mov	x3, #0x0                   	// #0
  401a7c:	mov	w2, #0x1                   	// #1
  401a80:	mov	x1, #0x0                   	// #0
  401a84:	bl	4016b0 <setvbuf@plt>
  401a88:	str	x23, [sp, #136]
  401a8c:	adrp	x0, 408000 <ferror@plt+0x6620>
  401a90:	add	x0, x0, #0x9a8
  401a94:	adrp	x23, 408000 <ferror@plt+0x6620>
  401a98:	add	x24, x0, #0x70
  401a9c:	add	x23, x23, #0x4fc
  401aa0:	str	wzr, [sp, #108]
  401aa4:	str	x0, [sp, #112]
  401aa8:	mov	x3, x24
  401aac:	mov	x2, x23
  401ab0:	mov	x1, x26
  401ab4:	mov	w0, w20
  401ab8:	mov	x4, #0x0                   	// #0
  401abc:	bl	401890 <getopt_long@plt>
  401ac0:	cmn	w0, #0x1
  401ac4:	b.ne	401b5c <ferror@plt+0x17c>  // b.any
  401ac8:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401acc:	add	x19, x0, #0x2c0
  401ad0:	mov	x1, #0x3                   	// #3
  401ad4:	str	x1, [x19, #32]
  401ad8:	ldr	x1, [x19, #16]
  401adc:	cmp	x1, #0x200
  401ae0:	b.ls	401d3c <ferror@plt+0x35c>  // b.plast
  401ae4:	adrp	x1, 408000 <ferror@plt+0x6620>
  401ae8:	add	x1, x1, #0x4b0
  401aec:	mov	w2, #0x5                   	// #5
  401af0:	mov	x0, #0x0                   	// #0
  401af4:	bl	401970 <dcgettext@plt>
  401af8:	mov	x20, x0
  401afc:	mov	x0, x21
  401b00:	bl	406880 <ferror@plt+0x4ea0>
  401b04:	mov	x3, x0
  401b08:	mov	x2, x20
  401b0c:	mov	w1, #0x0                   	// #0
  401b10:	mov	w0, #0x0                   	// #0
  401b14:	bl	401680 <error@plt>
  401b18:	mov	w2, #0x5                   	// #5
  401b1c:	adrp	x1, 408000 <ferror@plt+0x6620>
  401b20:	mov	x0, #0x0                   	// #0
  401b24:	add	x1, x1, #0x504
  401b28:	bl	401970 <dcgettext@plt>
  401b2c:	mov	x20, x0
  401b30:	ldr	x1, [sp, #112]
  401b34:	ldr	w0, [x19, #40]
  401b38:	add	x0, x1, x0, lsl #3
  401b3c:	ldr	x0, [x0, #560]
  401b40:	bl	406880 <ferror@plt+0x4ea0>
  401b44:	mov	x3, x0
  401b48:	mov	x2, x20
  401b4c:	mov	x4, #0x200                 	// #512
  401b50:	mov	w1, #0x0                   	// #0
  401b54:	mov	w0, #0x1                   	// #1
  401b58:	bl	401680 <error@plt>
  401b5c:	cmp	w0, #0x77
  401b60:	b.eq	401c8c <ferror@plt+0x2ac>  // b.none
  401b64:	b.gt	401bac <ferror@plt+0x1cc>
  401b68:	cmp	w0, #0x63
  401b6c:	b.eq	401d1c <ferror@plt+0x33c>  // b.none
  401b70:	b.gt	401b94 <ferror@plt+0x1b4>
  401b74:	cmn	w0, #0x2
  401b78:	b.eq	401cd4 <ferror@plt+0x2f4>  // b.none
  401b7c:	cmp	w0, #0x62
  401b80:	b.eq	401d24 <ferror@plt+0x344>  // b.none
  401b84:	cmn	w0, #0x3
  401b88:	b.eq	401cdc <ferror@plt+0x2fc>  // b.none
  401b8c:	mov	w0, #0x1                   	// #1
  401b90:	b	401cd8 <ferror@plt+0x2f8>
  401b94:	cmp	w0, #0x6c
  401b98:	b.eq	401bd8 <ferror@plt+0x1f8>  // b.none
  401b9c:	cmp	w0, #0x74
  401ba0:	b.ne	401b8c <ferror@plt+0x1ac>  // b.any
  401ba4:	mov	w27, #0x0                   	// #0
  401ba8:	b	401aa8 <ferror@plt+0xc8>
  401bac:	cmp	w0, #0x7a
  401bb0:	b.eq	401cc8 <ferror@plt+0x2e8>  // b.none
  401bb4:	sub	w0, w0, #0x100
  401bb8:	cmp	w0, #0x4
  401bbc:	b.hi	401b8c <ferror@plt+0x1ac>  // b.pmore
  401bc0:	adrp	x1, 408000 <ferror@plt+0x6620>
  401bc4:	add	x1, x1, #0x9a0
  401bc8:	ldrb	w0, [x1, w0, uxtw]
  401bcc:	adr	x1, 401bd8 <ferror@plt+0x1f8>
  401bd0:	add	x0, x1, w0, sxtb #2
  401bd4:	br	x0
  401bd8:	adrp	x21, 41b000 <ferror@plt+0x19620>
  401bdc:	mov	w2, #0x5                   	// #5
  401be0:	adrp	x1, 408000 <ferror@plt+0x6620>
  401be4:	mov	x0, #0x0                   	// #0
  401be8:	ldr	x28, [x21, #656]
  401bec:	add	x1, x1, #0x4a1
  401bf0:	bl	401970 <dcgettext@plt>
  401bf4:	mov	x4, x0
  401bf8:	mov	x3, x19
  401bfc:	mov	x0, x28
  401c00:	mov	w5, #0x0                   	// #0
  401c04:	mov	x2, #0xffffffffffffffff    	// #-1
  401c08:	mov	x1, #0x0                   	// #0
  401c0c:	bl	407070 <ferror@plt+0x5690>
  401c10:	str	x0, [x25, #16]
  401c14:	tst	x0, #0x7
  401c18:	ldr	x21, [x21, #656]
  401c1c:	b.eq	401aa8 <ferror@plt+0xc8>  // b.none
  401c20:	adrp	x1, 408000 <ferror@plt+0x6620>
  401c24:	add	x1, x1, #0x4b0
  401c28:	mov	w2, #0x5                   	// #5
  401c2c:	mov	x0, #0x0                   	// #0
  401c30:	bl	401970 <dcgettext@plt>
  401c34:	mov	x19, x0
  401c38:	mov	x0, x21
  401c3c:	bl	406880 <ferror@plt+0x4ea0>
  401c40:	mov	x3, x0
  401c44:	mov	x2, x19
  401c48:	mov	w1, #0x0                   	// #0
  401c4c:	mov	w0, #0x0                   	// #0
  401c50:	bl	401680 <error@plt>
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	adrp	x1, 408000 <ferror@plt+0x6620>
  401c5c:	mov	x0, #0x0                   	// #0
  401c60:	add	x1, x1, #0x4c3
  401c64:	bl	401970 <dcgettext@plt>
  401c68:	mov	x2, x0
  401c6c:	mov	w1, #0x0                   	// #0
  401c70:	mov	w0, #0x1                   	// #1
  401c74:	bl	401680 <error@plt>
  401c78:	mov	w0, #0x1                   	// #1
  401c7c:	strb	w0, [x25, #24]
  401c80:	strb	wzr, [x25, #25]
  401c84:	strb	wzr, [x25, #26]
  401c88:	b	401aa8 <ferror@plt+0xc8>
  401c8c:	mov	w0, #0x1                   	// #1
  401c90:	strb	wzr, [x25, #24]
  401c94:	strb	w0, [x25, #25]
  401c98:	b	401c84 <ferror@plt+0x2a4>
  401c9c:	mov	w0, #0x1                   	// #1
  401ca0:	strb	w0, [x25, #9]
  401ca4:	b	401aa8 <ferror@plt+0xc8>
  401ca8:	mov	w0, #0x1                   	// #1
  401cac:	strb	wzr, [x25, #24]
  401cb0:	strb	wzr, [x25, #25]
  401cb4:	strb	w0, [x25, #26]
  401cb8:	b	401aa8 <ferror@plt+0xc8>
  401cbc:	mov	w0, #0x1                   	// #1
  401cc0:	strb	w0, [x25, #27]
  401cc4:	b	401aa8 <ferror@plt+0xc8>
  401cc8:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401ccc:	strb	wzr, [x0, #512]
  401cd0:	b	401aa8 <ferror@plt+0xc8>
  401cd4:	mov	w0, #0x0                   	// #0
  401cd8:	bl	402da0 <ferror@plt+0x13c0>
  401cdc:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401ce0:	adrp	x5, 408000 <ferror@plt+0x6620>
  401ce4:	adrp	x4, 408000 <ferror@plt+0x6620>
  401ce8:	add	x5, x5, #0x4e1
  401cec:	ldr	x3, [x0, #528]
  401cf0:	add	x4, x4, #0x4ee
  401cf4:	ldr	x0, [sp, #136]
  401cf8:	adrp	x2, 408000 <ferror@plt+0x6620>
  401cfc:	adrp	x1, 407000 <ferror@plt+0x5620>
  401d00:	add	x2, x2, #0x3e8
  401d04:	add	x1, x1, #0xdc5
  401d08:	mov	x6, #0x0                   	// #0
  401d0c:	ldr	x0, [x0, #672]
  401d10:	bl	406c5c <ferror@plt+0x527c>
  401d14:	mov	w0, #0x0                   	// #0
  401d18:	bl	401670 <exit@plt>
  401d1c:	mov	w22, #0x1                   	// #1
  401d20:	b	401aa8 <ferror@plt+0xc8>
  401d24:	mov	w27, #0x1                   	// #1
  401d28:	b	401aa8 <ferror@plt+0xc8>
  401d2c:	mov	w0, #0x1                   	// #1
  401d30:	mov	w27, w0
  401d34:	str	w0, [sp, #108]
  401d38:	b	401aa8 <ferror@plt+0xc8>
  401d3c:	cbnz	x1, 401d4c <ferror@plt+0x36c>
  401d40:	cbnz	w22, 401d4c <ferror@plt+0x36c>
  401d44:	mov	x1, #0x200                 	// #512
  401d48:	str	x1, [x19, #16]
  401d4c:	ldr	x1, [x19, #16]
  401d50:	cmp	w27, #0x0
  401d54:	lsr	x1, x1, #2
  401d58:	str	x1, [x0, #704]
  401d5c:	ldr	w0, [sp, #108]
  401d60:	csel	w0, w0, wzr, eq  // eq = none
  401d64:	cbz	w0, 401d90 <ferror@plt+0x3b0>
  401d68:	adrp	x1, 408000 <ferror@plt+0x6620>
  401d6c:	add	x1, x1, #0x52d
  401d70:	mov	w2, #0x5                   	// #5
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	bl	401970 <dcgettext@plt>
  401d7c:	mov	w1, #0x0                   	// #0
  401d80:	mov	x2, x0
  401d84:	mov	w0, #0x0                   	// #0
  401d88:	bl	401680 <error@plt>
  401d8c:	b	401b8c <ferror@plt+0x1ac>
  401d90:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401d94:	str	x0, [sp, #160]
  401d98:	ldrb	w1, [x0, #512]
  401d9c:	cmp	w1, #0xa
  401da0:	b.eq	401db8 <ferror@plt+0x3d8>  // b.none
  401da4:	cbz	w22, 401df4 <ferror@plt+0x414>
  401da8:	adrp	x1, 408000 <ferror@plt+0x6620>
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	add	x1, x1, #0x550
  401db4:	b	401d74 <ferror@plt+0x394>
  401db8:	ldr	w0, [sp, #108]
  401dbc:	cmp	w22, #0x0
  401dc0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  401dc4:	b.eq	401dd8 <ferror@plt+0x3f8>  // b.none
  401dc8:	adrp	x1, 408000 <ferror@plt+0x6620>
  401dcc:	mov	w2, #0x5                   	// #5
  401dd0:	add	x1, x1, #0x58c
  401dd4:	b	401d74 <ferror@plt+0x394>
  401dd8:	cmp	w27, #0x0
  401ddc:	ccmp	w22, #0x0, #0x4, ge  // ge = tcont
  401de0:	b.eq	401df4 <ferror@plt+0x414>  // b.none
  401de4:	adrp	x1, 408000 <ferror@plt+0x6620>
  401de8:	mov	w2, #0x5                   	// #5
  401dec:	add	x1, x1, #0x5c5
  401df0:	b	401d74 <ferror@plt+0x394>
  401df4:	ldrb	w0, [x19, #9]
  401df8:	cbz	w0, 401e10 <ferror@plt+0x430>
  401dfc:	cbnz	w22, 401e10 <ferror@plt+0x430>
  401e00:	adrp	x1, 408000 <ferror@plt+0x6620>
  401e04:	mov	w2, #0x5                   	// #5
  401e08:	add	x1, x1, #0x60e
  401e0c:	b	401d74 <ferror@plt+0x394>
  401e10:	ldrb	w0, [x19, #24]
  401e14:	cbz	w0, 401e2c <ferror@plt+0x44c>
  401e18:	cbnz	w22, 401e2c <ferror@plt+0x44c>
  401e1c:	adrp	x1, 408000 <ferror@plt+0x6620>
  401e20:	mov	w2, #0x5                   	// #5
  401e24:	add	x1, x1, #0x656
  401e28:	b	401d74 <ferror@plt+0x394>
  401e2c:	ldrb	w0, [x19, #25]
  401e30:	cbz	w0, 401e48 <ferror@plt+0x468>
  401e34:	cbnz	w22, 401e48 <ferror@plt+0x468>
  401e38:	adrp	x1, 408000 <ferror@plt+0x6620>
  401e3c:	mov	w2, #0x5                   	// #5
  401e40:	add	x1, x1, #0x696
  401e44:	b	401d74 <ferror@plt+0x394>
  401e48:	ldrb	w0, [x19, #26]
  401e4c:	cbz	w0, 401e64 <ferror@plt+0x484>
  401e50:	cbnz	w22, 401e84 <ferror@plt+0x4a4>
  401e54:	adrp	x1, 408000 <ferror@plt+0x6620>
  401e58:	mov	w2, #0x5                   	// #5
  401e5c:	add	x1, x1, #0x6d4
  401e60:	b	401d74 <ferror@plt+0x394>
  401e64:	ldrb	w1, [x19, #27]
  401e68:	eor	w0, w22, #0x1
  401e6c:	tst	w0, w1
  401e70:	b.eq	401e84 <ferror@plt+0x4a4>  // b.none
  401e74:	adrp	x1, 408000 <ferror@plt+0x6620>
  401e78:	mov	w2, #0x5                   	// #5
  401e7c:	add	x1, x1, #0x713
  401e80:	b	401d74 <ferror@plt+0x394>
  401e84:	add	x0, x26, w20, sxtw #3
  401e88:	str	x0, [sp, #144]
  401e8c:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401e90:	sbfiz	x2, x20, #3, #32
  401e94:	ldr	w1, [x0, #664]
  401e98:	cmp	w1, w20
  401e9c:	b.ne	401eb8 <ferror@plt+0x4d8>  // b.any
  401ea0:	adrp	x0, 408000 <ferror@plt+0x6620>
  401ea4:	add	x0, x0, #0xcbc
  401ea8:	str	x0, [x26, x2]
  401eac:	ldr	x0, [sp, #144]
  401eb0:	add	x0, x0, #0x8
  401eb4:	str	x0, [sp, #144]
  401eb8:	add	x0, x26, w1, sxtw #3
  401ebc:	cmp	w27, #0x1
  401ec0:	mov	w1, #0x2a                  	// #42
  401ec4:	str	x0, [sp, #120]
  401ec8:	mov	w0, #0x20                  	// #32
  401ecc:	csel	w0, w1, w0, eq  // eq = none
  401ed0:	str	w0, [sp, #196]
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	str	w0, [sp, #104]
  401edc:	adrp	x0, 408000 <ferror@plt+0x6620>
  401ee0:	add	x0, x0, #0x93a
  401ee4:	str	x0, [sp, #200]
  401ee8:	ldr	x1, [sp, #120]
  401eec:	ldr	x0, [sp, #144]
  401ef0:	cmp	x0, x1
  401ef4:	b.hi	401f3c <ferror@plt+0x55c>  // b.pmore
  401ef8:	ldrb	w0, [x19, #8]
  401efc:	cbz	w0, 40295c <ferror@plt+0xf7c>
  401f00:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401f04:	ldr	x0, [x0, #680]
  401f08:	bl	4077ac <ferror@plt+0x5dcc>
  401f0c:	cmn	w0, #0x1
  401f10:	b.ne	40295c <ferror@plt+0xf7c>  // b.any
  401f14:	bl	4019c0 <__errno_location@plt>
  401f18:	ldr	w19, [x0]
  401f1c:	mov	w2, #0x5                   	// #5
  401f20:	adrp	x1, 408000 <ferror@plt+0x6620>
  401f24:	mov	x0, #0x0                   	// #0
  401f28:	add	x1, x1, #0x753
  401f2c:	bl	401970 <dcgettext@plt>
  401f30:	mov	x2, x0
  401f34:	mov	w1, w19
  401f38:	b	401c70 <ferror@plt+0x290>
  401f3c:	ldr	x0, [sp, #120]
  401f40:	ldr	x21, [x0]
  401f44:	cbz	w22, 402814 <ferror@plt+0xe34>
  401f48:	adrp	x0, 408000 <ferror@plt+0x6620>
  401f4c:	add	x0, x0, #0xcbc
  401f50:	mov	x1, x0
  401f54:	str	x0, [sp, #176]
  401f58:	mov	x0, x21
  401f5c:	bl	4018b0 <strcmp@plt>
  401f60:	str	w0, [sp, #152]
  401f64:	mov	w0, w0
  401f68:	cbnz	w0, 402000 <ferror@plt+0x620>
  401f6c:	mov	w0, #0x1                   	// #1
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 408000 <ferror@plt+0x6620>
  401f78:	add	x1, x1, #0x753
  401f7c:	strb	w0, [x19, #8]
  401f80:	mov	x0, #0x0                   	// #0
  401f84:	bl	401970 <dcgettext@plt>
  401f88:	mov	x21, x0
  401f8c:	adrp	x0, 41b000 <ferror@plt+0x19620>
  401f90:	ldr	x24, [x0, #680]
  401f94:	mov	x0, #0x1                   	// #1
  401f98:	mov	x25, #0x0                   	// #0
  401f9c:	mov	x27, #0x0                   	// #0
  401fa0:	mov	x26, #0x0                   	// #0
  401fa4:	str	x0, [sp, #128]
  401fa8:	adrp	x0, 407000 <ferror@plt+0x5620>
  401fac:	add	x0, x0, #0xe39
  401fb0:	str	wzr, [sp, #156]
  401fb4:	str	wzr, [sp, #168]
  401fb8:	str	x0, [sp, #184]
  401fbc:	stp	xzr, xzr, [sp, #248]
  401fc0:	ldr	x0, [sp, #128]
  401fc4:	cbnz	x0, 402044 <ferror@plt+0x664>
  401fc8:	mov	w2, #0x5                   	// #5
  401fcc:	adrp	x1, 408000 <ferror@plt+0x6620>
  401fd0:	add	x1, x1, #0x762
  401fd4:	bl	401970 <dcgettext@plt>
  401fd8:	mov	x2, x21
  401fdc:	mov	x19, x0
  401fe0:	mov	w1, #0x3                   	// #3
  401fe4:	mov	w0, #0x0                   	// #0
  401fe8:	bl	40674c <ferror@plt+0x4d6c>
  401fec:	mov	x3, x0
  401ff0:	mov	x2, x19
  401ff4:	mov	w1, #0x0                   	// #0
  401ff8:	mov	w0, #0x1                   	// #1
  401ffc:	bl	401680 <error@plt>
  402000:	mov	x0, x21
  402004:	adrp	x1, 408000 <ferror@plt+0x6620>
  402008:	add	x1, x1, #0x7d8
  40200c:	bl	405278 <ferror@plt+0x3898>
  402010:	mov	x24, x0
  402014:	cbnz	x0, 401f94 <ferror@plt+0x5b4>
  402018:	bl	4019c0 <__errno_location@plt>
  40201c:	ldr	w20, [x0]
  402020:	mov	x2, x21
  402024:	mov	w1, #0x3                   	// #3
  402028:	mov	w0, #0x0                   	// #0
  40202c:	bl	40674c <ferror@plt+0x4d6c>
  402030:	adrp	x2, 408000 <ferror@plt+0x6620>
  402034:	mov	x3, x0
  402038:	add	x2, x2, #0xc64
  40203c:	mov	w1, w20
  402040:	b	40240c <ferror@plt+0xa2c>
  402044:	mov	x2, x24
  402048:	add	x1, sp, #0x100
  40204c:	add	x0, sp, #0xf8
  402050:	bl	4018f0 <getline@plt>
  402054:	mov	x20, x0
  402058:	cmp	x0, #0x0
  40205c:	b.le	4023c0 <ferror@plt+0x9e0>
  402060:	ldr	x0, [sp, #248]
  402064:	ldrb	w1, [x0]
  402068:	cmp	w1, #0x23
  40206c:	b.eq	40239c <ferror@plt+0x9bc>  // b.none
  402070:	sub	x1, x20, #0x1
  402074:	ldrb	w2, [x0, x1]
  402078:	cmp	w2, #0xa
  40207c:	b.ne	402088 <ferror@plt+0x6a8>  // b.any
  402080:	mov	x20, x1
  402084:	strb	wzr, [x0, x1]
  402088:	ldr	x28, [sp, #248]
  40208c:	mov	x5, #0x0                   	// #0
  402090:	ldrb	w0, [x28, x5]
  402094:	cmp	w0, #0x20
  402098:	cset	w3, eq  // eq = none
  40209c:	cmp	w0, #0x9
  4020a0:	csinc	w3, w3, wzr, ne  // ne = any
  4020a4:	cbnz	w3, 40216c <ferror@plt+0x78c>
  4020a8:	cmp	w0, #0x5c
  4020ac:	b.ne	402174 <ferror@plt+0x794>  // b.any
  4020b0:	add	x5, x5, #0x1
  4020b4:	str	w22, [sp, #192]
  4020b8:	ldr	x1, [sp, #184]
  4020bc:	add	x23, x28, x5
  4020c0:	mov	x0, x23
  4020c4:	mov	x2, #0x6                   	// #6
  4020c8:	str	x5, [sp, #208]
  4020cc:	str	w3, [sp, #216]
  4020d0:	bl	401760 <strncmp@plt>
  4020d4:	ldr	w3, [sp, #216]
  4020d8:	ldr	x5, [sp, #208]
  4020dc:	cbnz	w0, 40243c <ferror@plt+0xa5c>
  4020e0:	add	x5, x5, #0x6
  4020e4:	ldrb	w4, [x28, x5]
  4020e8:	add	x7, x28, x5
  4020ec:	mov	x8, x5
  4020f0:	add	x5, x5, #0x1
  4020f4:	cbz	w4, 402114 <ferror@plt+0x734>
  4020f8:	cmp	w4, #0x20
  4020fc:	ccmp	w4, #0x9, #0x4, ne  // ne = any
  402100:	b.eq	402114 <ferror@plt+0x734>  // b.none
  402104:	cmp	w4, #0x2d
  402108:	b.eq	402114 <ferror@plt+0x734>  // b.none
  40210c:	cmp	w4, #0x28
  402110:	b.ne	4020e4 <ferror@plt+0x704>  // b.any
  402114:	ldr	x0, [sp, #112]
  402118:	strb	wzr, [x7]
  40211c:	mov	x3, #0x0                   	// #0
  402120:	mov	x2, #0x0                   	// #0
  402124:	add	x1, x0, #0x240
  402128:	mov	x0, x23
  40212c:	stp	x7, x5, [sp, #208]
  402130:	str	w4, [sp, #224]
  402134:	str	x8, [sp, #232]
  402138:	bl	404e00 <ferror@plt+0x3420>
  40213c:	tbnz	x0, #63, 40234c <ferror@plt+0x96c>
  402140:	ldr	w4, [sp, #224]
  402144:	str	w0, [x19, #40]
  402148:	cmp	w4, #0x28
  40214c:	ldp	x7, x5, [sp, #208]
  402150:	ldr	x8, [sp, #232]
  402154:	b.ne	40217c <ferror@plt+0x79c>  // b.any
  402158:	mov	x5, x8
  40215c:	strb	w4, [x7]
  402160:	mov	x0, #0x200                 	// #512
  402164:	str	x0, [x19, #16]
  402168:	b	4021d4 <ferror@plt+0x7f4>
  40216c:	add	x5, x5, #0x1
  402170:	b	402090 <ferror@plt+0x6b0>
  402174:	str	wzr, [sp, #192]
  402178:	b	4020b8 <ferror@plt+0x6d8>
  40217c:	cmp	w4, #0x2d
  402180:	b.ne	402160 <ferror@plt+0x780>  // b.any
  402184:	add	x3, sp, #0x108
  402188:	add	x0, x28, x5
  40218c:	mov	x4, #0x0                   	// #0
  402190:	mov	w2, #0x0                   	// #0
  402194:	mov	x1, #0x0                   	// #0
  402198:	str	x5, [sp, #208]
  40219c:	bl	4070d0 <ferror@plt+0x56f0>
  4021a0:	cbnz	w0, 40234c <ferror@plt+0x96c>
  4021a4:	ldr	x0, [sp, #264]
  4021a8:	sub	x1, x0, #0x1
  4021ac:	cmp	x1, #0x1ff
  4021b0:	b.hi	40234c <ferror@plt+0x96c>  // b.pmore
  4021b4:	tst	x0, #0x7
  4021b8:	b.ne	40234c <ferror@plt+0x96c>  // b.any
  4021bc:	ldr	x5, [sp, #208]
  4021c0:	str	x0, [x19, #16]
  4021c4:	ldrb	w0, [x28, x5]
  4021c8:	sub	w0, w0, #0x30
  4021cc:	cmp	w0, #0x9
  4021d0:	b.ls	402334 <ferror@plt+0x954>  // b.plast
  4021d4:	ldr	x0, [x19, #16]
  4021d8:	lsr	x0, x0, #2
  4021dc:	str	x0, [x19]
  4021e0:	ldrb	w0, [x28, x5]
  4021e4:	cmp	w0, #0x20
  4021e8:	b.ne	4021f0 <ferror@plt+0x810>  // b.any
  4021ec:	add	x5, x5, #0x1
  4021f0:	ldrb	w0, [x28, x5]
  4021f4:	cmp	w0, #0x28
  4021f8:	b.ne	40234c <ferror@plt+0x96c>  // b.any
  4021fc:	add	x5, x5, #0x1
  402200:	subs	x20, x20, x5
  402204:	b.eq	40234c <ferror@plt+0x96c>  // b.none
  402208:	add	x28, x28, x5
  40220c:	sub	x20, x20, #0x1
  402210:	cbz	x20, 402220 <ferror@plt+0x840>
  402214:	ldrb	w0, [x28, x20]
  402218:	cmp	w0, #0x29
  40221c:	b.ne	40220c <ferror@plt+0x82c>  // b.any
  402220:	ldrb	w0, [x28, x20]
  402224:	add	x7, x28, x20
  402228:	cmp	w0, #0x29
  40222c:	b.ne	40234c <ferror@plt+0x96c>  // b.any
  402230:	ldr	w0, [sp, #192]
  402234:	cbnz	w0, 40233c <ferror@plt+0x95c>
  402238:	add	x20, x20, #0x1
  40223c:	strb	wzr, [x7]
  402240:	ldrb	w0, [x28, x20]
  402244:	cmp	w0, #0x20
  402248:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  40224c:	b.eq	402434 <ferror@plt+0xa54>  // b.none
  402250:	cmp	w0, #0x3d
  402254:	b.ne	40234c <ferror@plt+0x96c>  // b.any
  402258:	add	x20, x20, #0x1
  40225c:	add	x20, x28, x20
  402260:	ldrb	w0, [x20]
  402264:	mov	x23, x20
  402268:	add	x20, x20, #0x1
  40226c:	cmp	w0, #0x20
  402270:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  402274:	b.eq	402260 <ferror@plt+0x880>  // b.none
  402278:	mov	x0, x23
  40227c:	bl	402b2c <ferror@plt+0x114c>
  402280:	and	w0, w0, #0xff
  402284:	cbz	w0, 40234c <ferror@plt+0x96c>
  402288:	ldr	w0, [sp, #152]
  40228c:	cbnz	w0, 4022a0 <ferror@plt+0x8c0>
  402290:	ldr	x1, [sp, #176]
  402294:	mov	x0, x28
  402298:	bl	4018b0 <strcmp@plt>
  40229c:	cbz	w0, 40234c <ferror@plt+0x96c>
  4022a0:	ldrb	w0, [x19, #24]
  4022a4:	cbnz	w0, 40255c <ferror@plt+0xb7c>
  4022a8:	mov	x0, x28
  4022ac:	mov	w1, #0xa                   	// #10
  4022b0:	bl	401920 <strchr@plt>
  4022b4:	cmp	x0, #0x0
  4022b8:	cset	w3, ne  // ne = any
  4022bc:	add	x1, sp, #0x158
  4022c0:	add	x2, sp, #0x108
  4022c4:	mov	x0, x28
  4022c8:	str	w3, [sp, #168]
  4022cc:	str	w3, [sp, #192]
  4022d0:	bl	402c1c <ferror@plt+0x123c>
  4022d4:	ldr	w3, [sp, #168]
  4022d8:	ands	w7, w0, #0xff
  4022dc:	b.ne	402564 <ferror@plt+0xb84>  // b.any
  4022e0:	ldrb	w0, [x19, #24]
  4022e4:	add	x25, x25, #0x1
  4022e8:	cbnz	w0, 40232c <ferror@plt+0x94c>
  4022ec:	cbz	w3, 4022f8 <ferror@plt+0x918>
  4022f0:	mov	w0, #0x5c                  	// #92
  4022f4:	bl	4017c0 <putchar_unlocked@plt>
  4022f8:	ldrb	w1, [sp, #192]
  4022fc:	mov	x0, x28
  402300:	bl	402b90 <ferror@plt+0x11b0>
  402304:	adrp	x1, 408000 <ferror@plt+0x6620>
  402308:	add	x1, x1, #0x7ad
  40230c:	mov	w2, #0x5                   	// #5
  402310:	mov	x0, #0x0                   	// #0
  402314:	bl	401970 <dcgettext@plt>
  402318:	adrp	x1, 409000 <ferror@plt+0x7620>
  40231c:	mov	x2, x0
  402320:	add	x1, x1, #0x105
  402324:	mov	w0, #0x1                   	// #1
  402328:	bl	401790 <__printf_chk@plt>
  40232c:	str	w22, [sp, #168]
  402330:	b	40239c <ferror@plt+0x9bc>
  402334:	add	x5, x5, #0x1
  402338:	b	4021c4 <ferror@plt+0x7e4>
  40233c:	mov	x1, x20
  402340:	mov	x0, x28
  402344:	bl	402ab0 <ferror@plt+0x10d0>
  402348:	cbnz	x0, 402238 <ferror@plt+0x858>
  40234c:	ldrb	w0, [x19, #25]
  402350:	add	x26, x26, #0x1
  402354:	cbz	w0, 40239c <ferror@plt+0x9bc>
  402358:	mov	w2, #0x5                   	// #5
  40235c:	adrp	x1, 408000 <ferror@plt+0x6620>
  402360:	mov	x0, #0x0                   	// #0
  402364:	add	x1, x1, #0x77e
  402368:	bl	401970 <dcgettext@plt>
  40236c:	mov	x20, x0
  402370:	mov	x2, x21
  402374:	mov	w1, #0x3                   	// #3
  402378:	mov	w0, #0x0                   	// #0
  40237c:	bl	40674c <ferror@plt+0x4d6c>
  402380:	ldr	x4, [sp, #128]
  402384:	mov	x3, x0
  402388:	ldr	x5, [sp, #184]
  40238c:	mov	x2, x20
  402390:	mov	w1, #0x0                   	// #0
  402394:	mov	w0, #0x0                   	// #0
  402398:	bl	401680 <error@plt>
  40239c:	mov	x0, x24
  4023a0:	bl	401930 <feof_unlocked@plt>
  4023a4:	cbnz	w0, 4023c0 <ferror@plt+0x9e0>
  4023a8:	mov	x0, x24
  4023ac:	bl	401690 <ferror_unlocked@plt>
  4023b0:	ldr	x1, [sp, #128]
  4023b4:	add	x1, x1, #0x1
  4023b8:	str	x1, [sp, #128]
  4023bc:	cbz	w0, 401fc0 <ferror@plt+0x5e0>
  4023c0:	ldr	x0, [sp, #248]
  4023c4:	bl	401900 <free@plt>
  4023c8:	mov	x0, x24
  4023cc:	bl	401690 <ferror_unlocked@plt>
  4023d0:	mov	w20, w0
  4023d4:	cbz	w0, 40267c <ferror@plt+0xc9c>
  4023d8:	mov	w2, #0x5                   	// #5
  4023dc:	adrp	x1, 408000 <ferror@plt+0x6620>
  4023e0:	mov	x0, #0x0                   	// #0
  4023e4:	add	x1, x1, #0x7cb
  4023e8:	bl	401970 <dcgettext@plt>
  4023ec:	mov	x20, x0
  4023f0:	mov	x2, x21
  4023f4:	mov	w1, #0x3                   	// #3
  4023f8:	mov	w0, #0x0                   	// #0
  4023fc:	bl	40674c <ferror@plt+0x4d6c>
  402400:	mov	x2, x20
  402404:	mov	x3, x0
  402408:	mov	w1, #0x0                   	// #0
  40240c:	mov	w20, #0x0                   	// #0
  402410:	mov	w0, #0x0                   	// #0
  402414:	bl	401680 <error@plt>
  402418:	ldr	w0, [sp, #104]
  40241c:	and	w0, w0, w20
  402420:	str	w0, [sp, #104]
  402424:	ldr	x0, [sp, #120]
  402428:	add	x0, x0, #0x8
  40242c:	str	x0, [sp, #120]
  402430:	b	401ee8 <ferror@plt+0x508>
  402434:	add	x20, x20, #0x1
  402438:	b	402240 <ferror@plt+0x860>
  40243c:	ldrb	w0, [x28, x5]
  402440:	sub	x1, x20, x5
  402444:	str	x5, [sp, #208]
  402448:	cmp	w0, #0x5c
  40244c:	str	w3, [sp, #216]
  402450:	ldr	x0, [x19, #32]
  402454:	cinc	x0, x0, eq  // eq = none
  402458:	cmp	x1, x0
  40245c:	b.cc	40234c <ferror@plt+0x96c>  // b.lo, b.ul, b.last
  402460:	str	xzr, [x19]
  402464:	bl	4018c0 <__ctype_b_loc@plt>
  402468:	ldr	w3, [sp, #216]
  40246c:	ldr	x5, [sp, #208]
  402470:	ldr	x4, [x0]
  402474:	mov	x0, #0x0                   	// #0
  402478:	ldrb	w1, [x23, x0]
  40247c:	ldrh	w2, [x4, x1, lsl #1]
  402480:	mov	x1, x0
  402484:	add	x0, x0, #0x1
  402488:	tbnz	w2, #12, 402540 <ferror@plt+0xb60>
  40248c:	cbz	w3, 402494 <ferror@plt+0xab4>
  402490:	str	x1, [x19]
  402494:	ldr	x0, [x19]
  402498:	sub	x1, x0, #0x2
  40249c:	cmp	x1, #0x7e
  4024a0:	b.hi	40234c <ferror@plt+0x96c>  // b.pmore
  4024a4:	tbnz	w0, #0, 40234c <ferror@plt+0x96c>
  4024a8:	add	x5, x5, x0
  4024ac:	lsl	x1, x0, #2
  4024b0:	str	x1, [x19, #16]
  4024b4:	ldrb	w0, [x28, x5]
  4024b8:	cmp	w0, #0x20
  4024bc:	ccmp	w0, #0x9, #0x4, ne  // ne = any
  4024c0:	b.ne	40234c <ferror@plt+0x96c>  // b.any
  4024c4:	strb	wzr, [x28, x5]
  4024c8:	mov	x0, x23
  4024cc:	str	x5, [sp, #208]
  4024d0:	bl	402b2c <ferror@plt+0x114c>
  4024d4:	tst	w0, #0xff
  4024d8:	b.eq	40234c <ferror@plt+0x96c>  // b.none
  4024dc:	ldr	x0, [sp, #160]
  4024e0:	ldr	x5, [sp, #208]
  4024e4:	add	x0, x0, #0x200
  4024e8:	add	x1, x5, #0x1
  4024ec:	sub	x3, x20, x1
  4024f0:	ldr	w2, [x0, #4]
  4024f4:	cmp	x3, #0x1
  4024f8:	b.eq	402510 <ferror@plt+0xb30>  // b.none
  4024fc:	ldrb	w3, [x28, x1]
  402500:	mov	w4, #0x2a                  	// #42
  402504:	cmp	w3, #0x20
  402508:	ccmp	w3, w4, #0x4, ne  // ne = any
  40250c:	b.eq	402548 <ferror@plt+0xb68>  // b.none
  402510:	cbz	w2, 40234c <ferror@plt+0x96c>
  402514:	mov	w2, #0x1                   	// #1
  402518:	str	w2, [x0, #4]
  40251c:	ldr	w0, [sp, #192]
  402520:	add	x28, x28, x1
  402524:	cbz	w0, 402288 <ferror@plt+0x8a8>
  402528:	sub	x1, x20, x1
  40252c:	mov	x0, x28
  402530:	bl	402ab0 <ferror@plt+0x10d0>
  402534:	cmp	x0, #0x0
  402538:	cset	w0, ne  // ne = any
  40253c:	b	402284 <ferror@plt+0x8a4>
  402540:	mov	w3, w22
  402544:	b	402478 <ferror@plt+0xa98>
  402548:	cmp	w2, #0x1
  40254c:	b.eq	40251c <ferror@plt+0xb3c>  // b.none
  402550:	add	x1, x5, #0x2
  402554:	str	wzr, [x0, #4]
  402558:	b	40251c <ferror@plt+0xb3c>
  40255c:	mov	w3, #0x0                   	// #0
  402560:	b	4022bc <ferror@plt+0x8dc>
  402564:	ldrb	w0, [x19, #9]
  402568:	cbz	w0, 402574 <ferror@plt+0xb94>
  40256c:	ldrb	w0, [sp, #264]
  402570:	cbnz	w0, 40232c <ferror@plt+0x94c>
  402574:	ldr	x20, [x19]
  402578:	mov	x8, x23
  40257c:	ldr	x0, [sp, #112]
  402580:	mov	x23, #0x0                   	// #0
  402584:	lsr	x20, x20, #1
  402588:	add	x9, x0, #0x200
  40258c:	cmp	x20, x23
  402590:	b.ne	4025e0 <ferror@plt+0xc00>  // b.any
  402594:	str	w7, [sp, #156]
  402598:	ldrb	w0, [x19, #24]
  40259c:	cbnz	w0, 40232c <ferror@plt+0x94c>
  4025a0:	cmp	x20, x23
  4025a4:	b.ne	4025b0 <ferror@plt+0xbd0>  // b.any
  4025a8:	ldrb	w0, [x19, #26]
  4025ac:	cbnz	w0, 40232c <ferror@plt+0x94c>
  4025b0:	cbz	w3, 4025bc <ferror@plt+0xbdc>
  4025b4:	mov	w0, #0x5c                  	// #92
  4025b8:	bl	4017c0 <putchar_unlocked@plt>
  4025bc:	ldrb	w1, [sp, #192]
  4025c0:	mov	x0, x28
  4025c4:	bl	402b90 <ferror@plt+0x11b0>
  4025c8:	cmp	x20, x23
  4025cc:	b.eq	402660 <ferror@plt+0xc80>  // b.none
  4025d0:	adrp	x1, 408000 <ferror@plt+0x6620>
  4025d4:	mov	w2, #0x5                   	// #5
  4025d8:	add	x1, x1, #0x7c1
  4025dc:	b	402310 <ferror@plt+0x930>
  4025e0:	str	x8, [sp, #168]
  4025e4:	str	w3, [sp, #208]
  4025e8:	str	w7, [sp, #216]
  4025ec:	str	x9, [sp, #224]
  4025f0:	bl	4016e0 <__ctype_tolower_loc@plt>
  4025f4:	add	x1, sp, #0x158
  4025f8:	ldr	w3, [sp, #208]
  4025fc:	ldr	x8, [sp, #168]
  402600:	ldrb	w2, [x1, x23]
  402604:	ldr	x9, [sp, #224]
  402608:	ldrb	w10, [x8]
  40260c:	ubfx	x4, x2, #4, #4
  402610:	ldr	x6, [x0]
  402614:	add	x4, x9, x4
  402618:	mov	x0, x8
  40261c:	ldrb	w4, [x4, #80]
  402620:	ldr	w10, [x6, x10, lsl #2]
  402624:	cmp	w10, w4
  402628:	b.ne	402658 <ferror@plt+0xc78>  // b.any
  40262c:	ldrb	w4, [x0, #1]
  402630:	and	x2, x2, #0xf
  402634:	add	x2, x9, x2
  402638:	add	x8, x8, #0x2
  40263c:	ldrb	w0, [x2, #80]
  402640:	ldr	w2, [x6, x4, lsl #2]
  402644:	cmp	w2, w0
  402648:	b.ne	402658 <ferror@plt+0xc78>  // b.any
  40264c:	ldr	w7, [sp, #216]
  402650:	add	x23, x23, #0x1
  402654:	b	40258c <ferror@plt+0xbac>
  402658:	add	x27, x27, #0x1
  40265c:	b	402598 <ferror@plt+0xbb8>
  402660:	adrp	x0, 41b000 <ferror@plt+0x19620>
  402664:	ldrb	w0, [x0, #730]
  402668:	cbnz	w0, 40232c <ferror@plt+0x94c>
  40266c:	adrp	x1, 408000 <ferror@plt+0x6620>
  402670:	mov	w2, #0x5                   	// #5
  402674:	add	x1, x1, #0x7c8
  402678:	b	402310 <ferror@plt+0x930>
  40267c:	ldr	w0, [sp, #152]
  402680:	cbz	w0, 402690 <ferror@plt+0xcb0>
  402684:	mov	x0, x24
  402688:	bl	4077ac <ferror@plt+0x5dcc>
  40268c:	cbnz	w0, 402018 <ferror@plt+0x638>
  402690:	ldr	w0, [sp, #168]
  402694:	cbnz	w0, 4026e4 <ferror@plt+0xd04>
  402698:	mov	w2, #0x5                   	// #5
  40269c:	adrp	x1, 408000 <ferror@plt+0x6620>
  4026a0:	mov	x0, #0x0                   	// #0
  4026a4:	add	x1, x1, #0x7da
  4026a8:	bl	401970 <dcgettext@plt>
  4026ac:	mov	x23, x0
  4026b0:	mov	x2, x21
  4026b4:	mov	w1, #0x3                   	// #3
  4026b8:	mov	w0, #0x0                   	// #0
  4026bc:	bl	40674c <ferror@plt+0x4d6c>
  4026c0:	adrp	x4, 407000 <ferror@plt+0x5620>
  4026c4:	mov	x3, x0
  4026c8:	add	x4, x4, #0xe39
  4026cc:	mov	x2, x23
  4026d0:	mov	w1, #0x0                   	// #0
  4026d4:	mov	w0, #0x0                   	// #0
  4026d8:	bl	401680 <error@plt>
  4026dc:	and	w20, w20, #0x1
  4026e0:	b	402418 <ferror@plt+0xa38>
  4026e4:	ldrb	w0, [x19, #24]
  4026e8:	cbnz	w0, 402800 <ferror@plt+0xe20>
  4026ec:	cbz	x26, 402724 <ferror@plt+0xd44>
  4026f0:	mov	w4, #0x5                   	// #5
  4026f4:	mov	x3, x26
  4026f8:	adrp	x2, 408000 <ferror@plt+0x6620>
  4026fc:	adrp	x1, 408000 <ferror@plt+0x6620>
  402700:	add	x2, x2, #0x80c
  402704:	add	x1, x1, #0x838
  402708:	mov	x0, #0x0                   	// #0
  40270c:	bl	401950 <dcngettext@plt>
  402710:	mov	x3, x26
  402714:	mov	x2, x0
  402718:	mov	w1, #0x0                   	// #0
  40271c:	mov	w0, #0x0                   	// #0
  402720:	bl	401680 <error@plt>
  402724:	cbz	x25, 40275c <ferror@plt+0xd7c>
  402728:	mov	w4, #0x5                   	// #5
  40272c:	mov	x3, x25
  402730:	adrp	x2, 408000 <ferror@plt+0x6620>
  402734:	adrp	x1, 408000 <ferror@plt+0x6620>
  402738:	add	x2, x2, #0x862
  40273c:	add	x1, x1, #0x88e
  402740:	mov	x0, #0x0                   	// #0
  402744:	bl	401950 <dcngettext@plt>
  402748:	mov	x3, x25
  40274c:	mov	x2, x0
  402750:	mov	w1, #0x0                   	// #0
  402754:	mov	w0, #0x0                   	// #0
  402758:	bl	401680 <error@plt>
  40275c:	cbz	x27, 402794 <ferror@plt+0xdb4>
  402760:	mov	w4, #0x5                   	// #5
  402764:	mov	x3, x27
  402768:	adrp	x2, 408000 <ferror@plt+0x6620>
  40276c:	adrp	x1, 408000 <ferror@plt+0x6620>
  402770:	add	x2, x2, #0x8b9
  402774:	add	x1, x1, #0x8e7
  402778:	mov	x0, #0x0                   	// #0
  40277c:	bl	401950 <dcngettext@plt>
  402780:	mov	x3, x27
  402784:	mov	x2, x0
  402788:	mov	w1, #0x0                   	// #0
  40278c:	mov	w0, #0x0                   	// #0
  402790:	bl	401680 <error@plt>
  402794:	ldrb	w0, [x19, #9]
  402798:	cbz	w0, 402800 <ferror@plt+0xe20>
  40279c:	ldr	w0, [sp, #156]
  4027a0:	cbz	w0, 4027c0 <ferror@plt+0xde0>
  4027a4:	orr	x25, x25, x27
  4027a8:	cbnz	x25, 4026dc <ferror@plt+0xcfc>
  4027ac:	ldrb	w0, [x19, #27]
  4027b0:	cbz	w0, 40280c <ferror@plt+0xe2c>
  4027b4:	cmp	x26, #0x0
  4027b8:	cset	w20, eq  // eq = none
  4027bc:	b	4026dc <ferror@plt+0xcfc>
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	adrp	x1, 408000 <ferror@plt+0x6620>
  4027c8:	mov	x0, #0x0                   	// #0
  4027cc:	add	x1, x1, #0x914
  4027d0:	bl	401970 <dcgettext@plt>
  4027d4:	mov	x23, x0
  4027d8:	mov	x2, x21
  4027dc:	mov	w1, #0x3                   	// #3
  4027e0:	mov	w0, #0x0                   	// #0
  4027e4:	bl	40674c <ferror@plt+0x4d6c>
  4027e8:	mov	x2, x23
  4027ec:	mov	x3, x0
  4027f0:	mov	w1, #0x0                   	// #0
  4027f4:	mov	w0, #0x0                   	// #0
  4027f8:	bl	401680 <error@plt>
  4027fc:	b	4026dc <ferror@plt+0xcfc>
  402800:	ldr	w0, [sp, #156]
  402804:	cbnz	w0, 4027a4 <ferror@plt+0xdc4>
  402808:	b	4026dc <ferror@plt+0xcfc>
  40280c:	mov	w20, #0x1                   	// #1
  402810:	b	4026dc <ferror@plt+0xcfc>
  402814:	add	x23, sp, #0x110
  402818:	add	x2, sp, #0x158
  40281c:	mov	x1, x23
  402820:	mov	x0, x21
  402824:	bl	402c1c <ferror@plt+0x123c>
  402828:	ands	w0, w0, #0xff
  40282c:	b.eq	402420 <ferror@plt+0xa40>  // b.none
  402830:	mov	x0, x21
  402834:	mov	w1, #0x5c                  	// #92
  402838:	bl	401920 <strchr@plt>
  40283c:	cbnz	x0, 402850 <ferror@plt+0xe70>
  402840:	mov	x0, x21
  402844:	mov	w1, #0xa                   	// #10
  402848:	bl	401920 <strchr@plt>
  40284c:	cbz	x0, 4028ec <ferror@plt+0xf0c>
  402850:	ldr	x0, [sp, #160]
  402854:	ldrb	w0, [x0, #512]
  402858:	cmp	w0, #0xa
  40285c:	cset	w0, eq  // eq = none
  402860:	ldr	w1, [sp, #108]
  402864:	mov	w20, w0
  402868:	cbz	w1, 4028f4 <ferror@plt+0xf14>
  40286c:	cbz	w0, 402878 <ferror@plt+0xe98>
  402870:	mov	w0, #0x5c                  	// #92
  402874:	bl	4017c0 <putchar_unlocked@plt>
  402878:	ldr	x1, [sp, #112]
  40287c:	ldr	w0, [x19, #40]
  402880:	add	x0, x1, x0, lsl #3
  402884:	ldr	x1, [sp, #136]
  402888:	ldr	x0, [x0, #576]
  40288c:	ldr	x1, [x1, #672]
  402890:	bl	401980 <fputs_unlocked@plt>
  402894:	ldr	x2, [x19, #16]
  402898:	cmp	x2, #0x1ff
  40289c:	b.hi	4028b0 <ferror@plt+0xed0>  // b.pmore
  4028a0:	adrp	x1, 408000 <ferror@plt+0x6620>
  4028a4:	mov	w0, #0x1                   	// #1
  4028a8:	add	x1, x1, #0x92d
  4028ac:	bl	401790 <__printf_chk@plt>
  4028b0:	ldr	x0, [sp, #136]
  4028b4:	ldr	x1, [x0, #672]
  4028b8:	adrp	x0, 408000 <ferror@plt+0x6620>
  4028bc:	add	x0, x0, #0x932
  4028c0:	bl	401980 <fputs_unlocked@plt>
  4028c4:	mov	w1, w20
  4028c8:	mov	x0, x21
  4028cc:	bl	402b90 <ferror@plt+0x11b0>
  4028d0:	ldr	x0, [sp, #136]
  4028d4:	ldr	x1, [x0, #672]
  4028d8:	adrp	x0, 408000 <ferror@plt+0x6620>
  4028dc:	add	x0, x0, #0x935
  4028e0:	bl	401980 <fputs_unlocked@plt>
  4028e4:	mov	x24, #0x0                   	// #0
  4028e8:	b	402918 <ferror@plt+0xf38>
  4028ec:	mov	w0, #0x0                   	// #0
  4028f0:	b	402860 <ferror@plt+0xe80>
  4028f4:	cbz	w0, 4028e4 <ferror@plt+0xf04>
  4028f8:	mov	w0, #0x5c                  	// #92
  4028fc:	bl	4017c0 <putchar_unlocked@plt>
  402900:	b	4028e4 <ferror@plt+0xf04>
  402904:	ldrb	w2, [x23, x24]
  402908:	mov	w0, #0x1                   	// #1
  40290c:	ldr	x1, [sp, #200]
  402910:	add	x24, x24, #0x1
  402914:	bl	401790 <__printf_chk@plt>
  402918:	ldr	x0, [x19]
  40291c:	cmp	x24, x0, lsr #1
  402920:	b.cc	402904 <ferror@plt+0xf24>  // b.lo, b.ul, b.last
  402924:	ldr	w0, [sp, #108]
  402928:	cbnz	w0, 402948 <ferror@plt+0xf68>
  40292c:	mov	w0, #0x20                  	// #32
  402930:	bl	4017c0 <putchar_unlocked@plt>
  402934:	ldr	w0, [sp, #196]
  402938:	bl	4017c0 <putchar_unlocked@plt>
  40293c:	mov	w1, w20
  402940:	mov	x0, x21
  402944:	bl	402b90 <ferror@plt+0x11b0>
  402948:	ldr	x0, [sp, #160]
  40294c:	ldrb	w0, [x0, #512]
  402950:	bl	4017c0 <putchar_unlocked@plt>
  402954:	ldr	w0, [sp, #104]
  402958:	b	402420 <ferror@plt+0xa40>
  40295c:	ldr	w0, [sp, #104]
  402960:	ldp	x19, x20, [sp, #16]
  402964:	eor	w0, w0, #0x1
  402968:	and	w0, w0, #0xff
  40296c:	ldp	x21, x22, [sp, #32]
  402970:	ldp	x23, x24, [sp, #48]
  402974:	ldp	x25, x26, [sp, #64]
  402978:	ldp	x27, x28, [sp, #80]
  40297c:	ldp	x29, x30, [sp], #416
  402980:	ret
  402984:	mov	x29, #0x0                   	// #0
  402988:	mov	x30, #0x0                   	// #0
  40298c:	mov	x5, x0
  402990:	ldr	x1, [sp]
  402994:	add	x2, sp, #0x8
  402998:	mov	x6, sp
  40299c:	movz	x0, #0x0, lsl #48
  4029a0:	movk	x0, #0x0, lsl #32
  4029a4:	movk	x0, #0x40, lsl #16
  4029a8:	movk	x0, #0x19f0
  4029ac:	movz	x3, #0x0, lsl #48
  4029b0:	movk	x3, #0x0, lsl #32
  4029b4:	movk	x3, #0x40, lsl #16
  4029b8:	movk	x3, #0x7ca0
  4029bc:	movz	x4, #0x0, lsl #48
  4029c0:	movk	x4, #0x0, lsl #32
  4029c4:	movk	x4, #0x40, lsl #16
  4029c8:	movk	x4, #0x7d20
  4029cc:	bl	401780 <__libc_start_main@plt>
  4029d0:	bl	401830 <abort@plt>
  4029d4:	adrp	x0, 41a000 <ferror@plt+0x18620>
  4029d8:	ldr	x0, [x0, #4064]
  4029dc:	cbz	x0, 4029e4 <ferror@plt+0x1004>
  4029e0:	b	401810 <__gmon_start__@plt>
  4029e4:	ret
  4029e8:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4029ec:	add	x1, x0, #0x280
  4029f0:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4029f4:	add	x0, x0, #0x280
  4029f8:	cmp	x1, x0
  4029fc:	b.eq	402a28 <ferror@plt+0x1048>  // b.none
  402a00:	sub	sp, sp, #0x10
  402a04:	adrp	x1, 407000 <ferror@plt+0x5620>
  402a08:	ldr	x1, [x1, #3408]
  402a0c:	str	x1, [sp, #8]
  402a10:	cbz	x1, 402a20 <ferror@plt+0x1040>
  402a14:	mov	x16, x1
  402a18:	add	sp, sp, #0x10
  402a1c:	br	x16
  402a20:	add	sp, sp, #0x10
  402a24:	ret
  402a28:	ret
  402a2c:	adrp	x0, 41b000 <ferror@plt+0x19620>
  402a30:	add	x1, x0, #0x280
  402a34:	adrp	x0, 41b000 <ferror@plt+0x19620>
  402a38:	add	x0, x0, #0x280
  402a3c:	sub	x1, x1, x0
  402a40:	mov	x2, #0x2                   	// #2
  402a44:	asr	x1, x1, #3
  402a48:	sdiv	x1, x1, x2
  402a4c:	cbz	x1, 402a78 <ferror@plt+0x1098>
  402a50:	sub	sp, sp, #0x10
  402a54:	adrp	x2, 407000 <ferror@plt+0x5620>
  402a58:	ldr	x2, [x2, #3416]
  402a5c:	str	x2, [sp, #8]
  402a60:	cbz	x2, 402a70 <ferror@plt+0x1090>
  402a64:	mov	x16, x2
  402a68:	add	sp, sp, #0x10
  402a6c:	br	x16
  402a70:	add	sp, sp, #0x10
  402a74:	ret
  402a78:	ret
  402a7c:	stp	x29, x30, [sp, #-32]!
  402a80:	mov	x29, sp
  402a84:	str	x19, [sp, #16]
  402a88:	adrp	x19, 41b000 <ferror@plt+0x19620>
  402a8c:	ldrb	w0, [x19, #696]
  402a90:	cbnz	w0, 402aa0 <ferror@plt+0x10c0>
  402a94:	bl	4029e8 <ferror@plt+0x1008>
  402a98:	mov	w0, #0x1                   	// #1
  402a9c:	strb	w0, [x19, #696]
  402aa0:	ldr	x19, [sp, #16]
  402aa4:	ldp	x29, x30, [sp], #32
  402aa8:	ret
  402aac:	b	402a2c <ferror@plt+0x104c>
  402ab0:	mov	x3, x0
  402ab4:	sub	x5, x1, #0x1
  402ab8:	mov	x2, #0x0                   	// #0
  402abc:	mov	w6, #0xa                   	// #10
  402ac0:	cmp	x2, x1
  402ac4:	b.cc	402adc <ferror@plt+0x10fc>  // b.lo, b.ul, b.last
  402ac8:	add	x1, x0, x1
  402acc:	cmp	x3, x1
  402ad0:	b.cs	402ad8 <ferror@plt+0x10f8>  // b.hs, b.nlast
  402ad4:	strb	wzr, [x3]
  402ad8:	ret
  402adc:	ldrb	w4, [x0, x2]
  402ae0:	cbz	w4, 402b24 <ferror@plt+0x1144>
  402ae4:	cmp	w4, #0x5c
  402ae8:	b.ne	402b1c <ferror@plt+0x113c>  // b.any
  402aec:	cmp	x5, x2
  402af0:	b.eq	402b24 <ferror@plt+0x1144>  // b.none
  402af4:	add	x2, x2, #0x1
  402af8:	ldrb	w4, [x0, x2]
  402afc:	cmp	w4, #0x5c
  402b00:	b.eq	402b1c <ferror@plt+0x113c>  // b.none
  402b04:	cmp	w4, #0x6e
  402b08:	b.ne	402b24 <ferror@plt+0x1144>  // b.any
  402b0c:	strb	w6, [x3]
  402b10:	add	x2, x2, #0x1
  402b14:	add	x3, x3, #0x1
  402b18:	b	402ac0 <ferror@plt+0x10e0>
  402b1c:	strb	w4, [x3]
  402b20:	b	402b10 <ferror@plt+0x1130>
  402b24:	mov	x0, #0x0                   	// #0
  402b28:	b	402ad8 <ferror@plt+0x10f8>
  402b2c:	stp	x29, x30, [sp, #-48]!
  402b30:	mov	x29, sp
  402b34:	stp	x21, x22, [sp, #32]
  402b38:	mov	x21, x0
  402b3c:	adrp	x0, 41b000 <ferror@plt+0x19620>
  402b40:	stp	x19, x20, [sp, #16]
  402b44:	mov	x20, #0x0                   	// #0
  402b48:	ldr	x22, [x0, #704]
  402b4c:	cmp	x22, w20, uxtw
  402b50:	ldrb	w19, [x21, x20]
  402b54:	b.hi	402b70 <ferror@plt+0x1190>  // b.pmore
  402b58:	cmp	w19, #0x0
  402b5c:	cset	w0, eq  // eq = none
  402b60:	ldp	x19, x20, [sp, #16]
  402b64:	ldp	x21, x22, [sp, #32]
  402b68:	ldp	x29, x30, [sp], #48
  402b6c:	ret
  402b70:	bl	4018c0 <__ctype_b_loc@plt>
  402b74:	ubfiz	x19, x19, #1, #8
  402b78:	ldr	x0, [x0]
  402b7c:	add	x20, x20, #0x1
  402b80:	ldrh	w0, [x0, x19]
  402b84:	tbnz	w0, #12, 402b4c <ferror@plt+0x116c>
  402b88:	mov	w0, #0x0                   	// #0
  402b8c:	b	402b60 <ferror@plt+0x1180>
  402b90:	tst	w1, #0xff
  402b94:	b.eq	402bd8 <ferror@plt+0x11f8>  // b.none
  402b98:	stp	x29, x30, [sp, #-48]!
  402b9c:	mov	x29, sp
  402ba0:	stp	x19, x20, [sp, #16]
  402ba4:	adrp	x20, 407000 <ferror@plt+0x5620>
  402ba8:	mov	x19, x0
  402bac:	add	x20, x20, #0xdbf
  402bb0:	stp	x21, x22, [sp, #32]
  402bb4:	adrp	x21, 407000 <ferror@plt+0x5620>
  402bb8:	add	x21, x21, #0xdc2
  402bbc:	adrp	x22, 41b000 <ferror@plt+0x19620>
  402bc0:	ldrb	w0, [x19]
  402bc4:	cbnz	w0, 402be4 <ferror@plt+0x1204>
  402bc8:	ldp	x19, x20, [sp, #16]
  402bcc:	ldp	x21, x22, [sp, #32]
  402bd0:	ldp	x29, x30, [sp], #48
  402bd4:	ret
  402bd8:	adrp	x1, 41b000 <ferror@plt+0x19620>
  402bdc:	ldr	x1, [x1, #672]
  402be0:	b	401980 <fputs_unlocked@plt>
  402be4:	cmp	w0, #0xa
  402be8:	b.eq	402bfc <ferror@plt+0x121c>  // b.none
  402bec:	cmp	w0, #0x5c
  402bf0:	b.eq	402c10 <ferror@plt+0x1230>  // b.none
  402bf4:	bl	4017c0 <putchar_unlocked@plt>
  402bf8:	b	402c08 <ferror@plt+0x1228>
  402bfc:	ldr	x1, [x22, #672]
  402c00:	mov	x0, x20
  402c04:	bl	401980 <fputs_unlocked@plt>
  402c08:	add	x19, x19, #0x1
  402c0c:	b	402bc0 <ferror@plt+0x11e0>
  402c10:	ldr	x1, [x22, #672]
  402c14:	mov	x0, x21
  402c18:	b	402c04 <ferror@plt+0x1224>
  402c1c:	stp	x29, x30, [sp, #-64]!
  402c20:	mov	x29, sp
  402c24:	stp	x23, x24, [sp, #48]
  402c28:	mov	x23, x2
  402c2c:	mov	x24, x1
  402c30:	adrp	x1, 408000 <ferror@plt+0x6620>
  402c34:	add	x1, x1, #0xcbc
  402c38:	stp	x19, x20, [sp, #16]
  402c3c:	mov	x20, x0
  402c40:	stp	x21, x22, [sp, #32]
  402c44:	bl	4018b0 <strcmp@plt>
  402c48:	adrp	x21, 41b000 <ferror@plt+0x19620>
  402c4c:	strb	wzr, [x23]
  402c50:	mov	w22, w0
  402c54:	add	x21, x21, #0x2c0
  402c58:	cbnz	w0, 402ce0 <ferror@plt+0x1300>
  402c5c:	mov	w0, #0x1                   	// #1
  402c60:	strb	w0, [x21, #8]
  402c64:	adrp	x0, 41b000 <ferror@plt+0x19620>
  402c68:	ldr	x19, [x0, #680]
  402c6c:	mov	x0, x19
  402c70:	mov	w1, #0x2                   	// #2
  402c74:	bl	405244 <ferror@plt+0x3864>
  402c78:	ldr	x2, [x21, #16]
  402c7c:	mov	x1, x24
  402c80:	mov	x0, x19
  402c84:	lsr	x2, x2, #3
  402c88:	bl	404d08 <ferror@plt+0x3328>
  402c8c:	cbz	w0, 402d5c <ferror@plt+0x137c>
  402c90:	bl	4019c0 <__errno_location@plt>
  402c94:	ldr	w21, [x0]
  402c98:	mov	x2, x20
  402c9c:	mov	w1, #0x3                   	// #3
  402ca0:	mov	w0, #0x0                   	// #0
  402ca4:	bl	40674c <ferror@plt+0x4d6c>
  402ca8:	mov	w1, w21
  402cac:	mov	x3, x0
  402cb0:	adrp	x2, 408000 <ferror@plt+0x6620>
  402cb4:	mov	w0, #0x0                   	// #0
  402cb8:	add	x2, x2, #0xc64
  402cbc:	bl	401680 <error@plt>
  402cc0:	adrp	x0, 41b000 <ferror@plt+0x19620>
  402cc4:	ldr	x0, [x0, #680]
  402cc8:	cmp	x19, x0
  402ccc:	b.eq	402cd8 <ferror@plt+0x12f8>  // b.none
  402cd0:	mov	x0, x19
  402cd4:	bl	4077ac <ferror@plt+0x5dcc>
  402cd8:	mov	w19, #0x0                   	// #0
  402cdc:	b	402d18 <ferror@plt+0x1338>
  402ce0:	mov	x0, x20
  402ce4:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ce8:	add	x1, x1, #0x7d8
  402cec:	bl	405278 <ferror@plt+0x3898>
  402cf0:	mov	x19, x0
  402cf4:	cbnz	x0, 402c6c <ferror@plt+0x128c>
  402cf8:	ldrb	w19, [x21, #9]
  402cfc:	bl	4019c0 <__errno_location@plt>
  402d00:	ldr	w21, [x0]
  402d04:	cbz	w19, 402d30 <ferror@plt+0x1350>
  402d08:	cmp	w21, #0x2
  402d0c:	b.ne	402d30 <ferror@plt+0x1350>  // b.any
  402d10:	mov	w0, #0x1                   	// #1
  402d14:	strb	w0, [x23]
  402d18:	mov	w0, w19
  402d1c:	ldp	x19, x20, [sp, #16]
  402d20:	ldp	x21, x22, [sp, #32]
  402d24:	ldp	x23, x24, [sp, #48]
  402d28:	ldp	x29, x30, [sp], #64
  402d2c:	ret
  402d30:	mov	x2, x20
  402d34:	mov	w1, #0x3                   	// #3
  402d38:	mov	w0, #0x0                   	// #0
  402d3c:	bl	40674c <ferror@plt+0x4d6c>
  402d40:	adrp	x2, 408000 <ferror@plt+0x6620>
  402d44:	mov	x3, x0
  402d48:	add	x2, x2, #0xc64
  402d4c:	mov	w1, w21
  402d50:	mov	w0, #0x0                   	// #0
  402d54:	bl	401680 <error@plt>
  402d58:	b	402cd8 <ferror@plt+0x12f8>
  402d5c:	cbnz	w22, 402d68 <ferror@plt+0x1388>
  402d60:	mov	w19, #0x1                   	// #1
  402d64:	b	402d18 <ferror@plt+0x1338>
  402d68:	mov	x0, x19
  402d6c:	bl	4077ac <ferror@plt+0x5dcc>
  402d70:	cbz	w0, 402d60 <ferror@plt+0x1380>
  402d74:	bl	4019c0 <__errno_location@plt>
  402d78:	ldr	w19, [x0]
  402d7c:	mov	x2, x20
  402d80:	mov	w1, #0x3                   	// #3
  402d84:	mov	w0, #0x0                   	// #0
  402d88:	bl	40674c <ferror@plt+0x4d6c>
  402d8c:	adrp	x2, 408000 <ferror@plt+0x6620>
  402d90:	mov	x3, x0
  402d94:	add	x2, x2, #0xc64
  402d98:	mov	w1, w19
  402d9c:	b	402d50 <ferror@plt+0x1370>
  402da0:	stp	x29, x30, [sp, #-176]!
  402da4:	mov	x29, sp
  402da8:	stp	x19, x20, [sp, #16]
  402dac:	adrp	x19, 41b000 <ferror@plt+0x19620>
  402db0:	stp	x21, x22, [sp, #32]
  402db4:	mov	w22, w0
  402db8:	str	x23, [sp, #48]
  402dbc:	cbz	w0, 402df8 <ferror@plt+0x1418>
  402dc0:	adrp	x0, 41b000 <ferror@plt+0x19620>
  402dc4:	mov	w2, #0x5                   	// #5
  402dc8:	adrp	x1, 407000 <ferror@plt+0x5620>
  402dcc:	add	x1, x1, #0xdcb
  402dd0:	ldr	x20, [x0, #648]
  402dd4:	mov	x0, #0x0                   	// #0
  402dd8:	bl	401970 <dcgettext@plt>
  402ddc:	mov	x2, x0
  402de0:	ldr	x3, [x19, #768]
  402de4:	mov	x0, x20
  402de8:	mov	w1, #0x1                   	// #1
  402dec:	bl	4018a0 <__fprintf_chk@plt>
  402df0:	mov	w0, w22
  402df4:	bl	401670 <exit@plt>
  402df8:	mov	w2, #0x5                   	// #5
  402dfc:	adrp	x1, 407000 <ferror@plt+0x5620>
  402e00:	mov	x0, #0x0                   	// #0
  402e04:	add	x1, x1, #0xdf2
  402e08:	bl	401970 <dcgettext@plt>
  402e0c:	adrp	x20, 407000 <ferror@plt+0x5620>
  402e10:	ldr	x2, [x19, #768]
  402e14:	add	x20, x20, #0xe39
  402e18:	mov	x3, x20
  402e1c:	mov	w4, #0x200                 	// #512
  402e20:	adrp	x19, 41b000 <ferror@plt+0x19620>
  402e24:	mov	x1, x0
  402e28:	mov	w0, #0x1                   	// #1
  402e2c:	bl	401790 <__printf_chk@plt>
  402e30:	mov	w2, #0x5                   	// #5
  402e34:	adrp	x1, 407000 <ferror@plt+0x5620>
  402e38:	mov	x0, #0x0                   	// #0
  402e3c:	add	x1, x1, #0xe40
  402e40:	bl	401970 <dcgettext@plt>
  402e44:	adrp	x21, 407000 <ferror@plt+0x5620>
  402e48:	ldr	x1, [x19, #672]
  402e4c:	add	x21, x21, #0xdc5
  402e50:	bl	401980 <fputs_unlocked@plt>
  402e54:	mov	w2, #0x5                   	// #5
  402e58:	adrp	x1, 407000 <ferror@plt+0x5620>
  402e5c:	mov	x0, #0x0                   	// #0
  402e60:	add	x1, x1, #0xe78
  402e64:	bl	401970 <dcgettext@plt>
  402e68:	ldr	x1, [x19, #672]
  402e6c:	bl	401980 <fputs_unlocked@plt>
  402e70:	mov	w2, #0x5                   	// #5
  402e74:	adrp	x1, 407000 <ferror@plt+0x5620>
  402e78:	mov	x0, #0x0                   	// #0
  402e7c:	add	x1, x1, #0xea5
  402e80:	bl	401970 <dcgettext@plt>
  402e84:	mov	x1, x0
  402e88:	mov	x2, x20
  402e8c:	mov	w0, #0x1                   	// #1
  402e90:	bl	401790 <__printf_chk@plt>
  402e94:	add	x20, sp, #0x40
  402e98:	mov	w2, #0x5                   	// #5
  402e9c:	adrp	x1, 407000 <ferror@plt+0x5620>
  402ea0:	mov	x0, #0x0                   	// #0
  402ea4:	add	x1, x1, #0xee8
  402ea8:	bl	401970 <dcgettext@plt>
  402eac:	ldr	x1, [x19, #672]
  402eb0:	bl	401980 <fputs_unlocked@plt>
  402eb4:	mov	w2, #0x5                   	// #5
  402eb8:	adrp	x1, 407000 <ferror@plt+0x5620>
  402ebc:	mov	x0, #0x0                   	// #0
  402ec0:	add	x1, x1, #0xf7f
  402ec4:	bl	401970 <dcgettext@plt>
  402ec8:	ldr	x1, [x19, #672]
  402ecc:	bl	401980 <fputs_unlocked@plt>
  402ed0:	mov	w2, #0x5                   	// #5
  402ed4:	adrp	x1, 407000 <ferror@plt+0x5620>
  402ed8:	mov	x0, #0x0                   	// #0
  402edc:	add	x1, x1, #0xfb3
  402ee0:	bl	401970 <dcgettext@plt>
  402ee4:	ldr	x1, [x19, #672]
  402ee8:	bl	401980 <fputs_unlocked@plt>
  402eec:	mov	w2, #0x5                   	// #5
  402ef0:	adrp	x1, 407000 <ferror@plt+0x5620>
  402ef4:	mov	x0, #0x0                   	// #0
  402ef8:	add	x1, x1, #0xfe7
  402efc:	bl	401970 <dcgettext@plt>
  402f00:	ldr	x1, [x19, #672]
  402f04:	bl	401980 <fputs_unlocked@plt>
  402f08:	mov	w2, #0x5                   	// #5
  402f0c:	adrp	x1, 408000 <ferror@plt+0x6620>
  402f10:	mov	x0, #0x0                   	// #0
  402f14:	add	x1, x1, #0x61
  402f18:	bl	401970 <dcgettext@plt>
  402f1c:	ldr	x1, [x19, #672]
  402f20:	bl	401980 <fputs_unlocked@plt>
  402f24:	mov	w2, #0x5                   	// #5
  402f28:	adrp	x1, 408000 <ferror@plt+0x6620>
  402f2c:	mov	x0, #0x0                   	// #0
  402f30:	add	x1, x1, #0x214
  402f34:	bl	401970 <dcgettext@plt>
  402f38:	ldr	x1, [x19, #672]
  402f3c:	bl	401980 <fputs_unlocked@plt>
  402f40:	mov	w2, #0x5                   	// #5
  402f44:	adrp	x1, 408000 <ferror@plt+0x6620>
  402f48:	mov	x0, #0x0                   	// #0
  402f4c:	add	x1, x1, #0x241
  402f50:	bl	401970 <dcgettext@plt>
  402f54:	ldr	x1, [x19, #672]
  402f58:	bl	401980 <fputs_unlocked@plt>
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	adrp	x1, 408000 <ferror@plt+0x6620>
  402f64:	mov	x0, #0x0                   	// #0
  402f68:	add	x1, x1, #0x277
  402f6c:	bl	401970 <dcgettext@plt>
  402f70:	mov	x1, x0
  402f74:	adrp	x2, 408000 <ferror@plt+0x6620>
  402f78:	mov	w0, #0x1                   	// #1
  402f7c:	add	x2, x2, #0x3a0
  402f80:	bl	401790 <__printf_chk@plt>
  402f84:	add	x0, sp, #0x40
  402f88:	mov	x2, #0x70                  	// #112
  402f8c:	adrp	x1, 408000 <ferror@plt+0x6620>
  402f90:	add	x1, x1, #0x9a8
  402f94:	bl	401620 <memcpy@plt>
  402f98:	ldr	x1, [x20]
  402f9c:	cbnz	x1, 403058 <ferror@plt+0x1678>
  402fa0:	ldr	x20, [x20, #8]
  402fa4:	mov	w2, #0x5                   	// #5
  402fa8:	adrp	x1, 408000 <ferror@plt+0x6620>
  402fac:	mov	x0, #0x0                   	// #0
  402fb0:	cmp	x20, #0x0
  402fb4:	add	x1, x1, #0x3a9
  402fb8:	csel	x20, x20, x21, ne  // ne = any
  402fbc:	adrp	x23, 408000 <ferror@plt+0x6620>
  402fc0:	add	x23, x23, #0x3c0
  402fc4:	bl	401970 <dcgettext@plt>
  402fc8:	mov	x1, x0
  402fcc:	mov	x3, x23
  402fd0:	adrp	x2, 408000 <ferror@plt+0x6620>
  402fd4:	add	x2, x2, #0x3e8
  402fd8:	mov	w0, #0x1                   	// #1
  402fdc:	bl	401790 <__printf_chk@plt>
  402fe0:	mov	x1, #0x0                   	// #0
  402fe4:	mov	w0, #0x5                   	// #5
  402fe8:	bl	4019d0 <setlocale@plt>
  402fec:	cbnz	x0, 40306c <ferror@plt+0x168c>
  402ff0:	mov	w2, #0x5                   	// #5
  402ff4:	adrp	x1, 408000 <ferror@plt+0x6620>
  402ff8:	mov	x0, #0x0                   	// #0
  402ffc:	add	x1, x1, #0x441
  403000:	bl	401970 <dcgettext@plt>
  403004:	mov	x1, x0
  403008:	mov	x3, x21
  40300c:	mov	x2, x23
  403010:	mov	w0, #0x1                   	// #1
  403014:	bl	401790 <__printf_chk@plt>
  403018:	mov	w2, #0x5                   	// #5
  40301c:	adrp	x1, 408000 <ferror@plt+0x6620>
  403020:	mov	x0, #0x0                   	// #0
  403024:	add	x1, x1, #0x45c
  403028:	bl	401970 <dcgettext@plt>
  40302c:	mov	x1, x0
  403030:	cmp	x20, x21
  403034:	adrp	x2, 408000 <ferror@plt+0x6620>
  403038:	adrp	x3, 407000 <ferror@plt+0x5620>
  40303c:	add	x2, x2, #0xf7a
  403040:	add	x3, x3, #0xd7c
  403044:	mov	w0, #0x1                   	// #1
  403048:	csel	x3, x3, x2, eq  // eq = none
  40304c:	mov	x2, x20
  403050:	bl	401790 <__printf_chk@plt>
  403054:	b	402df0 <ferror@plt+0x1410>
  403058:	mov	x0, x21
  40305c:	bl	4018b0 <strcmp@plt>
  403060:	cbz	w0, 402fa0 <ferror@plt+0x15c0>
  403064:	add	x20, x20, #0x10
  403068:	b	402f98 <ferror@plt+0x15b8>
  40306c:	adrp	x1, 408000 <ferror@plt+0x6620>
  403070:	mov	x2, #0x3                   	// #3
  403074:	add	x1, x1, #0x3f6
  403078:	bl	401760 <strncmp@plt>
  40307c:	cbz	w0, 402ff0 <ferror@plt+0x1610>
  403080:	mov	w2, #0x5                   	// #5
  403084:	adrp	x1, 408000 <ferror@plt+0x6620>
  403088:	mov	x0, #0x0                   	// #0
  40308c:	add	x1, x1, #0x3fa
  403090:	bl	401970 <dcgettext@plt>
  403094:	ldr	x1, [x19, #672]
  403098:	bl	401980 <fputs_unlocked@plt>
  40309c:	b	402ff0 <ferror@plt+0x1610>
  4030a0:	ldr	x0, [x0]
  4030a4:	ret
  4030a8:	stp	x29, x30, [sp, #-368]!
  4030ac:	mov	x2, #0x0                   	// #0
  4030b0:	mov	x29, sp
  4030b4:	add	x3, sp, #0x70
  4030b8:	stp	x19, x20, [sp, #16]
  4030bc:	stp	x21, x22, [sp, #32]
  4030c0:	stp	x23, x24, [sp, #48]
  4030c4:	stp	x25, x26, [sp, #64]
  4030c8:	stp	x27, x28, [sp, #80]
  4030cc:	str	x0, [sp, #104]
  4030d0:	add	x0, x1, x2
  4030d4:	bl	4030a0 <ferror@plt+0x16c0>
  4030d8:	str	x0, [x3, x2]
  4030dc:	add	x2, x2, #0x8
  4030e0:	cmp	x2, #0x80
  4030e4:	b.ne	4030d0 <ferror@plt+0x16f0>  // b.any
  4030e8:	add	x1, sp, #0xf0
  4030ec:	mov	x0, #0x0                   	// #0
  4030f0:	ldr	x2, [sp, #104]
  4030f4:	ldr	x2, [x2, x0, lsl #3]
  4030f8:	str	x2, [x1, x0, lsl #3]
  4030fc:	add	x0, x0, #0x1
  403100:	cmp	x0, #0x8
  403104:	b.ne	4030f0 <ferror@plt+0x1710>  // b.any
  403108:	ldp	x0, x21, [sp, #104]
  40310c:	mov	x13, #0xa73b                	// #42811
  403110:	ldp	x20, x12, [sp, #232]
  403114:	mov	x16, #0xf82b                	// #63531
  403118:	ldp	x9, x5, [sp, #264]
  40311c:	mov	x15, #0x36f1                	// #14065
  403120:	ldr	x3, [x0, #64]
  403124:	mov	x0, #0x82d1                	// #33489
  403128:	movk	x0, #0xade6, lsl #16
  40312c:	movk	x13, #0x84ca, lsl #16
  403130:	movk	x0, #0x527f, lsl #32
  403134:	movk	x16, #0xfe94, lsl #16
  403138:	add	x12, x5, x12
  40313c:	movk	x0, #0x510e, lsl #48
  403140:	add	x12, x12, x21
  403144:	movk	x15, #0x5f1d, lsl #16
  403148:	eor	x3, x12, x3
  40314c:	movk	x13, #0xae85, lsl #32
  403150:	ldp	x11, x10, [sp, #248]
  403154:	eor	x3, x3, x0
  403158:	ldp	x8, x7, [sp, #280]
  40315c:	movk	x16, #0xf372, lsl #32
  403160:	ldr	x0, [sp, #104]
  403164:	movk	x15, #0xf53a, lsl #32
  403168:	ldp	x23, x17, [sp, #120]
  40316c:	movk	x13, #0xbb67, lsl #48
  403170:	ldr	x2, [x0, #72]
  403174:	mov	x0, #0x6c1f                	// #27679
  403178:	add	x11, x8, x11
  40317c:	movk	x0, #0x2b3e, lsl #16
  403180:	movk	x0, #0x688c, lsl #32
  403184:	add	x10, x7, x10
  403188:	add	x11, x11, x17
  40318c:	movk	x0, #0x9b05, lsl #48
  403190:	eor	x2, x11, x2
  403194:	movk	x16, #0x3c6e, lsl #48
  403198:	eor	x2, x2, x0
  40319c:	movk	x15, #0xa54f, lsl #48
  4031a0:	ldr	x0, [sp, #136]
  4031a4:	ror	x2, x2, #32
  4031a8:	ldr	x27, [sp, #144]
  4031ac:	add	x11, x11, x0
  4031b0:	ldr	x0, [sp, #104]
  4031b4:	add	x10, x10, x27
  4031b8:	ldr	x6, [sp, #296]
  4031bc:	add	x13, x2, x13
  4031c0:	ldr	x1, [x0, #80]
  4031c4:	mov	x0, #0xbd6b                	// #48491
  4031c8:	movk	x0, #0xfb41, lsl #16
  4031cc:	add	x9, x6, x9
  4031d0:	movk	x0, #0xd9ab, lsl #32
  4031d4:	eor	x1, x10, x1
  4031d8:	movk	x0, #0x1f83, lsl #48
  4031dc:	eor	x1, x1, x0
  4031e0:	ldr	x0, [sp, #152]
  4031e4:	ror	x1, x1, #32
  4031e8:	ldr	x30, [sp, #160]
  4031ec:	add	x10, x10, x0
  4031f0:	ldr	x0, [sp, #104]
  4031f4:	add	x9, x9, x30
  4031f8:	add	x16, x1, x16
  4031fc:	eor	x8, x8, x13
  403200:	eor	x7, x7, x16
  403204:	mov	x14, #0xc908                	// #51464
  403208:	ldr	x4, [x0, #88]
  40320c:	mov	x0, #0x2179                	// #8569
  403210:	movk	x0, #0x137e, lsl #16
  403214:	ror	x8, x8, #24
  403218:	eor	x4, x9, x4
  40321c:	movk	x0, #0xcd19, lsl #32
  403220:	movk	x0, #0x5be0, lsl #48
  403224:	eor	x4, x4, x0
  403228:	ldr	x0, [sp, #168]
  40322c:	ror	x4, x4, #32
  403230:	add	x15, x4, x15
  403234:	ror	x7, x7, #24
  403238:	eor	x6, x6, x15
  40323c:	add	x9, x9, x0
  403240:	movk	x14, #0xf3bc, lsl #16
  403244:	add	x11, x11, x8
  403248:	add	x10, x10, x7
  40324c:	ror	x6, x6, #24
  403250:	add	x9, x9, x6
  403254:	ror	x3, x3, #32
  403258:	movk	x14, #0xe667, lsl #32
  40325c:	eor	x2, x11, x2
  403260:	eor	x1, x10, x1
  403264:	eor	x4, x9, x4
  403268:	movk	x14, #0x6a09, lsl #48
  40326c:	add	x14, x3, x14
  403270:	ldp	x22, x26, [sp, #176]
  403274:	eor	x5, x5, x14
  403278:	ldp	x19, x18, [sp, #200]
  40327c:	ror	x2, x2, #16
  403280:	ror	x1, x1, #16
  403284:	add	x13, x13, x2
  403288:	ror	x4, x4, #16
  40328c:	add	x16, x16, x1
  403290:	add	x15, x15, x4
  403294:	add	x12, x12, x23
  403298:	ror	x5, x5, #24
  40329c:	ldr	x0, [sp, #192]
  4032a0:	add	x12, x12, x5
  4032a4:	eor	x8, x13, x8
  4032a8:	eor	x7, x16, x7
  4032ac:	eor	x6, x15, x6
  4032b0:	eor	x3, x12, x3
  4032b4:	ldp	x25, x28, [sp, #216]
  4032b8:	ror	x8, x8, #63
  4032bc:	add	x10, x10, x18
  4032c0:	ror	x7, x7, #63
  4032c4:	add	x11, x11, x0
  4032c8:	ror	x6, x6, #63
  4032cc:	add	x12, x12, x22
  4032d0:	add	x10, x10, x6
  4032d4:	add	x12, x12, x8
  4032d8:	add	x11, x11, x7
  4032dc:	eor	x4, x12, x4
  4032e0:	ror	x3, x3, #16
  4032e4:	add	x14, x14, x3
  4032e8:	eor	x2, x10, x2
  4032ec:	eor	x3, x11, x3
  4032f0:	eor	x5, x14, x5
  4032f4:	ror	x4, x4, #32
  4032f8:	ror	x2, x2, #32
  4032fc:	add	x16, x16, x4
  403300:	ror	x3, x3, #32
  403304:	add	x14, x14, x2
  403308:	add	x15, x15, x3
  40330c:	add	x9, x9, x28
  403310:	ror	x5, x5, #63
  403314:	add	x9, x9, x5
  403318:	eor	x8, x16, x8
  40331c:	eor	x6, x14, x6
  403320:	eor	x7, x15, x7
  403324:	eor	x1, x9, x1
  403328:	ror	x8, x8, #24
  40332c:	ror	x6, x6, #24
  403330:	add	x11, x11, x19
  403334:	ror	x7, x7, #24
  403338:	add	x12, x12, x26
  40333c:	add	x10, x10, x25
  403340:	add	x12, x12, x8
  403344:	add	x10, x10, x6
  403348:	add	x11, x11, x7
  40334c:	ror	x1, x1, #32
  403350:	add	x13, x13, x1
  403354:	eor	x4, x12, x4
  403358:	eor	x2, x10, x2
  40335c:	eor	x3, x11, x3
  403360:	eor	x5, x13, x5
  403364:	ror	x4, x4, #16
  403368:	ror	x2, x2, #16
  40336c:	add	x16, x16, x4
  403370:	ror	x3, x3, #16
  403374:	add	x14, x14, x2
  403378:	add	x15, x15, x3
  40337c:	add	x9, x9, x20
  403380:	ror	x5, x5, #24
  403384:	add	x9, x9, x5
  403388:	eor	x8, x16, x8
  40338c:	eor	x6, x14, x6
  403390:	eor	x7, x15, x7
  403394:	eor	x1, x9, x1
  403398:	ror	x8, x8, #63
  40339c:	ror	x6, x6, #63
  4033a0:	add	x11, x27, x11
  4033a4:	ror	x7, x7, #63
  4033a8:	add	x10, x26, x10
  4033ac:	add	x9, x25, x9
  4033b0:	add	x9, x9, x6
  4033b4:	add	x11, x11, x8
  4033b8:	add	x10, x10, x7
  4033bc:	ror	x1, x1, #16
  4033c0:	add	x13, x13, x1
  4033c4:	eor	x4, x9, x4
  4033c8:	eor	x2, x11, x2
  4033cc:	eor	x1, x10, x1
  4033d0:	eor	x5, x13, x5
  4033d4:	ror	x4, x4, #32
  4033d8:	ror	x2, x2, #32
  4033dc:	add	x13, x13, x2
  4033e0:	ror	x1, x1, #32
  4033e4:	add	x16, x16, x1
  4033e8:	add	x15, x15, x4
  4033ec:	add	x12, x12, x28
  4033f0:	ror	x5, x5, #63
  4033f4:	add	x12, x12, x5
  4033f8:	eor	x8, x13, x8
  4033fc:	eor	x7, x16, x7
  403400:	eor	x6, x15, x6
  403404:	eor	x3, x12, x3
  403408:	add	x9, x30, x9
  40340c:	ror	x8, x8, #24
  403410:	add	x10, x20, x10
  403414:	ror	x7, x7, #24
  403418:	add	x11, x22, x11
  40341c:	ror	x6, x6, #24
  403420:	add	x11, x11, x8
  403424:	add	x10, x10, x7
  403428:	add	x9, x9, x6
  40342c:	ror	x3, x3, #32
  403430:	add	x14, x14, x3
  403434:	eor	x2, x11, x2
  403438:	eor	x1, x10, x1
  40343c:	eor	x4, x9, x4
  403440:	eor	x5, x14, x5
  403444:	ror	x2, x2, #16
  403448:	ror	x1, x1, #16
  40344c:	add	x13, x13, x2
  403450:	ror	x4, x4, #16
  403454:	add	x16, x16, x1
  403458:	add	x15, x15, x4
  40345c:	add	x12, x0, x12
  403460:	ror	x5, x5, #24
  403464:	add	x12, x12, x5
  403468:	eor	x8, x13, x8
  40346c:	eor	x7, x16, x7
  403470:	eor	x6, x15, x6
  403474:	eor	x3, x12, x3
  403478:	ror	x8, x8, #63
  40347c:	ldr	x24, [sp, #168]
  403480:	ror	x7, x7, #63
  403484:	add	x10, x19, x10
  403488:	ror	x6, x6, #63
  40348c:	add	x12, x23, x12
  403490:	add	x11, x21, x11
  403494:	add	x12, x12, x8
  403498:	add	x11, x11, x7
  40349c:	add	x10, x10, x6
  4034a0:	ror	x3, x3, #16
  4034a4:	add	x14, x14, x3
  4034a8:	eor	x4, x12, x4
  4034ac:	eor	x3, x11, x3
  4034b0:	eor	x2, x10, x2
  4034b4:	add	x10, x24, x10
  4034b8:	eor	x5, x14, x5
  4034bc:	ldr	x24, [sp, #152]
  4034c0:	ror	x4, x4, #32
  4034c4:	add	x16, x16, x4
  4034c8:	ror	x3, x3, #32
  4034cc:	add	x15, x15, x3
  4034d0:	ror	x5, x5, #63
  4034d4:	add	x9, x24, x9
  4034d8:	eor	x8, x16, x8
  4034dc:	add	x9, x9, x5
  4034e0:	eor	x7, x15, x7
  4034e4:	eor	x1, x9, x1
  4034e8:	ror	x8, x8, #24
  4034ec:	add	x12, x18, x12
  4034f0:	ror	x7, x7, #24
  4034f4:	add	x11, x17, x11
  4034f8:	add	x12, x12, x8
  4034fc:	add	x11, x11, x7
  403500:	ror	x2, x2, #32
  403504:	add	x14, x14, x2
  403508:	ror	x1, x1, #32
  40350c:	add	x13, x13, x1
  403510:	eor	x4, x12, x4
  403514:	eor	x3, x11, x3
  403518:	eor	x6, x14, x6
  40351c:	ldr	x24, [sp, #136]
  403520:	eor	x5, x13, x5
  403524:	ror	x4, x4, #16
  403528:	add	x16, x16, x4
  40352c:	ror	x3, x3, #16
  403530:	add	x15, x15, x3
  403534:	ror	x6, x6, #24
  403538:	add	x9, x24, x9
  40353c:	ror	x5, x5, #24
  403540:	ldr	x24, [sp, #152]
  403544:	add	x10, x10, x6
  403548:	add	x9, x9, x5
  40354c:	eor	x8, x16, x8
  403550:	eor	x7, x15, x7
  403554:	eor	x2, x10, x2
  403558:	eor	x1, x9, x1
  40355c:	ror	x8, x8, #63
  403560:	add	x11, x18, x11
  403564:	ror	x7, x7, #63
  403568:	add	x10, x24, x10
  40356c:	add	x11, x11, x8
  403570:	add	x10, x10, x7
  403574:	ror	x2, x2, #16
  403578:	add	x14, x14, x2
  40357c:	ror	x1, x1, #16
  403580:	add	x13, x13, x1
  403584:	eor	x2, x11, x2
  403588:	eor	x1, x10, x1
  40358c:	eor	x6, x14, x6
  403590:	eor	x5, x13, x5
  403594:	ror	x2, x2, #32
  403598:	add	x13, x13, x2
  40359c:	ror	x1, x1, #32
  4035a0:	add	x16, x16, x1
  4035a4:	ror	x6, x6, #63
  4035a8:	add	x12, x19, x12
  4035ac:	ror	x5, x5, #63
  4035b0:	add	x9, x20, x9
  4035b4:	add	x12, x12, x5
  4035b8:	add	x9, x9, x6
  4035bc:	eor	x8, x13, x8
  4035c0:	eor	x7, x16, x7
  4035c4:	eor	x3, x12, x3
  4035c8:	eor	x4, x9, x4
  4035cc:	ror	x8, x8, #24
  4035d0:	add	x10, x17, x10
  4035d4:	ror	x7, x7, #24
  4035d8:	add	x11, x21, x11
  4035dc:	add	x10, x10, x7
  4035e0:	add	x11, x11, x8
  4035e4:	ror	x3, x3, #32
  4035e8:	add	x14, x14, x3
  4035ec:	ror	x4, x4, #32
  4035f0:	add	x15, x15, x4
  4035f4:	eor	x2, x11, x2
  4035f8:	eor	x1, x10, x1
  4035fc:	eor	x5, x14, x5
  403600:	eor	x6, x15, x6
  403604:	ror	x2, x2, #16
  403608:	add	x13, x13, x2
  40360c:	ror	x1, x1, #16
  403610:	add	x16, x16, x1
  403614:	ror	x5, x5, #24
  403618:	add	x12, x22, x12
  40361c:	ror	x6, x6, #24
  403620:	add	x9, x25, x9
  403624:	add	x12, x12, x5
  403628:	ldr	x24, [sp, #136]
  40362c:	add	x9, x9, x6
  403630:	eor	x8, x13, x8
  403634:	eor	x7, x16, x7
  403638:	eor	x3, x12, x3
  40363c:	eor	x4, x9, x4
  403640:	add	x12, x0, x12
  403644:	ror	x8, x8, #63
  403648:	add	x11, x24, x11
  40364c:	ror	x7, x7, #63
  403650:	add	x12, x12, x8
  403654:	add	x11, x11, x7
  403658:	ror	x3, x3, #16
  40365c:	add	x14, x14, x3
  403660:	ror	x4, x4, #16
  403664:	add	x15, x15, x4
  403668:	eor	x3, x11, x3
  40366c:	eor	x4, x12, x4
  403670:	eor	x5, x14, x5
  403674:	ldr	x24, [sp, #168]
  403678:	eor	x6, x15, x6
  40367c:	ror	x4, x4, #32
  403680:	add	x16, x16, x4
  403684:	ror	x3, x3, #32
  403688:	add	x15, x15, x3
  40368c:	ror	x5, x5, #63
  403690:	add	x10, x24, x10
  403694:	ror	x6, x6, #63
  403698:	add	x9, x26, x9
  40369c:	add	x10, x10, x6
  4036a0:	add	x9, x9, x5
  4036a4:	eor	x8, x16, x8
  4036a8:	eor	x7, x15, x7
  4036ac:	eor	x1, x9, x1
  4036b0:	eor	x2, x10, x2
  4036b4:	ror	x8, x8, #24
  4036b8:	add	x11, x30, x11
  4036bc:	ror	x7, x7, #24
  4036c0:	add	x12, x28, x12
  4036c4:	add	x11, x11, x7
  4036c8:	add	x12, x12, x8
  4036cc:	ror	x1, x1, #32
  4036d0:	add	x13, x13, x1
  4036d4:	ror	x2, x2, #32
  4036d8:	add	x14, x14, x2
  4036dc:	eor	x4, x12, x4
  4036e0:	eor	x3, x11, x3
  4036e4:	eor	x5, x13, x5
  4036e8:	eor	x6, x14, x6
  4036ec:	ror	x4, x4, #16
  4036f0:	add	x16, x16, x4
  4036f4:	ror	x3, x3, #16
  4036f8:	add	x15, x15, x3
  4036fc:	ror	x5, x5, #24
  403700:	add	x9, x27, x9
  403704:	ror	x6, x6, #24
  403708:	add	x12, x24, x12
  40370c:	add	x10, x23, x10
  403710:	ldr	x24, [sp, #136]
  403714:	add	x9, x9, x5
  403718:	add	x10, x10, x6
  40371c:	eor	x8, x16, x8
  403720:	eor	x7, x15, x7
  403724:	eor	x1, x9, x1
  403728:	eor	x2, x10, x2
  40372c:	ror	x8, x8, #63
  403730:	add	x11, x24, x11
  403734:	ror	x7, x7, #63
  403738:	add	x10, x25, x10
  40373c:	add	x11, x11, x8
  403740:	add	x10, x10, x7
  403744:	ror	x1, x1, #16
  403748:	add	x13, x13, x1
  40374c:	ror	x2, x2, #16
  403750:	add	x14, x14, x2
  403754:	eor	x1, x10, x1
  403758:	eor	x2, x11, x2
  40375c:	eor	x5, x13, x5
  403760:	eor	x6, x14, x6
  403764:	ror	x1, x1, #32
  403768:	add	x16, x16, x1
  40376c:	ror	x2, x2, #32
  403770:	add	x13, x13, x2
  403774:	ror	x5, x5, #63
  403778:	add	x9, x19, x9
  40377c:	ror	x6, x6, #63
  403780:	add	x12, x12, x5
  403784:	add	x9, x9, x6
  403788:	eor	x7, x16, x7
  40378c:	eor	x8, x13, x8
  403790:	eor	x3, x12, x3
  403794:	eor	x4, x9, x4
  403798:	add	x10, x18, x10
  40379c:	ror	x7, x7, #24
  4037a0:	add	x11, x23, x11
  4037a4:	ror	x8, x8, #24
  4037a8:	add	x10, x10, x7
  4037ac:	add	x11, x11, x8
  4037b0:	ror	x3, x3, #32
  4037b4:	add	x14, x14, x3
  4037b8:	ror	x4, x4, #32
  4037bc:	add	x15, x15, x4
  4037c0:	eor	x1, x10, x1
  4037c4:	eor	x2, x11, x2
  4037c8:	eor	x5, x14, x5
  4037cc:	eor	x6, x15, x6
  4037d0:	ror	x1, x1, #16
  4037d4:	add	x16, x16, x1
  4037d8:	ror	x2, x2, #16
  4037dc:	add	x13, x13, x2
  4037e0:	ror	x5, x5, #24
  4037e4:	add	x12, x26, x12
  4037e8:	ror	x6, x6, #24
  4037ec:	add	x9, x28, x9
  4037f0:	add	x12, x12, x5
  4037f4:	ldr	x24, [sp, #152]
  4037f8:	add	x9, x9, x6
  4037fc:	eor	x7, x16, x7
  403800:	eor	x8, x13, x8
  403804:	eor	x3, x12, x3
  403808:	eor	x4, x9, x4
  40380c:	add	x12, x17, x12
  403810:	ror	x7, x7, #63
  403814:	add	x11, x24, x11
  403818:	ror	x8, x8, #63
  40381c:	add	x12, x12, x8
  403820:	add	x11, x11, x7
  403824:	ror	x3, x3, #16
  403828:	add	x14, x14, x3
  40382c:	ror	x4, x4, #16
  403830:	add	x15, x15, x4
  403834:	eor	x3, x11, x3
  403838:	eor	x4, x12, x4
  40383c:	eor	x5, x14, x5
  403840:	eor	x6, x15, x6
  403844:	ror	x3, x3, #32
  403848:	add	x15, x15, x3
  40384c:	ror	x4, x4, #32
  403850:	add	x16, x16, x4
  403854:	ror	x5, x5, #63
  403858:	add	x10, x27, x10
  40385c:	ror	x6, x6, #63
  403860:	add	x9, x20, x9
  403864:	add	x10, x10, x6
  403868:	add	x9, x9, x5
  40386c:	eor	x8, x16, x8
  403870:	eor	x7, x15, x7
  403874:	eor	x1, x9, x1
  403878:	eor	x2, x10, x2
  40387c:	ror	x8, x8, #24
  403880:	add	x12, x30, x12
  403884:	ror	x7, x7, #24
  403888:	add	x11, x0, x11
  40388c:	add	x12, x12, x8
  403890:	add	x11, x11, x7
  403894:	ror	x1, x1, #32
  403898:	add	x13, x13, x1
  40389c:	ror	x2, x2, #32
  4038a0:	add	x14, x14, x2
  4038a4:	eor	x4, x12, x4
  4038a8:	eor	x3, x11, x3
  4038ac:	eor	x6, x14, x6
  4038b0:	eor	x5, x13, x5
  4038b4:	ror	x4, x4, #16
  4038b8:	add	x16, x16, x4
  4038bc:	ror	x3, x3, #16
  4038c0:	add	x15, x15, x3
  4038c4:	ror	x6, x6, #24
  4038c8:	add	x9, x22, x9
  4038cc:	ror	x5, x5, #24
  4038d0:	add	x10, x21, x10
  4038d4:	add	x9, x9, x5
  4038d8:	add	x10, x10, x6
  4038dc:	eor	x8, x16, x8
  4038e0:	eor	x7, x15, x7
  4038e4:	eor	x2, x10, x2
  4038e8:	eor	x1, x9, x1
  4038ec:	ror	x8, x8, #63
  4038f0:	add	x10, x17, x10
  4038f4:	ror	x7, x7, #63
  4038f8:	add	x11, x24, x11
  4038fc:	add	x10, x10, x7
  403900:	add	x11, x11, x8
  403904:	ror	x2, x2, #16
  403908:	add	x14, x14, x2
  40390c:	ror	x1, x1, #16
  403910:	add	x13, x13, x1
  403914:	eor	x2, x11, x2
  403918:	eor	x1, x10, x1
  40391c:	eor	x6, x14, x6
  403920:	eor	x5, x13, x5
  403924:	ror	x2, x2, #32
  403928:	add	x13, x13, x2
  40392c:	ror	x1, x1, #32
  403930:	add	x16, x16, x1
  403934:	ror	x6, x6, #63
  403938:	add	x9, x0, x9
  40393c:	ror	x5, x5, #63
  403940:	add	x12, x26, x12
  403944:	add	x9, x9, x6
  403948:	ldr	x24, [sp, #168]
  40394c:	add	x12, x12, x5
  403950:	eor	x8, x13, x8
  403954:	eor	x7, x16, x7
  403958:	eor	x4, x9, x4
  40395c:	eor	x3, x12, x3
  403960:	ror	x8, x8, #24
  403964:	add	x10, x27, x10
  403968:	ror	x7, x7, #24
  40396c:	add	x11, x24, x11
  403970:	add	x10, x10, x7
  403974:	add	x11, x11, x8
  403978:	ror	x4, x4, #32
  40397c:	add	x15, x15, x4
  403980:	ror	x3, x3, #32
  403984:	add	x14, x14, x3
  403988:	eor	x1, x10, x1
  40398c:	eor	x2, x11, x2
  403990:	eor	x5, x14, x5
  403994:	eor	x6, x15, x6
  403998:	ror	x1, x1, #16
  40399c:	add	x16, x16, x1
  4039a0:	ror	x2, x2, #16
  4039a4:	add	x13, x13, x2
  4039a8:	add	x9, x20, x9
  4039ac:	ror	x5, x5, #24
  4039b0:	add	x12, x21, x12
  4039b4:	ror	x6, x6, #24
  4039b8:	add	x12, x12, x5
  4039bc:	add	x9, x9, x6
  4039c0:	eor	x7, x16, x7
  4039c4:	eor	x8, x13, x8
  4039c8:	eor	x3, x12, x3
  4039cc:	eor	x4, x9, x4
  4039d0:	ror	x7, x7, #63
  4039d4:	add	x11, x19, x11
  4039d8:	ror	x8, x8, #63
  4039dc:	add	x12, x28, x12
  4039e0:	add	x11, x11, x7
  4039e4:	add	x12, x12, x8
  4039e8:	ror	x3, x3, #16
  4039ec:	add	x14, x14, x3
  4039f0:	ror	x4, x4, #16
  4039f4:	add	x15, x15, x4
  4039f8:	eor	x3, x11, x3
  4039fc:	eor	x4, x12, x4
  403a00:	eor	x5, x14, x5
  403a04:	ldr	x24, [sp, #136]
  403a08:	eor	x6, x15, x6
  403a0c:	ror	x4, x4, #32
  403a10:	add	x16, x16, x4
  403a14:	ror	x3, x3, #32
  403a18:	add	x15, x15, x3
  403a1c:	ror	x5, x5, #63
  403a20:	add	x10, x30, x10
  403a24:	ror	x6, x6, #63
  403a28:	add	x9, x24, x9
  403a2c:	add	x10, x10, x6
  403a30:	add	x9, x9, x5
  403a34:	eor	x8, x16, x8
  403a38:	eor	x7, x15, x7
  403a3c:	eor	x2, x10, x2
  403a40:	eor	x1, x9, x1
  403a44:	ror	x8, x8, #24
  403a48:	add	x11, x18, x11
  403a4c:	ror	x7, x7, #24
  403a50:	add	x12, x23, x12
  403a54:	add	x11, x11, x7
  403a58:	add	x12, x12, x8
  403a5c:	ror	x2, x2, #32
  403a60:	add	x14, x14, x2
  403a64:	ror	x1, x1, #32
  403a68:	add	x13, x13, x1
  403a6c:	eor	x4, x12, x4
  403a70:	eor	x3, x11, x3
  403a74:	eor	x6, x14, x6
  403a78:	eor	x5, x13, x5
  403a7c:	ror	x4, x4, #16
  403a80:	add	x16, x16, x4
  403a84:	ror	x3, x3, #16
  403a88:	add	x15, x15, x3
  403a8c:	ror	x6, x6, #24
  403a90:	add	x10, x22, x10
  403a94:	ror	x5, x5, #24
  403a98:	add	x9, x25, x9
  403a9c:	add	x10, x10, x6
  403aa0:	add	x9, x9, x5
  403aa4:	eor	x8, x16, x8
  403aa8:	eor	x7, x15, x7
  403aac:	eor	x2, x10, x2
  403ab0:	eor	x1, x9, x1
  403ab4:	ror	x8, x8, #63
  403ab8:	add	x11, x30, x11
  403abc:	ror	x7, x7, #63
  403ac0:	add	x10, x21, x10
  403ac4:	add	x11, x11, x8
  403ac8:	add	x10, x10, x7
  403acc:	ror	x2, x2, #16
  403ad0:	add	x14, x14, x2
  403ad4:	ror	x1, x1, #16
  403ad8:	add	x13, x13, x1
  403adc:	eor	x2, x11, x2
  403ae0:	eor	x1, x10, x1
  403ae4:	eor	x6, x14, x6
  403ae8:	eor	x5, x13, x5
  403aec:	ror	x2, x2, #32
  403af0:	add	x13, x13, x2
  403af4:	ror	x1, x1, #32
  403af8:	add	x16, x16, x1
  403afc:	ror	x6, x6, #63
  403b00:	add	x12, x17, x12
  403b04:	ror	x5, x5, #63
  403b08:	add	x9, x22, x9
  403b0c:	add	x12, x12, x5
  403b10:	add	x9, x9, x6
  403b14:	eor	x8, x13, x8
  403b18:	eor	x7, x16, x7
  403b1c:	eor	x3, x12, x3
  403b20:	eor	x4, x9, x4
  403b24:	add	x11, x0, x11
  403b28:	ror	x8, x8, #24
  403b2c:	add	x10, x19, x10
  403b30:	ror	x7, x7, #24
  403b34:	add	x11, x11, x8
  403b38:	add	x10, x10, x7
  403b3c:	ror	x3, x3, #32
  403b40:	add	x14, x14, x3
  403b44:	ror	x4, x4, #32
  403b48:	add	x15, x15, x4
  403b4c:	eor	x2, x11, x2
  403b50:	eor	x1, x10, x1
  403b54:	eor	x5, x14, x5
  403b58:	eor	x6, x15, x6
  403b5c:	ror	x2, x2, #16
  403b60:	add	x13, x13, x2
  403b64:	ror	x1, x1, #16
  403b68:	add	x16, x16, x1
  403b6c:	ror	x5, x5, #24
  403b70:	add	x12, x18, x12
  403b74:	ror	x6, x6, #24
  403b78:	add	x9, x24, x9
  403b7c:	add	x12, x12, x5
  403b80:	ldr	x24, [sp, #168]
  403b84:	add	x9, x9, x6
  403b88:	eor	x8, x13, x8
  403b8c:	eor	x7, x16, x7
  403b90:	eor	x3, x12, x3
  403b94:	eor	x4, x9, x4
  403b98:	ror	x8, x8, #63
  403b9c:	add	x12, x27, x12
  403ba0:	ror	x7, x7, #63
  403ba4:	add	x11, x24, x11
  403ba8:	add	x12, x12, x8
  403bac:	add	x11, x11, x7
  403bb0:	ror	x3, x3, #16
  403bb4:	add	x14, x14, x3
  403bb8:	ror	x4, x4, #16
  403bbc:	add	x15, x15, x4
  403bc0:	eor	x3, x11, x3
  403bc4:	eor	x4, x12, x4
  403bc8:	eor	x5, x14, x5
  403bcc:	eor	x6, x15, x6
  403bd0:	ror	x3, x3, #32
  403bd4:	add	x15, x15, x3
  403bd8:	ror	x4, x4, #32
  403bdc:	add	x16, x16, x4
  403be0:	ror	x5, x5, #63
  403be4:	add	x10, x20, x10
  403be8:	ror	x6, x6, #63
  403bec:	add	x9, x23, x9
  403bf0:	add	x10, x10, x6
  403bf4:	ldr	x24, [sp, #152]
  403bf8:	add	x9, x9, x5
  403bfc:	eor	x8, x16, x8
  403c00:	eor	x7, x15, x7
  403c04:	eor	x2, x10, x2
  403c08:	eor	x1, x9, x1
  403c0c:	ror	x8, x8, #24
  403c10:	add	x11, x24, x11
  403c14:	ror	x7, x7, #24
  403c18:	add	x12, x25, x12
  403c1c:	add	x11, x11, x7
  403c20:	add	x12, x12, x8
  403c24:	ror	x2, x2, #32
  403c28:	add	x14, x14, x2
  403c2c:	ror	x1, x1, #32
  403c30:	add	x13, x13, x1
  403c34:	eor	x4, x12, x4
  403c38:	eor	x3, x11, x3
  403c3c:	eor	x6, x14, x6
  403c40:	eor	x5, x13, x5
  403c44:	ror	x4, x4, #16
  403c48:	add	x16, x16, x4
  403c4c:	ror	x3, x3, #16
  403c50:	add	x15, x15, x3
  403c54:	ror	x6, x6, #24
  403c58:	add	x10, x28, x10
  403c5c:	ror	x5, x5, #24
  403c60:	add	x9, x26, x9
  403c64:	add	x10, x10, x6
  403c68:	add	x9, x9, x5
  403c6c:	eor	x8, x16, x8
  403c70:	eor	x7, x15, x7
  403c74:	eor	x2, x10, x2
  403c78:	eor	x1, x9, x1
  403c7c:	ror	x8, x8, #63
  403c80:	add	x10, x28, x10
  403c84:	ror	x7, x7, #63
  403c88:	add	x11, x23, x11
  403c8c:	add	x10, x10, x7
  403c90:	add	x11, x11, x8
  403c94:	ror	x2, x2, #16
  403c98:	add	x14, x14, x2
  403c9c:	ror	x1, x1, #16
  403ca0:	add	x13, x13, x1
  403ca4:	eor	x2, x11, x2
  403ca8:	eor	x1, x10, x1
  403cac:	eor	x6, x14, x6
  403cb0:	eor	x5, x13, x5
  403cb4:	ror	x2, x2, #32
  403cb8:	add	x13, x13, x2
  403cbc:	ror	x1, x1, #32
  403cc0:	add	x16, x16, x1
  403cc4:	ror	x6, x6, #63
  403cc8:	add	x12, x18, x12
  403ccc:	ror	x5, x5, #63
  403cd0:	add	x9, x27, x9
  403cd4:	add	x12, x12, x5
  403cd8:	add	x9, x9, x6
  403cdc:	eor	x8, x13, x8
  403ce0:	eor	x7, x16, x7
  403ce4:	eor	x4, x9, x4
  403ce8:	eor	x3, x12, x3
  403cec:	ror	x8, x8, #24
  403cf0:	add	x11, x20, x11
  403cf4:	ror	x7, x7, #24
  403cf8:	add	x10, x25, x10
  403cfc:	add	x11, x11, x8
  403d00:	add	x10, x10, x7
  403d04:	ror	x4, x4, #32
  403d08:	add	x15, x15, x4
  403d0c:	ror	x3, x3, #32
  403d10:	add	x14, x14, x3
  403d14:	eor	x2, x11, x2
  403d18:	eor	x1, x10, x1
  403d1c:	eor	x5, x14, x5
  403d20:	eor	x6, x15, x6
  403d24:	ror	x2, x2, #16
  403d28:	add	x13, x13, x2
  403d2c:	ror	x1, x1, #16
  403d30:	add	x16, x16, x1
  403d34:	add	x9, x0, x9
  403d38:	add	x12, x24, x12
  403d3c:	ror	x5, x5, #24
  403d40:	add	x12, x12, x5
  403d44:	ror	x6, x6, #24
  403d48:	add	x9, x9, x6
  403d4c:	eor	x8, x13, x8
  403d50:	eor	x7, x16, x7
  403d54:	eor	x3, x12, x3
  403d58:	eor	x4, x9, x4
  403d5c:	ror	x8, x8, #63
  403d60:	add	x11, x30, x11
  403d64:	ror	x7, x7, #63
  403d68:	add	x12, x21, x12
  403d6c:	add	x11, x11, x7
  403d70:	add	x12, x12, x8
  403d74:	ror	x3, x3, #16
  403d78:	add	x14, x14, x3
  403d7c:	ror	x4, x4, #16
  403d80:	add	x15, x15, x4
  403d84:	eor	x3, x11, x3
  403d88:	eor	x4, x12, x4
  403d8c:	eor	x5, x14, x5
  403d90:	ldr	x24, [sp, #168]
  403d94:	eor	x6, x15, x6
  403d98:	ror	x4, x4, #32
  403d9c:	add	x16, x16, x4
  403da0:	ror	x3, x3, #32
  403da4:	add	x15, x15, x3
  403da8:	ror	x5, x5, #63
  403dac:	add	x12, x24, x12
  403db0:	ror	x6, x6, #63
  403db4:	add	x10, x26, x10
  403db8:	add	x9, x22, x9
  403dbc:	ldr	x24, [sp, #136]
  403dc0:	add	x10, x10, x6
  403dc4:	add	x9, x9, x5
  403dc8:	eor	x8, x16, x8
  403dcc:	eor	x7, x15, x7
  403dd0:	eor	x2, x10, x2
  403dd4:	eor	x1, x9, x1
  403dd8:	ror	x8, x8, #24
  403ddc:	add	x11, x24, x11
  403de0:	ror	x7, x7, #24
  403de4:	add	x12, x12, x8
  403de8:	add	x11, x11, x7
  403dec:	ror	x2, x2, #32
  403df0:	add	x14, x14, x2
  403df4:	ror	x1, x1, #32
  403df8:	add	x13, x13, x1
  403dfc:	eor	x4, x12, x4
  403e00:	eor	x3, x11, x3
  403e04:	eor	x6, x14, x6
  403e08:	eor	x5, x13, x5
  403e0c:	ror	x4, x4, #16
  403e10:	add	x16, x16, x4
  403e14:	ror	x3, x3, #16
  403e18:	add	x15, x15, x3
  403e1c:	ror	x6, x6, #24
  403e20:	add	x10, x17, x10
  403e24:	ror	x5, x5, #24
  403e28:	add	x9, x19, x9
  403e2c:	add	x10, x10, x6
  403e30:	ldr	x24, [sp, #168]
  403e34:	add	x9, x9, x5
  403e38:	eor	x8, x16, x8
  403e3c:	eor	x7, x15, x7
  403e40:	eor	x2, x10, x2
  403e44:	eor	x1, x9, x1
  403e48:	add	x10, x18, x10
  403e4c:	ror	x8, x8, #63
  403e50:	add	x11, x24, x11
  403e54:	ror	x7, x7, #63
  403e58:	add	x10, x10, x7
  403e5c:	add	x11, x11, x8
  403e60:	ror	x2, x2, #16
  403e64:	add	x14, x14, x2
  403e68:	ror	x1, x1, #16
  403e6c:	add	x13, x13, x1
  403e70:	eor	x2, x11, x2
  403e74:	eor	x1, x10, x1
  403e78:	eor	x6, x14, x6
  403e7c:	ldr	x24, [sp, #136]
  403e80:	eor	x5, x13, x5
  403e84:	ror	x1, x1, #32
  403e88:	add	x16, x16, x1
  403e8c:	ror	x2, x2, #32
  403e90:	add	x13, x13, x2
  403e94:	ror	x6, x6, #63
  403e98:	add	x9, x24, x9
  403e9c:	ror	x5, x5, #63
  403ea0:	add	x12, x25, x12
  403ea4:	add	x9, x9, x6
  403ea8:	add	x12, x12, x5
  403eac:	eor	x7, x16, x7
  403eb0:	eor	x8, x13, x8
  403eb4:	eor	x3, x12, x3
  403eb8:	eor	x4, x9, x4
  403ebc:	ror	x7, x7, #24
  403ec0:	add	x10, x23, x10
  403ec4:	ror	x8, x8, #24
  403ec8:	add	x11, x28, x11
  403ecc:	add	x10, x10, x7
  403ed0:	add	x11, x11, x8
  403ed4:	ror	x3, x3, #32
  403ed8:	add	x14, x14, x3
  403edc:	ror	x4, x4, #32
  403ee0:	add	x15, x15, x4
  403ee4:	eor	x1, x10, x1
  403ee8:	eor	x2, x11, x2
  403eec:	eor	x5, x14, x5
  403ef0:	eor	x6, x15, x6
  403ef4:	ror	x1, x1, #16
  403ef8:	add	x16, x16, x1
  403efc:	ror	x2, x2, #16
  403f00:	add	x13, x13, x2
  403f04:	ror	x5, x5, #24
  403f08:	add	x12, x19, x12
  403f0c:	ror	x6, x6, #24
  403f10:	add	x9, x26, x9
  403f14:	add	x12, x12, x5
  403f18:	ldr	x24, [sp, #152]
  403f1c:	add	x9, x9, x6
  403f20:	eor	x7, x16, x7
  403f24:	eor	x8, x13, x8
  403f28:	eor	x3, x12, x3
  403f2c:	eor	x4, x9, x4
  403f30:	ror	x7, x7, #63
  403f34:	add	x11, x20, x11
  403f38:	ror	x8, x8, #63
  403f3c:	add	x12, x24, x12
  403f40:	add	x11, x11, x7
  403f44:	add	x12, x12, x8
  403f48:	ror	x3, x3, #16
  403f4c:	add	x14, x14, x3
  403f50:	ror	x4, x4, #16
  403f54:	add	x15, x15, x4
  403f58:	eor	x3, x11, x3
  403f5c:	eor	x4, x12, x4
  403f60:	eor	x5, x14, x5
  403f64:	eor	x6, x15, x6
  403f68:	ror	x3, x3, #32
  403f6c:	add	x15, x15, x3
  403f70:	ror	x4, x4, #32
  403f74:	add	x16, x16, x4
  403f78:	ror	x5, x5, #63
  403f7c:	add	x9, x17, x9
  403f80:	ror	x6, x6, #63
  403f84:	add	x10, x22, x10
  403f88:	add	x9, x9, x5
  403f8c:	add	x10, x10, x6
  403f90:	eor	x7, x15, x7
  403f94:	eor	x8, x16, x8
  403f98:	eor	x2, x10, x2
  403f9c:	eor	x1, x9, x1
  403fa0:	add	x11, x27, x11
  403fa4:	ror	x7, x7, #24
  403fa8:	add	x12, x21, x12
  403fac:	ror	x8, x8, #24
  403fb0:	add	x11, x11, x7
  403fb4:	add	x12, x12, x8
  403fb8:	ror	x2, x2, #32
  403fbc:	add	x14, x14, x2
  403fc0:	ror	x1, x1, #32
  403fc4:	add	x13, x13, x1
  403fc8:	eor	x3, x11, x3
  403fcc:	eor	x4, x12, x4
  403fd0:	eor	x6, x14, x6
  403fd4:	eor	x5, x13, x5
  403fd8:	ror	x3, x3, #16
  403fdc:	add	x15, x15, x3
  403fe0:	ror	x4, x4, #16
  403fe4:	add	x16, x16, x4
  403fe8:	ror	x6, x6, #24
  403fec:	add	x10, x30, x10
  403ff0:	ror	x5, x5, #24
  403ff4:	add	x9, x0, x9
  403ff8:	add	x10, x10, x6
  403ffc:	add	x9, x9, x5
  404000:	eor	x7, x15, x7
  404004:	eor	x8, x16, x8
  404008:	eor	x2, x10, x2
  40400c:	eor	x1, x9, x1
  404010:	ror	x7, x7, #63
  404014:	add	x10, x19, x10
  404018:	ror	x8, x8, #63
  40401c:	add	x11, x28, x11
  404020:	add	x10, x10, x7
  404024:	add	x11, x11, x8
  404028:	ror	x2, x2, #16
  40402c:	add	x14, x14, x2
  404030:	ror	x1, x1, #16
  404034:	add	x13, x13, x1
  404038:	eor	x2, x11, x2
  40403c:	eor	x1, x10, x1
  404040:	eor	x6, x14, x6
  404044:	eor	x5, x13, x5
  404048:	ror	x2, x2, #32
  40404c:	add	x13, x13, x2
  404050:	ror	x1, x1, #32
  404054:	add	x16, x16, x1
  404058:	ror	x6, x6, #63
  40405c:	add	x12, x30, x12
  404060:	ror	x5, x5, #63
  404064:	add	x9, x21, x9
  404068:	add	x12, x12, x5
  40406c:	ldr	x24, [sp, #136]
  404070:	add	x9, x9, x6
  404074:	eor	x8, x13, x8
  404078:	eor	x7, x16, x7
  40407c:	eor	x3, x12, x3
  404080:	eor	x4, x9, x4
  404084:	ror	x8, x8, #24
  404088:	add	x10, x24, x10
  40408c:	ror	x7, x7, #24
  404090:	add	x11, x26, x11
  404094:	add	x10, x10, x7
  404098:	add	x11, x11, x8
  40409c:	ror	x3, x3, #32
  4040a0:	add	x14, x14, x3
  4040a4:	ror	x4, x4, #32
  4040a8:	add	x15, x15, x4
  4040ac:	eor	x2, x11, x2
  4040b0:	eor	x1, x10, x1
  4040b4:	eor	x5, x14, x5
  4040b8:	eor	x6, x15, x6
  4040bc:	ror	x2, x2, #16
  4040c0:	add	x13, x13, x2
  4040c4:	ror	x1, x1, #16
  4040c8:	add	x16, x16, x1
  4040cc:	ror	x5, x5, #24
  4040d0:	add	x12, x20, x12
  4040d4:	ror	x6, x6, #24
  4040d8:	add	x9, x22, x9
  4040dc:	add	x12, x12, x5
  4040e0:	add	x9, x9, x6
  4040e4:	eor	x8, x13, x8
  4040e8:	eor	x7, x16, x7
  4040ec:	eor	x3, x12, x3
  4040f0:	eor	x4, x9, x4
  4040f4:	ror	x8, x8, #63
  4040f8:	add	x12, x18, x12
  4040fc:	ror	x7, x7, #63
  404100:	add	x11, x25, x11
  404104:	add	x12, x12, x8
  404108:	add	x11, x11, x7
  40410c:	ror	x3, x3, #16
  404110:	add	x14, x14, x3
  404114:	ror	x4, x4, #16
  404118:	add	x15, x15, x4
  40411c:	eor	x3, x11, x3
  404120:	eor	x4, x12, x4
  404124:	eor	x5, x14, x5
  404128:	eor	x6, x15, x6
  40412c:	ror	x3, x3, #32
  404130:	add	x15, x15, x3
  404134:	ror	x4, x4, #32
  404138:	add	x16, x16, x4
  40413c:	ror	x5, x5, #63
  404140:	add	x9, x0, x9
  404144:	ror	x6, x6, #63
  404148:	add	x10, x23, x10
  40414c:	add	x9, x9, x5
  404150:	ldr	x24, [sp, #168]
  404154:	add	x10, x10, x6
  404158:	eor	x8, x16, x8
  40415c:	eor	x7, x15, x7
  404160:	eor	x2, x10, x2
  404164:	eor	x1, x9, x1
  404168:	add	x12, x17, x12
  40416c:	ror	x8, x8, #24
  404170:	add	x11, x24, x11
  404174:	ror	x7, x7, #24
  404178:	add	x12, x12, x8
  40417c:	add	x11, x11, x7
  404180:	ror	x2, x2, #32
  404184:	add	x14, x14, x2
  404188:	ror	x1, x1, #32
  40418c:	add	x13, x13, x1
  404190:	eor	x4, x12, x4
  404194:	eor	x3, x11, x3
  404198:	eor	x6, x14, x6
  40419c:	ldr	x24, [sp, #152]
  4041a0:	eor	x5, x13, x5
  4041a4:	ror	x4, x4, #16
  4041a8:	add	x16, x16, x4
  4041ac:	ror	x3, x3, #16
  4041b0:	add	x15, x15, x3
  4041b4:	ror	x6, x6, #24
  4041b8:	add	x10, x27, x10
  4041bc:	ror	x5, x5, #24
  4041c0:	add	x9, x24, x9
  4041c4:	add	x10, x10, x6
  4041c8:	ldr	x24, [sp, #168]
  4041cc:	add	x9, x9, x5
  4041d0:	eor	x8, x16, x8
  4041d4:	eor	x7, x15, x7
  4041d8:	eor	x2, x10, x2
  4041dc:	eor	x1, x9, x1
  4041e0:	ror	x8, x8, #63
  4041e4:	add	x10, x24, x10
  4041e8:	ror	x7, x7, #63
  4041ec:	add	x11, x22, x11
  4041f0:	add	x10, x10, x7
  4041f4:	add	x11, x11, x8
  4041f8:	ror	x2, x2, #16
  4041fc:	add	x14, x14, x2
  404200:	ror	x1, x1, #16
  404204:	add	x13, x13, x1
  404208:	eor	x2, x11, x2
  40420c:	eor	x1, x10, x1
  404210:	eor	x6, x14, x6
  404214:	eor	x5, x13, x5
  404218:	ror	x2, x2, #32
  40421c:	add	x13, x13, x2
  404220:	ror	x1, x1, #32
  404224:	add	x16, x16, x1
  404228:	ror	x6, x6, #63
  40422c:	add	x12, x0, x12
  404230:	ror	x5, x5, #63
  404234:	add	x9, x23, x9
  404238:	add	x12, x12, x5
  40423c:	add	x9, x9, x6
  404240:	eor	x8, x13, x8
  404244:	eor	x7, x16, x7
  404248:	eor	x3, x12, x3
  40424c:	eor	x4, x9, x4
  404250:	add	x11, x27, x11
  404254:	ror	x8, x8, #24
  404258:	add	x10, x30, x10
  40425c:	ror	x7, x7, #24
  404260:	add	x11, x11, x8
  404264:	add	x10, x10, x7
  404268:	ror	x3, x3, #32
  40426c:	add	x14, x14, x3
  404270:	ror	x4, x4, #32
  404274:	add	x15, x15, x4
  404278:	eor	x2, x11, x2
  40427c:	eor	x1, x10, x1
  404280:	eor	x5, x14, x5
  404284:	ldr	x24, [sp, #152]
  404288:	eor	x6, x15, x6
  40428c:	ror	x2, x2, #16
  404290:	add	x13, x13, x2
  404294:	ror	x1, x1, #16
  404298:	add	x16, x16, x1
  40429c:	ror	x5, x5, #24
  4042a0:	add	x12, x17, x12
  4042a4:	ror	x6, x6, #24
  4042a8:	add	x9, x24, x9
  4042ac:	add	x12, x12, x5
  4042b0:	add	x9, x9, x6
  4042b4:	eor	x8, x13, x8
  4042b8:	eor	x7, x16, x7
  4042bc:	eor	x3, x12, x3
  4042c0:	eor	x4, x9, x4
  4042c4:	ror	x8, x8, #63
  4042c8:	add	x12, x20, x12
  4042cc:	ror	x7, x7, #63
  4042d0:	add	x11, x26, x11
  4042d4:	add	x12, x12, x8
  4042d8:	add	x11, x11, x7
  4042dc:	ror	x3, x3, #16
  4042e0:	add	x14, x14, x3
  4042e4:	ror	x4, x4, #16
  4042e8:	add	x15, x15, x4
  4042ec:	eor	x3, x11, x3
  4042f0:	eor	x4, x12, x4
  4042f4:	eor	x5, x14, x5
  4042f8:	ldr	x24, [sp, #136]
  4042fc:	eor	x6, x15, x6
  404300:	ror	x3, x3, #32
  404304:	add	x15, x15, x3
  404308:	ror	x4, x4, #32
  40430c:	add	x16, x16, x4
  404310:	ror	x5, x5, #63
  404314:	add	x10, x24, x10
  404318:	ror	x6, x6, #63
  40431c:	add	x9, x25, x9
  404320:	add	x10, x10, x6
  404324:	add	x9, x9, x5
  404328:	eor	x8, x16, x8
  40432c:	eor	x7, x15, x7
  404330:	eor	x1, x9, x1
  404334:	eor	x2, x10, x2
  404338:	ror	x8, x8, #24
  40433c:	add	x12, x19, x12
  404340:	ror	x7, x7, #24
  404344:	add	x11, x28, x11
  404348:	add	x12, x12, x8
  40434c:	add	x11, x11, x7
  404350:	ror	x1, x1, #32
  404354:	add	x13, x13, x1
  404358:	ror	x2, x2, #32
  40435c:	add	x14, x14, x2
  404360:	eor	x4, x12, x4
  404364:	eor	x3, x11, x3
  404368:	eor	x5, x13, x5
  40436c:	eor	x6, x14, x6
  404370:	ror	x4, x4, #16
  404374:	add	x16, x16, x4
  404378:	ror	x3, x3, #16
  40437c:	add	x15, x15, x3
  404380:	ror	x5, x5, #24
  404384:	add	x10, x18, x10
  404388:	ror	x6, x6, #24
  40438c:	add	x9, x21, x9
  404390:	add	x10, x10, x6
  404394:	add	x9, x9, x5
  404398:	eor	x8, x16, x8
  40439c:	eor	x7, x15, x7
  4043a0:	eor	x1, x9, x1
  4043a4:	eor	x2, x10, x2
  4043a8:	ror	x8, x8, #63
  4043ac:	add	x11, x17, x11
  4043b0:	ror	x7, x7, #63
  4043b4:	add	x10, x27, x10
  4043b8:	add	x11, x11, x8
  4043bc:	add	x10, x10, x7
  4043c0:	ror	x1, x1, #16
  4043c4:	add	x13, x13, x1
  4043c8:	ror	x2, x2, #16
  4043cc:	add	x14, x14, x2
  4043d0:	eor	x1, x10, x1
  4043d4:	eor	x2, x11, x2
  4043d8:	eor	x5, x13, x5
  4043dc:	eor	x6, x14, x6
  4043e0:	ror	x1, x1, #32
  4043e4:	add	x16, x16, x1
  4043e8:	ror	x2, x2, #32
  4043ec:	add	x13, x13, x2
  4043f0:	ror	x5, x5, #63
  4043f4:	add	x9, x30, x9
  4043f8:	ror	x6, x6, #63
  4043fc:	add	x11, x24, x11
  404400:	add	x12, x21, x12
  404404:	ldr	x24, [sp, #152]
  404408:	add	x12, x12, x5
  40440c:	add	x9, x9, x6
  404410:	eor	x8, x13, x8
  404414:	eor	x7, x16, x7
  404418:	eor	x3, x12, x3
  40441c:	eor	x4, x9, x4
  404420:	ror	x8, x8, #24
  404424:	add	x10, x24, x10
  404428:	ror	x7, x7, #24
  40442c:	add	x11, x11, x8
  404430:	add	x10, x10, x7
  404434:	ror	x3, x3, #32
  404438:	add	x14, x14, x3
  40443c:	ror	x4, x4, #32
  404440:	add	x15, x15, x4
  404444:	eor	x2, x11, x2
  404448:	eor	x1, x10, x1
  40444c:	eor	x5, x14, x5
  404450:	ldr	x24, [sp, #168]
  404454:	eor	x6, x15, x6
  404458:	ror	x2, x2, #16
  40445c:	add	x13, x13, x2
  404460:	ror	x1, x1, #16
  404464:	add	x16, x16, x1
  404468:	ror	x5, x5, #24
  40446c:	add	x12, x23, x12
  404470:	ror	x6, x6, #24
  404474:	add	x9, x24, x9
  404478:	add	x12, x12, x5
  40447c:	add	x9, x9, x6
  404480:	eor	x8, x13, x8
  404484:	eor	x7, x16, x7
  404488:	eor	x3, x12, x3
  40448c:	eor	x4, x9, x4
  404490:	ror	x8, x8, #63
  404494:	add	x11, x0, x11
  404498:	ror	x7, x7, #63
  40449c:	add	x12, x22, x12
  4044a0:	add	x11, x11, x7
  4044a4:	add	x12, x12, x8
  4044a8:	ror	x3, x3, #16
  4044ac:	add	x14, x14, x3
  4044b0:	ror	x4, x4, #16
  4044b4:	add	x15, x15, x4
  4044b8:	eor	x3, x11, x3
  4044bc:	eor	x4, x12, x4
  4044c0:	eor	x5, x14, x5
  4044c4:	eor	x6, x15, x6
  4044c8:	ror	x3, x3, #32
  4044cc:	add	x15, x15, x3
  4044d0:	ror	x4, x4, #32
  4044d4:	add	x16, x16, x4
  4044d8:	ror	x5, x5, #63
  4044dc:	add	x10, x18, x10
  4044e0:	ror	x6, x6, #63
  4044e4:	add	x9, x28, x9
  4044e8:	add	x10, x10, x6
  4044ec:	add	x9, x9, x5
  4044f0:	eor	x8, x16, x8
  4044f4:	eor	x7, x15, x7
  4044f8:	eor	x2, x10, x2
  4044fc:	eor	x1, x9, x1
  404500:	add	x11, x19, x11
  404504:	ror	x8, x8, #24
  404508:	add	x12, x26, x12
  40450c:	ror	x7, x7, #24
  404510:	add	x12, x12, x8
  404514:	add	x11, x11, x7
  404518:	ror	x2, x2, #32
  40451c:	add	x14, x14, x2
  404520:	ror	x1, x1, #32
  404524:	add	x13, x13, x1
  404528:	eor	x4, x12, x4
  40452c:	eor	x3, x11, x3
  404530:	eor	x6, x14, x6
  404534:	eor	x5, x13, x5
  404538:	ror	x4, x4, #16
  40453c:	add	x16, x16, x4
  404540:	ror	x3, x3, #16
  404544:	add	x15, x15, x3
  404548:	ror	x6, x6, #24
  40454c:	add	x9, x20, x9
  404550:	ror	x5, x5, #24
  404554:	add	x10, x25, x10
  404558:	add	x9, x9, x5
  40455c:	add	x10, x10, x6
  404560:	eor	x8, x16, x8
  404564:	eor	x7, x15, x7
  404568:	eor	x2, x10, x2
  40456c:	eor	x1, x9, x1
  404570:	ror	x8, x8, #63
  404574:	add	x11, x27, x11
  404578:	ror	x7, x7, #63
  40457c:	add	x10, x26, x10
  404580:	add	x11, x11, x8
  404584:	add	x10, x10, x7
  404588:	ror	x2, x2, #16
  40458c:	add	x14, x14, x2
  404590:	ror	x1, x1, #16
  404594:	add	x13, x13, x1
  404598:	eor	x2, x11, x2
  40459c:	eor	x1, x10, x1
  4045a0:	eor	x6, x14, x6
  4045a4:	eor	x5, x13, x5
  4045a8:	ror	x2, x2, #32
  4045ac:	add	x13, x13, x2
  4045b0:	ror	x1, x1, #32
  4045b4:	add	x16, x16, x1
  4045b8:	ror	x6, x6, #63
  4045bc:	add	x12, x28, x12
  4045c0:	ror	x5, x5, #63
  4045c4:	add	x9, x25, x9
  4045c8:	add	x12, x12, x5
  4045cc:	add	x9, x9, x6
  4045d0:	eor	x8, x13, x8
  4045d4:	eor	x7, x16, x7
  4045d8:	eor	x3, x12, x3
  4045dc:	add	x12, x0, x12
  4045e0:	eor	x0, x9, x4
  4045e4:	ror	x8, x8, #24
  4045e8:	add	x11, x22, x11
  4045ec:	ror	x7, x7, #24
  4045f0:	add	x20, x20, x10
  4045f4:	add	x11, x11, x8
  4045f8:	add	x20, x20, x7
  4045fc:	ror	x3, x3, #32
  404600:	add	x14, x14, x3
  404604:	ror	x0, x0, #32
  404608:	add	x15, x15, x0
  40460c:	eor	x2, x11, x2
  404610:	eor	x1, x20, x1
  404614:	eor	x5, x14, x5
  404618:	eor	x6, x15, x6
  40461c:	ror	x2, x2, #16
  404620:	add	x13, x13, x2
  404624:	ror	x27, x1, #16
  404628:	add	x16, x16, x27
  40462c:	ror	x5, x5, #24
  404630:	add	x30, x30, x9
  404634:	ror	x6, x6, #24
  404638:	add	x12, x12, x5
  40463c:	add	x30, x30, x6
  404640:	eor	x8, x13, x8
  404644:	eor	x7, x16, x7
  404648:	eor	x3, x12, x3
  40464c:	eor	x0, x30, x0
  404650:	ror	x8, x8, #63
  404654:	add	x12, x23, x12
  404658:	ror	x7, x7, #63
  40465c:	add	x11, x21, x11
  404660:	add	x12, x12, x8
  404664:	add	x11, x11, x7
  404668:	ror	x3, x3, #16
  40466c:	add	x14, x14, x3
  404670:	ror	x0, x0, #16
  404674:	add	x15, x15, x0
  404678:	eor	x3, x11, x3
  40467c:	eor	x0, x12, x0
  404680:	eor	x6, x15, x6
  404684:	add	x19, x19, x20
  404688:	ror	x3, x3, #32
  40468c:	add	x15, x15, x3
  404690:	ror	x0, x0, #32
  404694:	add	x16, x16, x0
  404698:	eor	x7, x15, x7
  40469c:	eor	x8, x16, x8
  4046a0:	ror	x6, x6, #63
  4046a4:	add	x19, x19, x6
  4046a8:	ror	x7, x7, #24
  4046ac:	add	x18, x18, x12
  4046b0:	ror	x8, x8, #24
  4046b4:	add	x17, x17, x11
  4046b8:	add	x18, x18, x8
  4046bc:	add	x17, x17, x7
  4046c0:	eor	x2, x19, x2
  4046c4:	stp	x18, x17, [sp, #240]
  4046c8:	eor	x18, x18, x0
  4046cc:	eor	x17, x17, x3
  4046d0:	eor	x5, x14, x5
  4046d4:	ror	x2, x2, #32
  4046d8:	add	x14, x14, x2
  4046dc:	ror	x18, x18, #16
  4046e0:	eor	x6, x14, x6
  4046e4:	ror	x3, x17, #16
  4046e8:	str	x3, [sp, #336]
  4046ec:	add	x3, x15, x3
  4046f0:	str	x18, [sp, #360]
  4046f4:	add	x18, x16, x18
  4046f8:	stp	x18, x3, [sp, #320]
  4046fc:	eor	x18, x18, x8
  404700:	eor	x3, x3, x7
  404704:	add	x19, x24, x19
  404708:	ror	x6, x6, #24
  40470c:	add	x19, x19, x6
  404710:	ror	x18, x18, #63
  404714:	ror	x3, x3, #63
  404718:	stp	x18, x3, [sp, #280]
  40471c:	ror	x5, x5, #63
  404720:	ldr	x0, [sp, #152]
  404724:	str	x19, [sp, #256]
  404728:	eor	x19, x19, x2
  40472c:	add	x1, x0, x30
  404730:	add	x1, x1, x5
  404734:	ror	x2, x19, #16
  404738:	str	x2, [sp, #344]
  40473c:	add	x2, x14, x2
  404740:	eor	x0, x1, x27
  404744:	str	x2, [sp, #304]
  404748:	eor	x2, x2, x6
  40474c:	ror	x0, x0, #32
  404750:	add	x13, x13, x0
  404754:	ror	x2, x2, #63
  404758:	str	x2, [sp, #296]
  40475c:	eor	x5, x13, x5
  404760:	ldr	x2, [sp, #136]
  404764:	ror	x5, x5, #24
  404768:	add	x1, x2, x1
  40476c:	add	x1, x1, x5
  404770:	str	x1, [sp, #264]
  404774:	eor	x1, x1, x0
  404778:	ror	x0, x1, #16
  40477c:	str	x0, [sp, #352]
  404780:	add	x0, x13, x0
  404784:	str	x0, [sp, #312]
  404788:	eor	x0, x0, x5
  40478c:	add	x1, sp, #0xf0
  404790:	ror	x0, x0, #63
  404794:	str	x0, [sp, #272]
  404798:	mov	x0, #0x0                   	// #0
  40479c:	ldr	x2, [x1]
  4047a0:	add	x1, x1, #0x8
  4047a4:	ldr	x3, [x1, #56]
  4047a8:	eor	x3, x2, x3
  4047ac:	ldr	x2, [sp, #104]
  4047b0:	ldr	x2, [x2, x0, lsl #3]
  4047b4:	eor	x2, x2, x3
  4047b8:	ldr	x3, [sp, #104]
  4047bc:	str	x2, [x3, x0, lsl #3]
  4047c0:	add	x0, x0, #0x1
  4047c4:	cmp	x0, #0x8
  4047c8:	b.ne	40479c <ferror@plt+0x2dbc>  // b.any
  4047cc:	ldp	x19, x20, [sp, #16]
  4047d0:	ldp	x21, x22, [sp, #32]
  4047d4:	ldp	x23, x24, [sp, #48]
  4047d8:	ldp	x25, x26, [sp, #64]
  4047dc:	ldp	x27, x28, [sp, #80]
  4047e0:	ldp	x29, x30, [sp], #368
  4047e4:	ret
  4047e8:	stp	x29, x30, [sp, #-64]!
  4047ec:	mov	x29, sp
  4047f0:	stp	x23, x24, [sp, #48]
  4047f4:	add	x23, x0, #0x60
  4047f8:	ldr	x24, [x0, #224]
  4047fc:	stp	x19, x20, [sp, #16]
  404800:	mov	x19, x0
  404804:	stp	x21, x22, [sp, #32]
  404808:	mov	x22, #0x80                  	// #128
  40480c:	sub	x22, x22, x24
  404810:	mov	x21, x1
  404814:	mov	x20, x2
  404818:	cmp	x22, x2
  40481c:	b.cs	404874 <ferror@plt+0x2e94>  // b.hs, b.nlast
  404820:	str	xzr, [x19, #224]
  404824:	add	x21, x1, x22
  404828:	mov	x2, x22
  40482c:	add	x0, x23, x24
  404830:	bl	401620 <memcpy@plt>
  404834:	sub	x20, x20, #0x80
  404838:	ldr	x0, [x19, #64]
  40483c:	add	x20, x24, x20
  404840:	add	x22, x21, x20
  404844:	mov	x1, x23
  404848:	add	x0, x0, #0x80
  40484c:	str	x0, [x19, #64]
  404850:	cmp	x0, #0x7f
  404854:	ldr	x0, [x19, #72]
  404858:	cinc	x0, x0, ls  // ls = plast
  40485c:	str	x0, [x19, #72]
  404860:	mov	x0, x19
  404864:	bl	4030a8 <ferror@plt+0x16c8>
  404868:	sub	x21, x22, x20
  40486c:	cmp	x20, #0x80
  404870:	b.hi	4048a8 <ferror@plt+0x2ec8>  // b.pmore
  404874:	ldr	x0, [x19, #224]
  404878:	mov	x2, x20
  40487c:	mov	x1, x21
  404880:	add	x0, x23, x0
  404884:	bl	401620 <memcpy@plt>
  404888:	ldr	x2, [x19, #224]
  40488c:	ldp	x21, x22, [sp, #32]
  404890:	add	x20, x2, x20
  404894:	ldp	x23, x24, [sp, #48]
  404898:	str	x20, [x19, #224]
  40489c:	ldp	x19, x20, [sp, #16]
  4048a0:	ldp	x29, x30, [sp], #64
  4048a4:	ret
  4048a8:	ldr	x0, [x19, #64]
  4048ac:	mov	x1, x21
  4048b0:	sub	x20, x20, #0x80
  4048b4:	add	x0, x0, #0x80
  4048b8:	str	x0, [x19, #64]
  4048bc:	cmp	x0, #0x7f
  4048c0:	ldr	x0, [x19, #72]
  4048c4:	cinc	x0, x0, ls  // ls = plast
  4048c8:	str	x0, [x19, #72]
  4048cc:	mov	x0, x19
  4048d0:	bl	4030a8 <ferror@plt+0x16c8>
  4048d4:	b	404868 <ferror@plt+0x2e88>
  4048d8:	stp	x29, x30, [sp, #-32]!
  4048dc:	mov	x2, #0xb8                  	// #184
  4048e0:	mov	x29, sp
  4048e4:	stp	x19, x20, [sp, #16]
  4048e8:	mov	x19, x0
  4048ec:	mov	x20, x1
  4048f0:	add	x0, x0, #0x40
  4048f4:	mov	w1, #0x0                   	// #0
  4048f8:	bl	4017a0 <memset@plt>
  4048fc:	mov	x0, #0xc908                	// #51464
  404900:	mov	x2, #0x0                   	// #0
  404904:	movk	x0, #0xf3bc, lsl #16
  404908:	movk	x0, #0xe667, lsl #32
  40490c:	movk	x0, #0x6a09, lsl #48
  404910:	str	x0, [x19]
  404914:	mov	x0, #0xa73b                	// #42811
  404918:	movk	x0, #0x84ca, lsl #16
  40491c:	movk	x0, #0xae85, lsl #32
  404920:	movk	x0, #0xbb67, lsl #48
  404924:	str	x0, [x19, #8]
  404928:	mov	x0, #0xf82b                	// #63531
  40492c:	movk	x0, #0xfe94, lsl #16
  404930:	movk	x0, #0xf372, lsl #32
  404934:	movk	x0, #0x3c6e, lsl #48
  404938:	str	x0, [x19, #16]
  40493c:	mov	x0, #0x36f1                	// #14065
  404940:	movk	x0, #0x5f1d, lsl #16
  404944:	movk	x0, #0xf53a, lsl #32
  404948:	movk	x0, #0xa54f, lsl #48
  40494c:	str	x0, [x19, #24]
  404950:	mov	x0, #0x82d1                	// #33489
  404954:	movk	x0, #0xade6, lsl #16
  404958:	movk	x0, #0x527f, lsl #32
  40495c:	movk	x0, #0x510e, lsl #48
  404960:	str	x0, [x19, #32]
  404964:	mov	x0, #0x6c1f                	// #27679
  404968:	movk	x0, #0x2b3e, lsl #16
  40496c:	movk	x0, #0x688c, lsl #32
  404970:	movk	x0, #0x9b05, lsl #48
  404974:	str	x0, [x19, #40]
  404978:	mov	x0, #0xbd6b                	// #48491
  40497c:	movk	x0, #0xfb41, lsl #16
  404980:	movk	x0, #0xd9ab, lsl #32
  404984:	movk	x0, #0x1f83, lsl #48
  404988:	str	x0, [x19, #48]
  40498c:	mov	x0, #0x2179                	// #8569
  404990:	movk	x0, #0x137e, lsl #16
  404994:	movk	x0, #0xcd19, lsl #32
  404998:	movk	x0, #0x5be0, lsl #48
  40499c:	str	x0, [x19, #56]
  4049a0:	add	x0, x20, x2
  4049a4:	bl	4030a0 <ferror@plt+0x16c0>
  4049a8:	ldr	x1, [x19, x2]
  4049ac:	eor	x1, x1, x0
  4049b0:	str	x1, [x19, x2]
  4049b4:	add	x2, x2, #0x8
  4049b8:	cmp	x2, #0x40
  4049bc:	b.ne	4049a0 <ferror@plt+0x2fc0>  // b.any
  4049c0:	ldrb	w0, [x20]
  4049c4:	str	x0, [x19, #232]
  4049c8:	mov	w0, #0x0                   	// #0
  4049cc:	ldp	x19, x20, [sp, #16]
  4049d0:	ldp	x29, x30, [sp], #32
  4049d4:	ret
  4049d8:	sub	x2, x1, #0x1
  4049dc:	cmp	x2, #0x3f
  4049e0:	b.hi	404a28 <ferror@plt+0x3048>  // b.pmore
  4049e4:	stp	x29, x30, [sp, #-80]!
  4049e8:	mov	x29, sp
  4049ec:	strb	w1, [sp, #16]
  4049f0:	mov	x1, #0x100                 	// #256
  4049f4:	movk	x1, #0x1, lsl #16
  4049f8:	stur	x1, [sp, #17]
  4049fc:	add	x1, sp, #0x10
  404a00:	stur	xzr, [sp, #25]
  404a04:	strb	wzr, [sp, #33]
  404a08:	stur	xzr, [sp, #34]
  404a0c:	stur	wzr, [sp, #42]
  404a10:	strh	wzr, [sp, #46]
  404a14:	stp	xzr, xzr, [sp, #48]
  404a18:	stp	xzr, xzr, [sp, #64]
  404a1c:	bl	4048d8 <ferror@plt+0x2ef8>
  404a20:	ldp	x29, x30, [sp], #80
  404a24:	ret
  404a28:	mov	w0, #0xffffffff            	// #-1
  404a2c:	ret
  404a30:	stp	x29, x30, [sp, #-240]!
  404a34:	mov	x29, sp
  404a38:	stp	x19, x20, [sp, #16]
  404a3c:	mov	x20, x2
  404a40:	sub	x2, x1, #0x1
  404a44:	str	x21, [sp, #32]
  404a48:	cmp	x2, #0x3f
  404a4c:	b.ls	404a64 <ferror@plt+0x3084>  // b.plast
  404a50:	mov	w0, #0xffffffff            	// #-1
  404a54:	ldp	x19, x20, [sp, #16]
  404a58:	ldr	x21, [sp, #32]
  404a5c:	ldp	x29, x30, [sp], #240
  404a60:	ret
  404a64:	sub	x2, x3, #0x1
  404a68:	mov	x19, x3
  404a6c:	cmp	x2, #0x3f
  404a70:	ccmp	x20, #0x0, #0x4, ls  // ls = plast
  404a74:	b.eq	404a50 <ferror@plt+0x3070>  // b.none
  404a78:	strb	w1, [sp, #48]
  404a7c:	mov	x1, #0x101                 	// #257
  404a80:	mov	x21, x0
  404a84:	strb	w3, [sp, #49]
  404a88:	stur	x1, [sp, #50]
  404a8c:	add	x1, sp, #0x30
  404a90:	stur	xzr, [sp, #58]
  404a94:	stur	xzr, [sp, #66]
  404a98:	stur	wzr, [sp, #74]
  404a9c:	strh	wzr, [sp, #78]
  404aa0:	stp	xzr, xzr, [sp, #80]
  404aa4:	stp	xzr, xzr, [sp, #96]
  404aa8:	bl	4048d8 <ferror@plt+0x2ef8>
  404aac:	tbnz	w0, #31, 404a50 <ferror@plt+0x3070>
  404ab0:	mov	x2, #0x80                  	// #128
  404ab4:	mov	w1, #0x0                   	// #0
  404ab8:	add	x0, sp, #0x70
  404abc:	bl	4017a0 <memset@plt>
  404ac0:	mov	x3, #0x80                  	// #128
  404ac4:	mov	x2, x19
  404ac8:	mov	x1, x20
  404acc:	add	x0, sp, #0x70
  404ad0:	bl	401710 <__memcpy_chk@plt>
  404ad4:	add	x1, sp, #0x70
  404ad8:	mov	x0, x21
  404adc:	mov	x2, #0x80                  	// #128
  404ae0:	bl	4047e8 <ferror@plt+0x2e08>
  404ae4:	adrp	x0, 41b000 <ferror@plt+0x19620>
  404ae8:	mov	x2, #0x80                  	// #128
  404aec:	mov	w1, #0x0                   	// #0
  404af0:	ldr	x3, [x0, #520]
  404af4:	add	x0, sp, #0x70
  404af8:	blr	x3
  404afc:	mov	w0, #0x0                   	// #0
  404b00:	b	404a54 <ferror@plt+0x3074>
  404b04:	cbz	x2, 404b20 <ferror@plt+0x3140>
  404b08:	stp	x29, x30, [sp, #-16]!
  404b0c:	mov	x29, sp
  404b10:	bl	4047e8 <ferror@plt+0x2e08>
  404b14:	mov	w0, #0x0                   	// #0
  404b18:	ldp	x29, x30, [sp], #16
  404b1c:	ret
  404b20:	mov	w0, #0x0                   	// #0
  404b24:	ret
  404b28:	stp	x29, x30, [sp, #-112]!
  404b2c:	mov	x29, sp
  404b30:	stp	x19, x20, [sp, #16]
  404b34:	stp	x21, x22, [sp, #32]
  404b38:	stp	xzr, xzr, [sp, #48]
  404b3c:	stp	xzr, xzr, [sp, #64]
  404b40:	stp	xzr, xzr, [sp, #80]
  404b44:	stp	xzr, xzr, [sp, #96]
  404b48:	cbz	x1, 404c50 <ferror@plt+0x3270>
  404b4c:	mov	x19, x0
  404b50:	ldr	x0, [x0, #232]
  404b54:	cmp	x0, x2
  404b58:	b.hi	404c50 <ferror@plt+0x3270>  // b.pmore
  404b5c:	ldr	x20, [x19, #80]
  404b60:	cbnz	x20, 404c50 <ferror@plt+0x3270>
  404b64:	mov	x21, x1
  404b68:	ldrb	w2, [x19, #240]
  404b6c:	ldr	x1, [x19, #64]
  404b70:	ldr	x0, [x19, #224]
  404b74:	adds	x1, x0, x1
  404b78:	str	x1, [x19, #64]
  404b7c:	ldr	x1, [x19, #72]
  404b80:	cinc	x1, x1, cs  // cs = hs, nlast
  404b84:	str	x1, [x19, #72]
  404b88:	mov	x1, #0xffffffffffffffff    	// #-1
  404b8c:	cbz	w2, 404b94 <ferror@plt+0x31b4>
  404b90:	str	x1, [x19, #88]
  404b94:	mov	x2, #0x80                  	// #128
  404b98:	sub	x2, x2, x0
  404b9c:	str	x1, [x19, #80]
  404ba0:	add	x22, x19, #0x60
  404ba4:	add	x0, x22, x0
  404ba8:	mov	w1, #0x0                   	// #0
  404bac:	bl	4017a0 <memset@plt>
  404bb0:	mov	x1, x22
  404bb4:	mov	x0, x19
  404bb8:	bl	4030a8 <ferror@plt+0x16c8>
  404bbc:	add	x0, sp, #0x30
  404bc0:	mov	x22, x0
  404bc4:	ldr	x2, [x19, x20, lsl #3]
  404bc8:	strb	w2, [x0]
  404bcc:	add	x20, x20, #0x1
  404bd0:	add	x0, x0, #0x8
  404bd4:	cmp	x20, #0x8
  404bd8:	lsr	x1, x2, #8
  404bdc:	sturb	w1, [x0, #-7]
  404be0:	lsr	x1, x2, #16
  404be4:	sturb	w1, [x0, #-6]
  404be8:	lsr	x1, x2, #24
  404bec:	sturb	w1, [x0, #-5]
  404bf0:	lsr	x1, x2, #32
  404bf4:	sturb	w1, [x0, #-4]
  404bf8:	lsr	x1, x2, #40
  404bfc:	sturb	w1, [x0, #-3]
  404c00:	lsr	x1, x2, #48
  404c04:	lsr	x2, x2, #56
  404c08:	sturb	w1, [x0, #-2]
  404c0c:	sturb	w2, [x0, #-1]
  404c10:	b.ne	404bc4 <ferror@plt+0x31e4>  // b.any
  404c14:	ldr	x2, [x19, #232]
  404c18:	mov	x1, x22
  404c1c:	mov	x0, x21
  404c20:	bl	401620 <memcpy@plt>
  404c24:	adrp	x0, 41b000 <ferror@plt+0x19620>
  404c28:	mov	x2, #0x40                  	// #64
  404c2c:	mov	w1, #0x0                   	// #0
  404c30:	ldr	x3, [x0, #520]
  404c34:	mov	x0, x22
  404c38:	blr	x3
  404c3c:	mov	w0, #0x0                   	// #0
  404c40:	ldp	x19, x20, [sp, #16]
  404c44:	ldp	x21, x22, [sp, #32]
  404c48:	ldp	x29, x30, [sp], #112
  404c4c:	ret
  404c50:	mov	w0, #0xffffffff            	// #-1
  404c54:	b	404c40 <ferror@plt+0x3260>
  404c58:	stp	x29, x30, [sp, #-304]!
  404c5c:	cmp	x2, #0x0
  404c60:	ccmp	x3, #0x0, #0x4, eq  // eq = none
  404c64:	mov	x29, sp
  404c68:	stp	x19, x20, [sp, #16]
  404c6c:	stp	x21, x22, [sp, #32]
  404c70:	mov	x21, x2
  404c74:	mov	x22, x3
  404c78:	b.eq	404c90 <ferror@plt+0x32b0>  // b.none
  404c7c:	mov	w0, #0xffffffff            	// #-1
  404c80:	ldp	x19, x20, [sp, #16]
  404c84:	ldp	x21, x22, [sp, #32]
  404c88:	ldp	x29, x30, [sp], #304
  404c8c:	ret
  404c90:	mov	x19, x0
  404c94:	cbz	x0, 404c7c <ferror@plt+0x329c>
  404c98:	cmp	x4, #0x0
  404c9c:	mov	x2, x4
  404ca0:	mov	x3, x5
  404ca4:	ccmp	x5, #0x0, #0x4, eq  // eq = none
  404ca8:	b.ne	404c7c <ferror@plt+0x329c>  // b.any
  404cac:	sub	x0, x1, #0x1
  404cb0:	mov	x20, x1
  404cb4:	cmp	x0, #0x3f
  404cb8:	b.hi	404c7c <ferror@plt+0x329c>  // b.pmore
  404cbc:	cmp	x5, #0x40
  404cc0:	b.hi	404c7c <ferror@plt+0x329c>  // b.pmore
  404cc4:	add	x0, sp, #0x38
  404cc8:	cbz	x5, 404cfc <ferror@plt+0x331c>
  404ccc:	bl	404a30 <ferror@plt+0x3050>
  404cd0:	tbnz	w0, #31, 404c7c <ferror@plt+0x329c>
  404cd4:	mov	x2, x22
  404cd8:	mov	x1, x21
  404cdc:	add	x0, sp, #0x38
  404ce0:	bl	404b04 <ferror@plt+0x3124>
  404ce4:	mov	x2, x20
  404ce8:	mov	x1, x19
  404cec:	add	x0, sp, #0x38
  404cf0:	bl	404b28 <ferror@plt+0x3148>
  404cf4:	mov	w0, #0x0                   	// #0
  404cf8:	b	404c80 <ferror@plt+0x32a0>
  404cfc:	bl	4049d8 <ferror@plt+0x2ff8>
  404d00:	b	404cd0 <ferror@plt+0x32f0>
  404d04:	b	404c58 <ferror@plt+0x3278>
  404d08:	stp	x29, x30, [sp, #-320]!
  404d0c:	mov	x29, sp
  404d10:	stp	x19, x20, [sp, #16]
  404d14:	stp	x21, x22, [sp, #32]
  404d18:	mov	x21, x0
  404d1c:	mov	x22, x2
  404d20:	mov	x0, #0x8000                	// #32768
  404d24:	stp	x23, x24, [sp, #48]
  404d28:	mov	x23, x1
  404d2c:	bl	401750 <malloc@plt>
  404d30:	cbz	x0, 404df0 <ferror@plt+0x3410>
  404d34:	mov	x24, #0x8000                	// #32768
  404d38:	mov	x20, x0
  404d3c:	mov	x1, x22
  404d40:	add	x0, sp, #0x48
  404d44:	bl	4049d8 <ferror@plt+0x2ff8>
  404d48:	mov	x19, #0x0                   	// #0
  404d4c:	sub	x2, x24, x19
  404d50:	add	x0, x20, x19
  404d54:	mov	x3, x21
  404d58:	mov	x1, #0x1                   	// #1
  404d5c:	bl	4018e0 <fread@plt>
  404d60:	add	x19, x19, x0
  404d64:	cmp	x19, #0x8, lsl #12
  404d68:	b.eq	404dd4 <ferror@plt+0x33f4>  // b.none
  404d6c:	cbnz	x0, 404dc4 <ferror@plt+0x33e4>
  404d70:	mov	x0, x21
  404d74:	bl	4019e0 <ferror@plt>
  404d78:	cbnz	w0, 404de8 <ferror@plt+0x3408>
  404d7c:	cbz	x19, 404d90 <ferror@plt+0x33b0>
  404d80:	mov	x2, x19
  404d84:	mov	x1, x20
  404d88:	add	x0, sp, #0x48
  404d8c:	bl	404b04 <ferror@plt+0x3124>
  404d90:	mov	w19, #0x0                   	// #0
  404d94:	mov	x2, x22
  404d98:	mov	x1, x23
  404d9c:	add	x0, sp, #0x48
  404da0:	bl	404b28 <ferror@plt+0x3148>
  404da4:	mov	x0, x20
  404da8:	bl	401900 <free@plt>
  404dac:	mov	w0, w19
  404db0:	ldp	x19, x20, [sp, #16]
  404db4:	ldp	x21, x22, [sp, #32]
  404db8:	ldp	x23, x24, [sp, #48]
  404dbc:	ldp	x29, x30, [sp], #320
  404dc0:	ret
  404dc4:	mov	x0, x21
  404dc8:	bl	401860 <feof@plt>
  404dcc:	cbz	w0, 404d4c <ferror@plt+0x336c>
  404dd0:	b	404d7c <ferror@plt+0x339c>
  404dd4:	mov	x2, x19
  404dd8:	mov	x1, x20
  404ddc:	add	x0, sp, #0x48
  404de0:	bl	404b04 <ferror@plt+0x3124>
  404de4:	b	404d48 <ferror@plt+0x3368>
  404de8:	mov	w19, #0xffffffff            	// #-1
  404dec:	b	404da4 <ferror@plt+0x33c4>
  404df0:	mov	w19, #0xffffffff            	// #-1
  404df4:	b	404dac <ferror@plt+0x33cc>
  404df8:	mov	w0, #0x1                   	// #1
  404dfc:	b	402da0 <ferror@plt+0x13c0>
  404e00:	stp	x29, x30, [sp, #-112]!
  404e04:	mov	x29, sp
  404e08:	stp	x21, x22, [sp, #32]
  404e0c:	mov	x21, x2
  404e10:	mov	x22, x3
  404e14:	stp	x19, x20, [sp, #16]
  404e18:	mov	x19, #0xffffffffffffffff    	// #-1
  404e1c:	mov	x20, #0x0                   	// #0
  404e20:	stp	x23, x24, [sp, #48]
  404e24:	mov	w23, #0x0                   	// #0
  404e28:	stp	x25, x26, [sp, #64]
  404e2c:	mov	x25, x1
  404e30:	mov	x26, x21
  404e34:	stp	x27, x28, [sp, #80]
  404e38:	mov	x27, x0
  404e3c:	bl	401650 <strlen@plt>
  404e40:	mov	x24, x0
  404e44:	mov	w28, #0x1                   	// #1
  404e48:	ldr	x3, [x25, x20, lsl #3]
  404e4c:	cbnz	x3, 404e60 <ferror@plt+0x3480>
  404e50:	cmp	w23, #0x0
  404e54:	mov	x0, #0xfffffffffffffffe    	// #-2
  404e58:	csel	x19, x19, x0, eq  // eq = none
  404e5c:	b	404e90 <ferror@plt+0x34b0>
  404e60:	mov	x2, x24
  404e64:	mov	x1, x27
  404e68:	mov	x0, x3
  404e6c:	str	x3, [sp, #104]
  404e70:	bl	401760 <strncmp@plt>
  404e74:	cbnz	w0, 404ebc <ferror@plt+0x34dc>
  404e78:	ldr	x3, [sp, #104]
  404e7c:	mov	x0, x3
  404e80:	bl	401650 <strlen@plt>
  404e84:	cmp	x0, x24
  404e88:	b.ne	404eb0 <ferror@plt+0x34d0>  // b.any
  404e8c:	mov	x19, x20
  404e90:	mov	x0, x19
  404e94:	ldp	x19, x20, [sp, #16]
  404e98:	ldp	x21, x22, [sp, #32]
  404e9c:	ldp	x23, x24, [sp, #48]
  404ea0:	ldp	x25, x26, [sp, #64]
  404ea4:	ldp	x27, x28, [sp, #80]
  404ea8:	ldp	x29, x30, [sp], #112
  404eac:	ret
  404eb0:	cmn	x19, #0x1
  404eb4:	b.ne	404ec8 <ferror@plt+0x34e8>  // b.any
  404eb8:	mov	x19, x20
  404ebc:	add	x20, x20, #0x1
  404ec0:	add	x26, x26, x22
  404ec4:	b	404e48 <ferror@plt+0x3468>
  404ec8:	cbz	x21, 404ee8 <ferror@plt+0x3508>
  404ecc:	madd	x0, x19, x22, x21
  404ed0:	mov	x2, x22
  404ed4:	mov	x1, x26
  404ed8:	bl	401870 <memcmp@plt>
  404edc:	cmp	w0, #0x0
  404ee0:	csel	w23, w23, w28, eq  // eq = none
  404ee4:	b	404ebc <ferror@plt+0x34dc>
  404ee8:	mov	w23, #0x1                   	// #1
  404eec:	b	404ebc <ferror@plt+0x34dc>
  404ef0:	stp	x29, x30, [sp, #-48]!
  404ef4:	cmn	x2, #0x1
  404ef8:	mov	w2, #0x5                   	// #5
  404efc:	mov	x29, sp
  404f00:	stp	x19, x20, [sp, #16]
  404f04:	mov	x20, x1
  404f08:	str	x21, [sp, #32]
  404f0c:	mov	x21, x0
  404f10:	b.ne	404f6c <ferror@plt+0x358c>  // b.any
  404f14:	adrp	x1, 408000 <ferror@plt+0x6620>
  404f18:	add	x1, x1, #0xc0d
  404f1c:	mov	x0, #0x0                   	// #0
  404f20:	bl	401970 <dcgettext@plt>
  404f24:	mov	x2, x20
  404f28:	mov	x19, x0
  404f2c:	mov	w1, #0x8                   	// #8
  404f30:	mov	w0, #0x0                   	// #0
  404f34:	bl	406618 <ferror@plt+0x4c38>
  404f38:	mov	x20, x0
  404f3c:	mov	x1, x21
  404f40:	mov	w0, #0x1                   	// #1
  404f44:	bl	406878 <ferror@plt+0x4e98>
  404f48:	mov	x4, x0
  404f4c:	mov	x3, x20
  404f50:	mov	x2, x19
  404f54:	ldp	x19, x20, [sp, #16]
  404f58:	mov	w1, #0x0                   	// #0
  404f5c:	ldr	x21, [sp, #32]
  404f60:	mov	w0, #0x0                   	// #0
  404f64:	ldp	x29, x30, [sp], #48
  404f68:	b	401680 <error@plt>
  404f6c:	adrp	x1, 408000 <ferror@plt+0x6620>
  404f70:	add	x1, x1, #0xc28
  404f74:	b	404f1c <ferror@plt+0x353c>
  404f78:	stp	x29, x30, [sp, #-112]!
  404f7c:	mov	x29, sp
  404f80:	stp	x19, x20, [sp, #16]
  404f84:	adrp	x20, 41b000 <ferror@plt+0x19620>
  404f88:	mov	x19, x1
  404f8c:	adrp	x1, 408000 <ferror@plt+0x6620>
  404f90:	add	x1, x1, #0xc45
  404f94:	stp	x21, x22, [sp, #32]
  404f98:	mov	x22, x2
  404f9c:	mov	w2, #0x5                   	// #5
  404fa0:	stp	x23, x24, [sp, #48]
  404fa4:	mov	x21, #0x0                   	// #0
  404fa8:	stp	x25, x26, [sp, #64]
  404fac:	adrp	x26, 408000 <ferror@plt+0x6620>
  404fb0:	mov	x25, #0x0                   	// #0
  404fb4:	stp	x27, x28, [sp, #80]
  404fb8:	add	x26, x26, #0xc5a
  404fbc:	adrp	x27, 408000 <ferror@plt+0x6620>
  404fc0:	str	x0, [sp, #104]
  404fc4:	mov	x0, #0x0                   	// #0
  404fc8:	bl	401970 <dcgettext@plt>
  404fcc:	add	x27, x27, #0xc62
  404fd0:	ldr	x1, [x20, #648]
  404fd4:	bl	401980 <fputs_unlocked@plt>
  404fd8:	ldr	x0, [sp, #104]
  404fdc:	ldr	x23, [x20, #648]
  404fe0:	ldr	x24, [x0, x21, lsl #3]
  404fe4:	cbnz	x24, 40500c <ferror@plt+0x362c>
  404fe8:	mov	x1, x23
  404fec:	mov	w0, #0xa                   	// #10
  404ff0:	ldp	x19, x20, [sp, #16]
  404ff4:	ldp	x21, x22, [sp, #32]
  404ff8:	ldp	x23, x24, [sp, #48]
  404ffc:	ldp	x25, x26, [sp, #64]
  405000:	ldp	x27, x28, [sp, #80]
  405004:	ldp	x29, x30, [sp], #112
  405008:	b	401700 <putc_unlocked@plt>
  40500c:	mov	x28, x19
  405010:	cbz	x21, 405028 <ferror@plt+0x3648>
  405014:	mov	x2, x22
  405018:	mov	x1, x19
  40501c:	mov	x0, x25
  405020:	bl	401870 <memcmp@plt>
  405024:	cbz	w0, 405054 <ferror@plt+0x3674>
  405028:	mov	x0, x24
  40502c:	bl	406880 <ferror@plt+0x4ea0>
  405030:	mov	x2, x26
  405034:	mov	x3, x0
  405038:	mov	w1, #0x1                   	// #1
  40503c:	mov	x0, x23
  405040:	bl	4018a0 <__fprintf_chk@plt>
  405044:	add	x21, x21, #0x1
  405048:	add	x19, x19, x22
  40504c:	mov	x25, x28
  405050:	b	404fd8 <ferror@plt+0x35f8>
  405054:	mov	x0, x24
  405058:	bl	406880 <ferror@plt+0x4ea0>
  40505c:	mov	x2, x27
  405060:	mov	x3, x0
  405064:	mov	w1, #0x1                   	// #1
  405068:	mov	x0, x23
  40506c:	mov	x28, x25
  405070:	bl	4018a0 <__fprintf_chk@plt>
  405074:	b	405044 <ferror@plt+0x3664>
  405078:	stp	x29, x30, [sp, #-64]!
  40507c:	mov	x29, sp
  405080:	stp	x19, x20, [sp, #16]
  405084:	mov	x19, x2
  405088:	mov	x20, x3
  40508c:	stp	x21, x22, [sp, #32]
  405090:	mov	x22, x1
  405094:	mov	x21, x4
  405098:	mov	x3, x4
  40509c:	mov	x2, x20
  4050a0:	mov	x1, x19
  4050a4:	stp	x23, x24, [sp, #48]
  4050a8:	mov	x24, x0
  4050ac:	mov	x23, x5
  4050b0:	mov	x0, x22
  4050b4:	bl	404e00 <ferror@plt+0x3420>
  4050b8:	tbz	x0, #63, 4050e4 <ferror@plt+0x3704>
  4050bc:	mov	x2, x0
  4050c0:	mov	x1, x22
  4050c4:	mov	x0, x24
  4050c8:	bl	404ef0 <ferror@plt+0x3510>
  4050cc:	mov	x0, x19
  4050d0:	mov	x2, x21
  4050d4:	mov	x1, x20
  4050d8:	bl	404f78 <ferror@plt+0x3598>
  4050dc:	blr	x23
  4050e0:	mov	x0, #0xffffffffffffffff    	// #-1
  4050e4:	ldp	x19, x20, [sp, #16]
  4050e8:	ldp	x21, x22, [sp, #32]
  4050ec:	ldp	x23, x24, [sp, #48]
  4050f0:	ldp	x29, x30, [sp], #64
  4050f4:	ret
  4050f8:	stp	x29, x30, [sp, #-64]!
  4050fc:	mov	x29, sp
  405100:	stp	x19, x20, [sp, #16]
  405104:	mov	x19, x1
  405108:	mov	x20, x2
  40510c:	stp	x21, x22, [sp, #32]
  405110:	mov	x22, x0
  405114:	mov	x21, x3
  405118:	str	x23, [sp, #48]
  40511c:	ldr	x23, [x19]
  405120:	cbz	x23, 405140 <ferror@plt+0x3760>
  405124:	mov	x1, x20
  405128:	mov	x2, x21
  40512c:	mov	x0, x22
  405130:	add	x19, x19, #0x8
  405134:	add	x20, x20, x21
  405138:	bl	401870 <memcmp@plt>
  40513c:	cbnz	w0, 40511c <ferror@plt+0x373c>
  405140:	mov	x0, x23
  405144:	ldp	x19, x20, [sp, #16]
  405148:	ldp	x21, x22, [sp, #32]
  40514c:	ldr	x23, [sp, #48]
  405150:	ldp	x29, x30, [sp], #64
  405154:	ret
  405158:	adrp	x1, 41b000 <ferror@plt+0x19620>
  40515c:	str	x0, [x1, #752]
  405160:	ret
  405164:	adrp	x1, 41b000 <ferror@plt+0x19620>
  405168:	strb	w0, [x1, #760]
  40516c:	ret
  405170:	stp	x29, x30, [sp, #-48]!
  405174:	adrp	x0, 41b000 <ferror@plt+0x19620>
  405178:	mov	x29, sp
  40517c:	ldr	x0, [x0, #672]
  405180:	stp	x19, x20, [sp, #16]
  405184:	stp	x21, x22, [sp, #32]
  405188:	bl	407ba4 <ferror@plt+0x61c4>
  40518c:	cbz	w0, 405220 <ferror@plt+0x3840>
  405190:	adrp	x21, 41b000 <ferror@plt+0x19620>
  405194:	add	x0, x21, #0x2f0
  405198:	ldrb	w22, [x0, #8]
  40519c:	bl	4019c0 <__errno_location@plt>
  4051a0:	mov	x19, x0
  4051a4:	cbz	w22, 4051b4 <ferror@plt+0x37d4>
  4051a8:	ldr	w0, [x0]
  4051ac:	cmp	w0, #0x20
  4051b0:	b.eq	405220 <ferror@plt+0x3840>  // b.none
  4051b4:	mov	w2, #0x5                   	// #5
  4051b8:	adrp	x1, 408000 <ferror@plt+0x6620>
  4051bc:	mov	x0, #0x0                   	// #0
  4051c0:	add	x1, x1, #0xc67
  4051c4:	bl	401970 <dcgettext@plt>
  4051c8:	mov	x20, x0
  4051cc:	ldr	x0, [x21, #752]
  4051d0:	cbz	x0, 405204 <ferror@plt+0x3824>
  4051d4:	ldr	w19, [x19]
  4051d8:	bl	40673c <ferror@plt+0x4d5c>
  4051dc:	adrp	x2, 408000 <ferror@plt+0x6620>
  4051e0:	mov	x3, x0
  4051e4:	mov	x4, x20
  4051e8:	add	x2, x2, #0xc73
  4051ec:	mov	w1, w19
  4051f0:	mov	w0, #0x0                   	// #0
  4051f4:	bl	401680 <error@plt>
  4051f8:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4051fc:	ldr	w0, [x0, #544]
  405200:	bl	401630 <_exit@plt>
  405204:	ldr	w1, [x19]
  405208:	mov	x3, x20
  40520c:	adrp	x2, 408000 <ferror@plt+0x6620>
  405210:	mov	w0, #0x0                   	// #0
  405214:	add	x2, x2, #0xc64
  405218:	bl	401680 <error@plt>
  40521c:	b	4051f8 <ferror@plt+0x3818>
  405220:	adrp	x0, 41b000 <ferror@plt+0x19620>
  405224:	ldr	x0, [x0, #648]
  405228:	bl	407ba4 <ferror@plt+0x61c4>
  40522c:	cbnz	w0, 4051f8 <ferror@plt+0x3818>
  405230:	ldp	x19, x20, [sp, #16]
  405234:	ldp	x21, x22, [sp, #32]
  405238:	ldp	x29, x30, [sp], #48
  40523c:	ret
  405240:	b	401840 <posix_fadvise@plt>
  405244:	cbz	x0, 405274 <ferror@plt+0x3894>
  405248:	stp	x29, x30, [sp, #-32]!
  40524c:	mov	x29, sp
  405250:	str	x19, [sp, #16]
  405254:	mov	w19, w1
  405258:	bl	4016f0 <fileno@plt>
  40525c:	mov	w3, w19
  405260:	mov	x2, #0x0                   	// #0
  405264:	ldr	x19, [sp, #16]
  405268:	mov	x1, #0x0                   	// #0
  40526c:	ldp	x29, x30, [sp], #32
  405270:	b	401840 <posix_fadvise@plt>
  405274:	ret
  405278:	stp	x29, x30, [sp, #-48]!
  40527c:	mov	x29, sp
  405280:	stp	x19, x20, [sp, #16]
  405284:	str	x21, [sp, #32]
  405288:	mov	x21, x1
  40528c:	bl	401740 <fopen@plt>
  405290:	mov	x19, x0
  405294:	cbz	x0, 4052cc <ferror@plt+0x38ec>
  405298:	bl	4016f0 <fileno@plt>
  40529c:	cmp	w0, #0x2
  4052a0:	b.hi	4052cc <ferror@plt+0x38ec>  // b.pmore
  4052a4:	bl	40688c <ferror@plt+0x4eac>
  4052a8:	mov	w20, w0
  4052ac:	tbz	w0, #31, 4052e0 <ferror@plt+0x3900>
  4052b0:	bl	4019c0 <__errno_location@plt>
  4052b4:	mov	x20, x0
  4052b8:	mov	x0, x19
  4052bc:	ldr	w21, [x20]
  4052c0:	bl	4077ac <ferror@plt+0x5dcc>
  4052c4:	str	w21, [x20]
  4052c8:	mov	x19, #0x0                   	// #0
  4052cc:	mov	x0, x19
  4052d0:	ldp	x19, x20, [sp, #16]
  4052d4:	ldr	x21, [sp, #32]
  4052d8:	ldp	x29, x30, [sp], #48
  4052dc:	ret
  4052e0:	mov	x0, x19
  4052e4:	bl	4077ac <ferror@plt+0x5dcc>
  4052e8:	cbz	w0, 405308 <ferror@plt+0x3928>
  4052ec:	bl	4019c0 <__errno_location@plt>
  4052f0:	mov	x19, x0
  4052f4:	mov	w0, w20
  4052f8:	ldr	w21, [x19]
  4052fc:	bl	4017f0 <close@plt>
  405300:	str	w21, [x19]
  405304:	b	4052c8 <ferror@plt+0x38e8>
  405308:	mov	x1, x21
  40530c:	mov	w0, w20
  405310:	bl	4017b0 <fdopen@plt>
  405314:	mov	x19, x0
  405318:	cbnz	x0, 4052cc <ferror@plt+0x38ec>
  40531c:	b	4052ec <ferror@plt+0x390c>
  405320:	stp	x29, x30, [sp, #-48]!
  405324:	mov	x29, sp
  405328:	stp	x19, x20, [sp, #16]
  40532c:	str	x21, [sp, #32]
  405330:	cbnz	x0, 40534c <ferror@plt+0x396c>
  405334:	adrp	x0, 41b000 <ferror@plt+0x19620>
  405338:	ldr	x1, [x0, #648]
  40533c:	adrp	x0, 408000 <ferror@plt+0x6620>
  405340:	add	x0, x0, #0xc7a
  405344:	bl	401660 <fputs@plt>
  405348:	bl	401830 <abort@plt>
  40534c:	mov	x19, x0
  405350:	mov	w1, #0x2f                  	// #47
  405354:	bl	401800 <strrchr@plt>
  405358:	mov	x20, x0
  40535c:	cbz	x0, 4053ac <ferror@plt+0x39cc>
  405360:	add	x21, x0, #0x1
  405364:	sub	x0, x21, x19
  405368:	cmp	x0, #0x6
  40536c:	b.le	4053ac <ferror@plt+0x39cc>
  405370:	adrp	x1, 408000 <ferror@plt+0x6620>
  405374:	sub	x0, x20, #0x6
  405378:	add	x1, x1, #0xcb2
  40537c:	mov	x2, #0x7                   	// #7
  405380:	bl	401760 <strncmp@plt>
  405384:	cbnz	w0, 4053ac <ferror@plt+0x39cc>
  405388:	adrp	x1, 408000 <ferror@plt+0x6620>
  40538c:	mov	x0, x21
  405390:	add	x1, x1, #0xcba
  405394:	mov	x2, #0x3                   	// #3
  405398:	bl	401760 <strncmp@plt>
  40539c:	cbnz	w0, 4053cc <ferror@plt+0x39ec>
  4053a0:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4053a4:	add	x19, x20, #0x4
  4053a8:	str	x19, [x0, #688]
  4053ac:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4053b0:	ldr	x21, [sp, #32]
  4053b4:	str	x19, [x0, #768]
  4053b8:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4053bc:	str	x19, [x0, #640]
  4053c0:	ldp	x19, x20, [sp, #16]
  4053c4:	ldp	x29, x30, [sp], #48
  4053c8:	ret
  4053cc:	mov	x19, x21
  4053d0:	b	4053ac <ferror@plt+0x39cc>
  4053d4:	stp	xzr, xzr, [x8]
  4053d8:	cmp	w0, #0xa
  4053dc:	stp	xzr, xzr, [x8, #16]
  4053e0:	stp	xzr, xzr, [x8, #32]
  4053e4:	str	xzr, [x8, #48]
  4053e8:	b.ne	4053f8 <ferror@plt+0x3a18>  // b.any
  4053ec:	stp	x29, x30, [sp, #-16]!
  4053f0:	mov	x29, sp
  4053f4:	bl	401830 <abort@plt>
  4053f8:	str	w0, [x8]
  4053fc:	ret
  405400:	stp	x29, x30, [sp, #-48]!
  405404:	mov	w2, #0x5                   	// #5
  405408:	mov	x29, sp
  40540c:	stp	x19, x20, [sp, #16]
  405410:	mov	x20, x0
  405414:	str	x21, [sp, #32]
  405418:	mov	w21, w1
  40541c:	mov	x1, x0
  405420:	mov	x0, #0x0                   	// #0
  405424:	bl	401970 <dcgettext@plt>
  405428:	mov	x19, x0
  40542c:	cmp	x20, x0
  405430:	b.ne	4054a4 <ferror@plt+0x3ac4>  // b.any
  405434:	bl	407c74 <ferror@plt+0x6294>
  405438:	ldrb	w2, [x0]
  40543c:	and	w2, w2, #0xffffffdf
  405440:	cmp	w2, #0x55
  405444:	b.ne	4054b8 <ferror@plt+0x3ad8>  // b.any
  405448:	ldrb	w1, [x0, #1]
  40544c:	and	w1, w1, #0xffffffdf
  405450:	cmp	w1, #0x54
  405454:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  405458:	ldrb	w1, [x0, #2]
  40545c:	and	w1, w1, #0xffffffdf
  405460:	cmp	w1, #0x46
  405464:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  405468:	ldrb	w1, [x0, #3]
  40546c:	cmp	w1, #0x2d
  405470:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  405474:	ldrb	w1, [x0, #4]
  405478:	cmp	w1, #0x38
  40547c:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  405480:	ldrb	w0, [x0, #5]
  405484:	cbnz	w0, 405530 <ferror@plt+0x3b50>
  405488:	ldrb	w1, [x19]
  40548c:	adrp	x0, 408000 <ferror@plt+0x6620>
  405490:	adrp	x19, 408000 <ferror@plt+0x6620>
  405494:	add	x0, x0, #0xcc0
  405498:	cmp	w1, #0x60
  40549c:	add	x19, x19, #0xccb
  4054a0:	csel	x19, x19, x0, eq  // eq = none
  4054a4:	mov	x0, x19
  4054a8:	ldp	x19, x20, [sp, #16]
  4054ac:	ldr	x21, [sp, #32]
  4054b0:	ldp	x29, x30, [sp], #48
  4054b4:	ret
  4054b8:	cmp	w2, #0x47
  4054bc:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  4054c0:	ldrb	w1, [x0, #1]
  4054c4:	and	w1, w1, #0xffffffdf
  4054c8:	cmp	w1, #0x42
  4054cc:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  4054d0:	ldrb	w1, [x0, #2]
  4054d4:	cmp	w1, #0x31
  4054d8:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  4054dc:	ldrb	w1, [x0, #3]
  4054e0:	cmp	w1, #0x38
  4054e4:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  4054e8:	ldrb	w1, [x0, #4]
  4054ec:	cmp	w1, #0x30
  4054f0:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  4054f4:	ldrb	w1, [x0, #5]
  4054f8:	cmp	w1, #0x33
  4054fc:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  405500:	ldrb	w1, [x0, #6]
  405504:	cmp	w1, #0x30
  405508:	b.ne	405530 <ferror@plt+0x3b50>  // b.any
  40550c:	ldrb	w0, [x0, #7]
  405510:	cbnz	w0, 405530 <ferror@plt+0x3b50>
  405514:	ldrb	w1, [x19]
  405518:	adrp	x0, 408000 <ferror@plt+0x6620>
  40551c:	adrp	x19, 408000 <ferror@plt+0x6620>
  405520:	add	x0, x0, #0xcc4
  405524:	cmp	w1, #0x60
  405528:	add	x19, x19, #0xcc7
  40552c:	b	4054a0 <ferror@plt+0x3ac0>
  405530:	adrp	x0, 408000 <ferror@plt+0x6620>
  405534:	adrp	x19, 408000 <ferror@plt+0x6620>
  405538:	cmp	w21, #0x9
  40553c:	add	x0, x0, #0xccf
  405540:	add	x19, x19, #0xcbe
  405544:	b	4054a0 <ferror@plt+0x3ac0>
  405548:	sub	sp, sp, #0xf0
  40554c:	stp	x29, x30, [sp, #16]
  405550:	add	x29, sp, #0x10
  405554:	stp	x19, x20, [sp, #32]
  405558:	stp	x21, x22, [sp, #48]
  40555c:	mov	x21, x2
  405560:	stp	x23, x24, [sp, #64]
  405564:	mov	x24, x3
  405568:	stp	x25, x26, [sp, #80]
  40556c:	mov	w25, w4
  405570:	mov	x26, x0
  405574:	stp	x27, x28, [sp, #96]
  405578:	str	x1, [sp, #112]
  40557c:	str	w5, [sp, #120]
  405580:	str	x7, [sp, #128]
  405584:	str	x6, [sp, #152]
  405588:	bl	401910 <__ctype_get_mb_cur_max@plt>
  40558c:	str	x0, [sp, #160]
  405590:	cmp	w25, #0xa
  405594:	ldr	x0, [sp, #120]
  405598:	str	xzr, [sp, #136]
  40559c:	ubfx	x28, x0, #1, #1
  4055a0:	mov	w0, #0x1                   	// #1
  4055a4:	str	w0, [sp, #148]
  4055a8:	b.hi	4057a4 <ferror@plt+0x3dc4>  // b.pmore
  4055ac:	mov	w20, #0x0                   	// #0
  4055b0:	mov	w23, #0x0                   	// #0
  4055b4:	mov	w22, #0x0                   	// #0
  4055b8:	mov	x10, #0x0                   	// #0
  4055bc:	mov	x6, #0x0                   	// #0
  4055c0:	adrp	x0, 408000 <ferror@plt+0x6620>
  4055c4:	add	x0, x0, #0xd20
  4055c8:	ldrb	w0, [x0, w25, uxtw]
  4055cc:	adr	x1, 4055d8 <ferror@plt+0x3bf8>
  4055d0:	add	x0, x1, w0, sxtb #2
  4055d4:	br	x0
  4055d8:	ldr	x0, [sp, #112]
  4055dc:	mov	w28, #0x0                   	// #0
  4055e0:	str	x0, [sp, #136]
  4055e4:	b	4055c0 <ferror@plt+0x3be0>
  4055e8:	mov	w28, #0x0                   	// #0
  4055ec:	mov	x19, #0x0                   	// #0
  4055f0:	b	405610 <ferror@plt+0x3c30>
  4055f4:	mov	w28, #0x1                   	// #1
  4055f8:	adrp	x6, 408000 <ferror@plt+0x6620>
  4055fc:	mov	w22, w28
  405600:	add	x6, x6, #0xcbe
  405604:	mov	x10, #0x1                   	// #1
  405608:	mov	x19, #0x0                   	// #0
  40560c:	mov	w25, #0x5                   	// #5
  405610:	ldr	x0, [sp, #136]
  405614:	mov	x13, #0x0                   	// #0
  405618:	str	w20, [sp, #144]
  40561c:	ldr	x27, [sp, #112]
  405620:	str	x0, [sp, #112]
  405624:	cmn	x24, #0x1
  405628:	b.ne	406044 <ferror@plt+0x4664>  // b.any
  40562c:	ldrb	w0, [x21, x13]
  405630:	cmp	w0, #0x0
  405634:	cset	w14, ne  // ne = any
  405638:	cmp	w25, #0x2
  40563c:	cbnz	w14, 4057c8 <ferror@plt+0x3de8>
  405640:	cset	w0, eq  // eq = none
  405644:	cmp	x19, #0x0
  405648:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  40564c:	b.eq	405654 <ferror@plt+0x3c74>  // b.none
  405650:	cbnz	w28, 4058dc <ferror@plt+0x3efc>
  405654:	eor	w5, w28, #0x1
  405658:	ands	w0, w0, w5
  40565c:	b.eq	4060a8 <ferror@plt+0x46c8>  // b.none
  405660:	ldr	w1, [sp, #144]
  405664:	cbz	w1, 40606c <ferror@plt+0x468c>
  405668:	ldr	w0, [sp, #148]
  40566c:	cbz	w0, 40604c <ferror@plt+0x466c>
  405670:	ldr	w5, [sp, #120]
  405674:	mov	x3, x24
  405678:	ldr	x1, [sp, #112]
  40567c:	mov	x2, x21
  405680:	ldr	x7, [sp, #128]
  405684:	mov	w4, #0x5                   	// #5
  405688:	ldr	x6, [sp, #152]
  40568c:	ldr	x0, [sp, #240]
  405690:	str	x0, [sp]
  405694:	mov	x0, x26
  405698:	bl	405548 <ferror@plt+0x3b68>
  40569c:	b	406088 <ferror@plt+0x46a8>
  4056a0:	adrp	x6, 408000 <ferror@plt+0x6620>
  4056a4:	add	x6, x6, #0xcbe
  4056a8:	cbnz	w28, 4057bc <ferror@plt+0x3ddc>
  4056ac:	ldr	x0, [sp, #112]
  4056b0:	cbz	x0, 4056bc <ferror@plt+0x3cdc>
  4056b4:	mov	w0, #0x22                  	// #34
  4056b8:	strb	w0, [x26]
  4056bc:	mov	x10, #0x1                   	// #1
  4056c0:	mov	w22, #0x1                   	// #1
  4056c4:	mov	x19, x10
  4056c8:	b	405610 <ferror@plt+0x3c30>
  4056cc:	cmp	w25, #0xa
  4056d0:	b.eq	4056fc <ferror@plt+0x3d1c>  // b.none
  4056d4:	mov	w1, w25
  4056d8:	adrp	x0, 408000 <ferror@plt+0x6620>
  4056dc:	add	x0, x0, #0xcd1
  4056e0:	bl	405400 <ferror@plt+0x3a20>
  4056e4:	mov	w1, w25
  4056e8:	str	x0, [sp, #128]
  4056ec:	adrp	x0, 408000 <ferror@plt+0x6620>
  4056f0:	add	x0, x0, #0xccf
  4056f4:	bl	405400 <ferror@plt+0x3a20>
  4056f8:	str	x0, [sp, #240]
  4056fc:	mov	x19, #0x0                   	// #0
  405700:	cbnz	w28, 405710 <ferror@plt+0x3d30>
  405704:	ldr	x0, [sp, #128]
  405708:	ldrb	w0, [x0, x19]
  40570c:	cbnz	w0, 405728 <ferror@plt+0x3d48>
  405710:	ldr	x0, [sp, #240]
  405714:	mov	w22, #0x1                   	// #1
  405718:	bl	401650 <strlen@plt>
  40571c:	mov	x10, x0
  405720:	ldr	x6, [sp, #240]
  405724:	b	405610 <ferror@plt+0x3c30>
  405728:	ldr	x1, [sp, #112]
  40572c:	cmp	x1, x19
  405730:	b.ls	405738 <ferror@plt+0x3d58>  // b.plast
  405734:	strb	w0, [x26, x19]
  405738:	add	x19, x19, #0x1
  40573c:	b	405704 <ferror@plt+0x3d24>
  405740:	cbnz	w28, 40578c <ferror@plt+0x3dac>
  405744:	mov	w22, #0x1                   	// #1
  405748:	ldr	x0, [sp, #112]
  40574c:	adrp	x6, 408000 <ferror@plt+0x6620>
  405750:	add	x6, x6, #0xccf
  405754:	cbz	x0, 405760 <ferror@plt+0x3d80>
  405758:	mov	w0, #0x27                  	// #39
  40575c:	strb	w0, [x26]
  405760:	mov	x10, #0x1                   	// #1
  405764:	mov	w28, #0x0                   	// #0
  405768:	mov	x19, x10
  40576c:	b	40579c <ferror@plt+0x3dbc>
  405770:	cbz	w28, 405748 <ferror@plt+0x3d68>
  405774:	adrp	x6, 408000 <ferror@plt+0x6620>
  405778:	mov	x10, #0x1                   	// #1
  40577c:	add	x6, x6, #0xccf
  405780:	b	4055ec <ferror@plt+0x3c0c>
  405784:	mov	w28, #0x1                   	// #1
  405788:	mov	w22, w28
  40578c:	adrp	x6, 408000 <ferror@plt+0x6620>
  405790:	add	x6, x6, #0xccf
  405794:	mov	x10, #0x1                   	// #1
  405798:	mov	x19, #0x0                   	// #0
  40579c:	mov	w25, #0x2                   	// #2
  4057a0:	b	405610 <ferror@plt+0x3c30>
  4057a4:	bl	401830 <abort@plt>
  4057a8:	mov	w28, #0x0                   	// #0
  4057ac:	mov	w22, #0x1                   	// #1
  4057b0:	b	4055ec <ferror@plt+0x3c0c>
  4057b4:	mov	w28, #0x1                   	// #1
  4057b8:	b	40578c <ferror@plt+0x3dac>
  4057bc:	mov	w22, w28
  4057c0:	mov	x10, #0x1                   	// #1
  4057c4:	b	4055ec <ferror@plt+0x3c0c>
  4057c8:	add	x0, x21, x13
  4057cc:	str	x0, [sp, #136]
  4057d0:	cset	w3, ne  // ne = any
  4057d4:	ands	w3, w22, w3
  4057d8:	b.eq	40588c <ferror@plt+0x3eac>  // b.none
  4057dc:	cbz	x10, 40588c <ferror@plt+0x3eac>
  4057e0:	cmp	x10, #0x1
  4057e4:	add	x20, x13, x10
  4057e8:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  4057ec:	b.ne	40581c <ferror@plt+0x3e3c>  // b.any
  4057f0:	mov	x0, x21
  4057f4:	stp	x13, x6, [sp, #168]
  4057f8:	str	x10, [sp, #184]
  4057fc:	str	w3, [sp, #192]
  405800:	str	w14, [sp, #200]
  405804:	bl	401650 <strlen@plt>
  405808:	ldp	x13, x6, [sp, #168]
  40580c:	mov	x24, x0
  405810:	ldr	w3, [sp, #192]
  405814:	ldr	w14, [sp, #200]
  405818:	ldr	x10, [sp, #184]
  40581c:	cmp	x20, x24
  405820:	b.hi	40588c <ferror@plt+0x3eac>  // b.pmore
  405824:	ldr	x0, [sp, #136]
  405828:	mov	x2, x10
  40582c:	mov	x1, x6
  405830:	stp	x6, x10, [sp, #168]
  405834:	str	x13, [sp, #184]
  405838:	str	w3, [sp, #192]
  40583c:	str	w14, [sp, #200]
  405840:	bl	401870 <memcmp@plt>
  405844:	ldr	w3, [sp, #192]
  405848:	ldr	w14, [sp, #200]
  40584c:	ldp	x6, x10, [sp, #168]
  405850:	ldr	x13, [sp, #184]
  405854:	cbnz	w0, 40588c <ferror@plt+0x3eac>
  405858:	cbnz	w28, 4060d4 <ferror@plt+0x46f4>
  40585c:	mov	w18, w3
  405860:	ldr	x0, [sp, #136]
  405864:	ldrb	w7, [x0]
  405868:	cmp	w7, #0x3f
  40586c:	b.ls	4058b4 <ferror@plt+0x3ed4>  // b.plast
  405870:	cmp	w7, #0x5a
  405874:	b.hi	405968 <ferror@plt+0x3f88>  // b.pmore
  405878:	cmp	w7, #0x40
  40587c:	b.eq	405978 <ferror@plt+0x3f98>  // b.none
  405880:	mov	w20, w14
  405884:	mov	w3, #0x0                   	// #0
  405888:	b	405bcc <ferror@plt+0x41ec>
  40588c:	mov	w18, #0x0                   	// #0
  405890:	b	405860 <ferror@plt+0x3e80>
  405894:	cmp	w0, #0x23
  405898:	b.hi	405978 <ferror@plt+0x3f98>  // b.pmore
  40589c:	adrp	x1, 408000 <ferror@plt+0x6620>
  4058a0:	add	x1, x1, #0xd2c
  4058a4:	ldrh	w0, [x1, w0, uxtw #1]
  4058a8:	adr	x1, 4058b4 <ferror@plt+0x3ed4>
  4058ac:	add	x0, x1, w0, sxth #2
  4058b0:	br	x0
  4058b4:	adrp	x0, 408000 <ferror@plt+0x6620>
  4058b8:	add	x0, x0, #0xd74
  4058bc:	ldrh	w0, [x0, w7, uxtw #1]
  4058c0:	adr	x1, 4058cc <ferror@plt+0x3eec>
  4058c4:	add	x0, x1, w0, sxth #2
  4058c8:	br	x0
  4058cc:	mov	w0, #0x72                  	// #114
  4058d0:	cmp	w28, #0x0
  4058d4:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4058d8:	b.ne	4058e8 <ferror@plt+0x3f08>  // b.any
  4058dc:	mov	w25, #0x2                   	// #2
  4058e0:	b	405b24 <ferror@plt+0x4144>
  4058e4:	mov	w0, #0x62                  	// #98
  4058e8:	cbz	w22, 405aac <ferror@plt+0x40cc>
  4058ec:	mov	w7, w0
  4058f0:	mov	w20, #0x0                   	// #0
  4058f4:	cmp	w25, #0x2
  4058f8:	cset	w0, eq  // eq = none
  4058fc:	cbnz	w28, 405b24 <ferror@plt+0x4144>
  405900:	eor	w1, w23, #0x1
  405904:	ands	w0, w0, w1
  405908:	b.eq	40594c <ferror@plt+0x3f6c>  // b.none
  40590c:	cmp	x27, x19
  405910:	b.ls	40591c <ferror@plt+0x3f3c>  // b.plast
  405914:	mov	w1, #0x27                  	// #39
  405918:	strb	w1, [x26, x19]
  40591c:	add	x1, x19, #0x1
  405920:	cmp	x27, x1
  405924:	b.ls	405930 <ferror@plt+0x3f50>  // b.plast
  405928:	mov	w2, #0x24                  	// #36
  40592c:	strb	w2, [x26, x1]
  405930:	add	x1, x19, #0x2
  405934:	cmp	x27, x1
  405938:	b.ls	405944 <ferror@plt+0x3f64>  // b.plast
  40593c:	mov	w2, #0x27                  	// #39
  405940:	strb	w2, [x26, x1]
  405944:	add	x19, x19, #0x3
  405948:	mov	w23, w0
  40594c:	cmp	x27, x19
  405950:	b.ls	40595c <ferror@plt+0x3f7c>  // b.plast
  405954:	mov	w0, #0x5c                  	// #92
  405958:	strb	w0, [x26, x19]
  40595c:	add	x19, x19, #0x1
  405960:	mov	w3, w14
  405964:	b	405c08 <ferror@plt+0x4228>
  405968:	sub	w0, w7, #0x5b
  40596c:	and	w1, w0, #0xff
  405970:	cmp	w1, #0x23
  405974:	b.ls	405894 <ferror@plt+0x3eb4>  // b.plast
  405978:	ldr	x0, [sp, #160]
  40597c:	cmp	x0, #0x1
  405980:	b.ne	405d78 <ferror@plt+0x4398>  // b.any
  405984:	str	x13, [sp, #136]
  405988:	stp	x6, x10, [sp, #168]
  40598c:	str	w7, [sp, #184]
  405990:	str	w18, [sp, #192]
  405994:	str	w14, [sp, #200]
  405998:	bl	4018c0 <__ctype_b_loc@plt>
  40599c:	ldr	w7, [sp, #184]
  4059a0:	ldr	x0, [x0]
  4059a4:	ldp	x15, x6, [sp, #160]
  4059a8:	ldrh	w20, [x0, w7, uxtw #1]
  4059ac:	ldr	w18, [sp, #192]
  4059b0:	ldr	w14, [sp, #200]
  4059b4:	ldr	x13, [sp, #136]
  4059b8:	ubfx	x20, x20, #14, #1
  4059bc:	ldr	x10, [sp, #176]
  4059c0:	eor	w3, w20, #0x1
  4059c4:	and	w3, w22, w3
  4059c8:	ands	w3, w3, #0xff
  4059cc:	b.eq	405bcc <ferror@plt+0x41ec>  // b.none
  4059d0:	mov	w20, #0x0                   	// #0
  4059d4:	b	405ee8 <ferror@plt+0x4508>
  4059d8:	cbz	w22, 405aa4 <ferror@plt+0x40c4>
  4059dc:	cmp	w25, #0x2
  4059e0:	cset	w0, eq  // eq = none
  4059e4:	cbnz	w28, 4060d4 <ferror@plt+0x46f4>
  4059e8:	eor	w1, w23, #0x1
  4059ec:	ands	w1, w0, w1
  4059f0:	b.eq	405a9c <ferror@plt+0x40bc>  // b.none
  4059f4:	cmp	x27, x19
  4059f8:	b.ls	405a04 <ferror@plt+0x4024>  // b.plast
  4059fc:	mov	w0, #0x27                  	// #39
  405a00:	strb	w0, [x26, x19]
  405a04:	add	x0, x19, #0x1
  405a08:	cmp	x27, x0
  405a0c:	b.ls	405a18 <ferror@plt+0x4038>  // b.plast
  405a10:	mov	w2, #0x24                  	// #36
  405a14:	strb	w2, [x26, x0]
  405a18:	add	x0, x19, #0x2
  405a1c:	cmp	x27, x0
  405a20:	b.ls	405a2c <ferror@plt+0x404c>  // b.plast
  405a24:	mov	w2, #0x27                  	// #39
  405a28:	strb	w2, [x26, x0]
  405a2c:	add	x0, x19, #0x3
  405a30:	mov	w23, w1
  405a34:	cmp	x27, x0
  405a38:	b.ls	405a44 <ferror@plt+0x4064>  // b.plast
  405a3c:	mov	w1, #0x5c                  	// #92
  405a40:	strb	w1, [x26, x0]
  405a44:	add	x19, x0, #0x1
  405a48:	cbz	w3, 406018 <ferror@plt+0x4638>
  405a4c:	add	x1, x13, #0x1
  405a50:	cmp	x1, x24
  405a54:	b.cs	405a94 <ferror@plt+0x40b4>  // b.hs, b.nlast
  405a58:	ldrb	w1, [x21, x1]
  405a5c:	sub	w1, w1, #0x30
  405a60:	and	w1, w1, #0xff
  405a64:	cmp	w1, #0x9
  405a68:	b.hi	405a94 <ferror@plt+0x40b4>  // b.pmore
  405a6c:	cmp	x27, x19
  405a70:	b.ls	405a7c <ferror@plt+0x409c>  // b.plast
  405a74:	mov	w1, #0x30                  	// #48
  405a78:	strb	w1, [x26, x19]
  405a7c:	add	x1, x0, #0x2
  405a80:	cmp	x27, x1
  405a84:	b.ls	405a90 <ferror@plt+0x40b0>  // b.plast
  405a88:	mov	w2, #0x30                  	// #48
  405a8c:	strb	w2, [x26, x1]
  405a90:	add	x19, x0, #0x3
  405a94:	mov	w20, #0x0                   	// #0
  405a98:	b	406020 <ferror@plt+0x4640>
  405a9c:	mov	x0, x19
  405aa0:	b	405a34 <ferror@plt+0x4054>
  405aa4:	ldr	x0, [sp, #120]
  405aa8:	tbnz	w0, #0, 405c60 <ferror@plt+0x4280>
  405aac:	mov	w20, #0x0                   	// #0
  405ab0:	b	405884 <ferror@plt+0x3ea4>
  405ab4:	cmp	w25, #0x2
  405ab8:	b.eq	405b20 <ferror@plt+0x4140>  // b.none
  405abc:	cmp	w25, #0x5
  405ac0:	b.ne	405aac <ferror@plt+0x40cc>  // b.any
  405ac4:	ldr	x0, [sp, #120]
  405ac8:	tbz	w0, #2, 405aac <ferror@plt+0x40cc>
  405acc:	add	x1, x13, #0x2
  405ad0:	cmp	x1, x24
  405ad4:	b.cs	405aac <ferror@plt+0x40cc>  // b.hs, b.nlast
  405ad8:	ldr	x0, [sp, #136]
  405adc:	ldrb	w0, [x0, #1]
  405ae0:	cmp	w0, #0x3f
  405ae4:	b.ne	405aac <ferror@plt+0x40cc>  // b.any
  405ae8:	ldrb	w7, [x21, x1]
  405aec:	cmp	w7, #0x2f
  405af0:	b.hi	405b5c <ferror@plt+0x417c>  // b.pmore
  405af4:	cmp	w7, #0x20
  405af8:	b.ls	406030 <ferror@plt+0x4650>  // b.plast
  405afc:	sub	w2, w7, #0x21
  405b00:	cmp	w2, #0xe
  405b04:	b.hi	406028 <ferror@plt+0x4648>  // b.pmore
  405b08:	adrp	x0, 408000 <ferror@plt+0x6620>
  405b0c:	add	x0, x0, #0xdf4
  405b10:	ldrh	w0, [x0, w2, uxtw #1]
  405b14:	adr	x2, 405b20 <ferror@plt+0x4140>
  405b18:	add	x0, x2, w0, sxth #2
  405b1c:	br	x0
  405b20:	cbz	w28, 405aac <ferror@plt+0x40cc>
  405b24:	ldr	x0, [sp, #240]
  405b28:	cmp	w22, #0x0
  405b2c:	str	x0, [sp]
  405b30:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  405b34:	ldr	w0, [sp, #120]
  405b38:	mov	x3, x24
  405b3c:	mov	x2, x21
  405b40:	mov	x1, x27
  405b44:	and	w5, w0, #0xfffffffd
  405b48:	mov	x6, #0x0                   	// #0
  405b4c:	mov	w0, #0x4                   	// #4
  405b50:	csel	w4, w25, w0, ne  // ne = any
  405b54:	ldr	x7, [sp, #128]
  405b58:	b	405694 <ferror@plt+0x3cb4>
  405b5c:	sub	w2, w7, #0x3c
  405b60:	and	w2, w2, #0xff
  405b64:	cmp	w2, #0x2
  405b68:	b.hi	406030 <ferror@plt+0x4650>  // b.pmore
  405b6c:	cbnz	w28, 405b24 <ferror@plt+0x4144>
  405b70:	cmp	x27, x19
  405b74:	b.ls	405b80 <ferror@plt+0x41a0>  // b.plast
  405b78:	mov	w0, #0x3f                  	// #63
  405b7c:	strb	w0, [x26, x19]
  405b80:	add	x0, x19, #0x1
  405b84:	cmp	x27, x0
  405b88:	b.ls	405b94 <ferror@plt+0x41b4>  // b.plast
  405b8c:	mov	w2, #0x22                  	// #34
  405b90:	strb	w2, [x26, x0]
  405b94:	add	x0, x19, #0x2
  405b98:	cmp	x27, x0
  405b9c:	b.ls	405ba8 <ferror@plt+0x41c8>  // b.plast
  405ba0:	mov	w2, #0x22                  	// #34
  405ba4:	strb	w2, [x26, x0]
  405ba8:	add	x0, x19, #0x3
  405bac:	cmp	x27, x0
  405bb0:	b.ls	405bbc <ferror@plt+0x41dc>  // b.plast
  405bb4:	mov	w2, #0x3f                  	// #63
  405bb8:	strb	w2, [x26, x0]
  405bbc:	add	x19, x19, #0x4
  405bc0:	mov	x13, x1
  405bc4:	mov	w20, #0x0                   	// #0
  405bc8:	mov	w3, #0x0                   	// #0
  405bcc:	cmp	w25, #0x2
  405bd0:	eor	w0, w22, #0x1
  405bd4:	cset	w1, eq  // eq = none
  405bd8:	orr	w0, w1, w0
  405bdc:	tst	w0, #0xff
  405be0:	b.eq	405be8 <ferror@plt+0x4208>  // b.none
  405be4:	cbz	w28, 405c04 <ferror@plt+0x4224>
  405be8:	ldr	x0, [sp, #152]
  405bec:	cbz	x0, 405c04 <ferror@plt+0x4224>
  405bf0:	ldr	x1, [sp, #152]
  405bf4:	ubfx	x0, x7, #5, #8
  405bf8:	ldr	w0, [x1, x0, lsl #2]
  405bfc:	lsr	w0, w0, w7
  405c00:	tbnz	w0, #0, 4058f4 <ferror@plt+0x3f14>
  405c04:	cbnz	w18, 4058f4 <ferror@plt+0x3f14>
  405c08:	eor	w3, w3, #0x1
  405c0c:	tst	w23, w3
  405c10:	b.eq	405c40 <ferror@plt+0x4260>  // b.none
  405c14:	cmp	x27, x19
  405c18:	b.ls	405c24 <ferror@plt+0x4244>  // b.plast
  405c1c:	mov	w0, #0x27                  	// #39
  405c20:	strb	w0, [x26, x19]
  405c24:	add	x0, x19, #0x1
  405c28:	cmp	x27, x0
  405c2c:	b.ls	405c38 <ferror@plt+0x4258>  // b.plast
  405c30:	mov	w1, #0x27                  	// #39
  405c34:	strb	w1, [x26, x0]
  405c38:	add	x19, x19, #0x2
  405c3c:	mov	w23, #0x0                   	// #0
  405c40:	cmp	x27, x19
  405c44:	b.ls	405c4c <ferror@plt+0x426c>  // b.plast
  405c48:	strb	w7, [x26, x19]
  405c4c:	ldr	w0, [sp, #148]
  405c50:	cmp	w20, #0x0
  405c54:	add	x19, x19, #0x1
  405c58:	csel	w0, w0, wzr, ne  // ne = any
  405c5c:	str	w0, [sp, #148]
  405c60:	add	x13, x13, #0x1
  405c64:	b	405624 <ferror@plt+0x3c44>
  405c68:	mov	w0, #0x74                  	// #116
  405c6c:	b	4058d0 <ferror@plt+0x3ef0>
  405c70:	mov	w0, #0x76                  	// #118
  405c74:	b	4058e8 <ferror@plt+0x3f08>
  405c78:	cmp	w25, #0x2
  405c7c:	b.ne	405c90 <ferror@plt+0x42b0>  // b.any
  405c80:	cbnz	w28, 405b24 <ferror@plt+0x4144>
  405c84:	mov	w20, #0x0                   	// #0
  405c88:	mov	w3, #0x0                   	// #0
  405c8c:	b	405c08 <ferror@plt+0x4228>
  405c90:	cmp	w22, #0x0
  405c94:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  405c98:	b.eq	405ca0 <ferror@plt+0x42c0>  // b.none
  405c9c:	cbnz	x10, 405c84 <ferror@plt+0x42a4>
  405ca0:	mov	w0, w7
  405ca4:	b	4058d0 <ferror@plt+0x3ef0>
  405ca8:	mov	w0, #0x6e                  	// #110
  405cac:	b	4058d0 <ferror@plt+0x3ef0>
  405cb0:	mov	w0, #0x61                  	// #97
  405cb4:	b	4058e8 <ferror@plt+0x3f08>
  405cb8:	mov	w0, #0x66                  	// #102
  405cbc:	b	4058e8 <ferror@plt+0x3f08>
  405cc0:	cmn	x24, #0x1
  405cc4:	b.ne	405cf0 <ferror@plt+0x4310>  // b.any
  405cc8:	ldrb	w0, [x21, #1]
  405ccc:	cmp	w0, #0x0
  405cd0:	cset	w0, ne  // ne = any
  405cd4:	cbnz	w0, 405aac <ferror@plt+0x40cc>
  405cd8:	cbnz	x13, 405aac <ferror@plt+0x40cc>
  405cdc:	mov	w20, w14
  405ce0:	cmp	w25, #0x2
  405ce4:	csel	w3, w28, wzr, eq  // eq = none
  405ce8:	cbz	w3, 405bcc <ferror@plt+0x41ec>
  405cec:	b	4058dc <ferror@plt+0x3efc>
  405cf0:	cmp	x24, #0x1
  405cf4:	b	405cd0 <ferror@plt+0x42f0>
  405cf8:	mov	w20, #0x0                   	// #0
  405cfc:	b	405ce0 <ferror@plt+0x4300>
  405d00:	cmp	w25, #0x2
  405d04:	b.ne	406038 <ferror@plt+0x4658>  // b.any
  405d08:	cbnz	w28, 405b24 <ferror@plt+0x4144>
  405d0c:	ldr	x0, [sp, #112]
  405d10:	cmp	x27, #0x0
  405d14:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  405d18:	b.eq	405d6c <ferror@plt+0x438c>  // b.none
  405d1c:	cmp	x27, x19
  405d20:	b.ls	405d2c <ferror@plt+0x434c>  // b.plast
  405d24:	mov	w0, #0x27                  	// #39
  405d28:	strb	w0, [x26, x19]
  405d2c:	add	x0, x19, #0x1
  405d30:	cmp	x0, x27
  405d34:	b.cs	405d40 <ferror@plt+0x4360>  // b.hs, b.nlast
  405d38:	mov	w1, #0x5c                  	// #92
  405d3c:	strb	w1, [x26, x0]
  405d40:	add	x0, x19, #0x2
  405d44:	cmp	x0, x27
  405d48:	b.cs	405d54 <ferror@plt+0x4374>  // b.hs, b.nlast
  405d4c:	mov	w1, #0x27                  	// #39
  405d50:	strb	w1, [x26, x0]
  405d54:	add	x19, x19, #0x3
  405d58:	mov	w20, w14
  405d5c:	mov	w3, #0x0                   	// #0
  405d60:	mov	w23, #0x0                   	// #0
  405d64:	str	w14, [sp, #144]
  405d68:	b	405bcc <ferror@plt+0x41ec>
  405d6c:	str	x27, [sp, #112]
  405d70:	mov	x27, #0x0                   	// #0
  405d74:	b	405d2c <ferror@plt+0x434c>
  405d78:	str	xzr, [sp, #232]
  405d7c:	cmn	x24, #0x1
  405d80:	b.ne	405db8 <ferror@plt+0x43d8>  // b.any
  405d84:	mov	x0, x21
  405d88:	stp	x13, x6, [sp, #168]
  405d8c:	str	x10, [sp, #184]
  405d90:	str	w7, [sp, #192]
  405d94:	str	w18, [sp, #200]
  405d98:	str	w14, [sp, #208]
  405d9c:	bl	401650 <strlen@plt>
  405da0:	ldp	x13, x6, [sp, #168]
  405da4:	mov	x24, x0
  405da8:	ldr	w7, [sp, #192]
  405dac:	ldr	w18, [sp, #200]
  405db0:	ldr	w14, [sp, #208]
  405db4:	ldr	x10, [sp, #184]
  405db8:	mov	w20, w14
  405dbc:	mov	x15, #0x0                   	// #0
  405dc0:	add	x2, x13, x15
  405dc4:	add	x3, sp, #0xe8
  405dc8:	add	x1, x21, x2
  405dcc:	add	x0, sp, #0xe4
  405dd0:	sub	x2, x24, x2
  405dd4:	stp	x1, x13, [sp, #168]
  405dd8:	stp	x15, x6, [sp, #184]
  405ddc:	str	x10, [sp, #200]
  405de0:	stp	w7, w18, [sp, #208]
  405de4:	str	w14, [sp, #216]
  405de8:	bl	407b2c <ferror@plt+0x614c>
  405dec:	ldp	w7, w18, [sp, #208]
  405df0:	mov	x3, x0
  405df4:	ldr	w14, [sp, #216]
  405df8:	ldp	x13, x15, [sp, #176]
  405dfc:	ldp	x6, x10, [sp, #192]
  405e00:	cbz	x0, 405ee0 <ferror@plt+0x4500>
  405e04:	cmn	x0, #0x1
  405e08:	b.eq	405e30 <ferror@plt+0x4450>  // b.none
  405e0c:	cmn	x0, #0x2
  405e10:	ldr	x1, [sp, #168]
  405e14:	b.ne	405e40 <ferror@plt+0x4460>  // b.any
  405e18:	add	x0, x13, x15
  405e1c:	cmp	x24, x0
  405e20:	b.ls	405e30 <ferror@plt+0x4450>  // b.plast
  405e24:	ldr	x0, [sp, #136]
  405e28:	ldrb	w0, [x0, x15]
  405e2c:	cbnz	w0, 405e38 <ferror@plt+0x4458>
  405e30:	mov	w20, #0x0                   	// #0
  405e34:	b	405ee0 <ferror@plt+0x4500>
  405e38:	add	x15, x15, #0x1
  405e3c:	b	405e18 <ferror@plt+0x4438>
  405e40:	cmp	w28, #0x0
  405e44:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  405e48:	b.ne	405e8c <ferror@plt+0x44ac>  // b.any
  405e4c:	mov	x0, #0x1                   	// #1
  405e50:	b	405e84 <ferror@plt+0x44a4>
  405e54:	ldrb	w2, [x1, x0]
  405e58:	sub	w2, w2, #0x5b
  405e5c:	and	w2, w2, #0xff
  405e60:	cmp	w2, #0x21
  405e64:	b.hi	405e80 <ferror@plt+0x44a0>  // b.pmore
  405e68:	mov	x4, #0x1                   	// #1
  405e6c:	lsl	x2, x4, x2
  405e70:	mov	x4, #0x2b                  	// #43
  405e74:	movk	x4, #0x2, lsl #32
  405e78:	tst	x2, x4
  405e7c:	b.ne	4058dc <ferror@plt+0x3efc>  // b.any
  405e80:	add	x0, x0, #0x1
  405e84:	cmp	x0, x3
  405e88:	b.ne	405e54 <ferror@plt+0x4474>  // b.any
  405e8c:	ldr	w0, [sp, #228]
  405e90:	stp	x15, x13, [sp, #168]
  405e94:	stp	x6, x10, [sp, #184]
  405e98:	str	w7, [sp, #200]
  405e9c:	stp	w18, w14, [sp, #208]
  405ea0:	str	x3, [sp, #216]
  405ea4:	bl	4019a0 <iswprint@plt>
  405ea8:	ldr	x15, [sp, #168]
  405eac:	cmp	w0, #0x0
  405eb0:	ldr	x3, [sp, #216]
  405eb4:	csel	w20, w20, wzr, ne  // ne = any
  405eb8:	add	x0, sp, #0xe8
  405ebc:	add	x15, x15, x3
  405ec0:	str	x15, [sp, #168]
  405ec4:	str	x15, [sp, #216]
  405ec8:	bl	401850 <mbsinit@plt>
  405ecc:	ldr	w7, [sp, #200]
  405ed0:	ldp	w18, w14, [sp, #208]
  405ed4:	ldp	x15, x13, [sp, #168]
  405ed8:	ldp	x6, x10, [sp, #184]
  405edc:	cbz	w0, 405dc0 <ferror@plt+0x43e0>
  405ee0:	cmp	x15, #0x1
  405ee4:	b.ls	4059c0 <ferror@plt+0x3fe0>  // b.plast
  405ee8:	eor	w0, w20, #0x1
  405eec:	add	x15, x13, x15
  405ef0:	and	w0, w22, w0
  405ef4:	mov	w3, #0x0                   	// #0
  405ef8:	and	w0, w0, #0xff
  405efc:	mov	w16, #0x5c                  	// #92
  405f00:	mov	w1, #0x27                  	// #39
  405f04:	mov	w17, #0x24                  	// #36
  405f08:	cbz	w0, 405ffc <ferror@plt+0x461c>
  405f0c:	cmp	w25, #0x2
  405f10:	cset	w3, eq  // eq = none
  405f14:	cbnz	w28, 4060d4 <ferror@plt+0x46f4>
  405f18:	eor	w2, w23, #0x1
  405f1c:	ands	w2, w3, w2
  405f20:	b.eq	405f58 <ferror@plt+0x4578>  // b.none
  405f24:	cmp	x27, x19
  405f28:	b.ls	405f30 <ferror@plt+0x4550>  // b.plast
  405f2c:	strb	w1, [x26, x19]
  405f30:	add	x3, x19, #0x1
  405f34:	cmp	x27, x3
  405f38:	b.ls	405f40 <ferror@plt+0x4560>  // b.plast
  405f3c:	strb	w17, [x26, x3]
  405f40:	add	x3, x19, #0x2
  405f44:	cmp	x27, x3
  405f48:	b.ls	405f50 <ferror@plt+0x4570>  // b.plast
  405f4c:	strb	w1, [x26, x3]
  405f50:	add	x19, x19, #0x3
  405f54:	mov	w23, w2
  405f58:	cmp	x27, x19
  405f5c:	b.ls	405f64 <ferror@plt+0x4584>  // b.plast
  405f60:	strb	w16, [x26, x19]
  405f64:	add	x3, x19, #0x1
  405f68:	cmp	x27, x3
  405f6c:	b.ls	405f7c <ferror@plt+0x459c>  // b.plast
  405f70:	lsr	w2, w7, #6
  405f74:	add	w2, w2, #0x30
  405f78:	strb	w2, [x26, x3]
  405f7c:	add	x3, x19, #0x2
  405f80:	cmp	x27, x3
  405f84:	b.ls	405f94 <ferror@plt+0x45b4>  // b.plast
  405f88:	ubfx	x2, x7, #3, #3
  405f8c:	add	w2, w2, #0x30
  405f90:	strb	w2, [x26, x3]
  405f94:	and	w7, w7, #0x7
  405f98:	add	x19, x19, #0x3
  405f9c:	add	w7, w7, #0x30
  405fa0:	mov	w3, w0
  405fa4:	add	x2, x13, #0x1
  405fa8:	eor	w14, w3, #0x1
  405fac:	and	w14, w23, w14
  405fb0:	cmp	x2, x15
  405fb4:	b.cs	405c08 <ferror@plt+0x4228>  // b.hs, b.nlast
  405fb8:	cbz	w14, 405fe0 <ferror@plt+0x4600>
  405fbc:	cmp	x27, x19
  405fc0:	b.ls	405fc8 <ferror@plt+0x45e8>  // b.plast
  405fc4:	strb	w1, [x26, x19]
  405fc8:	add	x13, x19, #0x1
  405fcc:	cmp	x27, x13
  405fd0:	b.ls	405fd8 <ferror@plt+0x45f8>  // b.plast
  405fd4:	strb	w1, [x26, x13]
  405fd8:	add	x19, x19, #0x2
  405fdc:	mov	w23, #0x0                   	// #0
  405fe0:	cmp	x27, x19
  405fe4:	b.ls	405fec <ferror@plt+0x460c>  // b.plast
  405fe8:	strb	w7, [x26, x19]
  405fec:	ldrb	w7, [x21, x2]
  405ff0:	add	x19, x19, #0x1
  405ff4:	mov	x13, x2
  405ff8:	b	405f08 <ferror@plt+0x4528>
  405ffc:	cbz	w18, 405fa4 <ferror@plt+0x45c4>
  406000:	cmp	x27, x19
  406004:	b.ls	40600c <ferror@plt+0x462c>  // b.plast
  406008:	strb	w16, [x26, x19]
  40600c:	add	x19, x19, #0x1
  406010:	mov	w18, #0x0                   	// #0
  406014:	b	405fa4 <ferror@plt+0x45c4>
  406018:	mov	w3, w22
  40601c:	mov	w20, #0x0                   	// #0
  406020:	mov	w7, #0x30                  	// #48
  406024:	b	405bcc <ferror@plt+0x41ec>
  406028:	mov	w7, #0x3f                  	// #63
  40602c:	b	405aac <ferror@plt+0x40cc>
  406030:	mov	w7, w0
  406034:	b	405aac <ferror@plt+0x40cc>
  406038:	mov	w20, w14
  40603c:	str	w14, [sp, #144]
  406040:	b	405884 <ferror@plt+0x3ea4>
  406044:	cmp	x24, x13
  406048:	b	405634 <ferror@plt+0x3c54>
  40604c:	ldr	x0, [sp, #112]
  406050:	cmp	x27, #0x0
  406054:	cset	w28, eq  // eq = none
  406058:	mov	w25, #0x2                   	// #2
  40605c:	cmp	x0, #0x0
  406060:	csel	w20, w28, wzr, ne  // ne = any
  406064:	cbnz	w20, 4055d8 <ferror@plt+0x3bf8>
  406068:	ldr	w0, [sp, #144]
  40606c:	cmp	x6, #0x0
  406070:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406074:	mov	x0, x19
  406078:	b.ne	4060cc <ferror@plt+0x46ec>  // b.any
  40607c:	cmp	x27, x0
  406080:	b.ls	406088 <ferror@plt+0x46a8>  // b.plast
  406084:	strb	wzr, [x26, x0]
  406088:	ldp	x29, x30, [sp, #16]
  40608c:	ldp	x19, x20, [sp, #32]
  406090:	ldp	x21, x22, [sp, #48]
  406094:	ldp	x23, x24, [sp, #64]
  406098:	ldp	x25, x26, [sp, #80]
  40609c:	ldp	x27, x28, [sp, #96]
  4060a0:	add	sp, sp, #0xf0
  4060a4:	ret
  4060a8:	mov	w0, w5
  4060ac:	b	40606c <ferror@plt+0x468c>
  4060b0:	cmp	x27, x0
  4060b4:	b.ls	4060bc <ferror@plt+0x46dc>  // b.plast
  4060b8:	strb	w1, [x26, x0]
  4060bc:	add	x0, x0, #0x1
  4060c0:	ldrb	w1, [x6, x0]
  4060c4:	cbnz	w1, 4060b0 <ferror@plt+0x46d0>
  4060c8:	b	40607c <ferror@plt+0x469c>
  4060cc:	sub	x6, x6, x19
  4060d0:	b	4060c0 <ferror@plt+0x46e0>
  4060d4:	mov	w22, w28
  4060d8:	b	405b24 <ferror@plt+0x4144>
  4060dc:	sub	sp, sp, #0x80
  4060e0:	stp	x29, x30, [sp, #16]
  4060e4:	add	x29, sp, #0x10
  4060e8:	stp	x19, x20, [sp, #32]
  4060ec:	mov	w19, w0
  4060f0:	mov	x20, x3
  4060f4:	stp	x21, x22, [sp, #48]
  4060f8:	stp	x23, x24, [sp, #64]
  4060fc:	mov	x24, x1
  406100:	stp	x25, x26, [sp, #80]
  406104:	mov	x25, x2
  406108:	stp	x27, x28, [sp, #96]
  40610c:	bl	4019c0 <__errno_location@plt>
  406110:	mov	x23, x0
  406114:	ldr	w0, [x0]
  406118:	adrp	x27, 41b000 <ferror@plt+0x19620>
  40611c:	str	w0, [sp, #116]
  406120:	ldr	x28, [x27, #552]
  406124:	tbz	w19, #31, 40612c <ferror@plt+0x474c>
  406128:	bl	401830 <abort@plt>
  40612c:	add	x22, x27, #0x228
  406130:	ldr	w0, [x22, #8]
  406134:	cmp	w0, w19
  406138:	b.gt	4061a4 <ferror@plt+0x47c4>
  40613c:	mov	w0, #0x7fffffff            	// #2147483647
  406140:	cmp	w19, w0
  406144:	b.ne	40614c <ferror@plt+0x476c>  // b.any
  406148:	bl	406f44 <ferror@plt+0x5564>
  40614c:	add	x2, x22, #0x10
  406150:	add	w26, w19, #0x1
  406154:	cmp	x28, x2
  406158:	str	x2, [sp, #120]
  40615c:	csel	x0, x28, xzr, ne  // ne = any
  406160:	sbfiz	x1, x26, #4, #32
  406164:	bl	406db0 <ferror@plt+0x53d0>
  406168:	str	x0, [x27, #552]
  40616c:	ldr	x2, [sp, #120]
  406170:	mov	x21, x0
  406174:	cmp	x28, x2
  406178:	b.ne	406184 <ferror@plt+0x47a4>  // b.any
  40617c:	ldp	x0, x1, [x22, #16]
  406180:	stp	x0, x1, [x21]
  406184:	ldr	w0, [x22, #8]
  406188:	mov	x28, x21
  40618c:	mov	w1, #0x0                   	// #0
  406190:	sub	w2, w26, w0
  406194:	add	x0, x21, w0, sxtw #4
  406198:	sbfiz	x2, x2, #4, #32
  40619c:	bl	4017a0 <memset@plt>
  4061a0:	str	w26, [x22, #8]
  4061a4:	sbfiz	x9, x19, #4, #32
  4061a8:	add	x19, x28, w19, sxtw #4
  4061ac:	ldp	x7, x0, [x20, #40]
  4061b0:	add	x27, x20, #0x8
  4061b4:	ldp	w4, w26, [x20]
  4061b8:	mov	x6, x27
  4061bc:	ldr	x22, [x28, x9]
  4061c0:	orr	w26, w26, #0x1
  4061c4:	ldr	x21, [x19, #8]
  4061c8:	str	x0, [sp]
  4061cc:	mov	x3, x25
  4061d0:	mov	x2, x24
  4061d4:	mov	x1, x22
  4061d8:	mov	w5, w26
  4061dc:	mov	x0, x21
  4061e0:	str	x9, [sp, #120]
  4061e4:	bl	405548 <ferror@plt+0x3b68>
  4061e8:	cmp	x22, x0
  4061ec:	b.hi	406248 <ferror@plt+0x4868>  // b.pmore
  4061f0:	ldr	x9, [sp, #120]
  4061f4:	add	x22, x0, #0x1
  4061f8:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4061fc:	add	x0, x0, #0x308
  406200:	cmp	x21, x0
  406204:	str	x22, [x28, x9]
  406208:	b.eq	406214 <ferror@plt+0x4834>  // b.none
  40620c:	mov	x0, x21
  406210:	bl	401900 <free@plt>
  406214:	mov	x0, x22
  406218:	bl	406d50 <ferror@plt+0x5370>
  40621c:	ldp	x7, x1, [x20, #40]
  406220:	mov	x21, x0
  406224:	ldr	w4, [x20]
  406228:	mov	x6, x27
  40622c:	str	x0, [x19, #8]
  406230:	mov	w5, w26
  406234:	str	x1, [sp]
  406238:	mov	x3, x25
  40623c:	mov	x2, x24
  406240:	mov	x1, x22
  406244:	bl	405548 <ferror@plt+0x3b68>
  406248:	ldr	w0, [sp, #116]
  40624c:	ldp	x29, x30, [sp, #16]
  406250:	ldp	x19, x20, [sp, #32]
  406254:	ldp	x25, x26, [sp, #80]
  406258:	ldp	x27, x28, [sp, #96]
  40625c:	str	w0, [x23]
  406260:	mov	x0, x21
  406264:	ldp	x21, x22, [sp, #48]
  406268:	ldp	x23, x24, [sp, #64]
  40626c:	add	sp, sp, #0x80
  406270:	ret
  406274:	stp	x29, x30, [sp, #-48]!
  406278:	mov	x29, sp
  40627c:	stp	x19, x20, [sp, #16]
  406280:	mov	x19, x0
  406284:	str	x21, [sp, #32]
  406288:	bl	4019c0 <__errno_location@plt>
  40628c:	ldr	w21, [x0]
  406290:	mov	x20, x0
  406294:	cbnz	x19, 4062a4 <ferror@plt+0x48c4>
  406298:	adrp	x19, 41b000 <ferror@plt+0x19620>
  40629c:	add	x19, x19, #0x308
  4062a0:	add	x19, x19, #0x100
  4062a4:	mov	x0, x19
  4062a8:	mov	x1, #0x38                  	// #56
  4062ac:	bl	406eec <ferror@plt+0x550c>
  4062b0:	str	w21, [x20]
  4062b4:	ldp	x19, x20, [sp, #16]
  4062b8:	ldr	x21, [sp, #32]
  4062bc:	ldp	x29, x30, [sp], #48
  4062c0:	ret
  4062c4:	cbnz	x0, 4062d4 <ferror@plt+0x48f4>
  4062c8:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4062cc:	add	x0, x0, #0x308
  4062d0:	add	x0, x0, #0x100
  4062d4:	ldr	w0, [x0]
  4062d8:	ret
  4062dc:	cbnz	x0, 4062ec <ferror@plt+0x490c>
  4062e0:	adrp	x0, 41b000 <ferror@plt+0x19620>
  4062e4:	add	x0, x0, #0x308
  4062e8:	add	x0, x0, #0x100
  4062ec:	str	w1, [x0]
  4062f0:	ret
  4062f4:	and	w1, w1, #0xff
  4062f8:	cbnz	x0, 406308 <ferror@plt+0x4928>
  4062fc:	adrp	x0, 41b000 <ferror@plt+0x19620>
  406300:	add	x0, x0, #0x308
  406304:	add	x0, x0, #0x100
  406308:	ubfx	x4, x1, #5, #3
  40630c:	add	x0, x0, #0x8
  406310:	and	w3, w1, #0x1f
  406314:	lsl	x4, x4, #2
  406318:	ldr	w6, [x0, x4]
  40631c:	lsr	w5, w6, w3
  406320:	eor	w1, w5, w2
  406324:	and	w1, w1, #0x1
  406328:	lsl	w1, w1, w3
  40632c:	eor	w1, w1, w6
  406330:	str	w1, [x0, x4]
  406334:	and	w0, w5, #0x1
  406338:	ret
  40633c:	mov	x2, x0
  406340:	cbnz	x0, 406350 <ferror@plt+0x4970>
  406344:	adrp	x2, 41b000 <ferror@plt+0x19620>
  406348:	add	x2, x2, #0x308
  40634c:	add	x2, x2, #0x100
  406350:	ldr	w0, [x2, #4]
  406354:	str	w1, [x2, #4]
  406358:	ret
  40635c:	cbnz	x0, 40636c <ferror@plt+0x498c>
  406360:	adrp	x0, 41b000 <ferror@plt+0x19620>
  406364:	add	x0, x0, #0x308
  406368:	add	x0, x0, #0x100
  40636c:	mov	w3, #0xa                   	// #10
  406370:	str	w3, [x0]
  406374:	cmp	x1, #0x0
  406378:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40637c:	b.ne	40638c <ferror@plt+0x49ac>  // b.any
  406380:	stp	x29, x30, [sp, #-16]!
  406384:	mov	x29, sp
  406388:	bl	401830 <abort@plt>
  40638c:	stp	x1, x2, [x0, #40]
  406390:	ret
  406394:	sub	sp, sp, #0x60
  406398:	stp	x29, x30, [sp, #16]
  40639c:	add	x29, sp, #0x10
  4063a0:	stp	x19, x20, [sp, #32]
  4063a4:	stp	x21, x22, [sp, #48]
  4063a8:	mov	x21, x0
  4063ac:	mov	x22, x1
  4063b0:	stp	x23, x24, [sp, #64]
  4063b4:	mov	x23, x2
  4063b8:	mov	x24, x3
  4063bc:	str	x25, [sp, #80]
  4063c0:	cbnz	x4, 406424 <ferror@plt+0x4a44>
  4063c4:	adrp	x19, 41b000 <ferror@plt+0x19620>
  4063c8:	add	x19, x19, #0x308
  4063cc:	add	x19, x19, #0x100
  4063d0:	bl	4019c0 <__errno_location@plt>
  4063d4:	ldr	w25, [x0]
  4063d8:	mov	x20, x0
  4063dc:	add	x6, x19, #0x8
  4063e0:	ldr	x0, [x19, #48]
  4063e4:	str	x0, [sp]
  4063e8:	mov	x3, x24
  4063ec:	mov	x2, x23
  4063f0:	ldp	w4, w5, [x19]
  4063f4:	mov	x1, x22
  4063f8:	ldr	x7, [x19, #40]
  4063fc:	mov	x0, x21
  406400:	bl	405548 <ferror@plt+0x3b68>
  406404:	ldp	x29, x30, [sp, #16]
  406408:	ldp	x21, x22, [sp, #48]
  40640c:	ldp	x23, x24, [sp, #64]
  406410:	str	w25, [x20]
  406414:	ldp	x19, x20, [sp, #32]
  406418:	ldr	x25, [sp, #80]
  40641c:	add	sp, sp, #0x60
  406420:	ret
  406424:	mov	x19, x4
  406428:	b	4063d0 <ferror@plt+0x49f0>
  40642c:	sub	sp, sp, #0x80
  406430:	stp	x29, x30, [sp, #16]
  406434:	add	x29, sp, #0x10
  406438:	stp	x19, x20, [sp, #32]
  40643c:	mov	x20, x2
  406440:	stp	x21, x22, [sp, #48]
  406444:	stp	x23, x24, [sp, #64]
  406448:	mov	x23, x0
  40644c:	mov	x24, x1
  406450:	stp	x25, x26, [sp, #80]
  406454:	stp	x27, x28, [sp, #96]
  406458:	cbnz	x3, 406528 <ferror@plt+0x4b48>
  40645c:	adrp	x19, 41b000 <ferror@plt+0x19620>
  406460:	add	x19, x19, #0x308
  406464:	add	x19, x19, #0x100
  406468:	bl	4019c0 <__errno_location@plt>
  40646c:	ldr	w8, [x0]
  406470:	mov	x22, x0
  406474:	ldr	w5, [x19, #4]
  406478:	ldr	x0, [x19, #48]
  40647c:	str	x0, [sp]
  406480:	cmp	x20, #0x0
  406484:	add	x28, x19, #0x8
  406488:	cset	w25, eq  // eq = none
  40648c:	ldr	w4, [x19]
  406490:	ldr	x7, [x19, #40]
  406494:	orr	w25, w25, w5
  406498:	mov	x6, x28
  40649c:	mov	x3, x24
  4064a0:	mov	x2, x23
  4064a4:	mov	w5, w25
  4064a8:	mov	x1, #0x0                   	// #0
  4064ac:	mov	x0, #0x0                   	// #0
  4064b0:	str	w8, [sp, #124]
  4064b4:	bl	405548 <ferror@plt+0x3b68>
  4064b8:	add	x27, x0, #0x1
  4064bc:	mov	x21, x0
  4064c0:	mov	x0, x27
  4064c4:	bl	406d50 <ferror@plt+0x5370>
  4064c8:	ldr	x1, [x19, #48]
  4064cc:	str	x1, [sp]
  4064d0:	mov	x26, x0
  4064d4:	mov	x6, x28
  4064d8:	ldr	w4, [x19]
  4064dc:	mov	w5, w25
  4064e0:	ldr	x7, [x19, #40]
  4064e4:	mov	x3, x24
  4064e8:	mov	x2, x23
  4064ec:	mov	x1, x27
  4064f0:	bl	405548 <ferror@plt+0x3b68>
  4064f4:	ldr	w8, [sp, #124]
  4064f8:	str	w8, [x22]
  4064fc:	cbz	x20, 406504 <ferror@plt+0x4b24>
  406500:	str	x21, [x20]
  406504:	mov	x0, x26
  406508:	ldp	x29, x30, [sp, #16]
  40650c:	ldp	x19, x20, [sp, #32]
  406510:	ldp	x21, x22, [sp, #48]
  406514:	ldp	x23, x24, [sp, #64]
  406518:	ldp	x25, x26, [sp, #80]
  40651c:	ldp	x27, x28, [sp, #96]
  406520:	add	sp, sp, #0x80
  406524:	ret
  406528:	mov	x19, x3
  40652c:	b	406468 <ferror@plt+0x4a88>
  406530:	mov	x3, x2
  406534:	mov	x2, #0x0                   	// #0
  406538:	b	40642c <ferror@plt+0x4a4c>
  40653c:	stp	x29, x30, [sp, #-64]!
  406540:	mov	x29, sp
  406544:	stp	x19, x20, [sp, #16]
  406548:	adrp	x20, 41b000 <ferror@plt+0x19620>
  40654c:	add	x19, x20, #0x228
  406550:	stp	x21, x22, [sp, #32]
  406554:	mov	x22, #0x0                   	// #0
  406558:	ldr	x21, [x20, #552]
  40655c:	str	x23, [sp, #48]
  406560:	add	x23, x21, #0x8
  406564:	ldr	w0, [x19, #8]
  406568:	add	x22, x22, #0x1
  40656c:	cmp	w0, w22
  406570:	b.gt	4065c8 <ferror@plt+0x4be8>
  406574:	ldr	x0, [x21, #8]
  406578:	adrp	x22, 41b000 <ferror@plt+0x19620>
  40657c:	add	x22, x22, #0x308
  406580:	cmp	x0, x22
  406584:	b.eq	406594 <ferror@plt+0x4bb4>  // b.none
  406588:	bl	401900 <free@plt>
  40658c:	mov	x0, #0x100                 	// #256
  406590:	stp	x0, x22, [x19, #16]
  406594:	add	x22, x19, #0x10
  406598:	cmp	x21, x22
  40659c:	b.eq	4065ac <ferror@plt+0x4bcc>  // b.none
  4065a0:	mov	x0, x21
  4065a4:	bl	401900 <free@plt>
  4065a8:	str	x22, [x20, #552]
  4065ac:	mov	w0, #0x1                   	// #1
  4065b0:	str	w0, [x19, #8]
  4065b4:	ldp	x19, x20, [sp, #16]
  4065b8:	ldp	x21, x22, [sp, #32]
  4065bc:	ldr	x23, [sp, #48]
  4065c0:	ldp	x29, x30, [sp], #64
  4065c4:	ret
  4065c8:	lsl	x0, x22, #4
  4065cc:	ldr	x0, [x23, x0]
  4065d0:	bl	401900 <free@plt>
  4065d4:	b	406564 <ferror@plt+0x4b84>
  4065d8:	adrp	x3, 41b000 <ferror@plt+0x19620>
  4065dc:	add	x3, x3, #0x308
  4065e0:	add	x3, x3, #0x100
  4065e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4065e8:	b	4060dc <ferror@plt+0x46fc>
  4065ec:	adrp	x3, 41b000 <ferror@plt+0x19620>
  4065f0:	add	x3, x3, #0x308
  4065f4:	add	x3, x3, #0x100
  4065f8:	b	4060dc <ferror@plt+0x46fc>
  4065fc:	mov	x1, x0
  406600:	mov	w0, #0x0                   	// #0
  406604:	b	4065d8 <ferror@plt+0x4bf8>
  406608:	mov	x2, x1
  40660c:	mov	x1, x0
  406610:	mov	w0, #0x0                   	// #0
  406614:	b	4065ec <ferror@plt+0x4c0c>
  406618:	stp	x29, x30, [sp, #-96]!
  40661c:	add	x8, sp, #0x28
  406620:	mov	x29, sp
  406624:	stp	x19, x20, [sp, #16]
  406628:	mov	x20, x2
  40662c:	mov	w19, w0
  406630:	mov	w0, w1
  406634:	bl	4053d4 <ferror@plt+0x39f4>
  406638:	add	x3, sp, #0x28
  40663c:	mov	x1, x20
  406640:	mov	w0, w19
  406644:	mov	x2, #0xffffffffffffffff    	// #-1
  406648:	bl	4060dc <ferror@plt+0x46fc>
  40664c:	ldp	x19, x20, [sp, #16]
  406650:	ldp	x29, x30, [sp], #96
  406654:	ret
  406658:	stp	x29, x30, [sp, #-112]!
  40665c:	add	x8, sp, #0x38
  406660:	mov	x29, sp
  406664:	stp	x19, x20, [sp, #16]
  406668:	mov	x20, x2
  40666c:	mov	w19, w0
  406670:	mov	w0, w1
  406674:	str	x21, [sp, #32]
  406678:	mov	x21, x3
  40667c:	bl	4053d4 <ferror@plt+0x39f4>
  406680:	add	x3, sp, #0x38
  406684:	mov	x2, x21
  406688:	mov	x1, x20
  40668c:	mov	w0, w19
  406690:	bl	4060dc <ferror@plt+0x46fc>
  406694:	ldp	x19, x20, [sp, #16]
  406698:	ldr	x21, [sp, #32]
  40669c:	ldp	x29, x30, [sp], #112
  4066a0:	ret
  4066a4:	mov	x2, x1
  4066a8:	mov	w1, w0
  4066ac:	mov	w0, #0x0                   	// #0
  4066b0:	b	406618 <ferror@plt+0x4c38>
  4066b4:	mov	x3, x2
  4066b8:	mov	x2, x1
  4066bc:	mov	w1, w0
  4066c0:	mov	w0, #0x0                   	// #0
  4066c4:	b	406658 <ferror@plt+0x4c78>
  4066c8:	stp	x29, x30, [sp, #-112]!
  4066cc:	mov	x29, sp
  4066d0:	stp	x19, x20, [sp, #16]
  4066d4:	mov	x20, x1
  4066d8:	adrp	x1, 41b000 <ferror@plt+0x19620>
  4066dc:	add	x1, x1, #0x308
  4066e0:	mov	x19, x0
  4066e4:	add	x1, x1, #0x100
  4066e8:	str	x21, [sp, #32]
  4066ec:	and	w21, w2, #0xff
  4066f0:	mov	x2, #0x38                  	// #56
  4066f4:	add	x0, sp, x2
  4066f8:	bl	401620 <memcpy@plt>
  4066fc:	mov	w1, w21
  406700:	add	x0, sp, #0x38
  406704:	mov	w2, #0x1                   	// #1
  406708:	bl	4062f4 <ferror@plt+0x4914>
  40670c:	add	x3, sp, #0x38
  406710:	mov	x2, x20
  406714:	mov	x1, x19
  406718:	mov	w0, #0x0                   	// #0
  40671c:	bl	4060dc <ferror@plt+0x46fc>
  406720:	ldp	x19, x20, [sp, #16]
  406724:	ldr	x21, [sp, #32]
  406728:	ldp	x29, x30, [sp], #112
  40672c:	ret
  406730:	mov	w2, w1
  406734:	mov	x1, #0xffffffffffffffff    	// #-1
  406738:	b	4066c8 <ferror@plt+0x4ce8>
  40673c:	mov	w1, #0x3a                  	// #58
  406740:	b	406730 <ferror@plt+0x4d50>
  406744:	mov	w2, #0x3a                  	// #58
  406748:	b	4066c8 <ferror@plt+0x4ce8>
  40674c:	stp	x29, x30, [sp, #-160]!
  406750:	add	x8, sp, #0x20
  406754:	mov	x29, sp
  406758:	stp	x19, x20, [sp, #16]
  40675c:	mov	x20, x2
  406760:	mov	w19, w0
  406764:	mov	w0, w1
  406768:	bl	4053d4 <ferror@plt+0x39f4>
  40676c:	add	x1, sp, #0x20
  406770:	add	x0, sp, #0x68
  406774:	mov	x2, #0x38                  	// #56
  406778:	bl	401620 <memcpy@plt>
  40677c:	add	x0, sp, #0x68
  406780:	mov	w2, #0x1                   	// #1
  406784:	mov	w1, #0x3a                  	// #58
  406788:	bl	4062f4 <ferror@plt+0x4914>
  40678c:	add	x3, sp, #0x68
  406790:	mov	x1, x20
  406794:	mov	w0, w19
  406798:	mov	x2, #0xffffffffffffffff    	// #-1
  40679c:	bl	4060dc <ferror@plt+0x46fc>
  4067a0:	ldp	x19, x20, [sp, #16]
  4067a4:	ldp	x29, x30, [sp], #160
  4067a8:	ret
  4067ac:	stp	x29, x30, [sp, #-128]!
  4067b0:	mov	x29, sp
  4067b4:	stp	x21, x22, [sp, #32]
  4067b8:	mov	x22, x1
  4067bc:	adrp	x1, 41b000 <ferror@plt+0x19620>
  4067c0:	add	x1, x1, #0x308
  4067c4:	mov	x21, x4
  4067c8:	add	x1, x1, #0x100
  4067cc:	stp	x19, x20, [sp, #16]
  4067d0:	mov	x20, x3
  4067d4:	mov	w19, w0
  4067d8:	add	x0, sp, #0x48
  4067dc:	str	x23, [sp, #48]
  4067e0:	mov	x23, x2
  4067e4:	mov	x2, #0x38                  	// #56
  4067e8:	bl	401620 <memcpy@plt>
  4067ec:	mov	x2, x23
  4067f0:	mov	x1, x22
  4067f4:	add	x0, sp, #0x48
  4067f8:	bl	40635c <ferror@plt+0x497c>
  4067fc:	add	x3, sp, #0x48
  406800:	mov	x2, x21
  406804:	mov	x1, x20
  406808:	mov	w0, w19
  40680c:	bl	4060dc <ferror@plt+0x46fc>
  406810:	ldp	x19, x20, [sp, #16]
  406814:	ldp	x21, x22, [sp, #32]
  406818:	ldr	x23, [sp, #48]
  40681c:	ldp	x29, x30, [sp], #128
  406820:	ret
  406824:	mov	x4, #0xffffffffffffffff    	// #-1
  406828:	b	4067ac <ferror@plt+0x4dcc>
  40682c:	mov	x3, x2
  406830:	mov	x2, x1
  406834:	mov	x1, x0
  406838:	mov	w0, #0x0                   	// #0
  40683c:	b	406824 <ferror@plt+0x4e44>
  406840:	mov	x4, x3
  406844:	mov	x3, x2
  406848:	mov	x2, x1
  40684c:	mov	x1, x0
  406850:	mov	w0, #0x0                   	// #0
  406854:	b	4067ac <ferror@plt+0x4dcc>
  406858:	adrp	x3, 41b000 <ferror@plt+0x19620>
  40685c:	add	x3, x3, #0x228
  406860:	add	x3, x3, #0x20
  406864:	b	4060dc <ferror@plt+0x46fc>
  406868:	mov	x2, x1
  40686c:	mov	x1, x0
  406870:	mov	w0, #0x0                   	// #0
  406874:	b	406858 <ferror@plt+0x4e78>
  406878:	mov	x2, #0xffffffffffffffff    	// #-1
  40687c:	b	406858 <ferror@plt+0x4e78>
  406880:	mov	x1, x0
  406884:	mov	w0, #0x0                   	// #0
  406888:	b	406878 <ferror@plt+0x4e98>
  40688c:	mov	w2, #0x3                   	// #3
  406890:	mov	w1, #0x0                   	// #0
  406894:	b	407840 <ferror@plt+0x5e60>
  406898:	sub	sp, sp, #0x50
  40689c:	stp	x29, x30, [sp, #32]
  4068a0:	add	x29, sp, #0x20
  4068a4:	stp	x19, x20, [sp, #48]
  4068a8:	mov	x20, x0
  4068ac:	mov	x19, x4
  4068b0:	str	x21, [sp, #64]
  4068b4:	mov	x21, x5
  4068b8:	cbz	x1, 40694c <ferror@plt+0x4f6c>
  4068bc:	mov	x5, x3
  4068c0:	mov	x4, x2
  4068c4:	mov	x3, x1
  4068c8:	adrp	x2, 408000 <ferror@plt+0x6620>
  4068cc:	mov	w1, #0x1                   	// #1
  4068d0:	add	x2, x2, #0xe98
  4068d4:	bl	4018a0 <__fprintf_chk@plt>
  4068d8:	mov	w2, #0x5                   	// #5
  4068dc:	adrp	x1, 408000 <ferror@plt+0x6620>
  4068e0:	mov	x0, #0x0                   	// #0
  4068e4:	add	x1, x1, #0xeab
  4068e8:	bl	401970 <dcgettext@plt>
  4068ec:	mov	x3, x0
  4068f0:	mov	w4, #0x7e3                 	// #2019
  4068f4:	mov	w1, #0x1                   	// #1
  4068f8:	mov	x0, x20
  4068fc:	adrp	x2, 409000 <ferror@plt+0x7620>
  406900:	add	x2, x2, #0x18c
  406904:	bl	4018a0 <__fprintf_chk@plt>
  406908:	mov	w2, #0x5                   	// #5
  40690c:	adrp	x1, 408000 <ferror@plt+0x6620>
  406910:	mov	x0, #0x0                   	// #0
  406914:	add	x1, x1, #0xeaf
  406918:	bl	401970 <dcgettext@plt>
  40691c:	mov	x1, x20
  406920:	bl	401980 <fputs_unlocked@plt>
  406924:	cmp	x21, #0x9
  406928:	b.hi	406bbc <ferror@plt+0x51dc>  // b.pmore
  40692c:	cmp	w21, #0x9
  406930:	b.hi	406bbc <ferror@plt+0x51dc>  // b.pmore
  406934:	adrp	x0, 409000 <ferror@plt+0x7620>
  406938:	add	x0, x0, #0x178
  40693c:	ldrh	w0, [x0, w21, uxtw #1]
  406940:	adr	x1, 40694c <ferror@plt+0x4f6c>
  406944:	add	x0, x1, w0, sxth #2
  406948:	br	x0
  40694c:	mov	x4, x3
  406950:	mov	w1, #0x1                   	// #1
  406954:	mov	x3, x2
  406958:	adrp	x2, 408000 <ferror@plt+0x6620>
  40695c:	add	x2, x2, #0xea4
  406960:	bl	4018a0 <__fprintf_chk@plt>
  406964:	b	4068d8 <ferror@plt+0x4ef8>
  406968:	mov	w2, #0x5                   	// #5
  40696c:	adrp	x1, 408000 <ferror@plt+0x6620>
  406970:	mov	x0, #0x0                   	// #0
  406974:	add	x1, x1, #0xf7b
  406978:	bl	401970 <dcgettext@plt>
  40697c:	mov	x2, x0
  406980:	mov	x0, x20
  406984:	mov	w1, #0x1                   	// #1
  406988:	ldr	x3, [x19]
  40698c:	ldp	x29, x30, [sp, #32]
  406990:	ldp	x19, x20, [sp, #48]
  406994:	ldr	x21, [sp, #64]
  406998:	add	sp, sp, #0x50
  40699c:	b	4018a0 <__fprintf_chk@plt>
  4069a0:	mov	w2, #0x5                   	// #5
  4069a4:	adrp	x1, 408000 <ferror@plt+0x6620>
  4069a8:	mov	x0, #0x0                   	// #0
  4069ac:	add	x1, x1, #0xf8b
  4069b0:	bl	401970 <dcgettext@plt>
  4069b4:	mov	x2, x0
  4069b8:	mov	x0, x20
  4069bc:	mov	w1, #0x1                   	// #1
  4069c0:	ldp	x3, x4, [x19]
  4069c4:	ldp	x29, x30, [sp, #32]
  4069c8:	ldp	x19, x20, [sp, #48]
  4069cc:	ldr	x21, [sp, #64]
  4069d0:	add	sp, sp, #0x50
  4069d4:	b	4018a0 <__fprintf_chk@plt>
  4069d8:	mov	w2, #0x5                   	// #5
  4069dc:	adrp	x1, 408000 <ferror@plt+0x6620>
  4069e0:	mov	x0, #0x0                   	// #0
  4069e4:	add	x1, x1, #0xfa2
  4069e8:	bl	401970 <dcgettext@plt>
  4069ec:	mov	x2, x0
  4069f0:	mov	x0, x20
  4069f4:	mov	w1, #0x1                   	// #1
  4069f8:	ldp	x3, x4, [x19]
  4069fc:	ldr	x5, [x19, #16]
  406a00:	ldp	x29, x30, [sp, #32]
  406a04:	ldp	x19, x20, [sp, #48]
  406a08:	ldr	x21, [sp, #64]
  406a0c:	add	sp, sp, #0x50
  406a10:	b	4018a0 <__fprintf_chk@plt>
  406a14:	mov	w2, #0x5                   	// #5
  406a18:	adrp	x1, 408000 <ferror@plt+0x6620>
  406a1c:	mov	x0, #0x0                   	// #0
  406a20:	add	x1, x1, #0xfbe
  406a24:	bl	401970 <dcgettext@plt>
  406a28:	mov	x2, x0
  406a2c:	mov	x0, x20
  406a30:	mov	w1, #0x1                   	// #1
  406a34:	ldp	x3, x4, [x19]
  406a38:	ldp	x5, x6, [x19, #16]
  406a3c:	ldp	x29, x30, [sp, #32]
  406a40:	ldp	x19, x20, [sp, #48]
  406a44:	ldr	x21, [sp, #64]
  406a48:	add	sp, sp, #0x50
  406a4c:	b	4018a0 <__fprintf_chk@plt>
  406a50:	mov	w2, #0x5                   	// #5
  406a54:	adrp	x1, 408000 <ferror@plt+0x6620>
  406a58:	mov	x0, #0x0                   	// #0
  406a5c:	add	x1, x1, #0xfde
  406a60:	bl	401970 <dcgettext@plt>
  406a64:	mov	x2, x0
  406a68:	mov	x0, x20
  406a6c:	mov	w1, #0x1                   	// #1
  406a70:	ldp	x3, x4, [x19]
  406a74:	ldp	x5, x6, [x19, #16]
  406a78:	ldp	x29, x30, [sp, #32]
  406a7c:	ldr	x7, [x19, #32]
  406a80:	ldp	x19, x20, [sp, #48]
  406a84:	ldr	x21, [sp, #64]
  406a88:	add	sp, sp, #0x50
  406a8c:	b	4018a0 <__fprintf_chk@plt>
  406a90:	mov	w2, #0x5                   	// #5
  406a94:	adrp	x1, 409000 <ferror@plt+0x7620>
  406a98:	mov	x0, #0x0                   	// #0
  406a9c:	add	x1, x1, #0x2
  406aa0:	bl	401970 <dcgettext@plt>
  406aa4:	mov	x2, x0
  406aa8:	ldp	x3, x4, [x19]
  406aac:	mov	x0, x20
  406ab0:	ldp	x5, x6, [x19, #16]
  406ab4:	ldp	x7, x1, [x19, #32]
  406ab8:	str	x1, [sp]
  406abc:	mov	w1, #0x1                   	// #1
  406ac0:	bl	4018a0 <__fprintf_chk@plt>
  406ac4:	ldp	x29, x30, [sp, #32]
  406ac8:	ldp	x19, x20, [sp, #48]
  406acc:	ldr	x21, [sp, #64]
  406ad0:	add	sp, sp, #0x50
  406ad4:	ret
  406ad8:	mov	w2, #0x5                   	// #5
  406adc:	adrp	x1, 409000 <ferror@plt+0x7620>
  406ae0:	mov	x0, #0x0                   	// #0
  406ae4:	add	x1, x1, #0x2a
  406ae8:	bl	401970 <dcgettext@plt>
  406aec:	mov	x2, x0
  406af0:	ldp	x3, x4, [x19]
  406af4:	mov	x0, x20
  406af8:	ldp	x5, x6, [x19, #16]
  406afc:	ldr	x1, [x19, #48]
  406b00:	ldr	x7, [x19, #32]
  406b04:	str	x1, [sp, #8]
  406b08:	ldr	x1, [x19, #40]
  406b0c:	str	x1, [sp]
  406b10:	mov	w1, #0x1                   	// #1
  406b14:	bl	4018a0 <__fprintf_chk@plt>
  406b18:	b	406ac4 <ferror@plt+0x50e4>
  406b1c:	mov	w2, #0x5                   	// #5
  406b20:	adrp	x1, 409000 <ferror@plt+0x7620>
  406b24:	mov	x0, #0x0                   	// #0
  406b28:	add	x1, x1, #0x56
  406b2c:	bl	401970 <dcgettext@plt>
  406b30:	mov	x2, x0
  406b34:	ldr	x1, [x19, #56]
  406b38:	mov	x0, x20
  406b3c:	ldp	x3, x4, [x19]
  406b40:	ldp	x5, x6, [x19, #16]
  406b44:	ldr	x7, [x19, #32]
  406b48:	str	x1, [sp, #16]
  406b4c:	ldr	x1, [x19, #48]
  406b50:	str	x1, [sp, #8]
  406b54:	ldr	x1, [x19, #40]
  406b58:	str	x1, [sp]
  406b5c:	mov	w1, #0x1                   	// #1
  406b60:	bl	4018a0 <__fprintf_chk@plt>
  406b64:	b	406ac4 <ferror@plt+0x50e4>
  406b68:	adrp	x1, 409000 <ferror@plt+0x7620>
  406b6c:	add	x1, x1, #0x86
  406b70:	mov	w2, #0x5                   	// #5
  406b74:	mov	x0, #0x0                   	// #0
  406b78:	bl	401970 <dcgettext@plt>
  406b7c:	ldr	x1, [x19, #64]
  406b80:	mov	x2, x0
  406b84:	ldp	x3, x4, [x19]
  406b88:	mov	x0, x20
  406b8c:	ldp	x5, x6, [x19, #16]
  406b90:	ldr	x7, [x19, #32]
  406b94:	str	x1, [sp, #24]
  406b98:	ldr	x1, [x19, #56]
  406b9c:	str	x1, [sp, #16]
  406ba0:	ldr	x1, [x19, #48]
  406ba4:	str	x1, [sp, #8]
  406ba8:	ldr	x1, [x19, #40]
  406bac:	str	x1, [sp]
  406bb0:	mov	w1, #0x1                   	// #1
  406bb4:	bl	4018a0 <__fprintf_chk@plt>
  406bb8:	b	406ac4 <ferror@plt+0x50e4>
  406bbc:	adrp	x1, 409000 <ferror@plt+0x7620>
  406bc0:	mov	w2, #0x5                   	// #5
  406bc4:	add	x1, x1, #0xba
  406bc8:	b	406b74 <ferror@plt+0x5194>
  406bcc:	mov	x5, #0x0                   	// #0
  406bd0:	ldr	x6, [x4, x5, lsl #3]
  406bd4:	cbnz	x6, 406bdc <ferror@plt+0x51fc>
  406bd8:	b	406898 <ferror@plt+0x4eb8>
  406bdc:	add	x5, x5, #0x1
  406be0:	b	406bd0 <ferror@plt+0x51f0>
  406be4:	stp	x29, x30, [sp, #-96]!
  406be8:	mov	x5, #0x0                   	// #0
  406bec:	mov	x29, sp
  406bf0:	ldr	w7, [x4, #24]
  406bf4:	ldp	x6, x10, [x4]
  406bf8:	add	x4, sp, #0x10
  406bfc:	tbnz	w7, #31, 406c30 <ferror@plt+0x5250>
  406c00:	add	x9, x6, #0xf
  406c04:	mov	x8, x6
  406c08:	and	x6, x9, #0xfffffffffffffff8
  406c0c:	ldr	x8, [x8]
  406c10:	str	x8, [x4, x5, lsl #3]
  406c14:	cbz	x8, 406c24 <ferror@plt+0x5244>
  406c18:	add	x5, x5, #0x1
  406c1c:	cmp	x5, #0xa
  406c20:	b.ne	406bfc <ferror@plt+0x521c>  // b.any
  406c24:	bl	406898 <ferror@plt+0x4eb8>
  406c28:	ldp	x29, x30, [sp], #96
  406c2c:	ret
  406c30:	add	w9, w7, #0x8
  406c34:	cmp	w9, #0x0
  406c38:	b.le	406c50 <ferror@plt+0x5270>
  406c3c:	add	x11, x6, #0xf
  406c40:	mov	x8, x6
  406c44:	mov	w7, w9
  406c48:	and	x6, x11, #0xfffffffffffffff8
  406c4c:	b	406c0c <ferror@plt+0x522c>
  406c50:	add	x8, x10, w7, sxtw
  406c54:	mov	w7, w9
  406c58:	b	406c0c <ferror@plt+0x522c>
  406c5c:	stp	x29, x30, [sp, #-240]!
  406c60:	mov	x29, sp
  406c64:	stp	x4, x5, [sp, #208]
  406c68:	add	x4, sp, #0xf0
  406c6c:	stp	x4, x4, [sp, #48]
  406c70:	add	x4, sp, #0xd0
  406c74:	str	x4, [sp, #64]
  406c78:	mov	w4, #0xffffffe0            	// #-32
  406c7c:	str	w4, [sp, #72]
  406c80:	mov	w4, #0xffffff80            	// #-128
  406c84:	str	w4, [sp, #76]
  406c88:	ldp	x4, x5, [sp, #48]
  406c8c:	stp	x4, x5, [sp, #16]
  406c90:	ldp	x4, x5, [sp, #64]
  406c94:	stp	x4, x5, [sp, #32]
  406c98:	add	x4, sp, #0x10
  406c9c:	str	q0, [sp, #80]
  406ca0:	str	q1, [sp, #96]
  406ca4:	str	q2, [sp, #112]
  406ca8:	str	q3, [sp, #128]
  406cac:	str	q4, [sp, #144]
  406cb0:	str	q5, [sp, #160]
  406cb4:	str	q6, [sp, #176]
  406cb8:	str	q7, [sp, #192]
  406cbc:	stp	x6, x7, [sp, #224]
  406cc0:	bl	406be4 <ferror@plt+0x5204>
  406cc4:	ldp	x29, x30, [sp], #240
  406cc8:	ret
  406ccc:	stp	x29, x30, [sp, #-16]!
  406cd0:	mov	w2, #0x5                   	// #5
  406cd4:	adrp	x1, 409000 <ferror@plt+0x7620>
  406cd8:	mov	x29, sp
  406cdc:	add	x1, x1, #0xf6
  406ce0:	mov	x0, #0x0                   	// #0
  406ce4:	bl	401970 <dcgettext@plt>
  406ce8:	mov	x1, x0
  406cec:	adrp	x2, 409000 <ferror@plt+0x7620>
  406cf0:	mov	w0, #0x1                   	// #1
  406cf4:	add	x2, x2, #0x10b
  406cf8:	bl	401790 <__printf_chk@plt>
  406cfc:	mov	w2, #0x5                   	// #5
  406d00:	adrp	x1, 409000 <ferror@plt+0x7620>
  406d04:	mov	x0, #0x0                   	// #0
  406d08:	add	x1, x1, #0x121
  406d0c:	bl	401970 <dcgettext@plt>
  406d10:	mov	x1, x0
  406d14:	adrp	x3, 408000 <ferror@plt+0x6620>
  406d18:	add	x3, x3, #0x3c0
  406d1c:	adrp	x2, 408000 <ferror@plt+0x6620>
  406d20:	mov	w0, #0x1                   	// #1
  406d24:	add	x2, x2, #0x3e8
  406d28:	bl	401790 <__printf_chk@plt>
  406d2c:	mov	w2, #0x5                   	// #5
  406d30:	adrp	x1, 409000 <ferror@plt+0x7620>
  406d34:	mov	x0, #0x0                   	// #0
  406d38:	add	x1, x1, #0x135
  406d3c:	bl	401970 <dcgettext@plt>
  406d40:	ldp	x29, x30, [sp], #16
  406d44:	adrp	x1, 41b000 <ferror@plt+0x19620>
  406d48:	ldr	x1, [x1, #672]
  406d4c:	b	401980 <fputs_unlocked@plt>
  406d50:	stp	x29, x30, [sp, #-32]!
  406d54:	mov	x29, sp
  406d58:	str	x19, [sp, #16]
  406d5c:	mov	x19, x0
  406d60:	bl	401750 <malloc@plt>
  406d64:	cmp	x0, #0x0
  406d68:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406d6c:	b.eq	406d74 <ferror@plt+0x5394>  // b.none
  406d70:	bl	406f44 <ferror@plt+0x5564>
  406d74:	ldr	x19, [sp, #16]
  406d78:	ldp	x29, x30, [sp], #32
  406d7c:	ret
  406d80:	mov	x2, x0
  406d84:	mul	x0, x0, x1
  406d88:	umulh	x2, x2, x1
  406d8c:	cmp	x2, #0x0
  406d90:	cset	x1, ne  // ne = any
  406d94:	tbnz	x0, #63, 406d9c <ferror@plt+0x53bc>
  406d98:	cbz	x1, 406da8 <ferror@plt+0x53c8>
  406d9c:	stp	x29, x30, [sp, #-16]!
  406da0:	mov	x29, sp
  406da4:	bl	406f44 <ferror@plt+0x5564>
  406da8:	b	406d50 <ferror@plt+0x5370>
  406dac:	b	406d50 <ferror@plt+0x5370>
  406db0:	stp	x29, x30, [sp, #-32]!
  406db4:	cmp	x1, #0x0
  406db8:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  406dbc:	mov	x29, sp
  406dc0:	str	x19, [sp, #16]
  406dc4:	b.eq	406ddc <ferror@plt+0x53fc>  // b.none
  406dc8:	bl	401900 <free@plt>
  406dcc:	mov	x0, #0x0                   	// #0
  406dd0:	ldr	x19, [sp, #16]
  406dd4:	ldp	x29, x30, [sp], #32
  406dd8:	ret
  406ddc:	mov	x19, x1
  406de0:	bl	4017e0 <realloc@plt>
  406de4:	cmp	x0, #0x0
  406de8:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406dec:	b.eq	406dd0 <ferror@plt+0x53f0>  // b.none
  406df0:	bl	406f44 <ferror@plt+0x5564>
  406df4:	mov	x3, x1
  406df8:	mul	x1, x1, x2
  406dfc:	umulh	x3, x3, x2
  406e00:	cmp	x3, #0x0
  406e04:	cset	x2, ne  // ne = any
  406e08:	tbnz	x1, #63, 406e10 <ferror@plt+0x5430>
  406e0c:	cbz	x2, 406e1c <ferror@plt+0x543c>
  406e10:	stp	x29, x30, [sp, #-16]!
  406e14:	mov	x29, sp
  406e18:	bl	406f44 <ferror@plt+0x5564>
  406e1c:	b	406db0 <ferror@plt+0x53d0>
  406e20:	ldr	x3, [x1]
  406e24:	cbnz	x0, 406e60 <ferror@plt+0x5480>
  406e28:	cbnz	x3, 406e3c <ferror@plt+0x545c>
  406e2c:	mov	x3, #0x80                  	// #128
  406e30:	cmp	x2, #0x80
  406e34:	udiv	x3, x3, x2
  406e38:	cinc	x3, x3, hi  // hi = pmore
  406e3c:	umulh	x5, x3, x2
  406e40:	mul	x4, x3, x2
  406e44:	cmp	x5, #0x0
  406e48:	cset	x5, ne  // ne = any
  406e4c:	tbnz	x4, #63, 406e54 <ferror@plt+0x5474>
  406e50:	cbz	x5, 406e7c <ferror@plt+0x549c>
  406e54:	stp	x29, x30, [sp, #-16]!
  406e58:	mov	x29, sp
  406e5c:	bl	406f44 <ferror@plt+0x5564>
  406e60:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  406e64:	movk	x4, #0x5554
  406e68:	udiv	x4, x4, x2
  406e6c:	cmp	x4, x3
  406e70:	b.ls	406e54 <ferror@plt+0x5474>  // b.plast
  406e74:	add	x4, x3, #0x1
  406e78:	add	x3, x4, x3, lsr #1
  406e7c:	str	x3, [x1]
  406e80:	mul	x1, x3, x2
  406e84:	b	406db0 <ferror@plt+0x53d0>
  406e88:	mov	x2, #0x1                   	// #1
  406e8c:	b	406e20 <ferror@plt+0x5440>
  406e90:	stp	x29, x30, [sp, #-32]!
  406e94:	mov	x29, sp
  406e98:	str	x19, [sp, #16]
  406e9c:	mov	x19, x0
  406ea0:	bl	406d50 <ferror@plt+0x5370>
  406ea4:	mov	x2, x19
  406ea8:	mov	w1, #0x0                   	// #0
  406eac:	ldr	x19, [sp, #16]
  406eb0:	ldp	x29, x30, [sp], #32
  406eb4:	b	4017a0 <memset@plt>
  406eb8:	umulh	x2, x0, x1
  406ebc:	stp	x29, x30, [sp, #-16]!
  406ec0:	mul	x4, x0, x1
  406ec4:	cmp	x2, #0x0
  406ec8:	mov	x29, sp
  406ecc:	cset	x2, ne  // ne = any
  406ed0:	tbnz	x4, #63, 406ed8 <ferror@plt+0x54f8>
  406ed4:	cbz	x2, 406edc <ferror@plt+0x54fc>
  406ed8:	bl	406f44 <ferror@plt+0x5564>
  406edc:	bl	4017d0 <calloc@plt>
  406ee0:	cbz	x0, 406ed8 <ferror@plt+0x54f8>
  406ee4:	ldp	x29, x30, [sp], #16
  406ee8:	ret
  406eec:	stp	x29, x30, [sp, #-32]!
  406ef0:	mov	x29, sp
  406ef4:	stp	x19, x20, [sp, #16]
  406ef8:	mov	x19, x1
  406efc:	mov	x20, x0
  406f00:	mov	x0, x1
  406f04:	bl	406d50 <ferror@plt+0x5370>
  406f08:	mov	x2, x19
  406f0c:	mov	x1, x20
  406f10:	ldp	x19, x20, [sp, #16]
  406f14:	ldp	x29, x30, [sp], #32
  406f18:	b	401620 <memcpy@plt>
  406f1c:	stp	x29, x30, [sp, #-32]!
  406f20:	mov	x29, sp
  406f24:	str	x19, [sp, #16]
  406f28:	mov	x19, x0
  406f2c:	bl	401650 <strlen@plt>
  406f30:	add	x1, x0, #0x1
  406f34:	mov	x0, x19
  406f38:	ldr	x19, [sp, #16]
  406f3c:	ldp	x29, x30, [sp], #32
  406f40:	b	406eec <ferror@plt+0x550c>
  406f44:	stp	x29, x30, [sp, #-32]!
  406f48:	adrp	x0, 41b000 <ferror@plt+0x19620>
  406f4c:	mov	w2, #0x5                   	// #5
  406f50:	mov	x29, sp
  406f54:	str	x19, [sp, #16]
  406f58:	adrp	x1, 409000 <ferror@plt+0x7620>
  406f5c:	ldr	w19, [x0, #544]
  406f60:	add	x1, x1, #0x1bb
  406f64:	mov	x0, #0x0                   	// #0
  406f68:	bl	401970 <dcgettext@plt>
  406f6c:	adrp	x2, 408000 <ferror@plt+0x6620>
  406f70:	mov	x3, x0
  406f74:	add	x2, x2, #0xc64
  406f78:	mov	w0, w19
  406f7c:	mov	w1, #0x0                   	// #0
  406f80:	bl	401680 <error@plt>
  406f84:	bl	401830 <abort@plt>
  406f88:	stp	x29, x30, [sp, #-80]!
  406f8c:	mov	x29, sp
  406f90:	stp	x19, x20, [sp, #16]
  406f94:	mov	w19, w6
  406f98:	stp	x21, x22, [sp, #32]
  406f9c:	mov	x22, x0
  406fa0:	mov	x21, x5
  406fa4:	stp	x23, x24, [sp, #48]
  406fa8:	mov	x24, x2
  406fac:	mov	x23, x3
  406fb0:	mov	w2, w1
  406fb4:	add	x3, sp, #0x48
  406fb8:	mov	x1, #0x0                   	// #0
  406fbc:	bl	407460 <ferror@plt+0x5a80>
  406fc0:	cbnz	w0, 407048 <ferror@plt+0x5668>
  406fc4:	ldr	x20, [sp, #72]
  406fc8:	cmp	x20, x24
  406fcc:	b.cc	406fd8 <ferror@plt+0x55f8>  // b.lo, b.ul, b.last
  406fd0:	cmp	x20, x23
  406fd4:	b.ls	407030 <ferror@plt+0x5650>  // b.plast
  406fd8:	bl	4019c0 <__errno_location@plt>
  406fdc:	mov	x1, #0x3fffffff            	// #1073741823
  406fe0:	cmp	x20, x1
  406fe4:	mov	w2, #0x22                  	// #34
  406fe8:	mov	w1, #0x4b                  	// #75
  406fec:	csel	w1, w1, w2, hi  // hi = pmore
  406ff0:	str	w1, [x0]
  406ff4:	cmp	w19, #0x0
  406ff8:	csinc	w19, w19, wzr, ne  // ne = any
  406ffc:	bl	4019c0 <__errno_location@plt>
  407000:	ldr	w20, [x0]
  407004:	mov	x0, x22
  407008:	cmp	w20, #0x16
  40700c:	csel	w20, w20, wzr, ne  // ne = any
  407010:	bl	406880 <ferror@plt+0x4ea0>
  407014:	mov	x4, x0
  407018:	adrp	x2, 408000 <ferror@plt+0x6620>
  40701c:	mov	x3, x21
  407020:	add	x2, x2, #0xc73
  407024:	mov	w1, w20
  407028:	mov	w0, w19
  40702c:	bl	401680 <error@plt>
  407030:	ldp	x19, x20, [sp, #16]
  407034:	ldp	x21, x22, [sp, #32]
  407038:	ldp	x23, x24, [sp, #48]
  40703c:	ldr	x0, [sp, #72]
  407040:	ldp	x29, x30, [sp], #80
  407044:	ret
  407048:	mov	w20, w0
  40704c:	bl	4019c0 <__errno_location@plt>
  407050:	cmp	w20, #0x1
  407054:	b.ne	407060 <ferror@plt+0x5680>  // b.any
  407058:	mov	w1, #0x4b                  	// #75
  40705c:	b	406ff0 <ferror@plt+0x5610>
  407060:	cmp	w20, #0x3
  407064:	b.ne	406ff4 <ferror@plt+0x5614>  // b.any
  407068:	str	wzr, [x0]
  40706c:	b	406ff4 <ferror@plt+0x5614>
  407070:	mov	w6, w5
  407074:	mov	x5, x4
  407078:	mov	x4, x3
  40707c:	mov	x3, x2
  407080:	mov	x2, x1
  407084:	mov	w1, #0xa                   	// #10
  407088:	b	406f88 <ferror@plt+0x55a8>
  40708c:	sxtw	x1, w1
  407090:	mov	x4, x0
  407094:	mov	w0, #0x0                   	// #0
  407098:	sub	w2, w2, #0x1
  40709c:	cmn	w2, #0x1
  4070a0:	b.ne	4070a8 <ferror@plt+0x56c8>  // b.any
  4070a4:	ret
  4070a8:	ldr	x3, [x4]
  4070ac:	umulh	x5, x3, x1
  4070b0:	cbnz	x5, 4070c4 <ferror@plt+0x56e4>
  4070b4:	mul	x3, x3, x1
  4070b8:	orr	w0, w0, w5
  4070bc:	str	x3, [x4]
  4070c0:	b	407098 <ferror@plt+0x56b8>
  4070c4:	mov	x3, #0xffffffffffffffff    	// #-1
  4070c8:	mov	w5, #0x1                   	// #1
  4070cc:	b	4070b8 <ferror@plt+0x56d8>
  4070d0:	stp	x29, x30, [sp, #-96]!
  4070d4:	cmp	w2, #0x24
  4070d8:	mov	x29, sp
  4070dc:	stp	x19, x20, [sp, #16]
  4070e0:	stp	x21, x22, [sp, #32]
  4070e4:	stp	x23, x24, [sp, #48]
  4070e8:	str	x25, [sp, #64]
  4070ec:	b.ls	407110 <ferror@plt+0x5730>  // b.plast
  4070f0:	adrp	x3, 409000 <ferror@plt+0x7620>
  4070f4:	adrp	x1, 409000 <ferror@plt+0x7620>
  4070f8:	adrp	x0, 409000 <ferror@plt+0x7620>
  4070fc:	add	x3, x3, #0x241
  407100:	add	x1, x1, #0x1cc
  407104:	add	x0, x0, #0x1da
  407108:	mov	w2, #0x54                  	// #84
  40710c:	bl	4019b0 <__assert_fail@plt>
  407110:	mov	x19, x0
  407114:	mov	x20, x1
  407118:	mov	w24, w2
  40711c:	mov	x21, x3
  407120:	mov	x23, x4
  407124:	cbnz	x1, 40712c <ferror@plt+0x574c>
  407128:	add	x20, sp, #0x50
  40712c:	bl	4019c0 <__errno_location@plt>
  407130:	str	wzr, [x0]
  407134:	mov	x22, x0
  407138:	ldrb	w25, [x19]
  40713c:	bl	4018c0 <__ctype_b_loc@plt>
  407140:	ldr	x2, [x0]
  407144:	mov	x0, x19
  407148:	ubfiz	x1, x25, #1, #8
  40714c:	ldrh	w1, [x2, x1]
  407150:	tbnz	w1, #13, 40717c <ferror@plt+0x579c>
  407154:	cmp	w25, #0x2d
  407158:	b.ne	407184 <ferror@plt+0x57a4>  // b.any
  40715c:	mov	w19, #0x4                   	// #4
  407160:	mov	w0, w19
  407164:	ldp	x19, x20, [sp, #16]
  407168:	ldp	x21, x22, [sp, #32]
  40716c:	ldp	x23, x24, [sp, #48]
  407170:	ldr	x25, [sp, #64]
  407174:	ldp	x29, x30, [sp], #96
  407178:	ret
  40717c:	ldrb	w25, [x0, #1]!
  407180:	b	407148 <ferror@plt+0x5768>
  407184:	mov	w2, w24
  407188:	mov	x1, x20
  40718c:	mov	x0, x19
  407190:	bl	401640 <strtoul@plt>
  407194:	ldr	x24, [x20]
  407198:	str	x0, [sp, #88]
  40719c:	cmp	x24, x19
  4071a0:	b.ne	4071f0 <ferror@plt+0x5810>  // b.any
  4071a4:	cbz	x23, 40715c <ferror@plt+0x577c>
  4071a8:	ldrb	w1, [x19]
  4071ac:	cbz	w1, 40715c <ferror@plt+0x577c>
  4071b0:	mov	x0, x23
  4071b4:	bl	401920 <strchr@plt>
  4071b8:	cbz	x0, 40715c <ferror@plt+0x577c>
  4071bc:	mov	x0, #0x1                   	// #1
  4071c0:	mov	w19, #0x0                   	// #0
  4071c4:	str	x0, [sp, #88]
  4071c8:	ldrb	w22, [x24]
  4071cc:	cbz	w22, 4073b8 <ferror@plt+0x59d8>
  4071d0:	mov	w1, w22
  4071d4:	mov	x0, x23
  4071d8:	bl	401920 <strchr@plt>
  4071dc:	cbnz	x0, 407218 <ferror@plt+0x5838>
  4071e0:	ldr	x0, [sp, #88]
  4071e4:	orr	w19, w19, #0x2
  4071e8:	str	x0, [x21]
  4071ec:	b	407160 <ferror@plt+0x5780>
  4071f0:	ldr	w1, [x22]
  4071f4:	cbz	w1, 407210 <ferror@plt+0x5830>
  4071f8:	cmp	w1, #0x22
  4071fc:	b.ne	40715c <ferror@plt+0x577c>  // b.any
  407200:	mov	w19, #0x1                   	// #1
  407204:	cbnz	x23, 4071c8 <ferror@plt+0x57e8>
  407208:	str	x0, [x21]
  40720c:	b	407160 <ferror@plt+0x5780>
  407210:	mov	w19, #0x0                   	// #0
  407214:	b	407204 <ferror@plt+0x5824>
  407218:	cmp	w22, #0x5a
  40721c:	b.hi	407304 <ferror@plt+0x5924>  // b.pmore
  407220:	cmp	w22, #0x44
  407224:	b.hi	4072e0 <ferror@plt+0x5900>  // b.pmore
  407228:	mov	w6, #0x1                   	// #1
  40722c:	mov	w1, #0x400                 	// #1024
  407230:	cmp	w22, #0x58
  407234:	b.hi	407324 <ferror@plt+0x5944>  // b.pmore
  407238:	sub	w22, w22, #0x42
  40723c:	and	w0, w22, #0xff
  407240:	cmp	w0, #0x12
  407244:	b.hi	4071e0 <ferror@plt+0x5800>  // b.pmore
  407248:	cmp	w22, #0x12
  40724c:	b.hi	4071e0 <ferror@plt+0x5800>  // b.pmore
  407250:	adrp	x0, 409000 <ferror@plt+0x7620>
  407254:	add	x0, x0, #0x200
  407258:	ldrb	w0, [x0, w22, uxtw]
  40725c:	adr	x2, 407268 <ferror@plt+0x5888>
  407260:	add	x0, x2, w0, sxtb #2
  407264:	br	x0
  407268:	mov	x1, #0x1                   	// #1
  40726c:	lsl	x0, x1, x0
  407270:	mov	x1, #0x2051                	// #8273
  407274:	tst	x0, x1
  407278:	b.eq	407314 <ferror@plt+0x5934>  // b.none
  40727c:	mov	x0, x23
  407280:	mov	w1, #0x30                  	// #48
  407284:	bl	401920 <strchr@plt>
  407288:	cbz	x0, 407360 <ferror@plt+0x5980>
  40728c:	ldrb	w0, [x24, #1]
  407290:	cmp	w0, #0x44
  407294:	b.eq	407368 <ferror@plt+0x5988>  // b.none
  407298:	cmp	w0, #0x69
  40729c:	b.eq	407348 <ferror@plt+0x5968>  // b.none
  4072a0:	cmp	w0, #0x42
  4072a4:	mov	w6, #0x2                   	// #2
  4072a8:	mov	w1, #0x400                 	// #1024
  4072ac:	mov	w0, #0x3e8                 	// #1000
  4072b0:	csinc	w6, w6, wzr, eq  // eq = none
  4072b4:	csel	w1, w1, w0, ne  // ne = any
  4072b8:	cmp	w22, #0x6d
  4072bc:	b.ls	407230 <ferror@plt+0x5850>  // b.plast
  4072c0:	cmp	w22, #0x74
  4072c4:	b.eq	407404 <ferror@plt+0x5a24>  // b.none
  4072c8:	cmp	w22, #0x77
  4072cc:	b.ne	4071e0 <ferror@plt+0x5800>  // b.any
  4072d0:	ldr	x0, [sp, #88]
  4072d4:	tbnz	x0, #63, 407390 <ferror@plt+0x59b0>
  4072d8:	lsl	x0, x0, #1
  4072dc:	b	407384 <ferror@plt+0x59a4>
  4072e0:	sub	w1, w22, #0x45
  4072e4:	cmp	w1, #0x15
  4072e8:	b.hi	407360 <ferror@plt+0x5980>  // b.pmore
  4072ec:	adrp	x0, 409000 <ferror@plt+0x7620>
  4072f0:	add	x0, x0, #0x214
  4072f4:	ldrb	w0, [x0, w1, uxtw]
  4072f8:	adr	x1, 407304 <ferror@plt+0x5924>
  4072fc:	add	x0, x1, w0, sxtb #2
  407300:	br	x0
  407304:	sub	w0, w22, #0x67
  407308:	and	w0, w0, #0xff
  40730c:	cmp	w0, #0xd
  407310:	b.ls	407268 <ferror@plt+0x5888>  // b.plast
  407314:	cmp	w22, #0x6d
  407318:	mov	w6, #0x1                   	// #1
  40731c:	mov	w1, #0x400                 	// #1024
  407320:	b.hi	4072c0 <ferror@plt+0x58e0>  // b.pmore
  407324:	sub	w22, w22, #0x59
  407328:	cmp	w22, #0x14
  40732c:	b.hi	4071e0 <ferror@plt+0x5800>  // b.pmore
  407330:	adrp	x0, 409000 <ferror@plt+0x7620>
  407334:	add	x0, x0, #0x22c
  407338:	ldrb	w0, [x0, w22, uxtw]
  40733c:	adr	x2, 407348 <ferror@plt+0x5968>
  407340:	add	x0, x2, w0, sxtb #2
  407344:	br	x0
  407348:	ldrb	w0, [x24, #2]
  40734c:	mov	w6, #0x3                   	// #3
  407350:	cmp	w0, #0x42
  407354:	csinc	w6, w6, wzr, eq  // eq = none
  407358:	mov	w1, #0x400                 	// #1024
  40735c:	b	4072b8 <ferror@plt+0x58d8>
  407360:	mov	w6, #0x1                   	// #1
  407364:	b	407358 <ferror@plt+0x5978>
  407368:	mov	w6, #0x2                   	// #2
  40736c:	mov	w1, #0x3e8                 	// #1000
  407370:	b	4072b8 <ferror@plt+0x58d8>
  407374:	ldr	x0, [sp, #88]
  407378:	cmp	xzr, x0, lsr #55
  40737c:	b.ne	407390 <ferror@plt+0x59b0>  // b.any
  407380:	lsl	x0, x0, #9
  407384:	str	x0, [sp, #88]
  407388:	mov	w0, #0x0                   	// #0
  40738c:	b	40739c <ferror@plt+0x59bc>
  407390:	mov	x0, #0xffffffffffffffff    	// #-1
  407394:	str	x0, [sp, #88]
  407398:	mov	w0, #0x1                   	// #1
  40739c:	orr	w19, w19, w0
  4073a0:	ldr	x0, [x20]
  4073a4:	add	x1, x0, w6, sxtw
  4073a8:	str	x1, [x20]
  4073ac:	ldrb	w0, [x0, w6, sxtw]
  4073b0:	cbz	w0, 4073b8 <ferror@plt+0x59d8>
  4073b4:	orr	w19, w19, #0x2
  4073b8:	ldr	x0, [sp, #88]
  4073bc:	b	407208 <ferror@plt+0x5828>
  4073c0:	ldr	x0, [sp, #88]
  4073c4:	cmp	xzr, x0, lsr #54
  4073c8:	b.ne	407390 <ferror@plt+0x59b0>  // b.any
  4073cc:	lsl	x0, x0, #10
  4073d0:	b	407384 <ferror@plt+0x59a4>
  4073d4:	mov	w2, #0x6                   	// #6
  4073d8:	add	x0, sp, #0x58
  4073dc:	bl	40708c <ferror@plt+0x56ac>
  4073e0:	b	40739c <ferror@plt+0x59bc>
  4073e4:	mov	w2, #0x3                   	// #3
  4073e8:	b	4073d8 <ferror@plt+0x59f8>
  4073ec:	mov	w2, #0x1                   	// #1
  4073f0:	b	4073d8 <ferror@plt+0x59f8>
  4073f4:	mov	w2, #0x2                   	// #2
  4073f8:	b	4073d8 <ferror@plt+0x59f8>
  4073fc:	mov	w2, #0x5                   	// #5
  407400:	b	4073d8 <ferror@plt+0x59f8>
  407404:	mov	w2, #0x4                   	// #4
  407408:	b	4073d8 <ferror@plt+0x59f8>
  40740c:	mov	w2, #0x8                   	// #8
  407410:	b	4073d8 <ferror@plt+0x59f8>
  407414:	mov	w2, #0x7                   	// #7
  407418:	b	4073d8 <ferror@plt+0x59f8>
  40741c:	sxtw	x1, w1
  407420:	mov	x4, x0
  407424:	mov	w0, #0x0                   	// #0
  407428:	sub	w2, w2, #0x1
  40742c:	cmn	w2, #0x1
  407430:	b.ne	407438 <ferror@plt+0x5a58>  // b.any
  407434:	ret
  407438:	ldr	x3, [x4]
  40743c:	umulh	x5, x3, x1
  407440:	cbnz	x5, 407454 <ferror@plt+0x5a74>
  407444:	mul	x3, x3, x1
  407448:	orr	w0, w0, w5
  40744c:	str	x3, [x4]
  407450:	b	407428 <ferror@plt+0x5a48>
  407454:	mov	x3, #0xffffffffffffffff    	// #-1
  407458:	mov	w5, #0x1                   	// #1
  40745c:	b	407448 <ferror@plt+0x5a68>
  407460:	stp	x29, x30, [sp, #-96]!
  407464:	cmp	w2, #0x24
  407468:	mov	x29, sp
  40746c:	stp	x19, x20, [sp, #16]
  407470:	stp	x21, x22, [sp, #32]
  407474:	stp	x23, x24, [sp, #48]
  407478:	str	x25, [sp, #64]
  40747c:	b.ls	4074a0 <ferror@plt+0x5ac0>  // b.plast
  407480:	adrp	x3, 409000 <ferror@plt+0x7620>
  407484:	adrp	x1, 409000 <ferror@plt+0x7620>
  407488:	adrp	x0, 409000 <ferror@plt+0x7620>
  40748c:	add	x3, x3, #0x28d
  407490:	add	x1, x1, #0x1cc
  407494:	add	x0, x0, #0x1da
  407498:	mov	w2, #0x54                  	// #84
  40749c:	bl	4019b0 <__assert_fail@plt>
  4074a0:	mov	x19, x0
  4074a4:	mov	x20, x1
  4074a8:	mov	w24, w2
  4074ac:	mov	x21, x3
  4074b0:	mov	x23, x4
  4074b4:	cbnz	x1, 4074bc <ferror@plt+0x5adc>
  4074b8:	add	x20, sp, #0x50
  4074bc:	bl	4019c0 <__errno_location@plt>
  4074c0:	str	wzr, [x0]
  4074c4:	mov	x22, x0
  4074c8:	ldrb	w25, [x19]
  4074cc:	bl	4018c0 <__ctype_b_loc@plt>
  4074d0:	ldr	x2, [x0]
  4074d4:	mov	x0, x19
  4074d8:	ubfiz	x1, x25, #1, #8
  4074dc:	ldrh	w1, [x2, x1]
  4074e0:	tbnz	w1, #13, 40750c <ferror@plt+0x5b2c>
  4074e4:	cmp	w25, #0x2d
  4074e8:	b.ne	407514 <ferror@plt+0x5b34>  // b.any
  4074ec:	mov	w19, #0x4                   	// #4
  4074f0:	mov	w0, w19
  4074f4:	ldp	x19, x20, [sp, #16]
  4074f8:	ldp	x21, x22, [sp, #32]
  4074fc:	ldp	x23, x24, [sp, #48]
  407500:	ldr	x25, [sp, #64]
  407504:	ldp	x29, x30, [sp], #96
  407508:	ret
  40750c:	ldrb	w25, [x0, #1]!
  407510:	b	4074d8 <ferror@plt+0x5af8>
  407514:	mov	w2, w24
  407518:	mov	x1, x20
  40751c:	mov	x0, x19
  407520:	bl	401820 <strtoumax@plt>
  407524:	ldr	x24, [x20]
  407528:	str	x0, [sp, #88]
  40752c:	cmp	x24, x19
  407530:	b.ne	407580 <ferror@plt+0x5ba0>  // b.any
  407534:	cbz	x23, 4074ec <ferror@plt+0x5b0c>
  407538:	ldrb	w1, [x19]
  40753c:	cbz	w1, 4074ec <ferror@plt+0x5b0c>
  407540:	mov	x0, x23
  407544:	bl	401920 <strchr@plt>
  407548:	cbz	x0, 4074ec <ferror@plt+0x5b0c>
  40754c:	mov	x0, #0x1                   	// #1
  407550:	mov	w19, #0x0                   	// #0
  407554:	str	x0, [sp, #88]
  407558:	ldrb	w22, [x24]
  40755c:	cbz	w22, 407748 <ferror@plt+0x5d68>
  407560:	mov	w1, w22
  407564:	mov	x0, x23
  407568:	bl	401920 <strchr@plt>
  40756c:	cbnz	x0, 4075a8 <ferror@plt+0x5bc8>
  407570:	ldr	x0, [sp, #88]
  407574:	orr	w19, w19, #0x2
  407578:	str	x0, [x21]
  40757c:	b	4074f0 <ferror@plt+0x5b10>
  407580:	ldr	w1, [x22]
  407584:	cbz	w1, 4075a0 <ferror@plt+0x5bc0>
  407588:	cmp	w1, #0x22
  40758c:	b.ne	4074ec <ferror@plt+0x5b0c>  // b.any
  407590:	mov	w19, #0x1                   	// #1
  407594:	cbnz	x23, 407558 <ferror@plt+0x5b78>
  407598:	str	x0, [x21]
  40759c:	b	4074f0 <ferror@plt+0x5b10>
  4075a0:	mov	w19, #0x0                   	// #0
  4075a4:	b	407594 <ferror@plt+0x5bb4>
  4075a8:	cmp	w22, #0x5a
  4075ac:	b.hi	407694 <ferror@plt+0x5cb4>  // b.pmore
  4075b0:	cmp	w22, #0x44
  4075b4:	b.hi	407670 <ferror@plt+0x5c90>  // b.pmore
  4075b8:	mov	w6, #0x1                   	// #1
  4075bc:	mov	w1, #0x400                 	// #1024
  4075c0:	cmp	w22, #0x58
  4075c4:	b.hi	4076b4 <ferror@plt+0x5cd4>  // b.pmore
  4075c8:	sub	w22, w22, #0x42
  4075cc:	and	w0, w22, #0xff
  4075d0:	cmp	w0, #0x12
  4075d4:	b.hi	407570 <ferror@plt+0x5b90>  // b.pmore
  4075d8:	cmp	w22, #0x12
  4075dc:	b.hi	407570 <ferror@plt+0x5b90>  // b.pmore
  4075e0:	adrp	x0, 409000 <ferror@plt+0x7620>
  4075e4:	add	x0, x0, #0x24c
  4075e8:	ldrb	w0, [x0, w22, uxtw]
  4075ec:	adr	x2, 4075f8 <ferror@plt+0x5c18>
  4075f0:	add	x0, x2, w0, sxtb #2
  4075f4:	br	x0
  4075f8:	mov	x1, #0x1                   	// #1
  4075fc:	lsl	x0, x1, x0
  407600:	mov	x1, #0x2051                	// #8273
  407604:	tst	x0, x1
  407608:	b.eq	4076a4 <ferror@plt+0x5cc4>  // b.none
  40760c:	mov	x0, x23
  407610:	mov	w1, #0x30                  	// #48
  407614:	bl	401920 <strchr@plt>
  407618:	cbz	x0, 4076f0 <ferror@plt+0x5d10>
  40761c:	ldrb	w0, [x24, #1]
  407620:	cmp	w0, #0x44
  407624:	b.eq	4076f8 <ferror@plt+0x5d18>  // b.none
  407628:	cmp	w0, #0x69
  40762c:	b.eq	4076d8 <ferror@plt+0x5cf8>  // b.none
  407630:	cmp	w0, #0x42
  407634:	mov	w6, #0x2                   	// #2
  407638:	mov	w1, #0x400                 	// #1024
  40763c:	mov	w0, #0x3e8                 	// #1000
  407640:	csinc	w6, w6, wzr, eq  // eq = none
  407644:	csel	w1, w1, w0, ne  // ne = any
  407648:	cmp	w22, #0x6d
  40764c:	b.ls	4075c0 <ferror@plt+0x5be0>  // b.plast
  407650:	cmp	w22, #0x74
  407654:	b.eq	407794 <ferror@plt+0x5db4>  // b.none
  407658:	cmp	w22, #0x77
  40765c:	b.ne	407570 <ferror@plt+0x5b90>  // b.any
  407660:	ldr	x0, [sp, #88]
  407664:	tbnz	x0, #63, 407720 <ferror@plt+0x5d40>
  407668:	lsl	x0, x0, #1
  40766c:	b	407714 <ferror@plt+0x5d34>
  407670:	sub	w1, w22, #0x45
  407674:	cmp	w1, #0x15
  407678:	b.hi	4076f0 <ferror@plt+0x5d10>  // b.pmore
  40767c:	adrp	x0, 409000 <ferror@plt+0x7620>
  407680:	add	x0, x0, #0x260
  407684:	ldrb	w0, [x0, w1, uxtw]
  407688:	adr	x1, 407694 <ferror@plt+0x5cb4>
  40768c:	add	x0, x1, w0, sxtb #2
  407690:	br	x0
  407694:	sub	w0, w22, #0x67
  407698:	and	w0, w0, #0xff
  40769c:	cmp	w0, #0xd
  4076a0:	b.ls	4075f8 <ferror@plt+0x5c18>  // b.plast
  4076a4:	cmp	w22, #0x6d
  4076a8:	mov	w6, #0x1                   	// #1
  4076ac:	mov	w1, #0x400                 	// #1024
  4076b0:	b.hi	407650 <ferror@plt+0x5c70>  // b.pmore
  4076b4:	sub	w22, w22, #0x59
  4076b8:	cmp	w22, #0x14
  4076bc:	b.hi	407570 <ferror@plt+0x5b90>  // b.pmore
  4076c0:	adrp	x0, 409000 <ferror@plt+0x7620>
  4076c4:	add	x0, x0, #0x278
  4076c8:	ldrb	w0, [x0, w22, uxtw]
  4076cc:	adr	x2, 4076d8 <ferror@plt+0x5cf8>
  4076d0:	add	x0, x2, w0, sxtb #2
  4076d4:	br	x0
  4076d8:	ldrb	w0, [x24, #2]
  4076dc:	mov	w6, #0x3                   	// #3
  4076e0:	cmp	w0, #0x42
  4076e4:	csinc	w6, w6, wzr, eq  // eq = none
  4076e8:	mov	w1, #0x400                 	// #1024
  4076ec:	b	407648 <ferror@plt+0x5c68>
  4076f0:	mov	w6, #0x1                   	// #1
  4076f4:	b	4076e8 <ferror@plt+0x5d08>
  4076f8:	mov	w6, #0x2                   	// #2
  4076fc:	mov	w1, #0x3e8                 	// #1000
  407700:	b	407648 <ferror@plt+0x5c68>
  407704:	ldr	x0, [sp, #88]
  407708:	cmp	xzr, x0, lsr #55
  40770c:	b.ne	407720 <ferror@plt+0x5d40>  // b.any
  407710:	lsl	x0, x0, #9
  407714:	str	x0, [sp, #88]
  407718:	mov	w0, #0x0                   	// #0
  40771c:	b	40772c <ferror@plt+0x5d4c>
  407720:	mov	x0, #0xffffffffffffffff    	// #-1
  407724:	str	x0, [sp, #88]
  407728:	mov	w0, #0x1                   	// #1
  40772c:	orr	w19, w19, w0
  407730:	ldr	x0, [x20]
  407734:	add	x1, x0, w6, sxtw
  407738:	str	x1, [x20]
  40773c:	ldrb	w0, [x0, w6, sxtw]
  407740:	cbz	w0, 407748 <ferror@plt+0x5d68>
  407744:	orr	w19, w19, #0x2
  407748:	ldr	x0, [sp, #88]
  40774c:	b	407598 <ferror@plt+0x5bb8>
  407750:	ldr	x0, [sp, #88]
  407754:	cmp	xzr, x0, lsr #54
  407758:	b.ne	407720 <ferror@plt+0x5d40>  // b.any
  40775c:	lsl	x0, x0, #10
  407760:	b	407714 <ferror@plt+0x5d34>
  407764:	mov	w2, #0x6                   	// #6
  407768:	add	x0, sp, #0x58
  40776c:	bl	40741c <ferror@plt+0x5a3c>
  407770:	b	40772c <ferror@plt+0x5d4c>
  407774:	mov	w2, #0x3                   	// #3
  407778:	b	407768 <ferror@plt+0x5d88>
  40777c:	mov	w2, #0x1                   	// #1
  407780:	b	407768 <ferror@plt+0x5d88>
  407784:	mov	w2, #0x2                   	// #2
  407788:	b	407768 <ferror@plt+0x5d88>
  40778c:	mov	w2, #0x5                   	// #5
  407790:	b	407768 <ferror@plt+0x5d88>
  407794:	mov	w2, #0x4                   	// #4
  407798:	b	407768 <ferror@plt+0x5d88>
  40779c:	mov	w2, #0x8                   	// #8
  4077a0:	b	407768 <ferror@plt+0x5d88>
  4077a4:	mov	w2, #0x7                   	// #7
  4077a8:	b	407768 <ferror@plt+0x5d88>
  4077ac:	stp	x29, x30, [sp, #-32]!
  4077b0:	mov	x29, sp
  4077b4:	stp	x19, x20, [sp, #16]
  4077b8:	mov	x19, x0
  4077bc:	bl	4016f0 <fileno@plt>
  4077c0:	tbz	w0, #31, 4077d4 <ferror@plt+0x5df4>
  4077c4:	mov	x0, x19
  4077c8:	ldp	x19, x20, [sp, #16]
  4077cc:	ldp	x29, x30, [sp], #32
  4077d0:	b	401720 <fclose@plt>
  4077d4:	mov	x0, x19
  4077d8:	bl	401990 <__freading@plt>
  4077dc:	cbnz	w0, 407814 <ferror@plt+0x5e34>
  4077e0:	mov	x0, x19
  4077e4:	bl	407a4c <ferror@plt+0x606c>
  4077e8:	cbnz	w0, 407834 <ferror@plt+0x5e54>
  4077ec:	mov	w20, #0x0                   	// #0
  4077f0:	mov	x0, x19
  4077f4:	bl	401720 <fclose@plt>
  4077f8:	cbz	w20, 407808 <ferror@plt+0x5e28>
  4077fc:	bl	4019c0 <__errno_location@plt>
  407800:	str	w20, [x0]
  407804:	mov	w0, #0xffffffff            	// #-1
  407808:	ldp	x19, x20, [sp, #16]
  40780c:	ldp	x29, x30, [sp], #32
  407810:	ret
  407814:	mov	x0, x19
  407818:	bl	4016f0 <fileno@plt>
  40781c:	mov	w2, #0x1                   	// #1
  407820:	mov	x1, #0x0                   	// #0
  407824:	bl	4016c0 <lseek@plt>
  407828:	cmn	x0, #0x1
  40782c:	b.ne	4077e0 <ferror@plt+0x5e00>  // b.any
  407830:	b	4077ec <ferror@plt+0x5e0c>
  407834:	bl	4019c0 <__errno_location@plt>
  407838:	ldr	w20, [x0]
  40783c:	b	4077f0 <ferror@plt+0x5e10>
  407840:	stp	x29, x30, [sp, #-128]!
  407844:	mov	x29, sp
  407848:	stp	x2, x3, [sp, #96]
  40784c:	add	x2, sp, #0x80
  407850:	stp	x2, x2, [sp, #64]
  407854:	add	x2, sp, #0x60
  407858:	stp	x19, x20, [sp, #16]
  40785c:	stp	x21, x22, [sp, #32]
  407860:	str	x23, [sp, #48]
  407864:	str	x2, [sp, #80]
  407868:	mov	w2, #0xffffffe0            	// #-32
  40786c:	str	w2, [sp, #88]
  407870:	str	wzr, [sp, #92]
  407874:	stp	x4, x5, [sp, #112]
  407878:	cbz	w1, 4078c0 <ferror@plt+0x5ee0>
  40787c:	mov	w20, w0
  407880:	mov	w6, w1
  407884:	cmp	w1, #0x406
  407888:	b.eq	4078cc <ferror@plt+0x5eec>  // b.none
  40788c:	cmp	w1, #0xb
  407890:	b.gt	4079d0 <ferror@plt+0x5ff0>
  407894:	cmp	w1, #0x0
  407898:	b.le	4079dc <ferror@plt+0x5ffc>
  40789c:	sub	w1, w1, #0x1
  4078a0:	cmp	w1, #0xa
  4078a4:	b.hi	4079dc <ferror@plt+0x5ffc>  // b.pmore
  4078a8:	adrp	x0, 409000 <ferror@plt+0x7620>
  4078ac:	add	x0, x0, #0x298
  4078b0:	ldrb	w0, [x0, w1, uxtw]
  4078b4:	adr	x1, 4078c0 <ferror@plt+0x5ee0>
  4078b8:	add	x0, x1, w0, sxtb #2
  4078bc:	br	x0
  4078c0:	ldr	w2, [sp, #96]
  4078c4:	bl	401940 <fcntl@plt>
  4078c8:	b	407a18 <ferror@plt+0x6038>
  4078cc:	adrp	x21, 41b000 <ferror@plt+0x19620>
  4078d0:	mov	w2, #0xffffffe8            	// #-24
  4078d4:	str	w2, [sp, #88]
  4078d8:	mov	x23, x21
  4078dc:	ldr	w2, [x21, #1088]
  4078e0:	ldr	w22, [sp, #96]
  4078e4:	tbnz	w2, #31, 407978 <ferror@plt+0x5f98>
  4078e8:	mov	w2, w22
  4078ec:	bl	401940 <fcntl@plt>
  4078f0:	mov	w19, w0
  4078f4:	tbz	w0, #31, 407908 <ferror@plt+0x5f28>
  4078f8:	bl	4019c0 <__errno_location@plt>
  4078fc:	ldr	w0, [x0]
  407900:	cmp	w0, #0x16
  407904:	b.eq	407928 <ferror@plt+0x5f48>  // b.none
  407908:	mov	w0, #0x1                   	// #1
  40790c:	str	w0, [x23, #1088]
  407910:	mov	w0, w19
  407914:	ldp	x19, x20, [sp, #16]
  407918:	ldp	x21, x22, [sp, #32]
  40791c:	ldr	x23, [sp, #48]
  407920:	ldp	x29, x30, [sp], #128
  407924:	ret
  407928:	mov	w2, w22
  40792c:	mov	w0, w20
  407930:	mov	w1, #0x0                   	// #0
  407934:	bl	401940 <fcntl@plt>
  407938:	mov	w19, w0
  40793c:	tbnz	w0, #31, 407910 <ferror@plt+0x5f30>
  407940:	mov	w0, #0xffffffff            	// #-1
  407944:	str	w0, [x21, #1088]
  407948:	mov	w0, w19
  40794c:	mov	w1, #0x1                   	// #1
  407950:	bl	401940 <fcntl@plt>
  407954:	tbz	w0, #31, 40799c <ferror@plt+0x5fbc>
  407958:	bl	4019c0 <__errno_location@plt>
  40795c:	mov	x20, x0
  407960:	mov	w0, w19
  407964:	mov	w19, #0xffffffff            	// #-1
  407968:	ldr	w21, [x20]
  40796c:	bl	4017f0 <close@plt>
  407970:	str	w21, [x20]
  407974:	b	407910 <ferror@plt+0x5f30>
  407978:	mov	w2, w22
  40797c:	mov	w1, #0x0                   	// #0
  407980:	bl	401940 <fcntl@plt>
  407984:	mov	w19, w0
  407988:	tbnz	w0, #31, 407910 <ferror@plt+0x5f30>
  40798c:	ldr	w0, [x21, #1088]
  407990:	cmn	w0, #0x1
  407994:	b.ne	407910 <ferror@plt+0x5f30>  // b.any
  407998:	b	407948 <ferror@plt+0x5f68>
  40799c:	orr	w2, w0, #0x1
  4079a0:	mov	w1, #0x2                   	// #2
  4079a4:	mov	w0, w19
  4079a8:	bl	401940 <fcntl@plt>
  4079ac:	cmn	w0, #0x1
  4079b0:	b.ne	407910 <ferror@plt+0x5f30>  // b.any
  4079b4:	b	407958 <ferror@plt+0x5f78>
  4079b8:	adrp	x0, 409000 <ferror@plt+0x7620>
  4079bc:	add	x0, x0, #0x2a4
  4079c0:	ldrb	w0, [x0, w1, uxtw]
  4079c4:	adr	x1, 4079d0 <ferror@plt+0x5ff0>
  4079c8:	add	x0, x1, w0, sxtb #2
  4079cc:	br	x0
  4079d0:	sub	w1, w1, #0x400
  4079d4:	cmp	w1, #0xa
  4079d8:	b.ls	4079b8 <ferror@plt+0x5fd8>  // b.plast
  4079dc:	ldr	w1, [sp, #88]
  4079e0:	ldr	x0, [sp, #64]
  4079e4:	tbz	w1, #31, 4079f8 <ferror@plt+0x6018>
  4079e8:	cmn	w1, #0x7
  4079ec:	b.ge	4079f8 <ferror@plt+0x6018>  // b.tcont
  4079f0:	ldr	x0, [sp, #72]
  4079f4:	add	x0, x0, w1, sxtw
  4079f8:	ldr	x2, [x0]
  4079fc:	mov	w1, w6
  407a00:	mov	w0, w20
  407a04:	bl	401940 <fcntl@plt>
  407a08:	b	407a18 <ferror@plt+0x6038>
  407a0c:	mov	w1, w6
  407a10:	mov	w0, w20
  407a14:	bl	401940 <fcntl@plt>
  407a18:	mov	w19, w0
  407a1c:	b	407910 <ferror@plt+0x5f30>
  407a20:	ldr	w1, [sp, #88]
  407a24:	ldr	x0, [sp, #64]
  407a28:	tbz	w1, #31, 407a3c <ferror@plt+0x605c>
  407a2c:	cmn	w1, #0x7
  407a30:	b.ge	407a3c <ferror@plt+0x605c>  // b.tcont
  407a34:	ldr	x0, [sp, #72]
  407a38:	add	x0, x0, w1, sxtw
  407a3c:	ldr	w2, [x0]
  407a40:	mov	w1, w6
  407a44:	mov	w0, w20
  407a48:	b	4078c4 <ferror@plt+0x5ee4>
  407a4c:	stp	x29, x30, [sp, #-32]!
  407a50:	mov	x29, sp
  407a54:	str	x19, [sp, #16]
  407a58:	mov	x19, x0
  407a5c:	cbnz	x0, 407a70 <ferror@plt+0x6090>
  407a60:	mov	x0, x19
  407a64:	ldr	x19, [sp, #16]
  407a68:	ldp	x29, x30, [sp], #32
  407a6c:	b	401960 <fflush@plt>
  407a70:	bl	401990 <__freading@plt>
  407a74:	cbz	w0, 407a60 <ferror@plt+0x6080>
  407a78:	ldr	w0, [x19]
  407a7c:	tbz	w0, #8, 407a60 <ferror@plt+0x6080>
  407a80:	mov	x0, x19
  407a84:	mov	w2, #0x1                   	// #1
  407a88:	mov	x1, #0x0                   	// #0
  407a8c:	bl	407a94 <ferror@plt+0x60b4>
  407a90:	b	407a60 <ferror@plt+0x6080>
  407a94:	stp	x29, x30, [sp, #-48]!
  407a98:	mov	x29, sp
  407a9c:	stp	x19, x20, [sp, #16]
  407aa0:	mov	x20, x1
  407aa4:	mov	x19, x0
  407aa8:	ldr	x1, [x0, #8]
  407aac:	str	x21, [sp, #32]
  407ab0:	mov	w21, w2
  407ab4:	ldr	x2, [x0, #16]
  407ab8:	cmp	x2, x1
  407abc:	b.ne	407b10 <ferror@plt+0x6130>  // b.any
  407ac0:	ldp	x1, x2, [x0, #32]
  407ac4:	cmp	x2, x1
  407ac8:	b.ne	407b10 <ferror@plt+0x6130>  // b.any
  407acc:	ldr	x1, [x0, #72]
  407ad0:	cbnz	x1, 407b10 <ferror@plt+0x6130>
  407ad4:	bl	4016f0 <fileno@plt>
  407ad8:	mov	w2, w21
  407adc:	mov	x1, x20
  407ae0:	bl	4016c0 <lseek@plt>
  407ae4:	cmn	x0, #0x1
  407ae8:	b.eq	407b00 <ferror@plt+0x6120>  // b.none
  407aec:	ldr	w1, [x19]
  407af0:	str	x0, [x19, #144]
  407af4:	mov	w0, #0x0                   	// #0
  407af8:	and	w1, w1, #0xffffffef
  407afc:	str	w1, [x19]
  407b00:	ldp	x19, x20, [sp, #16]
  407b04:	ldr	x21, [sp, #32]
  407b08:	ldp	x29, x30, [sp], #48
  407b0c:	ret
  407b10:	mov	w2, w21
  407b14:	mov	x1, x20
  407b18:	mov	x0, x19
  407b1c:	ldp	x19, x20, [sp, #16]
  407b20:	ldr	x21, [sp, #32]
  407b24:	ldp	x29, x30, [sp], #48
  407b28:	b	4018d0 <fseeko@plt>
  407b2c:	stp	x29, x30, [sp, #-64]!
  407b30:	mov	x29, sp
  407b34:	stp	x19, x20, [sp, #16]
  407b38:	stp	x21, x22, [sp, #32]
  407b3c:	mov	x21, x1
  407b40:	mov	x22, x2
  407b44:	cbnz	x0, 407b9c <ferror@plt+0x61bc>
  407b48:	add	x19, sp, #0x3c
  407b4c:	mov	x2, x22
  407b50:	mov	x1, x21
  407b54:	mov	x0, x19
  407b58:	bl	401610 <mbrtowc@plt>
  407b5c:	cmp	x22, #0x0
  407b60:	mov	x20, x0
  407b64:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407b68:	b.ls	407b88 <ferror@plt+0x61a8>  // b.plast
  407b6c:	mov	w0, #0x0                   	// #0
  407b70:	bl	407c14 <ferror@plt+0x6234>
  407b74:	tst	w0, #0xff
  407b78:	b.ne	407b88 <ferror@plt+0x61a8>  // b.any
  407b7c:	ldrb	w0, [x21]
  407b80:	mov	x20, #0x1                   	// #1
  407b84:	str	w0, [x19]
  407b88:	mov	x0, x20
  407b8c:	ldp	x19, x20, [sp, #16]
  407b90:	ldp	x21, x22, [sp, #32]
  407b94:	ldp	x29, x30, [sp], #64
  407b98:	ret
  407b9c:	mov	x19, x0
  407ba0:	b	407b4c <ferror@plt+0x616c>
  407ba4:	stp	x29, x30, [sp, #-48]!
  407ba8:	mov	x29, sp
  407bac:	stp	x19, x20, [sp, #16]
  407bb0:	mov	x19, x0
  407bb4:	str	x21, [sp, #32]
  407bb8:	bl	4016d0 <__fpending@plt>
  407bbc:	mov	x20, x0
  407bc0:	mov	x0, x19
  407bc4:	bl	401690 <ferror_unlocked@plt>
  407bc8:	mov	w21, w0
  407bcc:	mov	x0, x19
  407bd0:	bl	4077ac <ferror@plt+0x5dcc>
  407bd4:	cbnz	w21, 407c00 <ferror@plt+0x6220>
  407bd8:	cbz	w0, 407bf0 <ferror@plt+0x6210>
  407bdc:	cbnz	x20, 407c0c <ferror@plt+0x622c>
  407be0:	bl	4019c0 <__errno_location@plt>
  407be4:	ldr	w0, [x0]
  407be8:	cmp	w0, #0x9
  407bec:	csetm	w0, ne  // ne = any
  407bf0:	ldp	x19, x20, [sp, #16]
  407bf4:	ldr	x21, [sp, #32]
  407bf8:	ldp	x29, x30, [sp], #48
  407bfc:	ret
  407c00:	cbnz	w0, 407c0c <ferror@plt+0x622c>
  407c04:	bl	4019c0 <__errno_location@plt>
  407c08:	str	wzr, [x0]
  407c0c:	mov	w0, #0xffffffff            	// #-1
  407c10:	b	407bf0 <ferror@plt+0x6210>
  407c14:	stp	x29, x30, [sp, #-32]!
  407c18:	mov	x1, #0x0                   	// #0
  407c1c:	mov	x29, sp
  407c20:	str	x19, [sp, #16]
  407c24:	bl	4019d0 <setlocale@plt>
  407c28:	cbz	x0, 407c64 <ferror@plt+0x6284>
  407c2c:	adrp	x1, 409000 <ferror@plt+0x7620>
  407c30:	mov	x19, x0
  407c34:	add	x1, x1, #0x2af
  407c38:	bl	4018b0 <strcmp@plt>
  407c3c:	cbz	w0, 407c6c <ferror@plt+0x628c>
  407c40:	mov	x0, x19
  407c44:	adrp	x1, 409000 <ferror@plt+0x7620>
  407c48:	add	x1, x1, #0x2b1
  407c4c:	bl	4018b0 <strcmp@plt>
  407c50:	cmp	w0, #0x0
  407c54:	cset	w0, ne  // ne = any
  407c58:	ldr	x19, [sp, #16]
  407c5c:	ldp	x29, x30, [sp], #32
  407c60:	ret
  407c64:	mov	w0, #0x1                   	// #1
  407c68:	b	407c58 <ferror@plt+0x6278>
  407c6c:	mov	w0, #0x0                   	// #0
  407c70:	b	407c58 <ferror@plt+0x6278>
  407c74:	stp	x29, x30, [sp, #-16]!
  407c78:	mov	w0, #0xe                   	// #14
  407c7c:	mov	x29, sp
  407c80:	bl	401730 <nl_langinfo@plt>
  407c84:	cbz	x0, 407c90 <ferror@plt+0x62b0>
  407c88:	ldrb	w1, [x0]
  407c8c:	cbnz	w1, 407c98 <ferror@plt+0x62b8>
  407c90:	adrp	x0, 409000 <ferror@plt+0x7620>
  407c94:	add	x0, x0, #0x2b7
  407c98:	ldp	x29, x30, [sp], #16
  407c9c:	ret
  407ca0:	stp	x29, x30, [sp, #-64]!
  407ca4:	mov	x29, sp
  407ca8:	stp	x19, x20, [sp, #16]
  407cac:	adrp	x20, 41a000 <ferror@plt+0x18620>
  407cb0:	add	x20, x20, #0xdf0
  407cb4:	stp	x21, x22, [sp, #32]
  407cb8:	adrp	x21, 41a000 <ferror@plt+0x18620>
  407cbc:	add	x21, x21, #0xde8
  407cc0:	sub	x20, x20, x21
  407cc4:	mov	w22, w0
  407cc8:	stp	x23, x24, [sp, #48]
  407ccc:	mov	x23, x1
  407cd0:	mov	x24, x2
  407cd4:	bl	4015d8 <mbrtowc@plt-0x38>
  407cd8:	cmp	xzr, x20, asr #3
  407cdc:	b.eq	407d08 <ferror@plt+0x6328>  // b.none
  407ce0:	asr	x20, x20, #3
  407ce4:	mov	x19, #0x0                   	// #0
  407ce8:	ldr	x3, [x21, x19, lsl #3]
  407cec:	mov	x2, x24
  407cf0:	add	x19, x19, #0x1
  407cf4:	mov	x1, x23
  407cf8:	mov	w0, w22
  407cfc:	blr	x3
  407d00:	cmp	x20, x19
  407d04:	b.ne	407ce8 <ferror@plt+0x6308>  // b.any
  407d08:	ldp	x19, x20, [sp, #16]
  407d0c:	ldp	x21, x22, [sp, #32]
  407d10:	ldp	x23, x24, [sp, #48]
  407d14:	ldp	x29, x30, [sp], #64
  407d18:	ret
  407d1c:	nop
  407d20:	ret
  407d24:	nop
  407d28:	adrp	x2, 41b000 <ferror@plt+0x19620>
  407d2c:	mov	x1, #0x0                   	// #0
  407d30:	ldr	x2, [x2, #504]
  407d34:	b	4016a0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407d38 <.fini>:
  407d38:	stp	x29, x30, [sp, #-16]!
  407d3c:	mov	x29, sp
  407d40:	ldp	x29, x30, [sp], #16
  407d44:	ret
