module LSFR(
	input				clk,
	input				nreset,
	
	output  [19:0]	data_out  
);
	
	parameter IDLE = 0;
	parameter RUNNING = 1;
	parameter COMPLETE = 2;
	
	reg [1:0] state = 2'b00;
	reg [1:0] nxt_state = 2'b00;

	wire feedback; 
	reg [19:0] data = 20'b0000_0000_0000_0000_0000;
	
	assign feedback = ~(data[6] ^ data[19]);
	assign data_out = data;

	always @ (posedge clk, negedge nreset)begin
		if(!nreset)begin
			data <= 20'b0000_0000_0000_0000_0001;
		end
		else begin		  
		    data <= {data[18:0],feedback};			
		end
	end
	
endmodule 
