<div id="pf53" class="pf w0 h0" data-page-no="53"><div class="pc pc53 w0 h0"><img class="bi x18 y194 we h20" alt="" src="bg53.png"/><div class="t m0 x18 h7 y15a ff3 fs4 fc0 sc0 ls0 ws0">6.7.<span class="_ _22"> </span>CONTROL-FLO<span class="_ _8"></span>W<span class="_ _2"> </span>INSTRUCTIONS</div><div class="t m0 x18 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _d"> </span>lab<span class="_ _4"></span>el<span class="_ _5"> </span>into<span class="_ _2"> </span><span class="ff5">rd</span></div><div class="t m0 xbd h11 y405 ffc fs7 fc0 sc0 ls0 ws0">11</div><div class="t m0 xb3 h7 y38 ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _f"> </span>Then,<span class="_ _2"> </span>it<span class="_ _2"> </span>generates<span class="_ _d"> </span>a<span class="_ _2"> </span>machine<span class="_ _2"> </span>load<span class="_ _2"> </span>instruction<span class="_ _2"> </span>to<span class="_ _d"> </span>load</div><div class="t m0 x18 h7 yed ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>from<span class="_ _2"> </span>memory<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span><span class="ff5">rd</span>.</div><div class="t m0 xd h7 ye57 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span><span class="ff7">store<span class="_ _3"> </span>global<span class="_ _a"> </span>instructions<span class="_ _d"> </span></span>are<span class="_ _2"> </span>a<span class="_ _d"> </span>set<span class="_ _d"> </span>of<span class="_ _2"> </span>pseudo-instructions<span class="_ _d"> </span>to<span class="_ _d"> </span>facilitate<span class="_ _2"> </span>the</div><div class="t m0 x18 h7 ye58 ff3 fs4 fc0 sc0 ls0 ws0">store<span class="_ _c"> </span>of<span class="_ _3"> </span>v<span class="_ _8"></span>alues<span class="_ _c"> </span>into<span class="_ _3"> </span>memory<span class="_ _c"> </span>p<span class="_ _4"></span>ositions<span class="_ _3"> </span>that<span class="_ _c"> </span>are<span class="_ _c"> </span>identiﬁed<span class="_ _3"> </span>by<span class="_ _3"> </span>lab<span class="_ _4"></span>els.<span class="_ _0"> </span>The<span class="_ _c"> </span>assembly</div><div class="t m0 x18 h7 ye59 ff3 fs4 fc0 sc0 ls0 ws0">syn<span class="_ _1"></span>tax<span class="_ _2"> </span>for<span class="_ _2"> </span>these<span class="_ _2"> </span>instructions<span class="_ _2"> </span>is</div><div class="t m0 x18 h8 ye5a ff5 fs4 fc0 sc0 ls0 ws0">s{w|h|b}<span class="_ _11"> </span>rs,<span class="_ _e"> </span>symbol,<span class="_ _e"> </span>rt</div><div class="t m0 x18 h7 ye5b ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _d"> </span><span class="ff5">rs<span class="_ _a"> </span></span>indicates<span class="_ _a"> </span>the<span class="_ _a"> </span>source<span class="_ _a"> </span>register,<span class="_ _a"> </span><span class="ff5">symbol<span class="_ _a"> </span></span>indicates<span class="_ _a"> </span>the<span class="_ _a"> </span>name<span class="_ _d"> </span>of<span class="_ _a"> </span>the<span class="_ _a"> </span>lab<span class="_ _4"></span>el,<span class="_ _a"> </span>and</div><div class="t m0 x18 h7 ye5c ff5 fs4 fc0 sc0 ls0 ws0">rt<span class="_ _2"> </span><span class="ff3">indicates<span class="_ _d"> </span>a<span class="_ _d"> </span>temp<span class="_ _4"></span>orary<span class="_ _2"> </span>register<span class="_ _2"> </span>to<span class="_ _d"> </span>supp<span class="_ _4"></span>ort<span class="_ _2"> </span>the<span class="_ _d"> </span>computation<span class="_ _d"> </span>of<span class="_ _2"> </span>the<span class="_ _d"> </span>address.<span class="_ _11"> </span>As<span class="_ _d"> </span>an</span></div><div class="t m0 x18 h7 ye5d ff3 fs4 fc0 sc0 ls0 ws0">example,<span class="_ _2"> </span>instruction</div><div class="t m0 x18 h8 ye5e ff5 fs4 fc0 sc0 ls0 ws0">sw<span class="_ _11"> </span>a0,<span class="_ _e"> </span>var_x,<span class="_ _e"> </span>a5</div><div class="t m0 x18 h7 ye5f ff3 fs4 fc0 sc0 ls0 ws0">stores<span class="_ _f"> </span>the<span class="_ _f"> </span><span class="ff5">word<span class="_ _f"> </span></span>v<span class="_ _8"></span>alue<span class="_ _f"> </span>from<span class="_ _11"> </span>register<span class="_ _f"> </span><span class="ff5">a0<span class="_ _f"> </span></span>into<span class="_ _c"> </span>the<span class="_ _f"> </span>memory<span class="_ _f"> </span>p<span class="_ _4"></span>ositions<span class="_ _f"> </span>starting<span class="_ _f"> </span>at<span class="_ _f"> </span>the</div><div class="t m0 x18 h7 ye60 ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _3"> </span>asso<span class="_ _4"></span>ciated<span class="_ _a"> </span>with<span class="_ _3"> </span>lab<span class="_ _4"></span>el<span class="_ _a"> </span>“<span class="ff5">var<span class="_ _a"> </span>x</span>”.<span class="_ _b"> </span>Similar<span class="_ _3"> </span>to<span class="_ _3"> </span>the<span class="_ _3"> </span>load<span class="_ _3"> </span>global<span class="_ _3"> </span>instructions,<span class="_ _3"> </span>the</div><div class="t m0 x18 h7 ye61 ff3 fs4 fc0 sc0 ls0 ws0">lab<span class="_ _4"></span>el<span class="_ _5"> </span>ma<span class="_ _1"></span>y<span class="_ _5"> </span>not<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>enco<span class="_ _4"></span>ded<span class="_ _5"> </span>as<span class="_ _2"> </span>an<span class="_ _5"> </span>immediate<span class="_ _2"> </span>v<span class="_ _8"></span>alue,<span class="_ _2"> </span>hence,<span class="_ _2"> </span>the<span class="_ _5"> </span>assembler<span class="_ _5"> </span>may<span class="_ _5"> </span>generate</div><div class="t m0 x18 h7 ye62 ff3 fs4 fc0 sc0 ls0 ws0">m<span class="_ _1"></span>ultiple<span class="_ _f"> </span>R<span class="_ _2c"></span>V32I<span class="_ _f"> </span>machine<span class="_ _f"> </span>instructions<span class="_ _f"> </span>so<span class="_ _11"> </span>that<span class="_ _f"> </span>it<span class="_ _f"> </span>can<span class="_ _11"> </span>load<span class="_ _f"> </span>the<span class="_ _f"> </span>lab<span class="_ _4"></span>el<span class="_ _f"> </span>address<span class="_ _f"> </span>into<span class="_ _f"> </span>a</div><div class="t m0 x18 h7 ye63 ff3 fs4 fc0 sc0 ls0 ws0">register<span class="_ _f"> </span>b<span class="_ _4"></span>efore<span class="_ _f"> </span>executing<span class="_ _11"> </span>a<span class="_ _11"> </span>mac<span class="_ _1"></span>hine<span class="_ _f"> </span>store<span class="_ _11"> </span>instruction.<span class="_ _18"> </span>In<span class="_ _11"> </span>this<span class="_ _11"> </span>case,<span class="_ _e"> </span>ho<span class="_ _1"></span>w<span class="_ _1"></span>ev<span class="_ _1"></span>er,<span class="_ _e"> </span>the</div><div class="t m0 x18 h7 ye64 ff3 fs4 fc0 sc0 ls0 ws0">assem<span class="_ _1"></span>bler<span class="_ _c"> </span>ma<span class="_ _8"></span>y<span class="_ _c"> </span>not<span class="_ _c"> </span>use<span class="_ _c"> </span>the<span class="_ _c"> </span><span class="ff5">rs<span class="_ _c"> </span></span>as<span class="_ _c"> </span>a<span class="_ _3"> </span>temp<span class="_ _4"></span>orary<span class="_ _c"> </span>register,<span class="_ _c"> </span>since<span class="_ _c"> </span>it<span class="_ _c"> </span>would<span class="_ _3"> </span>destroy<span class="_ _3"> </span>the</div><div class="t m0 x18 h7 ye65 ff3 fs4 fc0 sc0 ls0 ws0">con<span class="_ _1"></span>ten<span class="_ _1"></span>ts<span class="_ _2"> </span>of<span class="_ _d"> </span>the<span class="_ _d"> </span>register<span class="_ _2"> </span>b<span class="_ _4"></span>efore<span class="_ _2"> </span>storing<span class="_ _d"> </span>it<span class="_ _d"> </span>on<span class="_ _2"> </span>the<span class="_ _d"> </span>memory<span class="_ _7"></span>.<span class="_ _11"> </span>F<span class="_ _7"></span>or<span class="_ _2"> </span>this<span class="_ _d"> </span>reason,<span class="_ _d"> </span>the<span class="_ _d"> </span>user<span class="_ _2"> </span>is</div><div class="t m0 x18 h7 ye66 ff3 fs4 fc0 sc0 ls0 ws0">required<span class="_ _a"> </span>to<span class="_ _a"> </span>explicitly<span class="_ _a"> </span>indicate<span class="_ _a"> </span>a<span class="_ _a"> </span>general-purp<span class="_ _4"></span>ose<span class="_ _d"> </span>register<span class="_ _a"> </span>so<span class="_ _a"> </span>that<span class="_ _a"> </span>the<span class="_ _a"> </span>assembler<span class="_ _d"> </span>may</div><div class="t m0 x18 h7 ye67 ff3 fs4 fc0 sc0 ls0 ws0">use<span class="_ _2"> </span>it<span class="_ _2"> </span>as<span class="_ _2"> </span>a<span class="_ _2"> </span>temp<span class="_ _4"></span>orary<span class="_ _5"> </span>when<span class="_ _2"> </span>generating<span class="_ _2"> </span>the<span class="_ _2"> </span>co<span class="_ _4"></span>de<span class="_ _5"> </span>for<span class="_ _2"> </span>the<span class="_ _2"> </span>pseudo-instruction.</div><div class="t m0 x18 hd ye68 ff6 fs3 fc0 sc0 ls0 ws0">6.7<span class="_ _36"> </span>Con<span class="_ _8"></span>trol-ﬂo<span class="_ _8"></span>w<span class="_ _1f"> </span>instructions</div><div class="t m0 x18 h7 ye69 ff3 fs4 fc0 sc0 ls0 ws0">In RISC-V, and most general-purp<span class="_ _4"></span>ose processors,<span class="_ _5"> </span><span class="ff7">the normal execution ﬂo<span class="_ _1"></span>w con-</span></div><div class="t m0 x18 h7 ye6a ff7 fs4 fc0 sc0 ls0 ws0">sists<span class="_ _11"> </span>in<span class="_ _11"> </span>executing<span class="_ _11"> </span>instructions<span class="_ _11"> </span>in<span class="_ _e"> </span>the<span class="_ _11"> </span>same<span class="_ _11"> </span>order<span class="_ _11"> </span>they<span class="_ _e"> </span>are<span class="_ _11"> </span>organized<span class="_ _11"> </span>on</div><div class="t m0 x18 h7 ye6b ff7 fs4 fc0 sc0 ls0 ws0">memory<span class="ff3">.<span class="_ _f"> </span>In<span class="_ _d"> </span>other<span class="_ _2"> </span>words,<span class="_ _2"> </span>once<span class="_ _d"> </span>an<span class="_ _2"> </span>instruction<span class="_ _d"> </span>is<span class="_ _2"> </span>executed,<span class="_ _d"> </span>the<span class="_ _2"> </span>pro<span class="_ _4"></span>cessor<span class="_ _2"> </span>fetches<span class="_ _2"> </span>the</span></div><div class="t m0 x18 h7 ye6c ff3 fs4 fc0 sc0 ls0 ws0">instruction<span class="_ _a"> </span>that<span class="_ _3"> </span>is<span class="_ _3"> </span>lo<span class="_ _4"></span>cated<span class="_ _a"> </span>in<span class="_ _3"> </span>the<span class="_ _3"> </span>next<span class="_ _a"> </span>memory<span class="_ _3"> </span>p<span class="_ _4"></span>osition<span class="_ _a"> </span>for<span class="_ _3"> </span>execution.<span class="_ _10"> </span>RISC-V<span class="_ _3"> </span>in-</div><div class="t m0 x18 h7 ye6d ff3 fs4 fc0 sc0 ls0 ws0">structions<span class="_ _3"> </span>are<span class="_ _c"> </span>4-byte<span class="_ _3"> </span>long,<span class="_ _c"> </span>hence,<span class="_ _f"> </span>after<span class="_ _3"> </span>executing<span class="_ _c"> </span>an<span class="_ _3"> </span>instruction<span class="_ _c"> </span>that<span class="_ _c"> </span>is<span class="_ _3"> </span>lo<span class="_ _4"></span>cated<span class="_ _3"> </span>at</div><div class="t m0 x18 h7 ye6e ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _2"> </span><span class="ff5">0x8000</span>,<span class="_ _2"> </span>the<span class="_ _2"> </span>pro<span class="_ _4"></span>cessor<span class="_ _5"> </span>fetches<span class="_ _5"> </span>the<span class="_ _2"> </span>next<span class="_ _2"> </span>instruction<span class="_ _2"> </span>from<span class="_ _2"> </span>address<span class="_ _2"> </span><span class="ff5">0x8004</span>.</div><div class="t m0 xd h7 ye6f ff7 fs4 fc0 sc0 ls0 ws0">Con<span class="_ _8"></span>trol-ﬂow<span class="_ _d"> </span>instructions<span class="_ _a"> </span>are<span class="_ _a"> </span>instructions<span class="_ _a"> </span>capable<span class="_ _d"> </span>of<span class="_ _a"> </span>changing<span class="_ _d"> </span>the<span class="_ _a"> </span>nor-</div><div class="t m0 x18 h7 ye70 ff7 fs4 fc0 sc0 ls0 ws0">mal<span class="_ _3"> </span>execution<span class="_ _3"> </span>ﬂow<span class="ff3">.<span class="_ _e"> </span>In<span class="_ _d"> </span>this<span class="_ _d"> </span>case,<span class="_ _a"> </span>the<span class="_ _d"> </span>next<span class="_ _a"> </span>instruction<span class="_ _d"> </span>to<span class="_ _d"> </span>b<span class="_ _4"></span>e<span class="_ _d"> </span>executed<span class="_ _d"> </span>dep<span class="_ _4"></span>ends<span class="_ _d"> </span>on</span></div><div class="t m0 x18 h7 ye71 ff3 fs4 fc0 sc0 ls0 ws0">the<span class="_ _2"> </span>seman<span class="_ _1"></span>tics<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>con<span class="_ _1"></span>trol-ﬂo<span class="_ _1"></span>w<span class="_ _2"> </span>instruction.</div><div class="t m0 xd h7 ye72 ff7 fs4 fc0 sc0 ls0 ws0">NOTE:<span class="_ _1a"> </span><span class="ff3">Diﬀeren<span class="_ _8"></span>t<span class="_ _3"> </span>authors<span class="_ _c"> </span>may<span class="_ _3"> </span>use<span class="_ _3"> </span>diﬀerent<span class="_ _3"> </span>terms<span class="_ _c"> </span>to<span class="_ _3"> </span>refer<span class="_ _c"> </span>to<span class="_ _3"> </span>control-ﬂo<span class="_ _8"></span>w</span></div><div class="t m0 xd h7 ye73 ff3 fs4 fc0 sc0 ls0 ws0">instructions.<span class="_ _23"> </span>F<span class="_ _7"></span>or<span class="_ _c"> </span>example,<span class="_ _11"> </span>W<span class="_ _7"></span>aterman<span class="_ _c"> </span>and<span class="_ _f"> </span>Asanovi<span class="_ _8"></span>´<span class="_ _7c"></span>c<span class="_ _f"> </span>[4]<span class="_ _c"> </span>use<span class="_ _f"> </span>the<span class="_ _c"> </span>term<span class="_ _f"> </span><span class="ff7">con-</span></div><div class="t m0 xd h7 ye74 ff7 fs4 fc0 sc0 ls0 ws0">trol<span class="_ _d"> </span>transfer<span class="_ _a"> </span>instructions<span class="ff3">.<span class="_ _c"> </span>Other<span class="_ _2"> </span>authors<span class="_ _2"> </span>ma<span class="_ _1"></span>y<span class="_ _2"> </span>also<span class="_ _2"> </span>use<span class="_ _2"> </span>the<span class="_ _5"> </span>terms<span class="_ _2"> </span><span class="ff7">jump<span class="_ _2"> </span></span>or</span></div><div class="t m0 xd h7 ye75 ff7 fs4 fc0 sc0 ls0 ws0">branc<span class="_ _8"></span>h<span class="_ _2"> </span><span class="ff3">to<span class="_ _2"> </span>refer<span class="_ _2"> </span>to<span class="_ _2"> </span>control-ﬂo<span class="_ _8"></span>w<span class="_ _2"> </span>instructions.</span></div><div class="t m0 xd h7 ye76 ff3 fs4 fc0 sc0 ls0 ws0">Con<span class="_ _1"></span>trol-ﬂo<span class="_ _1"></span>w instructions<span class="_ _12"> </span>may be classiﬁed<span class="_ _13"> </span>as conditional<span class="_ _12"> </span>or unconditional con<span class="_ _8"></span>trol-</div><div class="t m0 x18 h7 ye77 ff3 fs4 fc0 sc0 ls0 ws0">ﬂo<span class="_ _1"></span>w<span class="_ _13"> </span>instructions.<span class="_ _a"> </span>They ma<span class="_ _8"></span>y also<span class="_ _12"> </span>b<span class="_ _4"></span>e<span class="_ _12"> </span>classiﬁed as<span class="_ _12"> </span>direct or<span class="_ _12"> </span>indirect con<span class="_ _8"></span>trol-ﬂo<span class="_ _1"></span>w<span class="_ _13"> </span>instruc-</div><div class="t m0 x18 h7 ye78 ff3 fs4 fc0 sc0 ls0 ws0">tions.<span class="_ _3"> </span>The<span class="_ _2"> </span>next<span class="_ _2"> </span>sections<span class="_ _2"> </span>discuss<span class="_ _2"> </span>these<span class="_ _2"> </span>prop<span class="_ _4"></span>erties.</div><div class="t m0 x18 ha ye79 ff6 fs6 fc0 sc0 ls0 ws0">6.7.1<span class="_ _17"> </span>Conditional<span class="_ _c"> </span>con<span class="_ _8"></span>trol-ﬂow<span class="_ _3"> </span>instructions</div><div class="t m0 x18 h7 ye7a ff7 fs4 fc0 sc0 ls0 ws0">Conditional<span class="_ _1f"> </span>con<span class="_ _1"></span>trol-ﬂo<span class="_ _8"></span>w<span class="_ _1f"> </span>instructions<span class="_ _1b"> </span>c<span class="_ _8"></span>hange<span class="_ _1f"> </span>the<span class="_ _1f"> </span>normal<span class="_ _1f"> </span>execution<span class="_ _1f"> </span>ﬂow</div><div class="t m0 x18 h7 ye7b ff7 fs4 fc0 sc0 ls0 ws0">under<span class="_ _11"> </span>certain<span class="_ _e"> </span>conditions<span class="ff3">.<span class="_ _3c"> </span>In<span class="_ _c"> </span>other<span class="_ _c"> </span>words,<span class="_ _c"> </span>the<span class="_ _f"> </span>decision<span class="_ _c"> </span>of<span class="_ _c"> </span>changing<span class="_ _3"> </span>or<span class="_ _c"> </span>not<span class="_ _c"> </span>the</span></div><div class="t m0 x18 h7 ye7c ff3 fs4 fc0 sc0 ls0 ws0">normal execution<span class="_ _13"> </span>ﬂo<span class="_ _1"></span>w depends on whether a<span class="_ _12"> </span>given condition<span class="_ _12"> </span>is satisﬁed.<span class="_ _3"> </span>F<span class="_ _7"></span>or example,</div><div class="t m0 x18 h7 ye7d ff3 fs4 fc0 sc0 ls0 ws0">the branch equal instruction,<span class="_ _5"> </span>or<span class="_ _5"> </span><span class="ff5">beq</span>,<span class="_ _5"> </span>compares the<span class="_ _5"> </span>v<span class="_ _8"></span>alues<span class="_ _5"> </span>of tw<span class="_ _8"></span>o<span class="_ _5"> </span>registers and<span class="_ _5"> </span><span class="ff7">jumps</span></div><div class="t m0 x18 h7 ye7e ff3 fs4 fc0 sc0 ls0 ws0">to<span class="_ _a"> </span>the<span class="_ _a"> </span><span class="ff7">target<span class="_ _c"> </span>address<span class="_ _a"> </span></span>(<span class="ff8">i.e.</span>,<span class="_ _3"> </span>c<span class="_ _8"></span>hanges<span class="_ _3"> </span>the<span class="_ _a"> </span>normal<span class="_ _a"> </span>execution<span class="_ _a"> </span>ﬂo<span class="_ _1"></span>w)<span class="_ _a"> </span>if<span class="_ _a"> </span>their<span class="_ _a"> </span>v<span class="_ _8"></span>alues<span class="_ _a"> </span>are</div><div class="t m0 x18 h7 ye7f ff3 fs4 fc0 sc0 ls0 ws0">equal.</div><div class="t m0 xd h7 ye80 ff7 fs4 fc0 sc0 ls0 ws0">NOTE:<span class="_ _1a"> </span><span class="ff3">The<span class="_ _12"> </span>v<span class="_ _8"></span>erb “to<span class="_ _12"> </span>jump”<span class="_ _12"> </span>is<span class="_ _12"> </span>commonly used<span class="_ _12"> </span>to<span class="_ _12"> </span>indicate<span class="_ _13"> </span>that<span class="_ _12"> </span>a<span class="_ _12"> </span>control-ﬂo<span class="_ _8"></span>w</span></div><div class="t m0 xd h7 ye81 ff3 fs4 fc0 sc0 ls0 ws0">instruction<span class="_ _2"> </span>c<span class="_ _1"></span>hanged<span class="_ _2"> </span>the<span class="_ _2"> </span>normal<span class="_ _2"> </span>execution<span class="_ _2"> </span>ﬂo<span class="_ _1"></span>w.</div><div class="t m0 x4b h1e y21b ff12 fse fc0 sc0 ls0 ws0">11</div><div class="t m0 xd h1f y21c ff13 fsf fc0 sc0 ls0 ws0">The<span class="_ _5"> </span>assembler<span class="_ _2"> </span>uses<span class="_ _5"> </span><span class="ff28">rd<span class="_ _2"> </span></span>as<span class="_ _2"> </span>a<span class="_ _2"> </span>temp<span class="_ _4"></span>orary<span class="_ _2c"></span>,<span class="_ _2"> </span>since<span class="_ _2"> </span>its<span class="_ _2"> </span>previous<span class="_ _2"> </span>v<span class="_ _8"></span>alue<span class="_ _2"> </span>will<span class="_ _2"> </span>b<span class="_ _4"></span>e<span class="_ _5"> </span>discarded<span class="_ _2"> </span>anyw<span class="_ _8"></span>ay<span class="_ _5"> </span>after</div><div class="t m0 x18 h1f y61 ff13 fsf fc0 sc0 ls0 ws0">the<span class="_ _38"> </span>load<span class="_ _38"> </span>op<span class="_ _4"></span>eration<span class="_ _13"> </span>is<span class="_ _5"> </span>complete.</div><div class="t m0 x3f h7 yc ff5 fs4 fc0 sc0 ls0 ws0">http://riscv-<span class="_ _4"></span>programming.org<span class="_ _2"> </span><span class="ff3">(V<span class="_ _7"></span>ersion:<span class="_ _c"> </span>Ma<span class="_ _8"></span>y<span class="_ _2"> </span>4,<span class="_ _2"> </span>2022)<span class="_ _75"> </span>69</span></div><a class="l" href="#pf53" data-dest-detail='[83,"XYZ",105.952,89.795,null]'><div class="d m1" style="border-style:none;position:absolute;left:209.044000px;bottom:758.128000px;width:10.433000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:302.788000px;bottom:734.059000px;width:86.316000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",90.709,146.437,null]'><div class="d m1" style="border-style:none;position:absolute;left:230.534000px;bottom:580.414000px;width:73.023000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfd" data-dest-detail='[13,"XYZ",90.709,767.979,null]'><div class="d m1" style="border-style:none;position:absolute;left:333.465000px;bottom:508.683000px;width:82.386000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf93" data-dest-detail='[147,"XYZ",90.709,546.583,null]'><div class="d m1" style="border-style:none;position:absolute;left:347.174000px;bottom:325.825000px;width:6.974000px;height:8.413000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:148.560000px;bottom:36.395000px;width:148.940000px;height:13.948000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
