// Seed: 3503920753
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri id_2,
    input uwire id_3,
    input tri1 id_4,
    output wire id_5
);
  supply1 id_7;
  always @(negedge id_1) id_5 = id_7;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    inout tri id_2,
    input wor id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    input supply1 id_7,
    input supply1 id_8,
    input tri id_9,
    input tri0 id_10,
    output tri id_11,
    input tri id_12,
    output supply1 id_13
    , id_16,
    output wand id_14
);
  assign id_2 = id_2;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_9,
      id_1
  );
  assign modCall_1.type_8 = 0;
endmodule
