// ===========================================================================
// Verilog module generated by IPexpress
// Filename: test_tsmac_params.v  
// Copyright 2005 (c) Lattice Semiconductor Corporation. All rights reserved.
// ===========================================================================

parameter GETH_GMII_DATA       = 8;   // GMII data width in 1000 Mbps mode
parameter FETH_GMII_DATA       = 4;   // MII data width in 10/100 Mbps mode
parameter HADDR_BUS_WIDTH      = 8;   // CPU I/F address bus width
parameter FIFO_DATA_WIDTH      = 16;  // FIFO I/F data bus width
parameter FIFO_DATA_BYTEN      = 2;   // Byte enable signals for FIFO data
parameter PAUSE_TIME_WIDTH     = 16;  // Pause frame parameter width
parameter TX_STAT_VEC_WIDTH    = 31;  // Transmit Status Vector Width
parameter VLAN_TAG_WIDTH       = 16;  // VLAN Tag Information
parameter TX_BYTEN_WIDTH       = 2;   // Byte enable from Tx MAC to GMII module
parameter TX_IPG_RNG           = 16;  // IPG register
parameter TX_DATA_WIDTH        = 16;  // Tx MAC data path

///////////////////////////////////////////////////////////////////////
// The following are the text maxros used by the task transmit 
// frame generator.

`ifdef FETH_MODE
 `define DATA_SIZE 4
`else
 `define DATA_SIZE 8
`endif


`define TAG_DFL 4'h0
`define TAG_DTY 4'h1
`define TAG_VFL 4'h2
`define TAG_VTY 4'h3
`define TAG_PCO 4'h4
`define TAG_PIO 4'h5
`define TAG_DATA 4'h6
`define TAG_DAPA 4'h7
`define TAG_PAD 4'h8
`define TAG_CRC 4'h9
`define TAG_DACR 4'ha
`define TAG_DA 4'hb
`define TAG_SA 4'hc
`define TAG_PRE 4'hd
`define TAG_PRS 4'he

`define NEOF 1'b0
`define EOF  1'b1

`define  PRE_FIRST_WORD  16'b 10101010_10101010
`define  PRE_SECOND_WORD  16'b 10101010_10101010
`define  PRE_THIRD_WORD  16'b 10101010_10101010
`define  PRE_AND_SFD  16'b 10101010_10101011


`define TB_CTRL_FRAME 1'b1
`define TB_DATA_FRAME 1'b0

///////////////////////////////////////////////////////////////////////
// The following are the text maxros used by the task receive 
// frame generator.
//      parameter PAUSE_OP_NIB1 = 4'h0;
//      parameter PAUSE_OP_NIB2 = 4'h0;
//      parameter PAUSE_OP_NIB3 = 4'h8;
//      parameter PAUSE_OP_NIB4 = 4'h0;
//`define PAUSE_OP_NIB1  4'h0
//`define PAUSE_OP_NIB2  4'h0
//`define PAUSE_OP_NIB3  4'h8
//`define PAUSE_OP_NIB4  4'h0

`define RX_GB_EN 1'b1
`define RX_FE_EN 1'b0
`define RX_BAD_CRC 1'b1
`define RX_GOOD_CRC 1'b0
`define RX_NORM_FRM 2'b00
`define RX_VLAN_FRM 2'b01
`define RX_PAUS_FRM 2'b10
`define RX_PAUS_FRM_CUS 2'b11
`define RX_BAD_OPCODE 1'b1
`define RX_GOOD_OPCODE 1'b0
`define RX_LEN_FIELD 1'b0
`define RX_TYP_FIELD 1'b1
`define RX_LENCHK_ER 1'b1
`define RX_LENCHK_NOER 1'b0
`define RX_BAD_SFD 1'b1
`define RX_GOOD_SFD 1'b0
`define RX_RUNT_NOT 3'd0
`define RX_RUNT_PREM 3'd1
`define RX_RUNT_SFD 3'd2
`define RX_RUNT_DES 3'd3
`define RX_RUNT_SRC 3'd4
`define RX_FRMPTN_NOER 4'd0
`define RX_FRMPTN_ER 4'd1
`define RX_FRMPTN_NOPAD 4'd2
`define RX_FRMPTN_DRNOPAD 4'd14
`define RX_FRMPTN_DRIB 4'd15

`ifdef FETH_MODE
    `define MIN_IPG 5'd16 
    `define STD_IPG 5'd24
    `define ETH_10_100
`endif
`ifdef GETH_MODE
    `define MIN_IPG 5'd8
    `define STD_IPG 5'd12
    `define ETH_GBIT
`endif
`ifdef TSETH_MODE
    `ifdef SET_GIGABIT
        `define MIN_IPG 5'd8
        `define STD_IPG 5'd12
        `define ETH_GBIT
    `else
        `define MIN_IPG 5'd16
        `define STD_IPG 5'd24
        `define ETH_10_100
    `endif
`endif

