#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Jan 27 12:15:24 2026
# Process ID         : 47489
# Current directory  : /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1
# Command line       : vivado -log design_under_test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_under_test_top.tcl -notrace
# Log file           : /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top.vdi
# Journal file       : /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/vivado.jou
# Running On         : Saint-ThinkPad-X280
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.1
# Processor Detail   : Intel(R) Core(TM) i5-8250U CPU @ 1.60GHz
# CPU Frequency      : 800.030 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 8215 MB
# Swap memory        : 2147 MB
# Total Virtual      : 10363 MB
# Available Virtual  : 6844 MB
#-----------------------------------------------------------
source design_under_test_top.tcl -notrace
create_project: Time (s): cpu = 00:01:29 ; elapsed = 00:00:15 . Memory (MB): peak = 1616.852 ; gain = 64.059 ; free physical = 1508 ; free virtual = 6129
Command: link_design -top design_under_test_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-5699] Read binary netlist with skipMacroContent - 1
INFO: [Project 1-454] Reading design checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_data_out.dcp' for cell 'ila_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/vio_data_generator_conf/vio_data_generator_conf.dcp' for cell 'vio_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1812.578 ; gain = 0.000 ; free physical = 1301 ; free virtual = 5922
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_inst UUID: b65d52e4-76d5-562d-b429-2afca0f6d0a3 
INFO: [Chipscope 16-324] Core: vio_inst UUID: 10b64158-46a8-5b75-96e0-7529a8f6e526 
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila_impl.xdc:31]
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila.xdc:108]
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/ila_data_out/ila_v6_2/constraints/ila.xdc] for cell 'ila_inst/inst'
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/vio_data_generator_conf/vio_data_generator_conf.xdc] for cell 'vio_inst'
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.gen/sources_1/ip/vio_data_generator_conf/vio_data_generator_conf.xdc] for cell 'vio_inst'
Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/part_4_constraint.xdc]
Finished Parsing XDC File [/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/part_4_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2018.059 ; gain = 0.000 ; free physical = 1182 ; free virtual = 5795
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 36 instances

13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2018.094 ; gain = 401.242 ; free physical = 1182 ; free virtual = 5795
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2123.980 ; gain = 105.887 ; free physical = 1129 ; free virtual = 5743

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 246b56358

Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2553.934 ; gain = 429.953 ; free physical = 726 ; free virtual = 5357

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2953.465 ; gain = 0.000 ; free physical = 2482 ; free virtual = 4776
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2953.465 ; gain = 0.000 ; free physical = 2520 ; free virtual = 4797
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 26b5398a8

Time (s): cpu = 00:07:19 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797
Phase 1.1 Core Generation And Design Setup | Checksum: 26b5398a8

Time (s): cpu = 00:07:19 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 26b5398a8

Time (s): cpu = 00:07:19 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797
Phase 1 Initialization | Checksum: 26b5398a8

Time (s): cpu = 00:07:19 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Detect if minReqCache needed
Phase 2.1 Detect if minReqCache needed | Checksum: 26b5398a8

Time (s): cpu = 00:07:19 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797

Phase 2.2 Timer Update
Phase 2.2 Timer Update | Checksum: 26b5398a8

Time (s): cpu = 00:07:20 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797

Phase 2.3 Timing Data Collection
Phase 2.3 Timing Data Collection | Checksum: 26b5398a8

Time (s): cpu = 00:07:20 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797
Phase 2 Timer Update And Timing Data Collection | Checksum: 26b5398a8

Time (s): cpu = 00:07:20 ; elapsed = 00:04:43 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2b0551c72

Time (s): cpu = 00:07:20 ; elapsed = 00:04:44 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797
Retarget | Checksum: 2b0551c72
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2a5fe049e

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2520 ; free virtual = 4797
Constant propagation | Checksum: 2a5fe049e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.465 ; gain = 0.000 ; free physical = 2520 ; free virtual = 4797
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2953.465 ; gain = 0.000 ; free physical = 2525 ; free virtual = 4802
Phase 5 Sweep | Checksum: 31ce1af3f

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2953.465 ; gain = 23.812 ; free physical = 2525 ; free virtual = 4802
Sweep | Checksum: 31ce1af3f
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Sweep, 1209 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 31ce1af3f

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2985.480 ; gain = 55.828 ; free physical = 2524 ; free virtual = 4802
BUFG optimization | Checksum: 31ce1af3f
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 31ce1af3f

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2985.480 ; gain = 55.828 ; free physical = 2524 ; free virtual = 4802
Shift Register Optimization | Checksum: 31ce1af3f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 31ce1af3f

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2985.480 ; gain = 55.828 ; free physical = 2524 ; free virtual = 4802
Post Processing Netlist | Checksum: 31ce1af3f
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21393c133

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2985.480 ; gain = 55.828 ; free physical = 2524 ; free virtual = 4802

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2985.480 ; gain = 0.000 ; free physical = 2524 ; free virtual = 4802
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21393c133

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2985.480 ; gain = 55.828 ; free physical = 2524 ; free virtual = 4802
Phase 9 Finalization | Checksum: 21393c133

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2985.480 ; gain = 55.828 ; free physical = 2524 ; free virtual = 4802
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              11  |                                             65  |
|  Constant propagation         |               0  |              16  |                                             47  |
|  Sweep                        |               0  |              60  |                                           1209  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21393c133

Time (s): cpu = 00:07:21 ; elapsed = 00:04:44 . Memory (MB): peak = 2985.480 ; gain = 55.828 ; free physical = 2524 ; free virtual = 4802

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 24da05130

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4806
Ending Power Optimization Task | Checksum: 24da05130

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.531 ; gain = 104.051 ; free physical = 2515 ; free virtual = 4806

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24da05130

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4806
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4806
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:08:06 ; elapsed = 00:05:26 . Memory (MB): peak = 3089.531 ; gain = 1071.438 ; free physical = 2515 ; free virtual = 4806
INFO: [Vivado 12-24828] Executing command : report_drc -file design_under_test_top_drc_opted.rpt -pb design_under_test_top_drc_opted.pb -rpx design_under_test_top_drc_opted.rpx
Command: report_drc -file design_under_test_top_drc_opted.rpt -pb design_under_test_top_drc_opted.pb -rpx design_under_test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2521 ; free virtual = 4814
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2521 ; free virtual = 4814
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2521 ; free virtual = 4814
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2520 ; free virtual = 4814
Wrote PlaceStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2520 ; free virtual = 4814
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2520 ; free virtual = 4814
Wrote Device Cache: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2519 ; free virtual = 4813
Write Physdb Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2519 ; free virtual = 4813
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2521 ; free virtual = 4809
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1db4c17d0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2521 ; free virtual = 4809
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2521 ; free virtual = 4809

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13110067b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2516 ; free virtual = 4810

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 17928da58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4811

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 17928da58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4811
Phase 1 Placer Initialization | Checksum: 17928da58

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2515 ; free virtual = 4810

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c37865ee

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2510 ; free virtual = 4814

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18b873869

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2509 ; free virtual = 4814

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18b873869

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2509 ; free virtual = 4814

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 22e9d02c7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2546 ; free virtual = 4851

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 22e9d02c7

Time (s): cpu = 00:00:50 ; elapsed = 00:00:12 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2545 ; free virtual = 4851

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 121 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 54 nets or LUTs. Breaked 0 LUT, combined 54 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2542 ; free virtual = 4850

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             54  |                    54  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             54  |                    54  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 237a6db33

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2542 ; free virtual = 4850
Phase 2.5 Global Place Phase2 | Checksum: 1f84ccc70

Time (s): cpu = 00:00:59 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2541 ; free virtual = 4850
Phase 2 Global Placement | Checksum: 1f84ccc70

Time (s): cpu = 00:00:59 ; elapsed = 00:00:15 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2541 ; free virtual = 4850

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ff9a5263

Time (s): cpu = 00:01:02 ; elapsed = 00:00:16 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2541 ; free virtual = 4850

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 270ca443d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:17 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2545 ; free virtual = 4846

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ed45009e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:18 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2545 ; free virtual = 4846

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27f40cb46

Time (s): cpu = 00:01:08 ; elapsed = 00:00:18 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2545 ; free virtual = 4846

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2c584f791

Time (s): cpu = 00:01:14 ; elapsed = 00:00:22 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2544 ; free virtual = 4846

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26a5a7df0

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2544 ; free virtual = 4846

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 26159c6d2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2544 ; free virtual = 4846
Phase 3 Detail Placement | Checksum: 26159c6d2

Time (s): cpu = 00:01:15 ; elapsed = 00:00:23 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2544 ; free virtual = 4846

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1abc5f24c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.948 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10cf70a63

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2544 ; free virtual = 4846
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1627c09e4

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846
Phase 4.1.1.1 BUFG Insertion | Checksum: 1abc5f24c

Time (s): cpu = 00:01:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.948. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b8031d1d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846

Time (s): cpu = 00:01:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846
Phase 4.1 Post Commit Optimization | Checksum: 1b8031d1d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b8031d1d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b8031d1d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846
Phase 4.3 Placer Reporting | Checksum: 1b8031d1d

Time (s): cpu = 00:01:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846

Time (s): cpu = 00:01:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 172d35def

Time (s): cpu = 00:01:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846
Ending Placer Task | Checksum: e4cdb58b

Time (s): cpu = 00:01:26 ; elapsed = 00:00:26 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4846
85 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:28 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2543 ; free virtual = 4845
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_under_test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2535 ; free virtual = 4838
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_under_test_top_utilization_placed.rpt -pb design_under_test_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file design_under_test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.68 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2504 ; free virtual = 4815
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2505 ; free virtual = 4816
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2505 ; free virtual = 4816
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2505 ; free virtual = 4816
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2505 ; free virtual = 4816
Wrote PlaceStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2497 ; free virtual = 4812
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2497 ; free virtual = 4812
Wrote Device Cache: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2496 ; free virtual = 4812
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2496 ; free virtual = 4812
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2503 ; free virtual = 4808
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 3.948 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2505 ; free virtual = 4809
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2505 ; free virtual = 4809
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2493 ; free virtual = 4806
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2493 ; free virtual = 4806
Wrote PlaceStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2485 ; free virtual = 4801
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2484 ; free virtual = 4801
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2483 ; free virtual = 4800
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2483 ; free virtual = 4800
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 36cc20bd ConstDB: 0 ShapeSum: d803877 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: 3c3bb8ec | NumContArr: 2101d430 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1e28f8256

Time (s): cpu = 00:01:29 ; elapsed = 00:01:22 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2426 ; free virtual = 4882

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e28f8256

Time (s): cpu = 00:01:29 ; elapsed = 00:01:22 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2425 ; free virtual = 4882

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e28f8256

Time (s): cpu = 00:01:29 ; elapsed = 00:01:22 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2425 ; free virtual = 4883
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24de4bbaf

Time (s): cpu = 00:01:40 ; elapsed = 00:01:25 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2428 ; free virtual = 4886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.077  | TNS=0.000  | WHS=-0.203 | THS=-81.909|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 22c8ba3f5

Time (s): cpu = 00:01:47 ; elapsed = 00:01:26 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2427 ; free virtual = 4886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.077  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 2.4 Update Timing for Bus Skew | Checksum: 25466d9e6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:26 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2424 ; free virtual = 4886

Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 25466d9e6

Time (s): cpu = 00:01:47 ; elapsed = 00:01:26 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2424 ; free virtual = 4886

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2876
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2876
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b2feb338

Time (s): cpu = 00:01:48 ; elapsed = 00:01:27 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2423 ; free virtual = 4885

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1b2feb338

Time (s): cpu = 00:01:48 ; elapsed = 00:01:27 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2423 ; free virtual = 4885

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a34004f4

Time (s): cpu = 00:01:52 ; elapsed = 00:01:27 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2422 ; free virtual = 4884
Phase 4 Initial Routing | Checksum: 1a34004f4

Time (s): cpu = 00:01:52 ; elapsed = 00:01:27 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2422 ; free virtual = 4884

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 179
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.790  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ecaee3f7

Time (s): cpu = 00:01:59 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.790  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1e9187ee0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883
Phase 5 Rip-up And Reroute | Checksum: 1e9187ee0

Time (s): cpu = 00:02:00 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a5f2912d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.870  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 16ed8181d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 16ed8181d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883
Phase 6 Delay and Skew Optimization | Checksum: 16ed8181d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.870  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 16f36f74b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883
Phase 7 Post Hold Fix | Checksum: 16f36f74b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:31 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.481703 %
  Global Horizontal Routing Utilization  = 0.624545 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 16f36f74b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 16f36f74b

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1a1d3d901

Time (s): cpu = 00:02:05 ; elapsed = 00:01:33 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1a1d3d901

Time (s): cpu = 00:02:05 ; elapsed = 00:01:33 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.870  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1a1d3d901

Time (s): cpu = 00:02:05 ; elapsed = 00:01:33 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883
Total Elapsed time in route_design: 92.66 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: b1d14789

Time (s): cpu = 00:02:05 ; elapsed = 00:01:33 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: b1d14789

Time (s): cpu = 00:02:05 ; elapsed = 00:01:33 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:33 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2421 ; free virtual = 4883
INFO: [Vivado 12-24828] Executing command : report_drc -file design_under_test_top_drc_routed.rpt -pb design_under_test_top_drc_routed.pb -rpx design_under_test_top_drc_routed.rpx
Command: report_drc -file design_under_test_top_drc_routed.rpt -pb design_under_test_top_drc_routed.pb -rpx design_under_test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2409 ; free virtual = 4879
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_under_test_top_methodology_drc_routed.rpt -pb design_under_test_top_methodology_drc_routed.pb -rpx design_under_test_top_methodology_drc_routed.rpx
Command: report_methodology -file design_under_test_top_methodology_drc_routed.rpt -pb design_under_test_top_methodology_drc_routed.pb -rpx design_under_test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:35 ; elapsed = 00:00:07 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2403 ; free virtual = 4870
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file design_under_test_top_timing_summary_routed.rpt -pb design_under_test_top_timing_summary_routed.pb -rpx design_under_test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_under_test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_under_test_top_route_status.rpt -pb design_under_test_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_under_test_top_bus_skew_routed.rpt -pb design_under_test_top_bus_skew_routed.pb -rpx design_under_test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file design_under_test_top_power_routed.rpt -pb design_under_test_top_power_summary_routed.pb -rpx design_under_test_top_power_routed.rpx
Command: report_power -file design_under_test_top_power_routed.rpt -pb design_under_test_top_power_summary_routed.pb -rpx design_under_test_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
130 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_under_test_top_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2385 ; free virtual = 4856
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2385 ; free virtual = 4856
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2385 ; free virtual = 4856
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2385 ; free virtual = 4856
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2384 ; free virtual = 4855
Wrote PlaceStorage: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2381 ; free virtual = 4855
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2381 ; free virtual = 4855
Wrote Device Cache: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2381 ; free virtual = 4856
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3089.531 ; gain = 0.000 ; free physical = 2381 ; free virtual = 4856
INFO: [Common 17-1381] The checkpoint '/home/azther0z/Desktop/cp51/2110363-hw_syn_lab/lab3/part4/project.runs/impl_1/design_under_test_top_routed.dcp' has been generated.
Command: write_bitstream -force design_under_test_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Integrating Hard IP ELF/MEM with the PDI.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_under_test_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 3170.469 ; gain = 80.938 ; free physical = 2140 ; free virtual = 4622
INFO: [Common 17-206] Exiting Vivado at Tue Jan 27 12:25:26 2026...
