$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 $ x [7:0] $end
  $var wire  8 % y [7:0] $end
  $scope module shifts $end
   $var wire  8 & a [7:0] $end
   $var wire  1 # clk $end
   $var wire  8 $ x [7:0] $end
   $var wire  8 % y [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
b10101010 $
b00000000 %
b00000000 &
#2
1#
b01010101 %
b01010101 &
#3
