;redcode
;assert 1
	SPL 0, <365
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 675, @20
	MOV 675, @20
	MOV 675, @20
	SUB @121, 101
	SUB #13, @40
	DJN 203, 120
	SLT -801, <-20
	SPL <-5, <2
	CMP @15, @46
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	MOV @-3, 0
	MOV -207, <-120
	MOV @-3, 0
	JMZ 278, 60
	DJN -1, @-20
	SUB #72, @200
	SPL 0, <365
	DJN -1, @-20
	DJN <15, <46
	SPL 0, <365
	DJN -1, @-20
	ADD #30, <5
	ADD 270, 60
	CMP 12, @10
	JMP 20, <12
	CMP -207, <-120
	MOV 203, 120
	ADD #30, <5
	ADD #30, <5
	ADD #30, <5
	SUB @-3, 0
	MOV #0, -36
	MOV @121, 103
	DJN <15, <46
	JMN @30, @5
	SUB #72, @200
	CMP -207, <-120
	DJN -1, @-20
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, <365
	SPL @674, #80
	SPL @674, #80
