# vsim -onfinish stop -coverage -sv_seed 73 "+UVM_TESTNAME=rkv_i2c_master_hs_cnt_test" -l regr_ucdb_2023Aug07-21_29/run_rkv_i2c_master_hs_cnt_test_73.log work.rkv_i2c_tb 
# Start time: 21:35:32 on Aug 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.rkv_i2c_if(fast)
# Loading work.lvc_i2c_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.lvc_i2c_pkg(fast)
# Loading work.lvc_apb_if(fast)
# Loading work.lvc_apb_pkg(fast)
# Loading work.rkv_i2c_pkg(fast)
# Loading work.rkv_i2c_tb(fast)
# Loading work.rkv_DW_apb_i2c(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(27): Variable '/rkv_i2c_tb/apb_if/prdata', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(28): Variable '/rkv_i2c_tb/apb_if/pready', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(29): Variable '/rkv_i2c_tb/apb_if/pslverr', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# Loading D:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable0_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable1_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ack_general_call_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_master_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_hs_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_fs_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ss_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_mst_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_tx_empty_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_slv_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_rstrt_en_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_slave_en_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_p_det_ifaddr_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_sda_hold_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_source_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_done_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_ic_rd_req_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_p_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_s_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# UVM_INFO @ 0: reporter [RNTST] Running test rkv_i2c_master_hs_cnt_test...
# UVM_INFO ../env/rkv_i2c_env.sv(51) @ 0: uvm_test_top.env [build_phase] Unable to get ral_block_rkv_i2c from uvm_config_db and create a RGM locally
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(82) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(127) @ 0: uvm_test_top.env.i2c_mst [build_phase] creating passive agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(142) @ 0: uvm_test_top.env.i2c_mst [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(147) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(144) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(157) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(83) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(132) @ 0: uvm_test_top.env.i2c_slv [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(135) @ 0: uvm_test_top.env.i2c_slv [build_phase] creating active agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(150) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(191) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(214) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(143) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(156) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv(65) @ 0: uvm_test_top.env.i2c_slv.sequencer [build_phase] cfg get ok
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(152) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(156) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(155) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(159) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(186) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 0: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @1347        
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b1          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(196) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(238) @ 0: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(317) @ 0: uvm_test_top.env.i2c_slv.driver [run_phase] lvc_i2c_slave_driver::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(183) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(170) @ 0: uvm_test_top.env.i2c_mst [reconfigure_via_task] configuration at uvm_test_top.env.i2c_mst:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @513         
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b0          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(193) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(194) @ 0: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Starting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(115) @ 0: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] reset_listener ...
# UVM_INFO ../seq_lib/user_virt_seqs/rkv_i2c_master_hs_cnt_virt_seq.sv(13) @ 0: uvm_test_top.env.sqr@@rkv_i2c_master_hs_cnt_virt_seq [rkv_i2c_master_hs_cnt_virt_seq] =====================STARTED=====================
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(203) @ 105000: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(247) @ 105000: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 142000: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
# ----------------------------------------------------------------------------------
# Name                             Type                         Size  Value         
# ----------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @517          
#   inst                           string                       0     ""            
#   bus_speed                      bus_speed_enum               3     HIGHSPEED_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS       
#   scl_high_time_ss               integral                     32    'd4000        
#   scl_low_time_ss                integral                     32    'd4700        
#   scl_high_time_offset_ss        integral                     32    'd1000        
#   scl_low_time_offset_ss         integral                     32    'd300         
#   min_su_sta_time_ss             integral                     32    'd4700        
#   min_su_sto_time_ss             integral                     32    'd4000        
#   min_su_dat_time_ss             integral                     32    'd250         
#   min_hd_sta_time_ss             integral                     32    'd4000        
#   min_hd_dat_time_ss             integral                     32    'd300         
#   max_hd_dat_time_ss             integral                     32    'd3450        
#   tbuf_time_ss                   integral                     32    'd4700        
#   scl_high_time_fs               integral                     32    'd600         
#   scl_low_time_fs                integral                     32    'd1300        
#   scl_high_time_offset_fs        integral                     32    'd300         
#   scl_low_time_offset_fs         integral                     32    'd300         
#   min_su_sta_time_fs             integral                     32    'd600         
#   min_su_sto_time_fs             integral                     32    'd600         
#   min_su_dat_time_fs             integral                     32    'd100         
#   min_hd_sta_time_fs             integral                     32    'd600         
#   min_hd_dat_time_fs             integral                     32    'd300         
#   max_hd_dat_time_fs             integral                     32    'd900         
#   tbuf_time_fs                   integral                     32    'd1300        
#   scl_high_time_hs               integral                     32    'd100         
#   scl_low_time_hs                integral                     32    'd200         
#   scl_high_time_offset_hs        integral                     32    'd40          
#   scl_low_time_offset_hs         integral                     32    'd40          
#   min_su_sta_time_hs             integral                     32    'd160         
#   min_su_sto_time_hs             integral                     32    'd160         
#   min_su_dat_time_hs             integral                     32    'd10          
#   min_hd_sta_time_hs             integral                     32    'd160         
#   min_hd_dat_time_hs             integral                     32    'd40          
#   max_hd_dat_time_hs             integral                     32    'd70          
#   tbuf_time_hs                   integral                     32    'd1300        
#   scl_high_time_fm_plus          integral                     32    'd260         
#   scl_low_time_fm_plus           integral                     32    'd500         
#   scl_high_time_offset_fm_plus   integral                     32    'd120         
#   scl_low_time_offset_fm_plus    integral                     32    'd120         
#   min_su_sta_time_fm_plus        integral                     32    'd260         
#   min_su_sto_time_fm_plus        integral                     32    'd260         
#   min_su_dat_time_fm_plus        integral                     32    'd50          
#   min_hd_sta_time_fm_plus        integral                     32    'd260         
#   min_hd_dat_time_fm_plus        integral                     32    'd300         
#   max_hd_dat_time_fm_plus        integral                     32    'd900         
#   tbuf_time_fm_plus              integral                     32    'd500         
#   agent_id                       integral                     32    'b0           
#   master_code                    integral                     3     'b0           
#   slave_address                  integral                     10    'b1100110011  
#   enable_10bit_addr              integral                     1     'b0           
#   enable_response_to_gen_call    integral                     1     'b1           
#   slave_type                     integral                     32    'd1           
#   enable_put_response            integral                     1     'b1           
#   enable_cci_8bit                integral                     1     'b0           
#   enable_eeprom_32bit            integral                     1     'b0           
#   enable_driver_events           integral                     1     'b1           
#   enable_pullup_resistor         integral                     1     'b1           
#   start_hs_in_fm_plus            integral                     1     'b0           
#   enable_bus_clear_sda           integral                     1     'b0           
#   enable_bus_clear_scl_off       integral                     1     'b0           
#   clock_count_bus_clear_sda_low  integral                     32    'd15          
#   clock_count_for_sda_bus_clear  integral                     32    'd3           
#   bus_clear_sda_timeout          integral                     32    'd20000       
#   enable_glitch_insert_sda       integral                     1     'b0           
#   glitch_size_sda                integral                     32    'd1           
#   enable_glitch_insert_scl       integral                     1     'b0           
#   glitch_size_scl                integral                     32    'd1           
#   no_of_slave_address_ranges     integral                     32    'd0           
#   slave_address_start            da(integral)                 0     -             
#   slave_address_end              da(integral)                 0     -             
#   timescale_factor               real                         64    1.000000      
#   device_id                      integral                     24    'b0           
#   t_reset_detect_time            integral                     64    'b0           
#   enable_tlow_1mhz_check         integral                     1     'b0           
#   enable_tlow_400khz_check       integral                     1     'b0           
#   enable_tlow_100khz_check       integral                     1     'b0           
#   inst                           string                       0     ""            
#   checks_coverage_enable         integral                     1     'b0           
#   is_active                      integral                     1     'b1           
#   checks_enable                  integral                     1     'b1           
#   enable_xml_gen                 integral                     1     'b0           
#   enable_traffic_log             integral                     1     'b1           
#   enable_slave_blocking          integral                     1     'b0           
#   enable_slave_trans_log         integral                     1     'b0           
# ----------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 150011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 154000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_HS_SPKLEN: value='h1
# UVM_INFO @ 154000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_HS_SPKLEN=1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 162011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 166000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_SPKLEN: value='h0 : updated value = 'h0
# UVM_INFO @ 166000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_SPKLEN=0x0
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv(28) @ 166000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_user_config_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 174011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 178000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_CON: value='h6f : updated value = 'h6f
# UVM_INFO @ 178000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_CON=0x6f
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 186011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 190000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_TAR: value='h333 : updated value = 'h333
# UVM_INFO @ 190000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_TAR=0x333
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 198011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 202000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 202000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_user_config_seq.sv(58) @ 202000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_user_config_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 202000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 202000: uvm_test_top.env.i2c_slv.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq [body] Entering...
# ------------------------------------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                                                     
# ------------------------------------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @1834                                                                     
#   cmd                          command_enum               8     I2C_GEN_CALL                                                              
#   addr                         integral                   10    'h333                                                                     
#   data                         da(integral)               1023  -                                                                         
#     [0]                        integral                   8     'hc3                                                                      
#     [1]                        integral                   8     'h63                                                                      
#     [2]                        integral                   8     'ha8                                                                      
#     [3]                        integral                   8     'h55                                                                      
#     [4]                        integral                   8     'hdc                                                                      
#     ...                        ...                        ...   ...                                                                       
#     [1018]                     integral                   8     'he3                                                                      
#     [1019]                     integral                   8     'h96                                                                      
#     [1020]                     integral                   8     'h76                                                                      
#     [1021]                     integral                   8     'hd0                                                                      
#     [1022]                     integral                   8     'h86                                                                      
#   addr_10bit                   integral                   1     'h0                                                                       
#   read_write                   integral                   1     'h0                                                                       
#   begin_time                   time                       64    202000                                                                    
#   depth                        int                        32    'd3                                                                       
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                                                    
#   parent sequence (full name)  string                     74    uvm_test_top.env.sqr.rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer                                        
# ------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 210011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 214000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 214000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 222011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 226000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='haa : updated value = 'haa
# UVM_INFO @ 226000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0xaa
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 226000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 28335000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_GEN_CALL
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 28335000: uvm_test_top.env.i2c_slv.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq [body] Exiting...
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @1887    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'haa     
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @1891    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'haa     
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(142) @ 28335000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] Trans match between expected aa and observed aa
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(15) @ 28335000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_wait_empty_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 28335000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 28335000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 28335000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 28342011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 28346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 28346000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 28346000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(24) @ 28346000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_wait_empty_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 38346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 38346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 38346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 38350011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 38354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 38354000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 38354000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 38354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 38354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 38354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 38362011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 38366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 38366000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_SCL_HCNT: value='hf : updated value = 'hf
# UVM_INFO @ 38366000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_SCL_HCNT=0xf
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 38366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 38366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 38366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 38374011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 38378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 38378000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_SCL_LCNT: value='hf : updated value = 'hf
# UVM_INFO @ 38378000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_SCL_LCNT=0xf
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 38378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 38378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 38378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 38386011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 38390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 38390000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 38390000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 38390000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 38390000: uvm_test_top.env.i2c_slv.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq [body] Entering...
# ------------------------------------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                                                     
# ------------------------------------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2042                                                                     
#   cmd                          command_enum               8     I2C_READ                                                                  
#   addr                         integral                   10    'h333                                                                     
#   data                         da(integral)               497   -                                                                         
#     [0]                        integral                   8     'hcd                                                                      
#     [1]                        integral                   8     'he1                                                                      
#     [2]                        integral                   8     'hfa                                                                      
#     [3]                        integral                   8     'h97                                                                      
#     [4]                        integral                   8     'hab                                                                      
#     ...                        ...                        ...   ...                                                                       
#     [492]                      integral                   8     'h51                                                                      
#     [493]                      integral                   8     'hfb                                                                      
#     [494]                      integral                   8     'hdb                                                                      
#     [495]                      integral                   8     'hf8                                                                      
#     [496]                      integral                   8     'hc2                                                                      
#   addr_10bit                   integral                   1     'h0                                                                       
#   read_write                   integral                   1     'h0                                                                       
#   begin_time                   time                       64    38390000                                                                  
#   depth                        int                        32    'd3                                                                       
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                                                    
#   parent sequence (full name)  string                     74    uvm_test_top.env.sqr.rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer                                        
# ------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 38390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 38390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 38390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 38398011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 38402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 38402000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 38402000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 38402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 38402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 38402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 38410011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 38414000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 38414000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='haa : updated value = 'haa
# UVM_INFO @ 38414000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0xaa
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 38414000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 67925000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_READ
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 67925000: uvm_test_top.env.i2c_slv.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq [body] Exiting...
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2094    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'haa     
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2098    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'haa     
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(142) @ 67925000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] Trans match between expected aa and observed aa
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(15) @ 67925000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_wait_empty_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 67925000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 67925000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 67925000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 67930011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 67934000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 67934000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 67934000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(24) @ 67934000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_wait_empty_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 77934000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 77934000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 77934000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 77938011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 77942000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 77942000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 77942000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 77942000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 77942000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 77942000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 77950011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 77954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 77954000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_SCL_HCNT: value='h32 : updated value = 'h32
# UVM_INFO @ 77954000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_SCL_HCNT=0x32
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 77954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 77954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 77954000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 77962011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 77966000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 77966000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_HS_SCL_LCNT: value='h32 : updated value = 'h32
# UVM_INFO @ 77966000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_HS_SCL_LCNT=0x32
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 77966000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 77966000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 77966000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 77974011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 77978000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 77978000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 77978000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(18) @ 77978000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_write_packet_seq [body] Entering...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(20) @ 77978000: uvm_test_top.env.i2c_slv.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq [body] Entering...
# ------------------------------------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                                                     
# ------------------------------------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2249                                                                     
#   cmd                          command_enum               8     I2C_GEN_CALL                                                              
#   addr                         integral                   10    'h330                                                                     
#   data                         da(integral)               560   -                                                                         
#     [0]                        integral                   8     'h3b                                                                      
#     [1]                        integral                   8     'h61                                                                      
#     [2]                        integral                   8     'h53                                                                      
#     [3]                        integral                   8     'h81                                                                      
#     [4]                        integral                   8     'h99                                                                      
#     ...                        ...                        ...   ...                                                                       
#     [555]                      integral                   8     'hab                                                                      
#     [556]                      integral                   8     'h9f                                                                      
#     [557]                      integral                   8     'h51                                                                      
#     [558]                      integral                   8     'h4e                                                                      
#     [559]                      integral                   8     'hae                                                                      
#   addr_10bit                   integral                   1     'h0                                                                       
#   read_write                   integral                   1     'h0                                                                       
#   begin_time                   time                       64    77978000                                                                  
#   depth                        int                        32    'd3                                                                       
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                                                    
#   parent sequence (full name)  string                     74    uvm_test_top.env.sqr.rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer                                        
# ------------------------------------------------------------------------------------------------------------------------------------------
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 77978000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 77978000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 77978000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 77986011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 77990000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 77990000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 77990000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 77990000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 77990000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 77990000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 77998011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 78002000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 78002000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='haa : updated value = 'haa
# UVM_INFO @ 78002000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0xaa
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_write_packet_seq.sv(37) @ 78002000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_write_packet_seq [body] Exiting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 121515000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_GEN_CALL
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(33) @ 121515000: uvm_test_top.env.i2c_slv.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.i2c_slv_write_resp_seq [body] Exiting...
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2301    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               1     -        
#     [0]                    integral                   8     'haa     
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2305    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                1     -        
#     [0]                     integral                    8     'haa     
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(142) @ 121515000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] Trans match between expected aa and observed aa
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(15) @ 121515000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_wait_empty_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 121515000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 121515000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(81) @ 121515000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 121522011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 121526000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(225) @ 121526000: uvm_test_top.env.predictor [REG_PREDICT] Observed READ transaction to register rgm.IC_STATUS: value='h6
# UVM_INFO @ 121526000: reporter [RegModel] Read  register via map rgm.uvm_reg_map: rgm.IC_STATUS=6
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_wait_empty_seq.sv(24) @ 121526000: uvm_test_top.env.apb_mst.sequencer@@rkv_i2c_master_hs_cnt_virt_seq.apb_wait_empty_seq [body] Exiting...
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 131526000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(164) @ 131526000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] 
#   ----------------------------------------------
#  | ScoreBoard Report                             |
#   ---------------------------------------------- 
#  | Transactions write expected by Refmod     3   |
#  | Transactions  read expected by Refmod     0   |
#  | Transactions write observed by Slave      3   |
#  | Transactions  read observed by Slave      0   |
#  | Mismatch in transactions                  0   |
#   ---------------------------------------------- 
# 
# --- UVM Report Summary ---
# 
# Quit count :     0 of    10
# ** Report counts by severity
# UVM_INFO :  220
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [REG_PREDICT]    22
# [RNTST]     1
# [RegModel]    22
# [TEST_DONE]     1
# [body]    20
# [build_phase]    16
# [connect_phase]     4
# [consume_from_seq_item_port]     3
# [lvc_apb_master_driver]   111
# [reconfigure_via_task]     3
# [rkv_i2c_master_hs_cnt_virt_seq]     1
# [rkv_i2c_master_scoreboard]     4
# [run_phase]     9
# ** Note: $finish    : D:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 131526 ns  Iteration: 59  Instance: /rkv_i2c_tb
# Break in Task uvm_pkg/uvm_root::run_test at D:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 21:35:57 on Aug 07,2023, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
# simulating rkv_i2c_master_hs_master_code_test
# 99 +UVM_TESTNAME=rkv_i2c_master_hs_master_code_test -l regr_ucdb_2023Aug07-21_29/run_rkv_i2c_master_hs_master_code_test_99.log
