// Seed: 2951514060
module module_0 #(
    parameter id_1 = 32'd31
);
  logic _id_1;
  wire [-1 'b0 : -1] id_2[id_1 : 1  &&  -1], id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd34,
    parameter id_4 = 32'd85
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  inout wire _id_3;
  input logic [7:0] id_2;
  input wire id_1;
  tri [-1 : -1  ===  id_3] id_6 = id_2[id_4] ? 1 : 1;
  logic id_7;
  parameter id_8 = 1;
  module_0 modCall_1 ();
endmodule
