(window.webpackJsonp=window.webpackJsonp||[]).push([[282],{636:function(e,t,r){"use strict";r.r(t);var s=r(42),i=Object(s.a)({},(function(){var e=this,t=e.$createElement,r=e._self._c||t;return r("ContentSlotsDistributor",{attrs:{"slot-key":e.$parent.slotKey}},[r("h1",{attrs:{id:"rdmsr"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#rdmsr"}},[e._v("#")]),e._v(" RDMSR")]),e._v(" "),r("h2",{attrs:{id:"read-from-model-specific-register"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#read-from-model-specific-register"}},[e._v("#")]),e._v(" Read from Model Specific Register")]),e._v(" "),r("table",[r("thead",[r("tr",[r("th",[e._v("Opcode")]),e._v(" "),r("th",[e._v("Mnemonic")]),e._v(" "),r("th",[e._v("Description")])])]),e._v(" "),r("tbody",[r("tr",[r("td",[e._v("0F 32")]),e._v(" "),r("td",[e._v("RDMSR")]),e._v(" "),r("td",[e._v("Load MSR specified by ECX into EDX:EAX.")])])])]),e._v(" "),r("h2",{attrs:{id:"description"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#description"}},[e._v("#")]),e._v(" Description")]),e._v(" "),r("p",[e._v("Loads the contents of a 64-bit model specific register (MSR) specified in the ECX register into registers EDX:EAX. The input value loaded into the ECX register is the address of the MSR to be read. The EDX register is loaded with the high-order 32 bits of the MSR and the EAX register is loaded with the low-order 32 bits. If fewer than 64 bits are implemented in the MSR being read, the values returned to EDX:EAX in unimplemented bit locations are undefined.")]),e._v(" "),r("p",[e._v("This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection exception #GP(0) will be generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a general protection exception.")]),e._v(" "),r("p",[e._v("The MSRs control functions for testability, execution tracing, performance-monitoring, and machine check errors. Appendix B, Model-Specific Registers (MSRs), in the IA-32 Intel Architecture Software Developer's Manual, Volume 3, lists all the MSRs that can be read with this instruction and their addresses. Note that each processor family has its own set of MSRs.")]),e._v(" "),r("p",[e._v("The CPUID instruction should be used to determine whether MSRs are supported (EDX[5]=1) before using this instruction.")]),e._v(" "),r("h2",{attrs:{id:"operation"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#operation"}},[e._v("#")]),e._v(" Operation")]),e._v(" "),r("div",{staticClass:"language-c line-numbers-mode"},[r("pre",{pre:!0,attrs:{class:"language-c"}},[r("code",[e._v("EDX"),r("span",{pre:!0,attrs:{class:"token operator"}},[e._v(":")]),e._v("EAX "),r("span",{pre:!0,attrs:{class:"token operator"}},[e._v("=")]),e._v(" MSR"),r("span",{pre:!0,attrs:{class:"token punctuation"}},[e._v("[")]),e._v("ECX"),r("span",{pre:!0,attrs:{class:"token punctuation"}},[e._v("]")]),r("span",{pre:!0,attrs:{class:"token punctuation"}},[e._v(";")]),e._v("\n\n")])]),e._v(" "),r("div",{staticClass:"line-numbers-wrapper"},[r("span",{staticClass:"line-number"},[e._v("1")]),r("br"),r("span",{staticClass:"line-number"},[e._v("2")]),r("br")])]),r("h2",{attrs:{id:"flags-affected"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#flags-affected"}},[e._v("#")]),e._v(" Flags affected")]),e._v(" "),r("p",[e._v("None.")]),e._v(" "),r("h2",{attrs:{id:"ia-32-architecture-compatibility"}},[r("a",{staticClass:"header-anchor",attrs:{href:"#ia-32-architecture-compatibility"}},[e._v("#")]),e._v(" IA-32 Architecture Compatibility")]),e._v(" "),r("p",[e._v("The MSRs and the ability to read them with the RDMSR instruction were introduced into the IA-32 Architecture with the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor results in an invalid opcode exception #UD.")])])}),[],!1,null,null,null);t.default=i.exports}}]);