
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -14.26

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.15

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.15

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][23]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[7]$_DFF_P_/CK (DFF_X1)
     1    2.31    0.01    0.06    0.06 ^ u0.u1.d[7]$_DFF_P_/QN (DFF_X1)
                                         _00431_ (net)
                  0.01    0.00    0.06 ^ _15940_/A (XOR2_X1)
     2    4.06    0.01    0.02    0.08 v _15940_/Z (XOR2_X1)
                                         _06769_ (net)
                  0.01    0.00    0.08 v _16030_/B1 (AOI21_X1)
     1    1.22    0.01    0.02    0.11 ^ _16030_/ZN (AOI21_X1)
                                         _00336_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][23]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][23]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   37.94    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   55.74    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15341_/A (BUF_X32)
     6   52.49    0.01    0.02    0.21 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.21 ^ _15342_/A (BUF_X32)
     6   53.38    0.01    0.02    0.23 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.01    0.24 ^ _15462_/A (BUF_X32)
     5   21.21    0.01    0.02    0.26 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.26 ^ _15600_/A1 (NOR2_X4)
     1    0.95    0.01    0.01    0.27 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.27 v _15605_/B (MUX2_X1)
     1    6.52    0.01    0.07    0.34 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.01    0.00    0.34 v _15606_/A1 (NOR2_X4)
     7   22.92    0.03    0.04    0.38 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.38 ^ _16631_/A (BUF_X8)
     6   29.30    0.01    0.03    0.42 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.42 ^ _16632_/A (BUF_X16)
     7   64.04    0.01    0.03    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.45 ^ _16633_/A (BUF_X32)
     5   18.36    0.01    0.02    0.47 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.47 ^ _29564_/B (HA_X1)
     1    3.49    0.03    0.05    0.52 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.52 ^ _16684_/A (BUF_X4)
     5   30.10    0.02    0.04    0.56 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.56 ^ _16691_/A (INV_X8)
     9   24.29    0.01    0.01    0.57 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.57 v _16767_/A1 (NAND3_X2)
     6   15.52    0.03    0.03    0.60 ^ _16767_/ZN (NAND3_X2)
                                         _07509_ (net)
                  0.03    0.00    0.61 ^ _16852_/A1 (NAND2_X1)
     2    5.02    0.01    0.03    0.63 v _16852_/ZN (NAND2_X1)
                                         _07592_ (net)
                  0.01    0.00    0.63 v _16904_/B (MUX2_X1)
     1    1.01    0.01    0.06    0.69 v _16904_/Z (MUX2_X1)
                                         _07644_ (net)
                  0.01    0.00    0.69 v _16907_/A (MUX2_X1)
     1    1.11    0.01    0.06    0.75 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.75 v _16908_/B (MUX2_X1)
     1    1.55    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    3.38    0.01    0.06    0.87 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1    8.09    0.06    0.06    0.93 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.06    0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld (input port clocked by clk)
Endpoint: u0.u1.d[2]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.16    0.16 ^ input external delay
     2   37.94    0.00    0.00    0.16 ^ ld (in)
                                         ld (net)
                  0.01    0.01    0.17 ^ _15332_/A (BUF_X32)
     8   55.74    0.01    0.02    0.19 ^ _15332_/Z (BUF_X32)
                                         _06216_ (net)
                  0.01    0.00    0.19 ^ _15341_/A (BUF_X32)
     6   52.49    0.01    0.02    0.21 ^ _15341_/Z (BUF_X32)
                                         _06225_ (net)
                  0.01    0.00    0.21 ^ _15342_/A (BUF_X32)
     6   53.38    0.01    0.02    0.23 ^ _15342_/Z (BUF_X32)
                                         _06226_ (net)
                  0.01    0.01    0.24 ^ _15462_/A (BUF_X32)
     5   21.21    0.01    0.02    0.26 ^ _15462_/Z (BUF_X32)
                                         _06339_ (net)
                  0.01    0.00    0.26 ^ _15600_/A1 (NOR2_X4)
     1    0.95    0.01    0.01    0.27 v _15600_/ZN (NOR2_X4)
                                         _06469_ (net)
                  0.01    0.00    0.27 v _15605_/B (MUX2_X1)
     1    6.52    0.01    0.07    0.34 v _15605_/Z (MUX2_X1)
                                         _06474_ (net)
                  0.01    0.00    0.34 v _15606_/A1 (NOR2_X4)
     7   22.92    0.03    0.04    0.38 ^ _15606_/ZN (NOR2_X4)
                                         _06475_ (net)
                  0.03    0.00    0.38 ^ _16631_/A (BUF_X8)
     6   29.30    0.01    0.03    0.42 ^ _16631_/Z (BUF_X8)
                                         _07376_ (net)
                  0.01    0.00    0.42 ^ _16632_/A (BUF_X16)
     7   64.04    0.01    0.03    0.45 ^ _16632_/Z (BUF_X16)
                                         _07377_ (net)
                  0.01    0.00    0.45 ^ _16633_/A (BUF_X32)
     5   18.36    0.01    0.02    0.47 ^ _16633_/Z (BUF_X32)
                                         _14692_ (net)
                  0.01    0.00    0.47 ^ _29564_/B (HA_X1)
     1    3.49    0.03    0.05    0.52 ^ _29564_/S (HA_X1)
                                         _14695_ (net)
                  0.03    0.00    0.52 ^ _16684_/A (BUF_X4)
     5   30.10    0.02    0.04    0.56 ^ _16684_/Z (BUF_X4)
                                         _07426_ (net)
                  0.02    0.00    0.56 ^ _16691_/A (INV_X8)
     9   24.29    0.01    0.01    0.57 v _16691_/ZN (INV_X8)
                                         _07433_ (net)
                  0.01    0.00    0.57 v _16767_/A1 (NAND3_X2)
     6   15.52    0.03    0.03    0.60 ^ _16767_/ZN (NAND3_X2)
                                         _07509_ (net)
                  0.03    0.00    0.61 ^ _16852_/A1 (NAND2_X1)
     2    5.02    0.01    0.03    0.63 v _16852_/ZN (NAND2_X1)
                                         _07592_ (net)
                  0.01    0.00    0.63 v _16904_/B (MUX2_X1)
     1    1.01    0.01    0.06    0.69 v _16904_/Z (MUX2_X1)
                                         _07644_ (net)
                  0.01    0.00    0.69 v _16907_/A (MUX2_X1)
     1    1.11    0.01    0.06    0.75 v _16907_/Z (MUX2_X1)
                                         _07647_ (net)
                  0.01    0.00    0.75 v _16908_/B (MUX2_X1)
     1    1.55    0.01    0.06    0.80 v _16908_/Z (MUX2_X1)
                                         _07648_ (net)
                  0.01    0.00    0.80 v _16909_/B (MUX2_X1)
     1    3.38    0.01    0.06    0.87 v _16909_/Z (MUX2_X1)
                                         _07649_ (net)
                  0.01    0.00    0.87 v _16910_/C1 (OAI221_X1)
     1    8.09    0.06    0.06    0.93 ^ _16910_/ZN (OAI221_X1)
                                         _00010_ (net)
                  0.06    0.00    0.93 ^ u0.u1.d[2]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ u0.u1.d[2]$_DFF_P_/CK (DFF_X1)
                         -0.04    0.78   library setup time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.15   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.05e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.76e-01   5.07e-04   3.44e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.77e-01   5.51e-04   3.54e-01 100.0%
                          49.7%      50.1%       0.2%
