{"hands_on_practices": [{"introduction": "The fundamental ability of an SRAM cell to store a bit of information lies in its bistable latch, formed by two cross-coupled inverters. This exercise challenges you to analyze the cell's core stability by considering a fault scenario. By determining the cell's final state when a pull-up transistor fails, you will gain a deeper understanding of the positive feedback mechanism that is essential for data retention. [@problem_id:1963488]", "problem": "A standard six-transistor (6T) Static Random-Access Memory (SRAM) cell is constructed from two cross-coupled Complementary Metal-Oxide-Semiconductor (CMOS) inverters and two access transistors. Let the two internal storage nodes be denoted as $Q$ and $\\bar{Q}$. The first inverter, which drives node $Q$, is composed of a PMOS pull-up transistor, $M_{P1}$, and an NMOS pull-down transistor, $M_{N1}$. The input to this first inverter is connected to node $\\bar{Q}$. The second inverter, which drives node $\\bar{Q}$, is composed of a PMOS pull-up transistor, $M_{P2}$, and an NMOS pull-down transistor, $M_{N2}$. The input to this second inverter is connected to node $Q$. The PMOS transistors ($M_{P1}$, $M_{P2}$) connect their respective output nodes to the supply voltage $V_{DD}$ when active, and the NMOS pull-down transistors ($M_{N1}$, $M_{N2}$) connect their respective output nodes to ground (GND) when active. The two NMOS access transistors, controlled by a word line (WL), are used for read/write operations but are inactive (WL is held at a low voltage) in this scenario.\n\nConsider a fault condition where the pull-up PMOS transistor of the first inverter, $M_{P1}$, is permanently stuck-open. This means $M_{P1}$ can never conduct current, regardless of the voltage at its gate. All other transistors in the cell function correctly. When the cell is powered on, it will eventually settle into a single, stable logical state without any external write operation. Which of the following statements accurately describes the final state of the faulty SRAM cell?\n\nA. The cell will stably store a logic '0' (state where $Q$ is low and $\\bar{Q}$ is high).\n\nB. The cell will stably store a logic '1' (state where $Q$ is high and $\\bar{Q}$ is low).\n\nC. The cell's state will be indeterminate, as the voltage at node $Q$ will float to an intermediate level.\n\nD. The cell will become a ring oscillator, with the voltages at $Q$ and $\\bar{Q}$ continuously oscillating.\n\nE. The cell will store both logic '0' and '1' simultaneously, creating a static short-circuit path from $V_{DD}$ to GND.", "solution": "Let the node voltages be $V_{Q}$ and $V_{\\bar{Q}}$, with supply $V_{DD}$ and ground at $0$. The access transistors are off because the word line is low, so there is no conduction to the bit-lines. The stuck-open fault means $M_{P1}$ provides identically zero current for all biases, i.e., $I_{P1} \\equiv 0$. The conduction conditions are:\n- For an NMOS, on if $V_{GS} \\ge V_{TN}$.\n- For a PMOS, on if $V_{SG} \\ge |V_{TP}|$.\n\nA DC steady state requires constant node voltages, so capacitive currents vanish, and each nodeâ€™s voltage must be enforced by at least one conducting path consistent with transistor states; a purely floating node cannot be maintained at a nontrivial value in steady state in the presence of leakage.\n\nConsider candidate steady states.\n\nCase 1: $V_{Q} \\approx 0$, $V_{\\bar{Q}} \\approx V_{DD}$. Then for inverter 1: the input is $V_{\\bar{Q}} \\approx V_{DD}$, hence $V_{GS,N1} = V_{\\bar{Q}} - V_{Q} \\approx V_{DD} \\ge V_{TN}$, so $M_{N1}$ is on and provides a conducting path that pulls $Q$ to $0$. Since $M_{P1}$ is stuck open, there is no pull-up, but it is not needed because $M_{N1}$ actively enforces $V_{Q} \\approx 0$. For inverter 2: the input is $V_{Q} \\approx 0$, hence $V_{GS,N2} \\approx 0 < V_{TN}$ so $M_{N2}$ is off, while $V_{SG,P2} = V_{DD} - 0 = V_{DD} \\ge |V_{TP}|$ so $M_{P2}$ is on and pulls $\\bar{Q}$ up to $V_{DD}$. There is no path from $V_{DD}$ to ground through a single inverter because in inverter 1 only the NMOS is on and in inverter 2 only the PMOS is on. This is a self-consistent, stable fixed point.\n\nCase 2: $V_{Q} \\approx V_{DD}$, $V_{\\bar{Q}} \\approx 0$. For inverter 2: with $V_{Q} \\approx V_{DD}$, $V_{GS,N2} \\approx V_{DD} \\ge V_{TN}$, so $M_{N2}$ is on, $M_{P2}$ is off, and $\\bar{Q}$ is pulled to ground, consistent. For inverter 1: with $V_{\\bar{Q}} \\approx 0$, $V_{GS,N1} \\approx 0 < V_{TN}$ so $M_{N1}$ is off, and $M_{P1}$ is stuck open with $I_{P1} \\equiv 0$. Therefore node $Q$ has no DC pull-up path and no DC pull-down path; it is floating. A DC steady state requires $dV_{Q}/dt = 0$ and that the node voltage be enforced by conduction, which is impossible here. Any leakage current that causes $V_{Q}$ to drop below the threshold for $M_{N2}$ will turn $M_{N2}$ off, after which $M_{P2}$ turns on and drives $V_{\\bar{Q}}$ to $V_{DD}$, which then turns $M_{N1}$ on and drives $V_{Q}$ to $0$, converging to Case 1. Thus Case 2 is not a stable attractor.\n\nBy elimination, the only stable state is $V_{Q} \\approx 0$, $V_{\\bar{Q}} \\approx V_{DD}$, i.e., the cell stores a logic '0' at $Q$ and a logic '1' at $\\bar{Q}$. This rules out the other options: the state is not indeterminate (C), not oscillatory (D) because there is no active loop gain with alternating conduction to sustain oscillations, and not a static short (E) since in the stable state each inverter has only one device conducting and there is no direct $V_{DD}$-to-GND path.\n\nTherefore the correct choice is A.", "answer": "$$\\boxed{A}$$", "id": "1963488"}, {"introduction": "While holding data is crucial, an SRAM cell must also allow its state to be read without being corrupted. This property, known as 'read stability,' depends on a delicate balance of transistor strengths within the cell. This problem explores how a manufacturing flaw affecting the pull-down transistors can upset this balance, providing critical insight into the design trade-offs that ensure data integrity during a read operation. [@problem_id:1963478]", "problem": "A standard six-transistor (6T) Static Random-Access Memory (SRAM) cell forms the fundamental building block of many high-speed memory systems. It consists of two cross-coupled CMOS inverters and two Negative-channel Metal-Oxide-Semiconductor (NMOS) access transistors. Each inverter is made of a pull-up Positive-channel Metal-Oxide-Semiconductor (PMOS) transistor and a pull-down NMOS transistor. The cell maintains its state (logic '0' or '1') as long as power is supplied.\n\nConsider a scenario where a flaw in the manufacturing process causes the threshold voltage, $V_{th}$, of the pull-down NMOS transistors within the inverters to be significantly higher than their intended design value. The PMOS transistors and the NMOS access transistors remain unaffected.\n\nThe \"read stability\" of the cell is its ability to retain its stored data during a read operation. A read operation involves pre-charging both bitlines to the high supply voltage, $V_{DD}$, and then asserting the wordline, which turns on the access transistors.\n\nAssuming a particular SRAM cell is storing a logic '0' (meaning one of its internal storage nodes is at 0 V), what is the most direct and significant consequence of this specific manufacturing flaw on the cell's performance?\n\nA. The read stability of the cell is significantly improved.\n\nB. The static power consumption of the cell in its idle (hold) state increases.\n\nC. The hold stability of the cell (its ability to retain data when not accessed) is degraded.\n\nD. The read stability of the cell is significantly degraded, making it more susceptible to flipping its state during a read.\n\nE. The time required to write a logic '1' into the cell (which is currently storing a '0') increases.", "solution": "A 6T SRAM cell consists of two cross-coupled inverters and two access NMOS transistors. Consider the cell storing a logic '0' at one internal node, denote this node voltage during a read as $V_{x}$ (initially near $0$), while the complementary node is near $V_{DD}$. During a read, both bitlines are precharged to $V_{DD}$ and the wordline is asserted to $V_{DD}$, turning on the access NMOS connected to the $V_{x}$ node. This creates a contention between:\n- the access NMOS that tends to raise $V_{x}$ toward $V_{DD}$, and\n- the pull-down NMOS of the inverter connected to $V_{x}$ that pulls $V_{x}$ toward $0$.\n\nLet the access NMOS have parameter $k_{ax}$ and threshold $V_{th,ax}$, and the pull-down NMOS have parameter $k_{pd}$ and threshold $V_{th,pd}$. With bitline at $V_{DD}$ and wordline at $V_{DD}$, the access NMOS operates in saturation with\n$$\nI_{ax}(V_{x})=\\frac{1}{2}k_{ax}\\left(V_{DD}-V_{x}-V_{th,ax}\\right)^{2}.\n$$\nThe pull-down NMOS (gate at $V_{DD}$, source at ground, drain at $V_{x}$) operates in the linear region for typical read disturb voltages, giving\n$$\nI_{pd}(V_{x},V_{th,pd})=k_{pd}\\left[\\left(V_{DD}-V_{th,pd}\\right)V_{x}-\\frac{V_{x}^{2}}{2}\\right].\n$$\nDuring the read of a stored '0', the disturbed node $V_{x}$ is set by current balance\n$$\nI_{ax}(V_{x})=I_{pd}(V_{x},V_{th,pd}).\n$$\nDefine $F(V_{x},V_{th,pd}) \\equiv I_{ax}(V_{x})-I_{pd}(V_{x},V_{th,pd})=0$. To determine how $V_{x}$ shifts when $V_{th,pd}$ increases, differentiate implicitly:\n$$\n\\frac{\\partial F}{\\partial V_{x}}\\,dV_{x}+\\frac{\\partial F}{\\partial V_{th,pd}}\\,dV_{th,pd}=0\n\\quad\\Rightarrow\\quad\n\\frac{dV_{x}}{dV_{th,pd}}=-\\frac{\\frac{\\partial F}{\\partial V_{th,pd}}}{\\frac{\\partial F}{\\partial V_{x}}}.\n$$\nCompute the partial derivatives:\n$$\n\\frac{\\partial F}{\\partial V_{th,pd}}=-\\frac{\\partial I_{pd}}{\\partial V_{th,pd}}=k_{pd}V_{x}>0,\n$$\n$$\n\\frac{\\partial I_{ax}}{\\partial V_{x}}=-k_{ax}\\left(V_{DD}-V_{x}-V_{th,ax}\\right),\\quad\n\\frac{\\partial I_{pd}}{\\partial V_{x}}=k_{pd}\\left(V_{DD}-V_{th,pd}-V_{x}\\right),\n$$\nhence\n$$\n\\frac{\\partial F}{\\partial V_{x}}=\\frac{\\partial I_{ax}}{\\partial V_{x}}-\\frac{\\partial I_{pd}}{\\partial V_{x}}\n=-k_{ax}\\left(V_{DD}-V_{x}-V_{th,ax}\\right)-k_{pd}\\left(V_{DD}-V_{th,pd}-V_{x}\\right)<0.\n$$\nTherefore,\n$$\n\\frac{dV_{x}}{dV_{th,pd}}=-\\frac{k_{pd}V_{x}}{\\frac{\\partial F}{\\partial V_{x}}}>0.\n$$\nAn increase in $V_{th,pd}$ necessarily increases the disturbed node voltage $V_{x}$ during the read of a stored '0'. The cell flips if $V_{x}$ exceeds the switching threshold of the opposite inverter. Thus, raising $V_{th,pd}$ weakens the pull-down device, reduces the effective cell ratio $\\frac{\\beta_{pd}}{\\beta_{ax}}$, increases $V_{x}$ under read disturb, and makes the cell more prone to a read upset. This is the canonical degradation of read stability in 6T SRAM when pull-down transistors are weakened.\n\nOther options are inconsistent with these mechanisms: static power in hold does not increase (access transistors are off and higher $V_{th,pd}$ reduces leakage), hold stability is not the primary casualty of this flaw, and writing a '1' into a '0' node is actually eased by a weaker pull-down, not slowed.\n\nTherefore, the most direct and significant consequence is degraded read stability.", "answer": "$$\\boxed{D}$$", "id": "1963478"}, {"introduction": "Beyond holding and reading data, a memory cell must be writeable. Writing to an SRAM cell involves actively overpowering the internal latch to force it into a new state. This practice frames the write operation as a 'destructive read,' challenging you to design the precise sequence of control signals needed to flip the cell's stored value, solidifying your understanding of how the word line and bit lines work together to control the cell. [@problem_id:1963484]", "problem": "Consider a standard six-transistor (6T) Static Random-Access Memory (SRAM) cell. The cell consists of two cross-coupled CMOS inverters forming a bistable latch, and two n-channel Metal-Oxide-Semiconductor (nMOS) pass-gate transistors for access. The first inverter, with output node Q and input node QB, is formed by a p-channel MOS (pMOS) pull-up transistor (PU1) and an nMOS pull-down transistor (PD1). The second inverter, with output node QB and input node Q, is formed by a pMOS pull-up transistor (PU2) and an nMOS pull-down transistor (PD2). Access to the cell is controlled by a Word Line (WL) connected to the gates of the two pass-gate transistors. The first pass-gate (PG1) connects a Bit Line (BL) to the internal node Q, and the second pass-gate (PG2) connects its complementary Bit Line Bar (BLB) to the internal node QB. The high supply voltage is $V_{DD}$ and the low supply voltage is Ground (GND).\n\nIn this cell, a logic '1' is defined as the state where node Q is at $V_{DD}$ and node QB is at GND. A logic '0' is defined as the state where Q is at GND and QB is at $V_{DD}$. The cell is designed such that the nMOS pass-gate transistors (PG1, PG2) are \"stronger\" (have a lower on-resistance) than the pMOS pull-up transistors (PU1, PU2).\n\nInitially, the cell is storing a logic '1'. Your task is to identify the correct sequence of operations on the WL, BL, and BLB lines that performs a \"destructive read,\" which is defined as an operation that begins like a standard read cycle but is intentionally manipulated to force the cell into a logic '0' state by the end of the operation.\n\nWhich of the following sequences correctly implements this destructive read operation?\n\nA. Set BL to GND and BLB to $V_{DD}$. Assert WL (raise to $V_{DD}$). De-assert WL (lower to GND).\n\nB. Pre-charge both BL and BLB to $V_{DD}$. Assert WL. Sense the voltage difference on BL and BLB. De-assert WL.\n\nC. Pre-charge both BL and BLB to $V_{DD}$. Assert WL. While WL remains asserted, drive BLB to GND. De-assert WL.\n\nD. Pre-charge both BL and BLB to $V_{DD}$. Assert WL. While WL remains asserted, drive BL to GND. De-assert WL.\n\nE. Pre-charge both BL and BLB to $V_{DD}$. Assert WL. De-assert WL. After WL is de-asserted, drive BL to GND.", "solution": "We begin with the 6T SRAM cell initially storing a logic '1', so $Q=V_{DD}$ and $QB=0$. The two access transistors PG1 and PG2 (nMOS) connect BL to $Q$ and BLB to $QB$ respectively when $WL=V_{DD}$. The pull-ups PU1 and PU2 are pMOS, the pull-downs PD1 and PD2 are nMOS. The condition \"pass-gates stronger than pull-ups\" means, in terms of on-resistance, $R_{on,PG}<R_{on,PU}$, or in current terms the access device can source/sink a larger magnitude of current than the pMOS pull-up at comparable gate/drain biases. Also, an nMOS pass transistor passes a strong zero and a degraded one.\n\nA standard read begins by precharging both bit-lines to $V_{DD}$, then asserting $WL$ so the cell weakly discharges the bit-line connected to the internal zero node through its pull-down plus pass-gate, creating a small differential, and then de-asserting $WL$ before the internal node crosses the inverter trip point. That sequence corresponds to option B and is non-destructive.\n\nA destructive read, as defined, must begin like a standard read (precharge both BL and BLB to $V_{DD}$, assert $WL$), but then manipulate the bit-lines while $WL$ remains asserted to force the latch to flip from $Q=V_{DD}$, $QB=0$ to $Q=0$, $QB=V_{DD}$.\n\nTo flip the cell starting from $Q=V_{DD}$, we must force $Q$ below the switching threshold $V_{M1}$ of the inverter formed by PU1 and PD1. Symbolically, when $WL=V_{DD}$, the node $Q$ is connected to BL through PG1. If BL is actively driven to GND while $WL$ is high, the node equation at $Q$ under quasi-static conditions is\n$$\nI_{PG1}(V_{G}=V_{DD},V_{S}=V_{BL}=0,V_{D}=V_{Q}) + I_{PU1}(V_{S}=V_{DD},V_{D}=V_{Q},V_{G}=V_{QB}) = 0,\n$$\nwith current directions defined into node $Q$. Because an nMOS pass transistor passes a strong zero and $R_{on,PG1}<R_{on,PU1}$, the effective voltage division strongly favors pulling $Q$ toward $0$, yielding $V_{Q}$ sufficiently below $V_{M1}$. When $V_{Q}<V_{M1}$, the cross-coupled inverter action causes $QB$ to rise: PD1 turns off and PU2 turns on, so\n$$\nV_{Q} \\downarrow \\implies \\text{PU2 on, PD2 off} \\implies V_{QB} \\uparrow \\rightarrow V_{DD}.\n$$\nSimultaneously, with $V_{QB}$ rising, PU1 turns off harder and PD1 turns on, reinforcing the transition of $Q$ downward. Once the latch has crossed its metastable point, it regeneratively settles to the new stable state $Q=0$, $QB=V_{DD}$. After de-asserting $WL$, the cell retains this flipped value. Thus, actively driving BL to GND during the asserted $WL$ after a read-like precharge produces a destructive read that writes a '0'.\n\nNow we verify each option against this mechanism:\n\n- Option D: Pre-charge both BL and BLB to $V_{DD}$; assert WL; while WL remains asserted, drive BL to GND; de-assert WL. This matches the above derivation: PG1 connects BL to $Q$, and driving BL to GND while WL is high pulls $Q$ below $V_{M1}$ due to $R_{on,PG1}<R_{on,PU1}$, flipping the cell to $Q=0$, $QB=V_{DD}$. This is a destructive read of the initial '1'.\n\n- Option C: Pre-charge to $V_{DD}$; assert WL; while WL remains asserted, drive BLB to GND; de-assert WL. Here PG2 connects BLB to $QB$, which is already at $0$. Driving BLB to GND reinforces $QB=0$ (nMOS passes a strong zero) and does not pull $Q$ down. The latch remains in '1'; no destructive flip occurs.\n\n- Option B: This is the standard non-destructive read: both lines precharged, assert WL, sense small differential, de-assert WL. No intentional forcing, so no flip.\n\n- Option A: Driving BL to GND and BLB to $V_{DD}$ before asserting WL is a direct write-'0' operation, not one that \"begins like a standard read cycle\" (no symmetric precharge first). Although it will flip the cell, it does not satisfy the requirement.\n\n- Option E: De-asserting WL before driving BL to GND isolates the internal nodes; with PG1 off, changing BL cannot affect $Q$, so no flip occurs.\n\nTherefore, the only sequence that both begins like a standard read and intentionally forces the cell into a logic '0' by manipulating the bit-line connected to the initially high node during WL assertion is option D.", "answer": "$$\\boxed{D}$$", "id": "1963484"}]}