// Seed: 4177522726
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  inout id_2;
  input id_1;
  always #1 id_4 <= 1 - id_3;
  always @(*)
    if (1)
      @(1'b0 or posedge 'b0) begin
        id_4 <= id_2 == id_4;
      end
  reg   id_4;
  logic id_5;
endmodule
