// Seed: 1736185751
module module_0;
  always $display(id_1, 1, -1 ^ -1, id_1);
  assign module_2.type_3 = 0;
endmodule
module module_1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  genvar id_4;
endmodule
module module_2 (
    input tri0 id_0,
    output tri id_1,
    output wand id_2,
    output tri id_3,
    input tri id_4,
    input wor id_5,
    input wand id_6,
    input supply1 id_7,
    input supply1 id_8,
    input wire id_9,
    input wor id_10
);
  supply1 id_12;
  assign id_1 = id_6 && !-1;
  assign id_3 = -1;
  module_0 modCall_1 ();
  wire id_13;
  assign id_2 = -1;
  id_14(
      1
  );
  for (id_15 = -1; !-1; id_2 = -1 - id_12 < id_15) assign id_3 = -1;
endmodule
