

================================================================
== Vitis HLS Report for 'dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12'
================================================================
* Date:           Sun Nov 13 23:03:25 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  8.000 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4013|     4013|  32.104 us|  32.104 us|  4013|  4013|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_11_VITIS_LOOP_154_12  |     4011|     4011|         9|          1|          1|  4004|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%position_1 = alloca i32 1"   --->   Operation 13 'alloca' 'position_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dst_counter = alloca i32 1"   --->   Operation 14 'alloca' 'dst_counter' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten119 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 120000, void @empty, void @empty_0, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dst_buff_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst_buff"   --->   Operation 18 'read' 'dst_buff_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dst_counter_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dst_counter_12"   --->   Operation 19 'read' 'dst_counter_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten119"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %dst_counter_12_read, i32 %dst_counter"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %position_1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body232"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten119_load = load i12 %indvar_flatten119" [top.cpp:153]   --->   Operation 26 'load' 'indvar_flatten119_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.99ns)   --->   "%icmp_ln153 = icmp_eq  i12 %indvar_flatten119_load, i12 4004" [top.cpp:153]   --->   Operation 29 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.54ns)   --->   "%add_ln153 = add i12 %indvar_flatten119_load, i12 1" [top.cpp:153]   --->   Operation 30 'add' 'add_ln153' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %for.inc249, void %for.body256.preheader.exitStub" [top.cpp:153]   --->   Operation 31 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [top.cpp:154]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.13ns)   --->   "%icmp_ln154 = icmp_eq  i3 %j_load, i3 4" [top.cpp:154]   --->   Operation 33 'icmp' 'icmp_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.98ns)   --->   "%select_ln153 = select i1 %icmp_ln154, i3 0, i3 %j_load" [top.cpp:153]   --->   Operation 34 'select' 'select_ln153' <Predicate = (!icmp_ln153)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i3 %select_ln153" [top.cpp:155]   --->   Operation 35 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.65ns)   --->   "%j_8 = add i3 %select_ln153, i3 1" [top.cpp:154]   --->   Operation 36 'add' 'j_8' <Predicate = (!icmp_ln153)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln154 = store i12 %add_ln153, i12 %indvar_flatten119" [top.cpp:154]   --->   Operation 37 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln154 = store i3 %j_8, i3 %j" [top.cpp:154]   --->   Operation 38 'store' 'store_ln154' <Predicate = (!icmp_ln153)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%position_1_load = load i32 %position_1" [top.cpp:159]   --->   Operation 39 'load' 'position_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%dst_counter_load_6 = load i32 %dst_counter" [top.cpp:155]   --->   Operation 40 'load' 'dst_counter_load_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [top.cpp:153]   --->   Operation 41 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%add_ln153_1 = add i10 %i_load, i10 1" [top.cpp:153]   --->   Operation 42 'add' 'add_ln153_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.77ns)   --->   "%cmp241_mid1 = icmp_ult  i10 %add_ln153_1, i10 1000" [top.cpp:153]   --->   Operation 43 'icmp' 'cmp241_mid1' <Predicate = (icmp_ln154)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (1.77ns)   --->   "%cmp241135 = icmp_ult  i10 %i_load, i10 1000" [top.cpp:153]   --->   Operation 44 'icmp' 'cmp241135' <Predicate = (!icmp_ln154)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node position_5)   --->   "%select_ln153_1 = select i1 %icmp_ln154, i1 %cmp241_mid1, i1 %cmp241135" [top.cpp:153]   --->   Operation 45 'select' 'select_ln153_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.68ns)   --->   "%select_ln153_2 = select i1 %icmp_ln154, i10 %add_ln153_1, i10 %i_load" [top.cpp:153]   --->   Operation 46 'select' 'select_ln153_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%j_10_cast10 = zext i3 %select_ln153" [top.cpp:153]   --->   Operation 47 'zext' 'j_10_cast10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln155, i3 0" [top.cpp:155]   --->   Operation 48 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i5 %shl_ln" [top.cpp:155]   --->   Operation 49 'zext' 'zext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (4.42ns)   --->   "%lshr_ln155 = lshr i32 %position_1_load, i32 %zext_ln155_1" [top.cpp:155]   --->   Operation 50 'lshr' 'lshr_ln155' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i32 %lshr_ln155" [top.cpp:155]   --->   Operation 51 'trunc' 'trunc_ln155_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.55ns)   --->   "%add_ln155 = add i32 %j_10_cast10, i32 %dst_counter_load_6" [top.cpp:155]   --->   Operation 52 'add' 'add_ln155' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i32 %add_ln155" [top.cpp:155]   --->   Operation 53 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (3.52ns)   --->   "%add_ln155_1 = add i64 %zext_ln155, i64 %dst_buff_read" [top.cpp:155]   --->   Operation 54 'add' 'add_ln155_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln155_1" [top.cpp:155]   --->   Operation 55 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.13ns)   --->   "%icmp_ln156 = icmp_eq  i3 %select_ln153, i3 3" [top.cpp:156]   --->   Operation 56 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%dst_counter_10 = add i32 %dst_counter_load_6, i32 4" [top.cpp:157]   --->   Operation 57 'add' 'dst_counter_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.55ns)   --->   "%add_ln159 = add i32 %position_1_load, i32 1" [top.cpp:159]   --->   Operation 58 'add' 'add_ln159' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.99ns) (out node of the LUT)   --->   "%position_5 = select i1 %select_ln153_1, i32 %add_ln159, i32 %position_1_load" [top.cpp:158]   --->   Operation 59 'select' 'position_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.69ns) (out node of the LUT)   --->   "%position = select i1 %icmp_ln156, i32 %position_5, i32 %position_1_load" [top.cpp:156]   --->   Operation 60 'select' 'position' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.69ns)   --->   "%dst_counter_11 = select i1 %icmp_ln156, i32 %dst_counter_10, i32 %dst_counter_load_6" [top.cpp:156]   --->   Operation 61 'select' 'dst_counter_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln154 = store i10 %select_ln153_2, i10 %i" [top.cpp:154]   --->   Operation 62 'store' 'store_ln154' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln154 = store i32 %dst_counter_11, i32 %dst_counter" [top.cpp:154]   --->   Operation 63 'store' 'store_ln154' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln154 = store i32 %position, i32 %position_1" [top.cpp:154]   --->   Operation 64 'store' 'store_ln154' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 8.00>
ST_3 : Operation 65 [1/1] (8.00ns)   --->   "%gmem_addr_12_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i8P1A, i8 %gmem_addr, i32 1" [top.cpp:155]   --->   Operation 65 'writereq' 'gmem_addr_12_req' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.00>
ST_4 : Operation 66 [1/1] (8.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.m_axi.i8P1A, i8 %gmem_addr, i8 %trunc_ln155_1, i1 1" [top.cpp:155]   --->   Operation 66 'write' 'write_ln155' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.00>
ST_5 : Operation 67 [5/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 67 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.00>
ST_6 : Operation 68 [4/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 68 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.00>
ST_7 : Operation 69 [3/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 69 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.00>
ST_8 : Operation 70 [2/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 70 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 77 [1/1] (0.00ns)   --->   "%dst_counter_load = load i32 %dst_counter"   --->   Operation 77 'load' 'dst_counter_load' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %dst_counter_15_out, i32 %dst_counter_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 8.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_153_11_VITIS_LOOP_154_12_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4004, i64 4004, i64 4004"   --->   Operation 72 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln154 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [top.cpp:154]   --->   Operation 74 'specloopname' 'specloopname_ln154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/5] (8.00ns)   --->   "%gmem_addr_12_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i8P1A, i8 %gmem_addr" [top.cpp:155]   --->   Operation 75 'writeresp' 'gmem_addr_12_resp' <Predicate = true> <Delay = 8.00> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln154 = br void %for.body232" [top.cpp:154]   --->   Operation 76 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 0ns.

 <State 1>: 5.35ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0 ns)
	'load' operation ('j_load', top.cpp:154) on local variable 'j' [27]  (0 ns)
	'icmp' operation ('icmp_ln154', top.cpp:154) [33]  (1.13 ns)
	'select' operation ('select_ln153', top.cpp:153) [34]  (0.98 ns)
	'add' operation ('j', top.cpp:154) [61]  (1.65 ns)
	'store' operation ('store_ln154', top.cpp:154) of variable 'j', top.cpp:154 on local variable 'j' [66]  (1.59 ns)

 <State 2>: 6.78ns
The critical path consists of the following:
	'load' operation ('i_load', top.cpp:153) on local variable 'i' [30]  (0 ns)
	'add' operation ('add_ln153_1', top.cpp:153) [35]  (1.73 ns)
	'icmp' operation ('cmp241_mid1', top.cpp:153) [36]  (1.77 ns)
	'select' operation ('select_ln153_1', top.cpp:153) [38]  (0 ns)
	'select' operation ('position', top.cpp:158) [58]  (0.993 ns)
	'select' operation ('position', top.cpp:156) [59]  (0.698 ns)
	'store' operation ('store_ln154', top.cpp:154) of variable 'position', top.cpp:156 on local variable 'position' [65]  (1.59 ns)

 <State 3>: 8ns
The critical path consists of the following:
	bus request operation ('gmem_addr_12_req', top.cpp:155) on port 'gmem' (top.cpp:155) [52]  (8 ns)

 <State 4>: 8ns
The critical path consists of the following:
	bus write operation ('write_ln155', top.cpp:155) on port 'gmem' (top.cpp:155) [53]  (8 ns)

 <State 5>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', top.cpp:155) on port 'gmem' (top.cpp:155) [54]  (8 ns)

 <State 6>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', top.cpp:155) on port 'gmem' (top.cpp:155) [54]  (8 ns)

 <State 7>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', top.cpp:155) on port 'gmem' (top.cpp:155) [54]  (8 ns)

 <State 8>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', top.cpp:155) on port 'gmem' (top.cpp:155) [54]  (8 ns)

 <State 9>: 8ns
The critical path consists of the following:
	bus response operation ('gmem_addr_12_resp', top.cpp:155) on port 'gmem' (top.cpp:155) [54]  (8 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
