Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/university/3991/fpga/homeworks/Barrel_shoft_register/test_barrel_sifter_isim_beh.exe -prj E:/university/3991/fpga/homeworks/Barrel_shoft_register/test_barrel_sifter_beh.prj work.test_barrel_sifter work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/university/3991/fpga/homeworks/Barrel_shoft_register/barrel_shift_register.v" into library work
Analyzing Verilog file "E:/university/3991/fpga/homeworks/Barrel_shoft_register/test_barrel_sifter.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module barrel_shift_register
Compiling module test_barrel_sifter
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/university/3991/fpga/homeworks/Barrel_shoft_register/test_barrel_sifter_isim_beh.exe
Fuse Memory Usage: 26888 KB
Fuse CPU Usage: 437 ms
