// Seed: 803783202
module module_0 (
    input  tri0 id_0,
    output tri1 id_1
);
  assign id_1 = id_0 - 1;
endmodule
module module_1 #(
    parameter id_5 = 32'd11
) (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 _id_5,
    input wor id_6,
    input wand id_7
);
  assign id_1 = -1;
  wire id_9;
  wire [1 'h0 : 1] id_10;
  logic id_11;
  logic [1 : -1 'b0 ^  -1] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_1
  );
  wire [id_5 : 1] id_14;
endmodule
