{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1661539606401 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1661539606401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 26 15:46:46 2022 " "Processing started: Fri Aug 26 15:46:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1661539606401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1661539606401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1661539606401 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1661539606976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rominstmem.v 1 1 " "Found 1 design units, including 1 entities, in source file rominstmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RomInstMem " "Found entity 1: RomInstMem" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramdatamem.v 1 1 " "Found 1 design units, including 1 entities, in source file ramdatamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RamDataMem " "Found entity 1: RamDataMem" {  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RamDataMem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.v 1 1 " "Found 1 design units, including 1 entities, in source file unidadedecontrole.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.v 1 1 " "Found 1 design units, including 1 entities, in source file ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidaparalela.v 1 1 " "Found 1 design units, including 1 entities, in source file saidaparalela.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_OUT " "Found entity 1: Parallel_OUT" {  } { { "SaidaParalela.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/SaidaParalela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "ProgramCounter.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxula.v 1 1 " "Found 1 design units, including 1 entities, in source file muxula.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "muxULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/muxULA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriadeinstrucao.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriadeinstrucao.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "MemoriaDeInstrucao.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/MemoriaDeInstrucao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entradaparalela.v 1 1 " "Found 1 design units, including 1 entities, in source file entradaparalela.v" { { "Info" "ISGN_ENTITY_NAME" "1 Parallel_IN " "Found entity 1: Parallel_IN" {  } { { "EntradaParalela.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/EntradaParalela.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoderegistradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Registerfile " "Found entity 1: Registerfile" {  } { { "BancoDeRegistradores.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/BancoDeRegistradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and.v 1 1 " "Found 1 design units, including 1 entities, in source file and.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_AND " "Found entity 1: Module_AND" {  } { { "And.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/And.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607075 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Mod_Teste Mod_Teste.v(30) " "Verilog Module Declaration warning at Mod_Teste.v(30): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Mod_Teste\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 30 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607083 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "jogo.v " "Can't analyze file -- file jogo.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1661539607085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 1 1 " "Found 1 design units, including 1 entities, in source file contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/contador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607093 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Divisorclock.v(5) " "Verilog HDL information at Divisorclock.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "Divisorclock.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Divisorclock.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "Divisorclock.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Divisorclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset Mod_Teste.v(138) " "Verilog HDL Implicit Net warning at Mod_Teste.v(138): created implicit net for \"reset\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 138 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(149) " "Verilog HDL Instantiation warning at Mod_Teste.v(149): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 149 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(151) " "Verilog HDL Instantiation warning at Mod_Teste.v(151): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 151 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(158) " "Verilog HDL Instantiation warning at Mod_Teste.v(158): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 158 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(165) " "Verilog HDL Instantiation warning at Mod_Teste.v(165): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 165 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(167) " "Verilog HDL Instantiation warning at Mod_Teste.v(167): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 167 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(169) " "Verilog HDL Instantiation warning at Mod_Teste.v(169): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 169 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(170) " "Verilog HDL Instantiation warning at Mod_Teste.v(170): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(181) " "Verilog HDL Instantiation warning at Mod_Teste.v(181): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 181 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mod_Teste.v(182) " "Verilog HDL Instantiation warning at Mod_Teste.v(182): instance has no name" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 182 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1661539607095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1661539607171 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset Mod_Teste.v(138) " "Verilog HDL or VHDL warning at Mod_Teste.v(138): object \"reset\" assigned a value but never read" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1661539607173 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 Mod_Teste.v(177) " "Verilog HDL assignment warning at Mod_Teste.v(177): truncated value with size 8 to match size of target (1)" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661539607173 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Mod_Teste.v(40) " "Output port \"HEX1\" at Mod_Teste.v(40) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607173 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste.v(41) " "Output port \"HEX2\" at Mod_Teste.v(41) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607173 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Mod_Teste.v(42) " "Output port \"HEX3\" at Mod_Teste.v(42) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607173 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste.v(43) " "Output port \"HEX4\" at Mod_Teste.v(43) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607173 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste.v(44) " "Output port \"HEX5\" at Mod_Teste.v(44) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste.v(45) " "Output port \"HEX6\" at Mod_Teste.v(45) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste.v(46) " "Output port \"HEX7\" at Mod_Teste.v(46) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Mod_Teste.v(48) " "Output port \"LEDG\" at Mod_Teste.v(48) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] Mod_Teste.v(49) " "Output port \"LEDR\[17..8\]\" at Mod_Teste.v(49) has no driver" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:u5 " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:u5\"" {  } { { "Mod_Teste.v" "u5" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(62) " "Verilog HDL assignment warning at LCD_TEST.v(62): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/LCD_TEST.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(71) " "Verilog HDL assignment warning at LCD_TEST.v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/LCD_TEST.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste|LCD_TEST:u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(73) " "Verilog HDL assignment warning at LCD_TEST.v(73): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/LCD_TEST.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661539607175 "|Mod_Teste|LCD_TEST:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:u5\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:u5\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/LCD_TEST.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607181 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661539607183 "|Mod_Teste|LCD_TEST:u5|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor clock_divisor:comb_101 " "Elaborating entity \"clock_divisor\" for hierarchy \"clock_divisor:comb_101\"" {  } { { "Mod_Teste.v" "comb_101" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 Divisorclock.v(13) " "Verilog HDL assignment warning at Divisorclock.v(13): truncated value with size 32 to match size of target (25)" {  } { { "Divisorclock.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Divisorclock.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661539607185 "|Mod_Teste|clock_divisor:comb_93"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:comb_102 " "Elaborating entity \"PC\" for hierarchy \"PC:comb_102\"" {  } { { "Mod_Teste.v" "comb_102" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607185 ""}
{ "Warning" "WSGN_SEARCH_FILE" "somador1.v 1 1 " "Using design file somador1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 somador1 " "Found entity 1: somador1" {  } { { "somador1.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/somador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607205 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1661539607205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador1 somador1:som1 " "Elaborating entity \"somador1\" for hierarchy \"somador1:som1\"" {  } { { "Mod_Teste.v" "som1" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registerfile Registerfile:comb_103 " "Elaborating entity \"Registerfile\" for hierarchy \"Registerfile:comb_103\"" {  } { { "Mod_Teste.v" "comb_103" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 Mux2_1:muxULA " "Elaborating entity \"Mux2_1\" for hierarchy \"Mux2_1:muxULA\"" {  } { { "Mod_Teste.v" "muxULA" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:comb_104 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:comb_104\"" {  } { { "Mod_Teste.v" "comb_104" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:comb_105 " "Elaborating entity \"ULA\" for hierarchy \"ULA:comb_105\"" {  } { { "Mod_Teste.v" "comb_105" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607244 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ULA.v(10) " "Verilog HDL Case Statement warning at ULA.v(10): incomplete case statement has no default case item" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ULAResult ULA.v(10) " "Verilog HDL Always Construct warning at ULA.v(10): inferring latch(es) for variable \"ULAResult\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FlagZ ULA.v(10) " "Verilog HDL Always Construct warning at ULA.v(10): inferring latch(es) for variable \"FlagZ\", which holds its previous value in one or more paths through the always construct" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FlagZ ULA.v(10) " "Inferred latch for \"FlagZ\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[0\] ULA.v(10) " "Inferred latch for \"ULAResult\[0\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[1\] ULA.v(10) " "Inferred latch for \"ULAResult\[1\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[2\] ULA.v(10) " "Inferred latch for \"ULAResult\[2\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[3\] ULA.v(10) " "Inferred latch for \"ULAResult\[3\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[4\] ULA.v(10) " "Inferred latch for \"ULAResult\[4\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[5\] ULA.v(10) " "Inferred latch for \"ULAResult\[5\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[6\] ULA.v(10) " "Inferred latch for \"ULAResult\[6\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULAResult\[7\] ULA.v(10) " "Inferred latch for \"ULAResult\[7\]\" at ULA.v(10)" {  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1661539607244 "|Mod_Teste|ULA:comb_105"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RamDataMem RamDataMem:comb_106 " "Elaborating entity \"RamDataMem\" for hierarchy \"RamDataMem:comb_106\"" {  } { { "Mod_Teste.v" "comb_106" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RamDataMem:comb_106\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RamDataMem:comb_106\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "altsyncram_component" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RamDataMem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RamDataMem:comb_106\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RamDataMem:comb_106\|altsyncram:altsyncram_component\"" {  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RamDataMem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RamDataMem:comb_106\|altsyncram:altsyncram_component " "Instantiated megafunction \"RamDataMem:comb_106\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607306 ""}  } { { "RamDataMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RamDataMem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661539607306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gra1 " "Found entity 1: altsyncram_gra1" {  } { { "db/altsyncram_gra1.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_gra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gra1 RamDataMem:comb_106\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated " "Elaborating entity \"altsyncram_gra1\" for hierarchy \"RamDataMem:comb_106\|altsyncram:altsyncram_component\|altsyncram_gra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RomInstMem RomInstMem:comb_107 " "Elaborating entity \"RomInstMem\" for hierarchy \"RomInstMem:comb_107\"" {  } { { "Mod_Teste.v" "comb_107" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RomInstMem:comb_107\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RomInstMem:comb_107\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "altsyncram_component" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RomInstMem:comb_107\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RomInstMem:comb_107\|altsyncram:altsyncram_component\"" {  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RomInstMem:comb_107\|altsyncram:altsyncram_component " "Instantiated megafunction \"RomInstMem:comb_107\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RomInstMem_init.mif " "Parameter \"init_file\" = \"RomInstMem_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607381 ""}  } { { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1661539607381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_mq81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1661539607446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1661539607446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Module_AND Module_AND:and1 " "Elaborating entity \"Module_AND\" for hierarchy \"Module_AND:and1\"" {  } { { "Mod_Teste.v" "and1" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_IN Parallel_IN:comb_109 " "Elaborating entity \"Parallel_IN\" for hierarchy \"Parallel_IN:comb_109\"" {  } { { "Mod_Teste.v" "comb_109" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel_OUT Parallel_OUT:comb_110 " "Elaborating entity \"Parallel_OUT\" for hierarchy \"Parallel_OUT:comb_110\"" {  } { { "Mod_Teste.v" "comb_110" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1661539607461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 SaidaParalela.v(7) " "Verilog HDL assignment warning at SaidaParalela.v(7): truncated value with size 32 to match size of target (1)" {  } { { "SaidaParalela.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/SaidaParalela.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1661539607461 "|Mod_Teste|Parallel_OUT:comb_118"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[8\] " "Synthesized away node \"RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_mq81.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607561 "|Mod_Teste|RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[9\] " "Synthesized away node \"RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_mq81.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607561 "|Mod_Teste|RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[10\] " "Synthesized away node \"RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_mq81.tdf" 234 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607561 "|Mod_Teste|RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[15\] " "Synthesized away node \"RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_mq81.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607561 "|Mod_Teste|RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\] " "Synthesized away node \"RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_mq81.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607561 "|Mod_Teste|RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\] " "Synthesized away node \"RomInstMem:comb_107\|altsyncram:altsyncram_component\|altsyncram_mq81:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/db/altsyncram_mq81.tdf" 534 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "RomInstMem.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/RomInstMem.v" 81 0 0 } } { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 170 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539607561 "|Mod_Teste|RomInstMem:comb_107|altsyncram:altsyncram_component|altsyncram_mq81:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1661539607561 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1661539607561 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1661539608110 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1661539608126 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[1\] " "Latch ULA:comb_105\|ULAResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[0\] " "Latch ULA:comb_105\|ULAResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[2\] " "Latch ULA:comb_105\|ULAResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[3\] " "Latch ULA:comb_105\|ULAResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[4\] " "Latch ULA:comb_105\|ULAResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[5\] " "Latch ULA:comb_105\|ULAResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[6\] " "Latch ULA:comb_105\|ULAResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|ULAResult\[7\] " "Latch ULA:comb_105\|ULAResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr3" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ULA:comb_105\|FlagZ " "Latch ULA:comb_105\|FlagZ has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ControlUnit:comb_104\|WideOr5 " "Ports D and ENA on the latch are fed by the same signal ControlUnit:comb_104\|WideOr5" {  } { { "UnidadeDeControle.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/UnidadeDeControle.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1661539608126 ""}  } { { "ULA.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/ULA.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1661539608126 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539608329 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1661539608329 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1661539608345 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1661539608345 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1661539609032 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.map.smsg " "Generated suppressed messages file C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1661539609110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1661539609298 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609298 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Mod_Teste.v" "" { Text "C:/Users/alunos/Downloads/Nicole120110393_Projeto/Mod_Teste/Mod_Teste.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1661539609391 "|Mod_Teste|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1661539609391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "850 " "Implemented 850 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1661539609391 ""} { "Info" "ICUT_CUT_TM_OPINS" "88 " "Implemented 88 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1661539609391 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1661539609391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "624 " "Implemented 624 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1661539609391 ""} { "Info" "ICUT_CUT_TM_RAMS" "34 " "Implemented 34 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1661539609391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1661539609391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 166 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 166 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1661539609423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 26 15:46:49 2022 " "Processing ended: Fri Aug 26 15:46:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1661539609423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1661539609423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1661539609423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1661539609423 ""}
