digraph "Post dominator tree for 'switchNonDeterministic' function" {
	label="Post dominator tree for 'switchNonDeterministic' function";

	Node0x561d9696a5f0 [shape=record,label="{Post dominance root node}"];
	Node0x561d9696a5f0 -> Node0x561d9696bc10;
	Node0x561d9696bc10 [shape=record,label="{%15:\l15:                                               \l  ret void\l}"];
	Node0x561d9696bc10 -> Node0x561d9696bc70;
	Node0x561d9696bc10 -> Node0x561d9696a8a0;
	Node0x561d9696bc10 -> Node0x561d9696a900;
	Node0x561d9696bc10 -> Node0x561d9696a960;
	Node0x561d9696bc10 -> Node0x561d9696a9c0;
	Node0x561d9696bc10 -> Node0x561d9696aa20;
	Node0x561d9696bc70 [shape=record,label="{%9:\l9:                                                \l  call void @g1()\l  br label %15\l}"];
	Node0x561d9696a8a0 [shape=record,label="{%0:\l  %1 = alloca i64, align 8\l  %2 = alloca i32, align 4\l  %3 = call i64 @time(i64* %1) #3\l  %4 = trunc i64 %3 to i32\l  call void @srand(i32 %4) #3\l  %5 = call i32 @rand() #3\l  %6 = srem i32 %5, 4\l  %7 = add nsw i32 1, %6\l  store i32 %7, i32* %2, align 4\l  %8 = load i32, i32* %2, align 4\l  switch i32 %8, label %13 [\l    i32 1, label %9\l    i32 2, label %10\l    i32 3, label %11\l    i32 4, label %12\l  ]\l}"];
	Node0x561d9696a900 [shape=record,label="{%10:\l10:                                               \l  call void @g2()\l  br label %15\l}"];
	Node0x561d9696a960 [shape=record,label="{%11:\l11:                                               \l  call void @g3()\l  br label %15\l}"];
	Node0x561d9696a9c0 [shape=record,label="{%12:\l12:                                               \l  call void @g4()\l  br label %15\l}"];
	Node0x561d9696aa20 [shape=record,label="{%13:\l13:                                               \l  %14 = call i32 (i8*, ...) @printf(i8* getelementptr inbounds ([13 x i8], [13\l... x i8]* @.str.11, i64 0, i64 0))\l  br label %15\l}"];
}
