// Seed: 3416947524
module module_0 ();
  parameter time id_1 = {1 ==? -1, 1};
endmodule
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    input supply1 module_1,
    input tri id_7,
    input wire id_8,
    output tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri0 id_13
);
  logic id_15;
  or primCall (id_13, id_15, id_2, id_3, id_5, id_7, id_8);
  always
    if (1) begin : LABEL_0
      id_15 = id_12;
    end
  module_0 modCall_1 ();
endmodule
